
AxxSolder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015d48  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e18  08015f28  08015f28  00025f28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018d40  08018d40  00030424  2**0
                  CONTENTS
  4 .ARM          00000008  08018d40  08018d40  00028d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018d48  08018d48  00030424  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018d48  08018d48  00028d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018d4c  08018d4c  00028d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000424  20000000  08018d50  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002338  20000428  08019174  00030428  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002760  08019174  00032760  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030424  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030454  2**0
                  CONTENTS, READONLY
 13 .debug_info   000261be  00000000  00000000  00030497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b7d  00000000  00000000  00056655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002340  00000000  00000000  0005b1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b37  00000000  00000000  0005d518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000254ce  00000000  00000000  0005f04f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b02c  00000000  00000000  0008451d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e995b  00000000  00000000  000af549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000ad50  00000000  00000000  00198ea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  001a3bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000428 	.word	0x20000428
 80001fc:	00000000 	.word	0x00000000
 8000200:	08015f10 	.word	0x08015f10

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000042c 	.word	0x2000042c
 800021c:	08015f10 	.word	0x08015f10

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <GetPage>:

/*Variable used for Erase procedure*/
static FLASH_EraseInitTypeDef EraseInitStruct;

uint32_t GetPage(uint32_t Addr)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  return (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800104e:	0adb      	lsrs	r3, r3, #11
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <FlashCheckCRC>:

bool FlashCheckCRC()
{
 800105c:	b5b0      	push	{r4, r5, r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
	volatile uint64_t uwCRCValue = 0;
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	f04f 0300 	mov.w	r3, #0
 800106a:	e9c7 2300 	strd	r2, r3, [r7]
	unsigned int cRCAddress = (bufLength / 8) * 8;
 800106e:	4b17      	ldr	r3, [pc, #92]	; (80010cc <FlashCheckCRC+0x70>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f023 0307 	bic.w	r3, r3, #7
 8001076:	60fb      	str	r3, [r7, #12]
	if (bufLength % 8 != 0)
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <FlashCheckCRC+0x70>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	2b00      	cmp	r3, #0
 8001082:	d002      	beq.n	800108a <FlashCheckCRC+0x2e>
	{
		cRCAddress += 8;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	3308      	adds	r3, #8
 8001088:	60fb      	str	r3, [r7, #12]
	}
	uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t*) FLASH_USER_START_ADDR, bufLength);
 800108a:	4b10      	ldr	r3, [pc, #64]	; (80010cc <FlashCheckCRC+0x70>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	461a      	mov	r2, r3
 8001090:	490f      	ldr	r1, [pc, #60]	; (80010d0 <FlashCheckCRC+0x74>)
 8001092:	4810      	ldr	r0, [pc, #64]	; (80010d4 <FlashCheckCRC+0x78>)
 8001094:	f008 f9cc 	bl	8009430 <HAL_CRC_Calculate>
 8001098:	4603      	mov	r3, r0
 800109a:	2200      	movs	r2, #0
 800109c:	461c      	mov	r4, r3
 800109e:	4615      	mov	r5, r2
 80010a0:	e9c7 4500 	strd	r4, r5, [r7]
	if (*(volatile uint64_t*) (FLASH_USER_START_ADDR + cRCAddress) == uwCRCValue)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80010aa:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 80010ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010b6:	4299      	cmp	r1, r3
 80010b8:	bf08      	it	eq
 80010ba:	4290      	cmpeq	r0, r2
 80010bc:	d101      	bne.n	80010c2 <FlashCheckCRC+0x66>
	{
		return true;
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <FlashCheckCRC+0x68>
	}
	return false;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bdb0      	pop	{r4, r5, r7, pc}
 80010cc:	20000000 	.word	0x20000000
 80010d0:	0801f000 	.word	0x0801f000
 80010d4:	200020ac 	.word	0x200020ac

080010d8 <FlashReadToBuf>:


bool FlashReadToBuf()
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
	int i = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
	unsigned char temp[8];
	uint32_t Address = FLASH_USER_START_ADDR;
 80010e2:	4b1f      	ldr	r3, [pc, #124]	; (8001160 <FlashReadToBuf+0x88>)
 80010e4:	613b      	str	r3, [r7, #16]

	if (FlashCheckCRC())
 80010e6:	f7ff ffb9 	bl	800105c <FlashCheckCRC>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d031      	beq.n	8001154 <FlashReadToBuf+0x7c>
	{
		while (i < bufLength && Address < FLASH_USER_END_ADDR)
 80010f0:	e025      	b.n	800113e <FlashReadToBuf+0x66>
		{
			*(uint64_t*) temp = *(volatile uint64_t*) Address;
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1d39      	adds	r1, r7, #4
 80010f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fa:	e9c1 2300 	strd	r2, r3, [r1]

			for (int j = 0; j < 8; j++)
 80010fe:	2300      	movs	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	e013      	b.n	800112c <FlashReadToBuf+0x54>
			{
				if (j + i < bufLength)
 8001104:	68fa      	ldr	r2, [r7, #12]
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	4413      	add	r3, r2
 800110a:	461a      	mov	r2, r3
 800110c:	4b15      	ldr	r3, [pc, #84]	; (8001164 <FlashReadToBuf+0x8c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	429a      	cmp	r2, r3
 8001112:	d208      	bcs.n	8001126 <FlashReadToBuf+0x4e>
				{
					bufferFlash[i + j] = temp[j];
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4413      	add	r3, r2
 800111a:	1d39      	adds	r1, r7, #4
 800111c:	68fa      	ldr	r2, [r7, #12]
 800111e:	440a      	add	r2, r1
 8001120:	7811      	ldrb	r1, [r2, #0]
 8001122:	4a11      	ldr	r2, [pc, #68]	; (8001168 <FlashReadToBuf+0x90>)
 8001124:	54d1      	strb	r1, [r2, r3]
			for (int j = 0; j < 8; j++)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3301      	adds	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2b07      	cmp	r3, #7
 8001130:	dde8      	ble.n	8001104 <FlashReadToBuf+0x2c>
				}
			}
			Address = Address + 8;
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	3308      	adds	r3, #8
 8001136:	613b      	str	r3, [r7, #16]
			i = i + 8;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	3308      	adds	r3, #8
 800113c:	617b      	str	r3, [r7, #20]
		while (i < bufLength && Address < FLASH_USER_END_ADDR)
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <FlashReadToBuf+0x8c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	429a      	cmp	r2, r3
 8001146:	d203      	bcs.n	8001150 <FlashReadToBuf+0x78>
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4a08      	ldr	r2, [pc, #32]	; (800116c <FlashReadToBuf+0x94>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d3d0      	bcc.n	80010f2 <FlashReadToBuf+0x1a>
		}
		return true;
 8001150:	2301      	movs	r3, #1
 8001152:	e000      	b.n	8001156 <FlashReadToBuf+0x7e>
	}
	return false;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	0801f000 	.word	0x0801f000
 8001164:	20000000 	.word	0x20000000
 8001168:	20000448 	.word	0x20000448
 800116c:	0801ffff 	.word	0x0801ffff

08001170 <FlashRead>:


//__attribute__((__section__(".user_data"))) const uint8_t userConfig[64];
bool FlashRead(Flash_values *flash_values)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	if (FlashReadToBuf())
 8001178:	f7ff ffae 	bl	80010d8 <FlashReadToBuf>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d009      	beq.n	8001196 <FlashRead+0x26>
	{
		memcpy(flash_values, bufferFlash, sizeof(Flash_values));
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a06      	ldr	r2, [pc, #24]	; (80011a0 <FlashRead+0x30>)
 8001186:	4618      	mov	r0, r3
 8001188:	4611      	mov	r1, r2
 800118a:	2358      	movs	r3, #88	; 0x58
 800118c:	461a      	mov	r2, r3
 800118e:	f011 f982 	bl	8012496 <memcpy>
		return true;
 8001192:	2301      	movs	r3, #1
 8001194:	e000      	b.n	8001198 <FlashRead+0x28>
	}
	return false;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000448 	.word	0x20000448

080011a4 <FlashWrite>:
	   return 0;
}



bool FlashWrite(Flash_values *flash_values){
 80011a4:	b5b0      	push	{r4, r5, r7, lr}
 80011a6:	b08c      	sub	sp, #48	; 0x30
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	flashWriting = 1;
 80011ac:	4b59      	ldr	r3, [pc, #356]	; (8001314 <FlashWrite+0x170>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
	volatile uint64_t uwCRCValue = 0;
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	f04f 0300 	mov.w	r3, #0
 80011ba:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int i = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t Address = FLASH_USER_START_ADDR;
 80011c2:	4b55      	ldr	r3, [pc, #340]	; (8001318 <FlashWrite+0x174>)
 80011c4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PageError = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
	uint64_t temp = 0;
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	f04f 0300 	mov.w	r3, #0
 80011d2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint32_t NbOfPages = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]

	if (!FlashReadToBuf())	//invalid flash memory force write all
 80011da:	f7ff ff7d 	bl	80010d8 <FlashReadToBuf>
	{
		//configurationMsg->command = ConfigurationCommand_WriteMsgToFlash;
	}

	memcpy(bufferFlash, flash_values, sizeof(Flash_values));
 80011de:	4a4f      	ldr	r2, [pc, #316]	; (800131c <FlashWrite+0x178>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4610      	mov	r0, r2
 80011e4:	4619      	mov	r1, r3
 80011e6:	2358      	movs	r3, #88	; 0x58
 80011e8:	461a      	mov	r2, r3
 80011ea:	f011 f954 	bl	8012496 <memcpy>

	uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t*) bufferFlash, bufLength);
 80011ee:	4b4c      	ldr	r3, [pc, #304]	; (8001320 <FlashWrite+0x17c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	4949      	ldr	r1, [pc, #292]	; (800131c <FlashWrite+0x178>)
 80011f6:	484b      	ldr	r0, [pc, #300]	; (8001324 <FlashWrite+0x180>)
 80011f8:	f008 f91a 	bl	8009430 <HAL_CRC_Calculate>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2200      	movs	r2, #0
 8001200:	461c      	mov	r4, r3
 8001202:	4615      	mov	r5, r2
 8001204:	e9c7 4506 	strd	r4, r5, [r7, #24]

	HAL_FLASH_Unlock();
 8001208:	f008 fe60 	bl	8009ecc <HAL_FLASH_Unlock>

	/* Clear OPTVERR bit set on virgin samples */
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800120c:	4b46      	ldr	r3, [pc, #280]	; (8001328 <FlashWrite+0x184>)
 800120e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001212:	611a      	str	r2, [r3, #16]

	/* Get the number of pages to erase from 1st page */
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - GetPage(FLASH_USER_START_ADDR) + 1;
 8001214:	4845      	ldr	r0, [pc, #276]	; (800132c <FlashWrite+0x188>)
 8001216:	f7ff ff13 	bl	8001040 <GetPage>
 800121a:	4604      	mov	r4, r0
 800121c:	483e      	ldr	r0, [pc, #248]	; (8001318 <FlashWrite+0x174>)
 800121e:	f7ff ff0f 	bl	8001040 <GetPage>
 8001222:	4603      	mov	r3, r0
 8001224:	1ae3      	subs	r3, r4, r3
 8001226:	3301      	adds	r3, #1
 8001228:	623b      	str	r3, [r7, #32]

	/* Fill EraseInit structure*/
	EraseInitStruct.Banks = FLASH_BANK_1;
 800122a:	4b41      	ldr	r3, [pc, #260]	; (8001330 <FlashWrite+0x18c>)
 800122c:	2201      	movs	r2, #1
 800122e:	605a      	str	r2, [r3, #4]
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8001230:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <FlashWrite+0x18c>)
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
	EraseInitStruct.Page = GetPage(FLASH_USER_START_ADDR);
 8001236:	4838      	ldr	r0, [pc, #224]	; (8001318 <FlashWrite+0x174>)
 8001238:	f7ff ff02 	bl	8001040 <GetPage>
 800123c:	4603      	mov	r3, r0
 800123e:	4a3c      	ldr	r2, [pc, #240]	; (8001330 <FlashWrite+0x18c>)
 8001240:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages = NbOfPages;
 8001242:	4a3b      	ldr	r2, [pc, #236]	; (8001330 <FlashWrite+0x18c>)
 8001244:	6a3b      	ldr	r3, [r7, #32]
 8001246:	60d3      	str	r3, [r2, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) == HAL_OK)
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	4838      	ldr	r0, [pc, #224]	; (8001330 <FlashWrite+0x18c>)
 8001250:	f008 ff28 	bl	800a0a4 <HAL_FLASHEx_Erase>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d152      	bne.n	8001300 <FlashWrite+0x15c>
	{
		//FLASH_FlushCaches();

		//__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGSERR);

		while (Address < FLASH_USER_END_ADDR)
 800125a:	e04b      	b.n	80012f4 <FlashWrite+0x150>
		{
			for (int j = 0; j < 8; j++)
 800125c:	2300      	movs	r3, #0
 800125e:	627b      	str	r3, [r7, #36]	; 0x24
 8001260:	e01b      	b.n	800129a <FlashWrite+0xf6>
			{
				if (j + i < bufLength)
 8001262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001266:	4413      	add	r3, r2
 8001268:	461a      	mov	r2, r3
 800126a:	4b2d      	ldr	r3, [pc, #180]	; (8001320 <FlashWrite+0x17c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	429a      	cmp	r2, r3
 8001270:	d20a      	bcs.n	8001288 <FlashWrite+0xe4>
				{
					((unsigned char*) &temp)[j] = bufferFlash[i + j];
 8001272:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001276:	441a      	add	r2, r3
 8001278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127a:	f107 0108 	add.w	r1, r7, #8
 800127e:	440b      	add	r3, r1
 8001280:	4926      	ldr	r1, [pc, #152]	; (800131c <FlashWrite+0x178>)
 8001282:	5c8a      	ldrb	r2, [r1, r2]
 8001284:	701a      	strb	r2, [r3, #0]
 8001286:	e005      	b.n	8001294 <FlashWrite+0xf0>
				}
				else
				{
					((unsigned char*) &temp)[j] = 0;
 8001288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128a:	f107 0208 	add.w	r2, r7, #8
 800128e:	4413      	add	r3, r2
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < 8; j++)
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	3301      	adds	r3, #1
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	2b07      	cmp	r3, #7
 800129e:	dde0      	ble.n	8001262 <FlashWrite+0xbe>
				}
			}
			if (i < bufLength && HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, temp) == HAL_OK)
 80012a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012a2:	4b1f      	ldr	r3, [pc, #124]	; (8001320 <FlashWrite+0x17c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d20f      	bcs.n	80012ca <FlashWrite+0x126>
 80012aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012b0:	2000      	movs	r0, #0
 80012b2:	f008 fd9f 	bl	8009df4 <HAL_FLASH_Program>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d106      	bne.n	80012ca <FlashWrite+0x126>
			{
				Address = Address + 8;
 80012bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012be:	3308      	adds	r3, #8
 80012c0:	62bb      	str	r3, [r7, #40]	; 0x28
				i = i + 8;
 80012c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c4:	3308      	adds	r3, #8
 80012c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012c8:	e014      	b.n	80012f4 <FlashWrite+0x150>
			}
			else if (i >= bufLength)
 80012ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <FlashWrite+0x17c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d314      	bcc.n	80012fe <FlashWrite+0x15a>
			{
				if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, uwCRCValue) == HAL_OK)
 80012d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012da:	2000      	movs	r0, #0
 80012dc:	f008 fd8a 	bl	8009df4 <HAL_FLASH_Program>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d106      	bne.n	80012f4 <FlashWrite+0x150>
				{
					HAL_FLASH_Lock();
 80012e6:	f008 fe13 	bl	8009f10 <HAL_FLASH_Lock>
					flashWriting = 0;
 80012ea:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <FlashWrite+0x170>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
					return true;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e00b      	b.n	800130c <FlashWrite+0x168>
		while (Address < FLASH_USER_END_ADDR)
 80012f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f6:	4a0d      	ldr	r2, [pc, #52]	; (800132c <FlashWrite+0x188>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d3af      	bcc.n	800125c <FlashWrite+0xb8>
 80012fc:	e000      	b.n	8001300 <FlashWrite+0x15c>
			}
			else
			{
				/* Error occurred while writing data in Flash memory.
				 User can add here some code to deal with this error */
				break;
 80012fe:	bf00      	nop
			}
		}
	}
	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 8001300:	f008 fe06 	bl	8009f10 <HAL_FLASH_Lock>

	flashWriting = 0;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <FlashWrite+0x170>)
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]
	return false;
 800130a:	2300      	movs	r3, #0
}
 800130c:	4618      	mov	r0, r3
 800130e:	3730      	adds	r7, #48	; 0x30
 8001310:	46bd      	mov	sp, r7
 8001312:	bdb0      	pop	{r4, r5, r7, pc}
 8001314:	20000444 	.word	0x20000444
 8001318:	0801f000 	.word	0x0801f000
 800131c:	20000448 	.word	0x20000448
 8001320:	20000000 	.word	0x20000000
 8001324:	200020ac 	.word	0x200020ac
 8001328:	40022000 	.word	0x40022000
 800132c:	0801ffff 	.word	0x0801ffff
 8001330:	200004a0 	.word	0x200004a0

08001334 <clamp>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PID_TypeDef TPID;

/* Function to clamp d between the limits min and max */
double clamp(double d, double min, double max) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0
 800133a:	ed87 0b04 	vstr	d0, [r7, #16]
 800133e:	ed87 1b02 	vstr	d1, [r7, #8]
 8001342:	ed87 2b00 	vstr	d2, [r7]
  const double t = d < min ? min : d;
 8001346:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800134a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800134e:	f7ff fbed 	bl	8000b2c <__aeabi_dcmplt>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <clamp+0x2a>
 8001358:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800135c:	e001      	b.n	8001362 <clamp+0x2e>
 800135e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001362:	e9c7 2306 	strd	r2, r3, [r7, #24]
  return t > max ? max : t;
 8001366:	e9d7 2300 	ldrd	r2, r3, [r7]
 800136a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800136e:	f7ff fbfb 	bl	8000b68 <__aeabi_dcmpgt>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d002      	beq.n	800137e <clamp+0x4a>
 8001378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800137c:	e001      	b.n	8001382 <clamp+0x4e>
 800137e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001382:	ec43 2b17 	vmov	d7, r2, r3
}
 8001386:	eeb0 0a47 	vmov.f32	s0, s14
 800138a:	eef0 0a67 	vmov.f32	s1, s15
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <get_mean_ADC_reading_indexed>:

/* Returns the average of 100 readings of the index+3*n value in the ADC_buffer vector */
double get_mean_ADC_reading_indexed(uint8_t index){
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
	ADC_filter_mean = 0;
 800139e:	4b19      	ldr	r3, [pc, #100]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
	for(int n=index;n<ADC1_BUF_LEN;n=n+3){
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	e012      	b.n	80013d2 <get_mean_ADC_reading_indexed+0x3e>
		ADC_filter_mean += ADC1_BUF[n];
 80013ac:	4a16      	ldr	r2, [pc, #88]	; (8001408 <get_mean_ADC_reading_indexed+0x74>)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013bc:	4b11      	ldr	r3, [pc, #68]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013be:	edd3 7a00 	vldr	s15, [r3]
 80013c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c6:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013c8:	edc3 7a00 	vstr	s15, [r3]
	for(int n=index;n<ADC1_BUF_LEN;n=n+3){
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3303      	adds	r3, #3
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2b38      	cmp	r3, #56	; 0x38
 80013d6:	dde9      	ble.n	80013ac <get_mean_ADC_reading_indexed+0x18>
	}
	return ADC_filter_mean/(ADC1_BUF_LEN/3.0);
 80013d8:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <get_mean_ADC_reading_indexed+0x70>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff f8db 	bl	8000598 <__aeabi_f2d>
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	4b09      	ldr	r3, [pc, #36]	; (800140c <get_mean_ADC_reading_indexed+0x78>)
 80013e8:	f7ff fa58 	bl	800089c <__aeabi_ddiv>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	ec43 2b17 	vmov	d7, r2, r3
}
 80013f4:	eeb0 0a47 	vmov.f32	s0, s14
 80013f8:	eef0 0a67 	vmov.f32	s1, s15
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000520 	.word	0x20000520
 8001408:	20000524 	.word	0x20000524
 800140c:	40330000 	.word	0x40330000

08001410 <get_mcu_temp>:

void get_mcu_temp(){
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	sensor_values.mcu_temperature =	Moving_Average_Compute((((get_mean_ADC_reading_indexed(2) * VSENSE) - V30) / Avg_Slope + 25), &mcu_temperature_filter_struct);
 8001414:	2002      	movs	r0, #2
 8001416:	f7ff ffbd 	bl	8001394 <get_mean_ADC_reading_indexed>
 800141a:	ec51 0b10 	vmov	r0, r1, d0
 800141e:	a328      	add	r3, pc, #160	; (adr r3, 80014c0 <get_mcu_temp+0xb0>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	f7ff f910 	bl	8000648 <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f04f 0200 	mov.w	r2, #0
 8001434:	4b1e      	ldr	r3, [pc, #120]	; (80014b0 <get_mcu_temp+0xa0>)
 8001436:	f7ff fa31 	bl	800089c <__aeabi_ddiv>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	a317      	add	r3, pc, #92	; (adr r3, 80014a0 <get_mcu_temp+0x90>)
 8001444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001448:	f7fe ff46 	bl	80002d8 <__aeabi_dsub>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	a314      	add	r3, pc, #80	; (adr r3, 80014a8 <get_mcu_temp+0x98>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	f7ff fa1f 	bl	800089c <__aeabi_ddiv>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <get_mcu_temp+0xa4>)
 800146c:	f7fe ff36 	bl	80002dc <__adddf3>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f7ff fbbe 	bl	8000bf8 <__aeabi_d2uiz>
 800147c:	4603      	mov	r3, r0
 800147e:	490e      	ldr	r1, [pc, #56]	; (80014b8 <get_mcu_temp+0xa8>)
 8001480:	4618      	mov	r0, r3
 8001482:	f003 fc47 	bl	8004d14 <Moving_Average_Compute>
 8001486:	ec53 2b10 	vmov	r2, r3, d0
 800148a:	4610      	mov	r0, r2
 800148c:	4619      	mov	r1, r3
 800148e:	f7ff fbd3 	bl	8000c38 <__aeabi_d2f>
 8001492:	4603      	mov	r3, r0
 8001494:	4a09      	ldr	r2, [pc, #36]	; (80014bc <get_mcu_temp+0xac>)
 8001496:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001498:	bf00      	nop
 800149a:	bd80      	pop	{r7, pc}
 800149c:	f3af 8000 	nop.w
 80014a0:	851eb852 	.word	0x851eb852
 80014a4:	3fe851eb 	.word	0x3fe851eb
 80014a8:	47ae147b 	.word	0x47ae147b
 80014ac:	3f647ae1 	.word	0x3f647ae1
 80014b0:	40b00000 	.word	0x40b00000
 80014b4:	40390000 	.word	0x40390000
 80014b8:	20000c6c 	.word	0x20000c6c
 80014bc:	20000038 	.word	0x20000038
 80014c0:	66666666 	.word	0x66666666
 80014c4:	400a6666 	.word	0x400a6666

080014c8 <RGB_to_BRG>:

uint16_t RGB_to_BRG(uint16_t color){
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	80fb      	strh	r3, [r7, #6]
	//return ((color & 0b0000000000011111)  << 11)    |    ((color & 0b1111100000000000) >> 5)   |    ((color  & 0b0000011111100000) >> 6);
	return ((((color & 0b0000000000011111)  << 11) & 0b1111100000000000) | ((color & 0b1111111111100000) >> 5));
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	02db      	lsls	r3, r3, #11
 80014d6:	b21a      	sxth	r2, r3
 80014d8:	88fb      	ldrh	r3, [r7, #6]
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b21b      	sxth	r3, r3
 80014e0:	4313      	orrs	r3, r2
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	b29b      	uxth	r3, r3
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
	...

080014f4 <change_state>:

void change_state(mainstates new_state){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
	sensor_values.previous_state = active_state;
 80014fe:	4b13      	ldr	r3, [pc, #76]	; (800154c <change_state+0x58>)
 8001500:	781a      	ldrb	r2, [r3, #0]
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <change_state+0x5c>)
 8001504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	active_state = new_state;
 8001508:	4a10      	ldr	r2, [pc, #64]	; (800154c <change_state+0x58>)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	7013      	strb	r3, [r2, #0]
	if((active_state == RUN) && (flash_values.GPIO4_ON_at_run == 1)){
 800150e:	4b0f      	ldr	r3, [pc, #60]	; (800154c <change_state+0x58>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d110      	bne.n	8001538 <change_state+0x44>
 8001516:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <change_state+0x60>)
 8001518:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <change_state+0x64>)
 8001522:	f7ff faf9 	bl	8000b18 <__aeabi_dcmpeq>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d005      	beq.n	8001538 <change_state+0x44>
		HAL_GPIO_WritePin(GPIOB, USR_4_Pin, GPIO_PIN_SET);
 800152c:	2201      	movs	r2, #1
 800152e:	2104      	movs	r1, #4
 8001530:	480a      	ldr	r0, [pc, #40]	; (800155c <change_state+0x68>)
 8001532:	f009 f875 	bl	800a620 <HAL_GPIO_WritePin>
 8001536:	e005      	b.n	8001544 <change_state+0x50>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, USR_4_Pin, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	2104      	movs	r1, #4
 800153c:	4807      	ldr	r0, [pc, #28]	; (800155c <change_state+0x68>)
 800153e:	f009 f86f 	bl	800a620 <HAL_GPIO_WritePin>
	}
}
 8001542:	bf00      	nop
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	2000001d 	.word	0x2000001d
 8001550:	20000038 	.word	0x20000038
 8001554:	200005a0 	.word	0x200005a0
 8001558:	3ff00000 	.word	0x3ff00000
 800155c:	48000400 	.word	0x48000400

08001560 <get_bus_voltage>:

void get_bus_voltage(){
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	sensor_values.bus_voltage = Moving_Average_Compute(get_mean_ADC_reading_indexed(0), &input_voltage_filterStruct)*VOLTAGE_COMPENSATION;
 8001564:	2000      	movs	r0, #0
 8001566:	f7ff ff15 	bl	8001394 <get_mean_ADC_reading_indexed>
 800156a:	ec53 2b10 	vmov	r2, r3, d0
 800156e:	4610      	mov	r0, r2
 8001570:	4619      	mov	r1, r3
 8001572:	f7ff fb41 	bl	8000bf8 <__aeabi_d2uiz>
 8001576:	4603      	mov	r3, r0
 8001578:	490d      	ldr	r1, [pc, #52]	; (80015b0 <get_bus_voltage+0x50>)
 800157a:	4618      	mov	r0, r3
 800157c:	f003 fbca 	bl	8004d14 <Moving_Average_Compute>
 8001580:	ec51 0b10 	vmov	r0, r1, d0
 8001584:	a308      	add	r3, pc, #32	; (adr r3, 80015a8 <get_bus_voltage+0x48>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7ff f85d 	bl	8000648 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4610      	mov	r0, r2
 8001594:	4619      	mov	r1, r3
 8001596:	f7ff fb4f 	bl	8000c38 <__aeabi_d2f>
 800159a:	4603      	mov	r3, r0
 800159c:	4a05      	ldr	r2, [pc, #20]	; (80015b4 <get_bus_voltage+0x54>)
 800159e:	6193      	str	r3, [r2, #24]
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	f3af 8000 	nop.w
 80015a8:	ada68bd9 	.word	0xada68bd9
 80015ac:	3f813656 	.word	0x3f813656
 80015b0:	20000f98 	.word	0x20000f98
 80015b4:	20000038 	.word	0x20000038

080015b8 <get_heater_current>:

void get_heater_current(){
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	sensor_values.heater_current = Moving_Average_Compute(current_raw, &current_filterStruct)*CURRENT_COMPENSATION;
 80015bc:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <get_heater_current+0x40>)
 80015be:	881b      	ldrh	r3, [r3, #0]
 80015c0:	490e      	ldr	r1, [pc, #56]	; (80015fc <get_heater_current+0x44>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f003 fba6 	bl	8004d14 <Moving_Average_Compute>
 80015c8:	ec51 0b10 	vmov	r0, r1, d0
 80015cc:	a308      	add	r3, pc, #32	; (adr r3, 80015f0 <get_heater_current+0x38>)
 80015ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d2:	f7ff f839 	bl	8000648 <__aeabi_dmul>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4610      	mov	r0, r2
 80015dc:	4619      	mov	r1, r3
 80015de:	f7ff fb2b 	bl	8000c38 <__aeabi_d2f>
 80015e2:	4603      	mov	r3, r0
 80015e4:	4a06      	ldr	r2, [pc, #24]	; (8001600 <get_heater_current+0x48>)
 80015e6:	61d3      	str	r3, [r2, #28]
}
 80015e8:	bf00      	nop
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	f3af 8000 	nop.w
 80015f0:	4abe6a33 	.word	0x4abe6a33
 80015f4:	3f67763e 	.word	0x3f67763e
 80015f8:	20000596 	.word	0x20000596
 80015fc:	200012c4 	.word	0x200012c4
 8001600:	20000038 	.word	0x20000038
 8001604:	00000000 	.word	0x00000000

08001608 <get_thermocouple_temperature>:

void get_thermocouple_temperature(){
 8001608:	b5b0      	push	{r4, r5, r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
	double TC_temp = Moving_Average_Compute(get_mean_ADC_reading_indexed(1), &thermocouple_temperature_filter_struct); /* Moving average filter */
 800160e:	2001      	movs	r0, #1
 8001610:	f7ff fec0 	bl	8001394 <get_mean_ADC_reading_indexed>
 8001614:	ec53 2b10 	vmov	r2, r3, d0
 8001618:	4610      	mov	r0, r2
 800161a:	4619      	mov	r1, r3
 800161c:	f7ff faec 	bl	8000bf8 <__aeabi_d2uiz>
 8001620:	4603      	mov	r3, r0
 8001622:	4981      	ldr	r1, [pc, #516]	; (8001828 <get_thermocouple_temperature+0x220>)
 8001624:	4618      	mov	r0, r3
 8001626:	f003 fb75 	bl	8004d14 <Moving_Average_Compute>
 800162a:	ed87 0b00 	vstr	d0, [r7]

	if(handle == T210){
 800162e:	4b7f      	ldr	r3, [pc, #508]	; (800182c <get_thermocouple_temperature+0x224>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d12e      	bne.n	8001694 <get_thermocouple_temperature+0x8c>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_T210 + TC_temp*TC_COMPENSATION_X1_T210 + TC_COMPENSATION_X0_T210;
 8001636:	e9d7 2300 	ldrd	r2, r3, [r7]
 800163a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800163e:	f7ff f803 	bl	8000648 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	a361      	add	r3, pc, #388	; (adr r3, 80017d0 <get_thermocouple_temperature+0x1c8>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	f7fe fffa 	bl	8000648 <__aeabi_dmul>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4614      	mov	r4, r2
 800165a:	461d      	mov	r5, r3
 800165c:	a35e      	add	r3, pc, #376	; (adr r3, 80017d8 <get_thermocouple_temperature+0x1d0>)
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001666:	f7fe ffef 	bl	8000648 <__aeabi_dmul>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4620      	mov	r0, r4
 8001670:	4629      	mov	r1, r5
 8001672:	f7fe fe33 	bl	80002dc <__adddf3>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4610      	mov	r0, r2
 800167c:	4619      	mov	r1, r3
 800167e:	a358      	add	r3, pc, #352	; (adr r3, 80017e0 <get_thermocouple_temperature+0x1d8>)
 8001680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001684:	f7fe fe2a 	bl	80002dc <__adddf3>
 8001688:	4602      	mov	r2, r0
 800168a:	460b      	mov	r3, r1
 800168c:	4968      	ldr	r1, [pc, #416]	; (8001830 <get_thermocouple_temperature+0x228>)
 800168e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001692:	e064      	b.n	800175e <get_thermocouple_temperature+0x156>
	}
	else if(handle == T245){
 8001694:	4b65      	ldr	r3, [pc, #404]	; (800182c <get_thermocouple_temperature+0x224>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b02      	cmp	r3, #2
 800169a:	d12e      	bne.n	80016fa <get_thermocouple_temperature+0xf2>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_T245 + TC_temp*TC_COMPENSATION_X1_T245 + TC_COMPENSATION_X0_T245;
 800169c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016a4:	f7fe ffd0 	bl	8000648 <__aeabi_dmul>
 80016a8:	4602      	mov	r2, r0
 80016aa:	460b      	mov	r3, r1
 80016ac:	4610      	mov	r0, r2
 80016ae:	4619      	mov	r1, r3
 80016b0:	a34d      	add	r3, pc, #308	; (adr r3, 80017e8 <get_thermocouple_temperature+0x1e0>)
 80016b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b6:	f7fe ffc7 	bl	8000648 <__aeabi_dmul>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4614      	mov	r4, r2
 80016c0:	461d      	mov	r5, r3
 80016c2:	a34b      	add	r3, pc, #300	; (adr r3, 80017f0 <get_thermocouple_temperature+0x1e8>)
 80016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016cc:	f7fe ffbc 	bl	8000648 <__aeabi_dmul>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4620      	mov	r0, r4
 80016d6:	4629      	mov	r1, r5
 80016d8:	f7fe fe00 	bl	80002dc <__adddf3>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	a344      	add	r3, pc, #272	; (adr r3, 80017f8 <get_thermocouple_temperature+0x1f0>)
 80016e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ea:	f7fe fdf7 	bl	80002dc <__adddf3>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	494f      	ldr	r1, [pc, #316]	; (8001830 <get_thermocouple_temperature+0x228>)
 80016f4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80016f8:	e031      	b.n	800175e <get_thermocouple_temperature+0x156>
	}
	else if(handle == NT115){
 80016fa:	4b4c      	ldr	r3, [pc, #304]	; (800182c <get_thermocouple_temperature+0x224>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d12d      	bne.n	800175e <get_thermocouple_temperature+0x156>
		sensor_values.thermocouple_temperature = TC_temp*TC_temp*TC_COMPENSATION_X2_NT115 + TC_temp*TC_COMPENSATION_X1_NT115 + TC_COMPENSATION_X0_NT115;
 8001702:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001706:	e9d7 0100 	ldrd	r0, r1, [r7]
 800170a:	f7fe ff9d 	bl	8000648 <__aeabi_dmul>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	4610      	mov	r0, r2
 8001714:	4619      	mov	r1, r3
 8001716:	a33a      	add	r3, pc, #232	; (adr r3, 8001800 <get_thermocouple_temperature+0x1f8>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	f7fe ff94 	bl	8000648 <__aeabi_dmul>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	4614      	mov	r4, r2
 8001726:	461d      	mov	r5, r3
 8001728:	a337      	add	r3, pc, #220	; (adr r3, 8001808 <get_thermocouple_temperature+0x200>)
 800172a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001732:	f7fe ff89 	bl	8000648 <__aeabi_dmul>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4620      	mov	r0, r4
 800173c:	4629      	mov	r1, r5
 800173e:	f7fe fdcd 	bl	80002dc <__adddf3>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	4610      	mov	r0, r2
 8001748:	4619      	mov	r1, r3
 800174a:	a331      	add	r3, pc, #196	; (adr r3, 8001810 <get_thermocouple_temperature+0x208>)
 800174c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001750:	f7fe fdc4 	bl	80002dc <__adddf3>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4935      	ldr	r1, [pc, #212]	; (8001830 <get_thermocouple_temperature+0x228>)
 800175a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	}
	sensor_values.thermocouple_temperature += flash_values.temperature_offset; // Add temperature offset value
 800175e:	4b34      	ldr	r3, [pc, #208]	; (8001830 <get_thermocouple_temperature+0x228>)
 8001760:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001764:	4b33      	ldr	r3, [pc, #204]	; (8001834 <get_thermocouple_temperature+0x22c>)
 8001766:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800176a:	f7fe fdb7 	bl	80002dc <__adddf3>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	492f      	ldr	r1, [pc, #188]	; (8001830 <get_thermocouple_temperature+0x228>)
 8001774:	e9c1 2302 	strd	r2, r3, [r1, #8]
	sensor_values.thermocouple_temperature = clamp(sensor_values.thermocouple_temperature ,0 ,999); // Clamp
 8001778:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <get_thermocouple_temperature+0x228>)
 800177a:	ed93 7b02 	vldr	d7, [r3, #8]
 800177e:	ed9f 2b26 	vldr	d2, [pc, #152]	; 8001818 <get_thermocouple_temperature+0x210>
 8001782:	ed9f 1b27 	vldr	d1, [pc, #156]	; 8001820 <get_thermocouple_temperature+0x218>
 8001786:	eeb0 0a47 	vmov.f32	s0, s14
 800178a:	eef0 0a67 	vmov.f32	s1, s15
 800178e:	f7ff fdd1 	bl	8001334 <clamp>
 8001792:	eeb0 7a40 	vmov.f32	s14, s0
 8001796:	eef0 7a60 	vmov.f32	s15, s1
 800179a:	4b25      	ldr	r3, [pc, #148]	; (8001830 <get_thermocouple_temperature+0x228>)
 800179c:	ed83 7b02 	vstr	d7, [r3, #8]

	sensor_values.thermocouple_temperature_display = Moving_Average_Compute(sensor_values.thermocouple_temperature, &thermocouple_temperature_display_filter_struct); /* Moving average filter */
 80017a0:	4b23      	ldr	r3, [pc, #140]	; (8001830 <get_thermocouple_temperature+0x228>)
 80017a2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff fa25 	bl	8000bf8 <__aeabi_d2uiz>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4921      	ldr	r1, [pc, #132]	; (8001838 <get_thermocouple_temperature+0x230>)
 80017b2:	4618      	mov	r0, r3
 80017b4:	f003 faae 	bl	8004d14 <Moving_Average_Compute>
 80017b8:	eeb0 7a40 	vmov.f32	s14, s0
 80017bc:	eef0 7a60 	vmov.f32	s15, s1
 80017c0:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <get_thermocouple_temperature+0x228>)
 80017c2:	ed83 7b04 	vstr	d7, [r3, #16]
}
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bdb0      	pop	{r4, r5, r7, pc}
 80017ce:	bf00      	nop
 80017d0:	82211f02 	.word	0x82211f02
 80017d4:	3ed1b769 	.word	0x3ed1b769
 80017d8:	7d232337 	.word	0x7d232337
 80017dc:	3fd46490 	.word	0x3fd46490
 80017e0:	11588fd7 	.word	0x11588fd7
 80017e4:	4034f7d1 	.word	0x4034f7d1
 80017e8:	a66d5482 	.word	0xa66d5482
 80017ec:	be9fc6dc 	.word	0xbe9fc6dc
 80017f0:	56fa2c99 	.word	0x56fa2c99
 80017f4:	3fbe8eac 	.word	0x3fbe8eac
 80017f8:	aef84767 	.word	0xaef84767
 80017fc:	4037c703 	.word	0x4037c703
 8001800:	e0057d0c 	.word	0xe0057d0c
 8001804:	3f0ac0ae 	.word	0x3f0ac0ae
 8001808:	859db92b 	.word	0x859db92b
 800180c:	3fdae99a 	.word	0x3fdae99a
 8001810:	027d19fb 	.word	0x027d19fb
 8001814:	40342538 	.word	0x40342538
 8001818:	00000000 	.word	0x00000000
 800181c:	408f3800 	.word	0x408f3800
	...
 8001828:	20000614 	.word	0x20000614
 800182c:	200004b0 	.word	0x200004b0
 8001830:	20000038 	.word	0x20000038
 8001834:	200005a0 	.word	0x200005a0
 8001838:	20000940 	.word	0x20000940
 800183c:	00000000 	.word	0x00000000

08001840 <set_heater_duty>:

/* Sets the duty cycle of timer controlling the heater */
void set_heater_duty(uint16_t dutycycle){
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, dutycycle);
 800184a:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <set_heater_duty+0x48>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	88fa      	ldrh	r2, [r7, #6]
 8001850:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dutycycle*0.3);
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe fe8d 	bl	8000574 <__aeabi_i2d>
 800185a:	a309      	add	r3, pc, #36	; (adr r3, 8001880 <set_heater_duty+0x40>)
 800185c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001860:	f7fe fef2 	bl	8000648 <__aeabi_dmul>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4907      	ldr	r1, [pc, #28]	; (8001888 <set_heater_duty+0x48>)
 800186a:	680c      	ldr	r4, [r1, #0]
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	f7ff f9c2 	bl	8000bf8 <__aeabi_d2uiz>
 8001874:	4603      	mov	r3, r0
 8001876:	6363      	str	r3, [r4, #52]	; 0x34
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	bd90      	pop	{r4, r7, pc}
 8001880:	33333333 	.word	0x33333333
 8001884:	3fd33333 	.word	0x3fd33333
 8001888:	200021e8 	.word	0x200021e8
 800188c:	00000000 	.word	0x00000000

08001890 <heater_on>:

/* Update the duty cycle of timer controlling the heater PWM */
void heater_on(){
 8001890:	b5b0      	push	{r4, r5, r7, lr}
 8001892:	af00      	add	r7, sp, #0
	duty_cycle = PID_output*(sensor_values.max_power_watt*POWER_REDUCTION_FACTOR/sensor_values.bus_voltage);
 8001894:	4b26      	ldr	r3, [pc, #152]	; (8001930 <heater_on+0xa0>)
 8001896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe fe7d 	bl	8000598 <__aeabi_f2d>
 800189e:	a31e      	add	r3, pc, #120	; (adr r3, 8001918 <heater_on+0x88>)
 80018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a4:	f7fe fed0 	bl	8000648 <__aeabi_dmul>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4614      	mov	r4, r2
 80018ae:	461d      	mov	r5, r3
 80018b0:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <heater_on+0xa0>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fe6f 	bl	8000598 <__aeabi_f2d>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4620      	mov	r0, r4
 80018c0:	4629      	mov	r1, r5
 80018c2:	f7fe ffeb 	bl	800089c <__aeabi_ddiv>
 80018c6:	4602      	mov	r2, r0
 80018c8:	460b      	mov	r3, r1
 80018ca:	4610      	mov	r0, r2
 80018cc:	4619      	mov	r1, r3
 80018ce:	4b19      	ldr	r3, [pc, #100]	; (8001934 <heater_on+0xa4>)
 80018d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d4:	f7fe feb8 	bl	8000648 <__aeabi_dmul>
 80018d8:	4602      	mov	r2, r0
 80018da:	460b      	mov	r3, r1
 80018dc:	4916      	ldr	r1, [pc, #88]	; (8001938 <heater_on+0xa8>)
 80018de:	e9c1 2300 	strd	r2, r3, [r1]
	set_heater_duty(clamp(duty_cycle, 0.0, PID_MAX_OUTPUT));
 80018e2:	4b15      	ldr	r3, [pc, #84]	; (8001938 <heater_on+0xa8>)
 80018e4:	ed93 7b00 	vldr	d7, [r3]
 80018e8:	ed9f 2b0d 	vldr	d2, [pc, #52]	; 8001920 <heater_on+0x90>
 80018ec:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8001928 <heater_on+0x98>
 80018f0:	eeb0 0a47 	vmov.f32	s0, s14
 80018f4:	eef0 0a67 	vmov.f32	s1, s15
 80018f8:	f7ff fd1c 	bl	8001334 <clamp>
 80018fc:	ec53 2b10 	vmov	r2, r3, d0
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	f7ff f978 	bl	8000bf8 <__aeabi_d2uiz>
 8001908:	4603      	mov	r3, r0
 800190a:	b29b      	uxth	r3, r3
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff97 	bl	8001840 <set_heater_duty>
}
 8001912:	bf00      	nop
 8001914:	bdb0      	pop	{r4, r5, r7, pc}
 8001916:	bf00      	nop
 8001918:	916872b0 	.word	0x916872b0
 800191c:	3fbf7ced 	.word	0x3fbf7ced
 8001920:	00000000 	.word	0x00000000
 8001924:	407f4000 	.word	0x407f4000
	...
 8001930:	20000038 	.word	0x20000038
 8001934:	200005f8 	.word	0x200005f8
 8001938:	20000608 	.word	0x20000608

0800193c <heater_off>:

/* Disable the duty cycle of timer controlling the heater PWM*/
void heater_off(){
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
	set_heater_duty(0);
 8001940:	2000      	movs	r0, #0
 8001942:	f7ff ff7d 	bl	8001840 <set_heater_duty>
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	0000      	movs	r0, r0
 800194c:	0000      	movs	r0, r0
	...

08001950 <settings_menue>:

void settings_menue(){
 8001950:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001954:	b08d      	sub	sp, #52	; 0x34
 8001956:	af02      	add	r7, sp, #8
	/* If SW_1 is pressed during startup - Show SETTINGS and allow to release button. */
	if (HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1){
 8001958:	2120      	movs	r1, #32
 800195a:	48c7      	ldr	r0, [pc, #796]	; (8001c78 <settings_menue+0x328>)
 800195c:	f008 fe48 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8001960:	4603      	mov	r3, r0
 8001962:	2b01      	cmp	r3, #1
 8001964:	f040 8318 	bne.w	8001f98 <settings_menue+0x648>
		if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8001968:	4bc4      	ldr	r3, [pc, #784]	; (8001c7c <settings_menue+0x32c>)
 800196a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	f7ff f8cf 	bl	8000b18 <__aeabi_dcmpeq>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d10b      	bne.n	8001998 <settings_menue+0x48>
 8001980:	4bbe      	ldr	r3, [pc, #760]	; (8001c7c <settings_menue+0x32c>)
 8001982:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800198e:	f7ff f8c3 	bl	8000b18 <__aeabi_dcmpeq>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d026      	beq.n	80019e6 <settings_menue+0x96>
			LCD_PutStr(0, 300, "Version:", FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 8001998:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800199c:	f7ff fd94 	bl	80014c8 <RGB_to_BRG>
 80019a0:	4603      	mov	r3, r0
 80019a2:	461c      	mov	r4, r3
 80019a4:	2000      	movs	r0, #0
 80019a6:	f7ff fd8f 	bl	80014c8 <RGB_to_BRG>
 80019aa:	4603      	mov	r3, r0
 80019ac:	9301      	str	r3, [sp, #4]
 80019ae:	9400      	str	r4, [sp, #0]
 80019b0:	4bb3      	ldr	r3, [pc, #716]	; (8001c80 <settings_menue+0x330>)
 80019b2:	4ab4      	ldr	r2, [pc, #720]	; (8001c84 <settings_menue+0x334>)
 80019b4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80019b8:	2000      	movs	r0, #0
 80019ba:	f004 ff63 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(150, 300, version, FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 80019be:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80019c2:	f7ff fd81 	bl	80014c8 <RGB_to_BRG>
 80019c6:	4603      	mov	r3, r0
 80019c8:	461c      	mov	r4, r3
 80019ca:	2000      	movs	r0, #0
 80019cc:	f7ff fd7c 	bl	80014c8 <RGB_to_BRG>
 80019d0:	4603      	mov	r3, r0
 80019d2:	9301      	str	r3, [sp, #4]
 80019d4:	9400      	str	r4, [sp, #0]
 80019d6:	4baa      	ldr	r3, [pc, #680]	; (8001c80 <settings_menue+0x330>)
 80019d8:	4aab      	ldr	r2, [pc, #684]	; (8001c88 <settings_menue+0x338>)
 80019da:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80019de:	2096      	movs	r0, #150	; 0x96
 80019e0:	f004 ff50 	bl	8006884 <LCD_PutStr>
 80019e4:	e023      	b.n	8001a2e <settings_menue+0xde>
		}
		else{
			LCD_PutStr(0, 215, "Version:", FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 80019e6:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80019ea:	f7ff fd6d 	bl	80014c8 <RGB_to_BRG>
 80019ee:	4603      	mov	r3, r0
 80019f0:	461c      	mov	r4, r3
 80019f2:	2000      	movs	r0, #0
 80019f4:	f7ff fd68 	bl	80014c8 <RGB_to_BRG>
 80019f8:	4603      	mov	r3, r0
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	9400      	str	r4, [sp, #0]
 80019fe:	4ba0      	ldr	r3, [pc, #640]	; (8001c80 <settings_menue+0x330>)
 8001a00:	4aa0      	ldr	r2, [pc, #640]	; (8001c84 <settings_menue+0x334>)
 8001a02:	21d7      	movs	r1, #215	; 0xd7
 8001a04:	2000      	movs	r0, #0
 8001a06:	f004 ff3d 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(150, 215, version, FONT_arial_20X23, RGB_to_BRG(C_RED), RGB_to_BRG(C_BLACK));
 8001a0a:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8001a0e:	f7ff fd5b 	bl	80014c8 <RGB_to_BRG>
 8001a12:	4603      	mov	r3, r0
 8001a14:	461c      	mov	r4, r3
 8001a16:	2000      	movs	r0, #0
 8001a18:	f7ff fd56 	bl	80014c8 <RGB_to_BRG>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	9301      	str	r3, [sp, #4]
 8001a20:	9400      	str	r4, [sp, #0]
 8001a22:	4b97      	ldr	r3, [pc, #604]	; (8001c80 <settings_menue+0x330>)
 8001a24:	4a98      	ldr	r2, [pc, #608]	; (8001c88 <settings_menue+0x338>)
 8001a26:	21d7      	movs	r1, #215	; 0xd7
 8001a28:	2096      	movs	r0, #150	; 0x96
 8001a2a:	f004 ff2b 	bl	8006884 <LCD_PutStr>
		}

		TIM2->CNT = 1000;
 8001a2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a36:	625a      	str	r2, [r3, #36]	; 0x24
		uint16_t menu_cursor_position = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	84fb      	strh	r3, [r7, #38]	; 0x26
		uint16_t old_menu_cursor_position = 0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	84bb      	strh	r3, [r7, #36]	; 0x24
		uint16_t menue_start = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	847b      	strh	r3, [r7, #34]	; 0x22
		uint16_t menue_level = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	843b      	strh	r3, [r7, #32]
		uint16_t menu_active = 1;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	83fb      	strh	r3, [r7, #30]
		float old_value = 0;
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]

		LCD_PutStr(60, 12, "SETTINGS", FONT_arial_20X23, RGB_to_BRG(C_YELLOW), RGB_to_BRG(C_BLACK));
 8001a52:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001a56:	f7ff fd37 	bl	80014c8 <RGB_to_BRG>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	461c      	mov	r4, r3
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f7ff fd32 	bl	80014c8 <RGB_to_BRG>
 8001a64:	4603      	mov	r3, r0
 8001a66:	9301      	str	r3, [sp, #4]
 8001a68:	9400      	str	r4, [sp, #0]
 8001a6a:	4b85      	ldr	r3, [pc, #532]	; (8001c80 <settings_menue+0x330>)
 8001a6c:	4a87      	ldr	r2, [pc, #540]	; (8001c8c <settings_menue+0x33c>)
 8001a6e:	210c      	movs	r1, #12
 8001a70:	203c      	movs	r0, #60	; 0x3c
 8001a72:	f004 ff07 	bl	8006884 <LCD_PutStr>
		LCD_DrawLine(0,40,240,40,RGB_to_BRG(C_YELLOW));
 8001a76:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001a7a:	f7ff fd25 	bl	80014c8 <RGB_to_BRG>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2328      	movs	r3, #40	; 0x28
 8001a84:	22f0      	movs	r2, #240	; 0xf0
 8001a86:	2128      	movs	r1, #40	; 0x28
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f004 febd 	bl	8006808 <LCD_DrawLine>
		LCD_DrawLine(0,41,240,41,RGB_to_BRG(C_YELLOW));
 8001a8e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001a92:	f7ff fd19 	bl	80014c8 <RGB_to_BRG>
 8001a96:	4603      	mov	r3, r0
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	2329      	movs	r3, #41	; 0x29
 8001a9c:	22f0      	movs	r2, #240	; 0xf0
 8001a9e:	2129      	movs	r1, #41	; 0x29
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f004 feb1 	bl	8006808 <LCD_DrawLine>
		LCD_DrawLine(0,42,240,42,RGB_to_BRG(C_YELLOW));
 8001aa6:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8001aaa:	f7ff fd0d 	bl	80014c8 <RGB_to_BRG>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	232a      	movs	r3, #42	; 0x2a
 8001ab4:	22f0      	movs	r2, #240	; 0xf0
 8001ab6:	212a      	movs	r1, #42	; 0x2a
 8001ab8:	2000      	movs	r0, #0
 8001aba:	f004 fea5 	bl	8006808 <LCD_DrawLine>

		HAL_Delay(500);
 8001abe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ac2:	f004 fff9 	bl	8006ab8 <HAL_Delay>
		while(menu_active == 1){
 8001ac6:	e263      	b.n	8001f90 <settings_menue+0x640>
			if(menue_level == 0){
 8001ac8:	8c3b      	ldrh	r3, [r7, #32]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d120      	bne.n	8001b10 <settings_menue+0x1c0>
				TIM2->CNT = clamp(TIM2->CNT, 1000, 1000000);
 8001ace:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fd3d 	bl	8000554 <__aeabi_ui2d>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	ed9f 2b60 	vldr	d2, [pc, #384]	; 8001c60 <settings_menue+0x310>
 8001ae2:	ed9f 1b61 	vldr	d1, [pc, #388]	; 8001c68 <settings_menue+0x318>
 8001ae6:	ec43 2b10 	vmov	d0, r2, r3
 8001aea:	f7ff fc23 	bl	8001334 <clamp>
 8001aee:	ec53 2b10 	vmov	r2, r3, d0
 8001af2:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001af6:	4610      	mov	r0, r2
 8001af8:	4619      	mov	r1, r3
 8001afa:	f7ff f87d 	bl	8000bf8 <__aeabi_d2uiz>
 8001afe:	4603      	mov	r3, r0
 8001b00:	6263      	str	r3, [r4, #36]	; 0x24
				menu_cursor_position = (TIM2->CNT - 1000) / 2;
 8001b02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b08:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8001b0c:	085b      	lsrs	r3, r3, #1
 8001b0e:	84fb      	strh	r3, [r7, #38]	; 0x26
			}
			if (menue_level == 1){
 8001b10:	8c3b      	ldrh	r3, [r7, #32]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	f040 8091 	bne.w	8001c3a <settings_menue+0x2ea>
				((double*)&flash_values)[menu_cursor_position] = (float)old_value + (float)(TIM2->CNT - 1000.0) / 2.0 - (float)menu_cursor_position;
 8001b18:	69b8      	ldr	r0, [r7, #24]
 8001b1a:	f7fe fd3d 	bl	8000598 <__aeabi_f2d>
 8001b1e:	4604      	mov	r4, r0
 8001b20:	460d      	mov	r5, r1
 8001b22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fd13 	bl	8000554 <__aeabi_ui2d>
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	4b57      	ldr	r3, [pc, #348]	; (8001c90 <settings_menue+0x340>)
 8001b34:	f7fe fbd0 	bl	80002d8 <__aeabi_dsub>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f7ff f87a 	bl	8000c38 <__aeabi_d2f>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7fe fd26 	bl	8000598 <__aeabi_f2d>
 8001b4c:	f04f 0200 	mov.w	r2, #0
 8001b50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b54:	f7fe fea2 	bl	800089c <__aeabi_ddiv>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	4629      	mov	r1, r5
 8001b60:	f7fe fbbc 	bl	80002dc <__adddf3>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4690      	mov	r8, r2
 8001b6a:	4699      	mov	r9, r3
 8001b6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b6e:	ee07 3a90 	vmov	s15, r3
 8001b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b76:	ee17 0a90 	vmov	r0, s15
 8001b7a:	f7fe fd0d 	bl	8000598 <__aeabi_f2d>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8001b84:	00c9      	lsls	r1, r1, #3
 8001b86:	483d      	ldr	r0, [pc, #244]	; (8001c7c <settings_menue+0x32c>)
 8001b88:	180c      	adds	r4, r1, r0
 8001b8a:	4640      	mov	r0, r8
 8001b8c:	4649      	mov	r1, r9
 8001b8e:	f7fe fba3 	bl	80002d8 <__aeabi_dsub>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	e9c4 2300 	strd	r2, r3, [r4]
				if ((menu_cursor_position == 5) || (menu_cursor_position == 8)){
 8001b9a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b9c:	2b05      	cmp	r3, #5
 8001b9e:	d002      	beq.n	8001ba6 <settings_menue+0x256>
 8001ba0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ba2:	2b08      	cmp	r3, #8
 8001ba4:	d12c      	bne.n	8001c00 <settings_menue+0x2b0>
					((double*)&flash_values)[menu_cursor_position] = round(fmod(abs(((double*)&flash_values)[menu_cursor_position]), 2));
 8001ba6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	4a34      	ldr	r2, [pc, #208]	; (8001c7c <settings_menue+0x32c>)
 8001bac:	4413      	add	r3, r2
 8001bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7fe fff7 	bl	8000ba8 <__aeabi_d2iz>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	bfb8      	it	lt
 8001bc0:	425b      	neglt	r3, r3
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fcd6 	bl	8000574 <__aeabi_i2d>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8001c70 <settings_menue+0x320>
 8001bd0:	ec43 2b10 	vmov	d0, r2, r3
 8001bd4:	f014 f818 	bl	8015c08 <fmod>
 8001bd8:	eeb0 7a40 	vmov.f32	s14, s0
 8001bdc:	eef0 7a60 	vmov.f32	s15, s1
 8001be0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	4a25      	ldr	r2, [pc, #148]	; (8001c7c <settings_menue+0x32c>)
 8001be6:	189c      	adds	r4, r3, r2
 8001be8:	eeb0 0a47 	vmov.f32	s0, s14
 8001bec:	eef0 0a67 	vmov.f32	s1, s15
 8001bf0:	f014 f838 	bl	8015c64 <round>
 8001bf4:	eeb0 7a40 	vmov.f32	s14, s0
 8001bf8:	eef0 7a60 	vmov.f32	s15, s1
 8001bfc:	ed84 7b00 	vstr	d7, [r4]
				}
				if(menu_cursor_position != 1){
 8001c00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d019      	beq.n	8001c3a <settings_menue+0x2ea>
					((double*)&flash_values)[menu_cursor_position] = abs(((double*)&flash_values)[menu_cursor_position]);
 8001c06:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	4a1c      	ldr	r2, [pc, #112]	; (8001c7c <settings_menue+0x32c>)
 8001c0c:	4413      	add	r3, r2
 8001c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c12:	4610      	mov	r0, r2
 8001c14:	4619      	mov	r1, r3
 8001c16:	f7fe ffc7 	bl	8000ba8 <__aeabi_d2iz>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001c20:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001c24:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c26:	00db      	lsls	r3, r3, #3
 8001c28:	4914      	ldr	r1, [pc, #80]	; (8001c7c <settings_menue+0x32c>)
 8001c2a:	185c      	adds	r4, r3, r1
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	f7fe fca1 	bl	8000574 <__aeabi_i2d>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	e9c4 2300 	strd	r2, r3, [r4]
				}
			}

			if(menu_cursor_position > menu_length-1){
 8001c3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c3c:	2b0d      	cmp	r3, #13
 8001c3e:	d906      	bls.n	8001c4e <settings_menue+0x2fe>
							menu_cursor_position = menu_length-1;
 8001c40:	230d      	movs	r3, #13
 8001c42:	84fb      	strh	r3, [r7, #38]	; 0x26
							TIM2->CNT = 1000 + (menu_length-1)*2;
 8001c44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c48:	f240 4202 	movw	r2, #1026	; 0x402
 8001c4c:	625a      	str	r2, [r3, #36]	; 0x24
			}

			if(menu_cursor_position >= 6){
 8001c4e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c50:	2b05      	cmp	r3, #5
 8001c52:	d91f      	bls.n	8001c94 <settings_menue+0x344>
				menue_start = menu_cursor_position-6;
 8001c54:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c56:	3b06      	subs	r3, #6
 8001c58:	847b      	strh	r3, [r7, #34]	; 0x22
 8001c5a:	e01d      	b.n	8001c98 <settings_menue+0x348>
 8001c5c:	f3af 8000 	nop.w
 8001c60:	00000000 	.word	0x00000000
 8001c64:	412e8480 	.word	0x412e8480
 8001c68:	00000000 	.word	0x00000000
 8001c6c:	408f4000 	.word	0x408f4000
 8001c70:	00000000 	.word	0x00000000
 8001c74:	40000000 	.word	0x40000000
 8001c78:	48000400 	.word	0x48000400
 8001c7c:	200005a0 	.word	0x200005a0
 8001c80:	0801712c 	.word	0x0801712c
 8001c84:	08015f28 	.word	0x08015f28
 8001c88:	08015f34 	.word	0x08015f34
 8001c8c:	08015f3c 	.word	0x08015f3c
 8001c90:	408f4000 	.word	0x408f4000
			}
			else{
				menue_start = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	847b      	strh	r3, [r7, #34]	; 0x22
			}

			if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position < menu_length-3)){
 8001c98:	2120      	movs	r1, #32
 8001c9a:	488f      	ldr	r0, [pc, #572]	; (8001ed8 <settings_menue+0x588>)
 8001c9c:	f008 fca8 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d127      	bne.n	8001cf6 <settings_menue+0x3a6>
 8001ca6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ca8:	2b0a      	cmp	r3, #10
 8001caa:	d824      	bhi.n	8001cf6 <settings_menue+0x3a6>
				if(menue_level == 0){
 8001cac:	8c3b      	ldrh	r3, [r7, #32]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10d      	bne.n	8001cce <settings_menue+0x37e>
					old_value = ((double*)&flash_values)[menu_cursor_position];
 8001cb2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	4a89      	ldr	r2, [pc, #548]	; (8001edc <settings_menue+0x58c>)
 8001cb8:	4413      	add	r3, r2
 8001cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f7fe ffb9 	bl	8000c38 <__aeabi_d2f>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	61bb      	str	r3, [r7, #24]
					old_menu_cursor_position = menu_cursor_position;
 8001cca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ccc:	84bb      	strh	r3, [r7, #36]	; 0x24
				}
				if(menue_level == 1){
 8001cce:	8c3b      	ldrh	r3, [r7, #32]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d106      	bne.n	8001ce2 <settings_menue+0x392>
					TIM2->CNT = old_menu_cursor_position*2 + 1000;
 8001cd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cd6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001cda:	005a      	lsls	r2, r3, #1
 8001cdc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ce0:	625a      	str	r2, [r3, #36]	; 0x24
				}

				menue_level = abs(menue_level-1);
 8001ce2:	8c3b      	ldrh	r3, [r7, #32]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	bfb8      	it	lt
 8001cea:	425b      	neglt	r3, r3
 8001cec:	843b      	strh	r3, [r7, #32]
				HAL_Delay(200);
 8001cee:	20c8      	movs	r0, #200	; 0xc8
 8001cf0:	f004 fee2 	bl	8006ab8 <HAL_Delay>
 8001cf4:	e02e      	b.n	8001d54 <settings_menue+0x404>
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-1)){
 8001cf6:	2120      	movs	r1, #32
 8001cf8:	4877      	ldr	r0, [pc, #476]	; (8001ed8 <settings_menue+0x588>)
 8001cfa:	f008 fc79 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d105      	bne.n	8001d10 <settings_menue+0x3c0>
 8001d04:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d06:	2b0d      	cmp	r3, #13
 8001d08:	d102      	bne.n	8001d10 <settings_menue+0x3c0>
				menu_active = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	83fb      	strh	r3, [r7, #30]
 8001d0e:	e021      	b.n	8001d54 <settings_menue+0x404>
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-2)){
 8001d10:	2120      	movs	r1, #32
 8001d12:	4871      	ldr	r0, [pc, #452]	; (8001ed8 <settings_menue+0x588>)
 8001d14:	f008 fc6c 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d108      	bne.n	8001d30 <settings_menue+0x3e0>
 8001d1e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d20:	2b0c      	cmp	r3, #12
 8001d22:	d105      	bne.n	8001d30 <settings_menue+0x3e0>
				menu_active = 0;
 8001d24:	2300      	movs	r3, #0
 8001d26:	83fb      	strh	r3, [r7, #30]
				FlashWrite(&flash_values);
 8001d28:	486c      	ldr	r0, [pc, #432]	; (8001edc <settings_menue+0x58c>)
 8001d2a:	f7ff fa3b 	bl	80011a4 <FlashWrite>
 8001d2e:	e011      	b.n	8001d54 <settings_menue+0x404>
			}
			else if((HAL_GPIO_ReadPin (GPIOB, SW_1_Pin) == 1) && (menu_cursor_position == menu_length-3)){
 8001d30:	2120      	movs	r1, #32
 8001d32:	4869      	ldr	r0, [pc, #420]	; (8001ed8 <settings_menue+0x588>)
 8001d34:	f008 fc5c 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d10a      	bne.n	8001d54 <settings_menue+0x404>
 8001d3e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d40:	2b0b      	cmp	r3, #11
 8001d42:	d107      	bne.n	8001d54 <settings_menue+0x404>
				flash_values = default_flash_values;
 8001d44:	4a65      	ldr	r2, [pc, #404]	; (8001edc <settings_menue+0x58c>)
 8001d46:	4b66      	ldr	r3, [pc, #408]	; (8001ee0 <settings_menue+0x590>)
 8001d48:	4610      	mov	r0, r2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	2358      	movs	r3, #88	; 0x58
 8001d4e:	461a      	mov	r2, r3
 8001d50:	f010 fba1 	bl	8012496 <memcpy>
			}

			for(int i = menue_start;i<=menue_start+6;i++){
 8001d54:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	e114      	b.n	8001f84 <settings_menue+0x634>

				if((i == menu_cursor_position) && (menue_level == 0)){
 8001d5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d5c:	697a      	ldr	r2, [r7, #20]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d12a      	bne.n	8001db8 <settings_menue+0x468>
 8001d62:	8c3b      	ldrh	r3, [r7, #32]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d127      	bne.n	8001db8 <settings_menue+0x468>
					LCD_PutStr(5, 45+(i-menue_start)*25, menu_names[i], FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_WHITE));
 8001d68:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d6a:	697a      	ldr	r2, [r7, #20]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	461a      	mov	r2, r3
 8001d72:	0092      	lsls	r2, r2, #2
 8001d74:	4413      	add	r3, r2
 8001d76:	461a      	mov	r2, r3
 8001d78:	0091      	lsls	r1, r2, #2
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4413      	add	r3, r2
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	332d      	adds	r3, #45	; 0x2d
 8001d84:	b29c      	uxth	r4, r3
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2216      	movs	r2, #22
 8001d8a:	fb02 f303 	mul.w	r3, r2, r3
 8001d8e:	4a55      	ldr	r2, [pc, #340]	; (8001ee4 <settings_menue+0x594>)
 8001d90:	189d      	adds	r5, r3, r2
 8001d92:	2000      	movs	r0, #0
 8001d94:	f7ff fb98 	bl	80014c8 <RGB_to_BRG>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	461e      	mov	r6, r3
 8001d9c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001da0:	f7ff fb92 	bl	80014c8 <RGB_to_BRG>
 8001da4:	4603      	mov	r3, r0
 8001da6:	9301      	str	r3, [sp, #4]
 8001da8:	9600      	str	r6, [sp, #0]
 8001daa:	4b4f      	ldr	r3, [pc, #316]	; (8001ee8 <settings_menue+0x598>)
 8001dac:	462a      	mov	r2, r5
 8001dae:	4621      	mov	r1, r4
 8001db0:	2005      	movs	r0, #5
 8001db2:	f004 fd67 	bl	8006884 <LCD_PutStr>
 8001db6:	e026      	b.n	8001e06 <settings_menue+0x4b6>
				}
				else{
					LCD_PutStr(5, 45+(i-menue_start)*25, menu_names[i], FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001db8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	0092      	lsls	r2, r2, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	0091      	lsls	r1, r2, #2
 8001dca:	461a      	mov	r2, r3
 8001dcc:	460b      	mov	r3, r1
 8001dce:	4413      	add	r3, r2
 8001dd0:	b29b      	uxth	r3, r3
 8001dd2:	332d      	adds	r3, #45	; 0x2d
 8001dd4:	b29c      	uxth	r4, r3
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	2216      	movs	r2, #22
 8001dda:	fb02 f303 	mul.w	r3, r2, r3
 8001dde:	4a41      	ldr	r2, [pc, #260]	; (8001ee4 <settings_menue+0x594>)
 8001de0:	189d      	adds	r5, r3, r2
 8001de2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001de6:	f7ff fb6f 	bl	80014c8 <RGB_to_BRG>
 8001dea:	4603      	mov	r3, r0
 8001dec:	461e      	mov	r6, r3
 8001dee:	2000      	movs	r0, #0
 8001df0:	f7ff fb6a 	bl	80014c8 <RGB_to_BRG>
 8001df4:	4603      	mov	r3, r0
 8001df6:	9301      	str	r3, [sp, #4]
 8001df8:	9600      	str	r6, [sp, #0]
 8001dfa:	4b3b      	ldr	r3, [pc, #236]	; (8001ee8 <settings_menue+0x598>)
 8001dfc:	462a      	mov	r2, r5
 8001dfe:	4621      	mov	r1, r4
 8001e00:	2005      	movs	r0, #5
 8001e02:	f004 fd3f 	bl	8006884 <LCD_PutStr>
				}

				char str[20];
				memset(&str, '\0', sizeof(str));
 8001e06:	463b      	mov	r3, r7
 8001e08:	2214      	movs	r2, #20
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f010 fac2 	bl	8012396 <memset>
				sprintf(str, "%.0f", (((double*)&flash_values)[i]));
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	00db      	lsls	r3, r3, #3
 8001e16:	4a31      	ldr	r2, [pc, #196]	; (8001edc <settings_menue+0x58c>)
 8001e18:	4413      	add	r3, r2
 8001e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1e:	4638      	mov	r0, r7
 8001e20:	4932      	ldr	r1, [pc, #200]	; (8001eec <settings_menue+0x59c>)
 8001e22:	f010 fa55 	bl	80122d0 <siprintf>

				if((((double*)&flash_values)[i]) < 9.5){
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	4a2c      	ldr	r2, [pc, #176]	; (8001edc <settings_menue+0x58c>)
 8001e2c:	4413      	add	r3, r2
 8001e2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	4b2e      	ldr	r3, [pc, #184]	; (8001ef0 <settings_menue+0x5a0>)
 8001e38:	f7fe fe78 	bl	8000b2c <__aeabi_dcmplt>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d008      	beq.n	8001e54 <settings_menue+0x504>
					str[1] = 32;
 8001e42:	2320      	movs	r3, #32
 8001e44:	707b      	strb	r3, [r7, #1]
					str[2] = 32;
 8001e46:	2320      	movs	r3, #32
 8001e48:	70bb      	strb	r3, [r7, #2]
					str[3] = 32;
 8001e4a:	2320      	movs	r3, #32
 8001e4c:	70fb      	strb	r3, [r7, #3]
					str[4] = 32;
 8001e4e:	2320      	movs	r3, #32
 8001e50:	713b      	strb	r3, [r7, #4]
 8001e52:	e011      	b.n	8001e78 <settings_menue+0x528>
				}
				else if((((double*)&flash_values)[i]) < 99.5){
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	4a20      	ldr	r2, [pc, #128]	; (8001edc <settings_menue+0x58c>)
 8001e5a:	4413      	add	r3, r2
 8001e5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e60:	a31b      	add	r3, pc, #108	; (adr r3, 8001ed0 <settings_menue+0x580>)
 8001e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e66:	f7fe fe61 	bl	8000b2c <__aeabi_dcmplt>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d003      	beq.n	8001e78 <settings_menue+0x528>
					str[2] = 32;
 8001e70:	2320      	movs	r3, #32
 8001e72:	70bb      	strb	r3, [r7, #2]
					str[3] = 32;
 8001e74:	2320      	movs	r3, #32
 8001e76:	70fb      	strb	r3, [r7, #3]
				}
				if(i < menu_length-3){
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	2b0a      	cmp	r3, #10
 8001e7c:	dc5b      	bgt.n	8001f36 <settings_menue+0x5e6>
					if((i == menu_cursor_position) && (menue_level == 1)){
 8001e7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d136      	bne.n	8001ef4 <settings_menue+0x5a4>
 8001e86:	8c3b      	ldrh	r3, [r7, #32]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d133      	bne.n	8001ef4 <settings_menue+0x5a4>
						LCD_PutStr(200, 45+(i-menue_start)*25, str, FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_WHITE));
 8001e8c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	461a      	mov	r2, r3
 8001e96:	0092      	lsls	r2, r2, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	0091      	lsls	r1, r2, #2
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	332d      	adds	r3, #45	; 0x2d
 8001ea8:	b29c      	uxth	r4, r3
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f7ff fb0c 	bl	80014c8 <RGB_to_BRG>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	461d      	mov	r5, r3
 8001eb4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001eb8:	f7ff fb06 	bl	80014c8 <RGB_to_BRG>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	463a      	mov	r2, r7
 8001ec0:	9301      	str	r3, [sp, #4]
 8001ec2:	9500      	str	r5, [sp, #0]
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <settings_menue+0x598>)
 8001ec6:	4621      	mov	r1, r4
 8001ec8:	20c8      	movs	r0, #200	; 0xc8
 8001eca:	f004 fcdb 	bl	8006884 <LCD_PutStr>
 8001ece:	e032      	b.n	8001f36 <settings_menue+0x5e6>
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	4058e000 	.word	0x4058e000
 8001ed8:	48000400 	.word	0x48000400
 8001edc:	200005a0 	.word	0x200005a0
 8001ee0:	20000090 	.word	0x20000090
 8001ee4:	200000e8 	.word	0x200000e8
 8001ee8:	0801712c 	.word	0x0801712c
 8001eec:	08015f48 	.word	0x08015f48
 8001ef0:	40230000 	.word	0x40230000
					}
					else{
						LCD_PutStr(200, 45+(i-menue_start)*25, str, FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001ef4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	461a      	mov	r2, r3
 8001efe:	0092      	lsls	r2, r2, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	461a      	mov	r2, r3
 8001f04:	0091      	lsls	r1, r2, #2
 8001f06:	461a      	mov	r2, r3
 8001f08:	460b      	mov	r3, r1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	332d      	adds	r3, #45	; 0x2d
 8001f10:	b29c      	uxth	r4, r3
 8001f12:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f16:	f7ff fad7 	bl	80014c8 <RGB_to_BRG>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	461d      	mov	r5, r3
 8001f1e:	2000      	movs	r0, #0
 8001f20:	f7ff fad2 	bl	80014c8 <RGB_to_BRG>
 8001f24:	4603      	mov	r3, r0
 8001f26:	463a      	mov	r2, r7
 8001f28:	9301      	str	r3, [sp, #4]
 8001f2a:	9500      	str	r5, [sp, #0]
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <settings_menue+0x654>)
 8001f2e:	4621      	mov	r1, r4
 8001f30:	20c8      	movs	r0, #200	; 0xc8
 8001f32:	f004 fca7 	bl	8006884 <LCD_PutStr>
					}
				}
				if(i >= menu_length-3){
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2b0a      	cmp	r3, #10
 8001f3a:	dd20      	ble.n	8001f7e <settings_menue+0x62e>
					LCD_PutStr(200, 45+(i-menue_start)*25, "        ", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8001f3c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f3e:	697a      	ldr	r2, [r7, #20]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	461a      	mov	r2, r3
 8001f46:	0092      	lsls	r2, r2, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	0091      	lsls	r1, r2, #2
 8001f4e:	461a      	mov	r2, r3
 8001f50:	460b      	mov	r3, r1
 8001f52:	4413      	add	r3, r2
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	332d      	adds	r3, #45	; 0x2d
 8001f58:	b29c      	uxth	r4, r3
 8001f5a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f5e:	f7ff fab3 	bl	80014c8 <RGB_to_BRG>
 8001f62:	4603      	mov	r3, r0
 8001f64:	461d      	mov	r5, r3
 8001f66:	2000      	movs	r0, #0
 8001f68:	f7ff faae 	bl	80014c8 <RGB_to_BRG>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	9301      	str	r3, [sp, #4]
 8001f70:	9500      	str	r5, [sp, #0]
 8001f72:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <settings_menue+0x654>)
 8001f74:	4a0c      	ldr	r2, [pc, #48]	; (8001fa8 <settings_menue+0x658>)
 8001f76:	4621      	mov	r1, r4
 8001f78:	20c8      	movs	r0, #200	; 0xc8
 8001f7a:	f004 fc83 	bl	8006884 <LCD_PutStr>
			for(int i = menue_start;i<=menue_start+6;i++){
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	3301      	adds	r3, #1
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001f86:	3306      	adds	r3, #6
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	f77f aee5 	ble.w	8001d5a <settings_menue+0x40a>
		while(menu_active == 1){
 8001f90:	8bfb      	ldrh	r3, [r7, #30]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	f43f ad98 	beq.w	8001ac8 <settings_menue+0x178>
				}

			}
		}
	}
}
 8001f98:	bf00      	nop
 8001f9a:	372c      	adds	r7, #44	; 0x2c
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001fa2:	bf00      	nop
 8001fa4:	0801712c 	.word	0x0801712c
 8001fa8:	08015f50 	.word	0x08015f50
 8001fac:	00000000 	.word	0x00000000

08001fb0 <update_display>:

void update_display(){
 8001fb0:	b590      	push	{r4, r7, lr}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af02      	add	r7, sp, #8
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8001fb6:	4b86      	ldr	r3, [pc, #536]	; (80021d0 <update_display+0x220>)
 8001fb8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001fbc:	f04f 0200 	mov.w	r2, #0
 8001fc0:	f04f 0300 	mov.w	r3, #0
 8001fc4:	f7fe fda8 	bl	8000b18 <__aeabi_dcmpeq>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10c      	bne.n	8001fe8 <update_display+0x38>
 8001fce:	4b80      	ldr	r3, [pc, #512]	; (80021d0 <update_display+0x220>)
 8001fd0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001fdc:	f7fe fd9c 	bl	8000b18 <__aeabi_dcmpeq>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 82f0 	beq.w	80025c8 <update_display+0x618>
		memset(&buffer, '\0', sizeof(buffer));
 8001fe8:	2228      	movs	r2, #40	; 0x28
 8001fea:	2100      	movs	r1, #0
 8001fec:	4879      	ldr	r0, [pc, #484]	; (80021d4 <update_display+0x224>)
 8001fee:	f010 f9d2 	bl	8012396 <memset>
		sprintf(buffer, "%.f", sensor_values.set_temperature);
 8001ff2:	4b79      	ldr	r3, [pc, #484]	; (80021d8 <update_display+0x228>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	4978      	ldr	r1, [pc, #480]	; (80021dc <update_display+0x22c>)
 8001ffa:	4876      	ldr	r0, [pc, #472]	; (80021d4 <update_display+0x224>)
 8001ffc:	f010 f968 	bl	80122d0 <siprintf>
		if(sensor_values.set_temperature < 99.5){
 8002000:	4b75      	ldr	r3, [pc, #468]	; (80021d8 <update_display+0x228>)
 8002002:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002006:	a370      	add	r3, pc, #448	; (adr r3, 80021c8 <update_display+0x218>)
 8002008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200c:	f7fe fd8e 	bl	8000b2c <__aeabi_dcmplt>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d005      	beq.n	8002022 <update_display+0x72>
			buffer[2] = 32;
 8002016:	4b6f      	ldr	r3, [pc, #444]	; (80021d4 <update_display+0x224>)
 8002018:	2220      	movs	r2, #32
 800201a:	709a      	strb	r2, [r3, #2]
			buffer[3] = 32;
 800201c:	4b6d      	ldr	r3, [pc, #436]	; (80021d4 <update_display+0x224>)
 800201e:	2220      	movs	r2, #32
 8002020:	70da      	strb	r2, [r3, #3]
		}
		LCD_PutStr(14, 75, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002022:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002026:	f7ff fa4f 	bl	80014c8 <RGB_to_BRG>
 800202a:	4603      	mov	r3, r0
 800202c:	461c      	mov	r4, r3
 800202e:	2000      	movs	r0, #0
 8002030:	f7ff fa4a 	bl	80014c8 <RGB_to_BRG>
 8002034:	4603      	mov	r3, r0
 8002036:	9301      	str	r3, [sp, #4]
 8002038:	9400      	str	r4, [sp, #0]
 800203a:	4b69      	ldr	r3, [pc, #420]	; (80021e0 <update_display+0x230>)
 800203c:	4a65      	ldr	r2, [pc, #404]	; (80021d4 <update_display+0x224>)
 800203e:	214b      	movs	r1, #75	; 0x4b
 8002040:	200e      	movs	r0, #14
 8002042:	f004 fc1f 	bl	8006884 <LCD_PutStr>

		if(sensor_values.heater_current < 1){ //NT115 at 9V draws 2.3
 8002046:	4b64      	ldr	r3, [pc, #400]	; (80021d8 <update_display+0x228>)
 8002048:	edd3 7a07 	vldr	s15, [r3, #28]
 800204c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002050:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002058:	d512      	bpl.n	8002080 <update_display+0xd0>
			LCD_PutStr(10, 165, " ---  ", FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800205a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800205e:	f7ff fa33 	bl	80014c8 <RGB_to_BRG>
 8002062:	4603      	mov	r3, r0
 8002064:	461c      	mov	r4, r3
 8002066:	2000      	movs	r0, #0
 8002068:	f7ff fa2e 	bl	80014c8 <RGB_to_BRG>
 800206c:	4603      	mov	r3, r0
 800206e:	9301      	str	r3, [sp, #4]
 8002070:	9400      	str	r4, [sp, #0]
 8002072:	4b5b      	ldr	r3, [pc, #364]	; (80021e0 <update_display+0x230>)
 8002074:	4a5b      	ldr	r2, [pc, #364]	; (80021e4 <update_display+0x234>)
 8002076:	21a5      	movs	r1, #165	; 0xa5
 8002078:	200a      	movs	r0, #10
 800207a:	f004 fc03 	bl	8006884 <LCD_PutStr>
 800207e:	e02e      	b.n	80020de <update_display+0x12e>
		}
		else{
			memset(&buffer, '\0', sizeof(buffer));
 8002080:	2228      	movs	r2, #40	; 0x28
 8002082:	2100      	movs	r1, #0
 8002084:	4853      	ldr	r0, [pc, #332]	; (80021d4 <update_display+0x224>)
 8002086:	f010 f986 	bl	8012396 <memset>
			sprintf(buffer, "%.f", sensor_values.thermocouple_temperature_display);
 800208a:	4b53      	ldr	r3, [pc, #332]	; (80021d8 <update_display+0x228>)
 800208c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002090:	4952      	ldr	r1, [pc, #328]	; (80021dc <update_display+0x22c>)
 8002092:	4850      	ldr	r0, [pc, #320]	; (80021d4 <update_display+0x224>)
 8002094:	f010 f91c 	bl	80122d0 <siprintf>
			if(sensor_values.thermocouple_temperature_display < 99.5){
 8002098:	4b4f      	ldr	r3, [pc, #316]	; (80021d8 <update_display+0x228>)
 800209a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800209e:	a34a      	add	r3, pc, #296	; (adr r3, 80021c8 <update_display+0x218>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7fe fd42 	bl	8000b2c <__aeabi_dcmplt>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d005      	beq.n	80020ba <update_display+0x10a>
				buffer[2] = 32;
 80020ae:	4b49      	ldr	r3, [pc, #292]	; (80021d4 <update_display+0x224>)
 80020b0:	2220      	movs	r2, #32
 80020b2:	709a      	strb	r2, [r3, #2]
				buffer[3] = 32;
 80020b4:	4b47      	ldr	r3, [pc, #284]	; (80021d4 <update_display+0x224>)
 80020b6:	2220      	movs	r2, #32
 80020b8:	70da      	strb	r2, [r3, #3]
			}
			LCD_PutStr(14, 165, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80020ba:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80020be:	f7ff fa03 	bl	80014c8 <RGB_to_BRG>
 80020c2:	4603      	mov	r3, r0
 80020c4:	461c      	mov	r4, r3
 80020c6:	2000      	movs	r0, #0
 80020c8:	f7ff f9fe 	bl	80014c8 <RGB_to_BRG>
 80020cc:	4603      	mov	r3, r0
 80020ce:	9301      	str	r3, [sp, #4]
 80020d0:	9400      	str	r4, [sp, #0]
 80020d2:	4b43      	ldr	r3, [pc, #268]	; (80021e0 <update_display+0x230>)
 80020d4:	4a3f      	ldr	r2, [pc, #252]	; (80021d4 <update_display+0x224>)
 80020d6:	21a5      	movs	r1, #165	; 0xa5
 80020d8:	200e      	movs	r0, #14
 80020da:	f004 fbd3 	bl	8006884 <LCD_PutStr>
		}

		memset(&buffer, '\0', sizeof(buffer));
 80020de:	2228      	movs	r2, #40	; 0x28
 80020e0:	2100      	movs	r1, #0
 80020e2:	483c      	ldr	r0, [pc, #240]	; (80021d4 <update_display+0x224>)
 80020e4:	f010 f957 	bl	8012396 <memset>
		sprintf(buffer, "%.1f", sensor_values.bus_voltage);
 80020e8:	4b3b      	ldr	r3, [pc, #236]	; (80021d8 <update_display+0x228>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fa53 	bl	8000598 <__aeabi_f2d>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	493c      	ldr	r1, [pc, #240]	; (80021e8 <update_display+0x238>)
 80020f8:	4836      	ldr	r0, [pc, #216]	; (80021d4 <update_display+0x224>)
 80020fa:	f010 f8e9 	bl	80122d0 <siprintf>
		LCD_PutStr(100, 255, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80020fe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002102:	f7ff f9e1 	bl	80014c8 <RGB_to_BRG>
 8002106:	4603      	mov	r3, r0
 8002108:	461c      	mov	r4, r3
 800210a:	2000      	movs	r0, #0
 800210c:	f7ff f9dc 	bl	80014c8 <RGB_to_BRG>
 8002110:	4603      	mov	r3, r0
 8002112:	9301      	str	r3, [sp, #4]
 8002114:	9400      	str	r4, [sp, #0]
 8002116:	4b35      	ldr	r3, [pc, #212]	; (80021ec <update_display+0x23c>)
 8002118:	4a2e      	ldr	r2, [pc, #184]	; (80021d4 <update_display+0x224>)
 800211a:	21ff      	movs	r1, #255	; 0xff
 800211c:	2064      	movs	r0, #100	; 0x64
 800211e:	f004 fbb1 	bl	8006884 <LCD_PutStr>

		memset(&buffer, '\0', sizeof(buffer));
 8002122:	2228      	movs	r2, #40	; 0x28
 8002124:	2100      	movs	r1, #0
 8002126:	482b      	ldr	r0, [pc, #172]	; (80021d4 <update_display+0x224>)
 8002128:	f010 f935 	bl	8012396 <memset>
		sprintf(buffer, "%.1f", sensor_values.mcu_temperature);
 800212c:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <update_display+0x228>)
 800212e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe fa31 	bl	8000598 <__aeabi_f2d>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	492b      	ldr	r1, [pc, #172]	; (80021e8 <update_display+0x238>)
 800213c:	4825      	ldr	r0, [pc, #148]	; (80021d4 <update_display+0x224>)
 800213e:	f010 f8c7 	bl	80122d0 <siprintf>
		LCD_PutStr(100, 275, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002142:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002146:	f7ff f9bf 	bl	80014c8 <RGB_to_BRG>
 800214a:	4603      	mov	r3, r0
 800214c:	461c      	mov	r4, r3
 800214e:	2000      	movs	r0, #0
 8002150:	f7ff f9ba 	bl	80014c8 <RGB_to_BRG>
 8002154:	4603      	mov	r3, r0
 8002156:	9301      	str	r3, [sp, #4]
 8002158:	9400      	str	r4, [sp, #0]
 800215a:	4b24      	ldr	r3, [pc, #144]	; (80021ec <update_display+0x23c>)
 800215c:	4a1d      	ldr	r2, [pc, #116]	; (80021d4 <update_display+0x224>)
 800215e:	f240 1113 	movw	r1, #275	; 0x113
 8002162:	2064      	movs	r0, #100	; 0x64
 8002164:	f004 fb8e 	bl	8006884 <LCD_PutStr>

		if(handle == T210){
 8002168:	4b21      	ldr	r3, [pc, #132]	; (80021f0 <update_display+0x240>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d112      	bne.n	8002196 <update_display+0x1e6>
			LCD_PutStr(100, 235, "T210   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002170:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002174:	f7ff f9a8 	bl	80014c8 <RGB_to_BRG>
 8002178:	4603      	mov	r3, r0
 800217a:	461c      	mov	r4, r3
 800217c:	2000      	movs	r0, #0
 800217e:	f7ff f9a3 	bl	80014c8 <RGB_to_BRG>
 8002182:	4603      	mov	r3, r0
 8002184:	9301      	str	r3, [sp, #4]
 8002186:	9400      	str	r4, [sp, #0]
 8002188:	4b18      	ldr	r3, [pc, #96]	; (80021ec <update_display+0x23c>)
 800218a:	4a1a      	ldr	r2, [pc, #104]	; (80021f4 <update_display+0x244>)
 800218c:	21eb      	movs	r1, #235	; 0xeb
 800218e:	2064      	movs	r0, #100	; 0x64
 8002190:	f004 fb78 	bl	8006884 <LCD_PutStr>
 8002194:	e048      	b.n	8002228 <update_display+0x278>
		}
		else if(handle == T245){
 8002196:	4b16      	ldr	r3, [pc, #88]	; (80021f0 <update_display+0x240>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b02      	cmp	r3, #2
 800219c:	d12e      	bne.n	80021fc <update_display+0x24c>
			LCD_PutStr(100, 235, "T245   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800219e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80021a2:	f7ff f991 	bl	80014c8 <RGB_to_BRG>
 80021a6:	4603      	mov	r3, r0
 80021a8:	461c      	mov	r4, r3
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7ff f98c 	bl	80014c8 <RGB_to_BRG>
 80021b0:	4603      	mov	r3, r0
 80021b2:	9301      	str	r3, [sp, #4]
 80021b4:	9400      	str	r4, [sp, #0]
 80021b6:	4b0d      	ldr	r3, [pc, #52]	; (80021ec <update_display+0x23c>)
 80021b8:	4a0f      	ldr	r2, [pc, #60]	; (80021f8 <update_display+0x248>)
 80021ba:	21eb      	movs	r1, #235	; 0xeb
 80021bc:	2064      	movs	r0, #100	; 0x64
 80021be:	f004 fb61 	bl	8006884 <LCD_PutStr>
 80021c2:	e031      	b.n	8002228 <update_display+0x278>
 80021c4:	f3af 8000 	nop.w
 80021c8:	00000000 	.word	0x00000000
 80021cc:	4058e000 	.word	0x4058e000
 80021d0:	200005a0 	.word	0x200005a0
 80021d4:	200004f8 	.word	0x200004f8
 80021d8:	20000038 	.word	0x20000038
 80021dc:	08015f5c 	.word	0x08015f5c
 80021e0:	0801811c 	.word	0x0801811c
 80021e4:	08015f60 	.word	0x08015f60
 80021e8:	08015f68 	.word	0x08015f68
 80021ec:	0801615c 	.word	0x0801615c
 80021f0:	200004b0 	.word	0x200004b0
 80021f4:	08015f70 	.word	0x08015f70
 80021f8:	08015f78 	.word	0x08015f78
		}
		else if(handle == NT115){
 80021fc:	4bab      	ldr	r3, [pc, #684]	; (80024ac <update_display+0x4fc>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d111      	bne.n	8002228 <update_display+0x278>
			LCD_PutStr(100, 235, "NT115", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002204:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002208:	f7ff f95e 	bl	80014c8 <RGB_to_BRG>
 800220c:	4603      	mov	r3, r0
 800220e:	461c      	mov	r4, r3
 8002210:	2000      	movs	r0, #0
 8002212:	f7ff f959 	bl	80014c8 <RGB_to_BRG>
 8002216:	4603      	mov	r3, r0
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	9400      	str	r4, [sp, #0]
 800221c:	4ba4      	ldr	r3, [pc, #656]	; (80024b0 <update_display+0x500>)
 800221e:	4aa5      	ldr	r2, [pc, #660]	; (80024b4 <update_display+0x504>)
 8002220:	21eb      	movs	r1, #235	; 0xeb
 8002222:	2064      	movs	r0, #100	; 0x64
 8002224:	f004 fb2e 	bl	8006884 <LCD_PutStr>
		}

		if((active_state == SLEEP || active_state == EMERGENCY_SLEEP || active_state == HALTED) && !sleep_state_written_to_LCD){
 8002228:	4ba3      	ldr	r3, [pc, #652]	; (80024b8 <update_display+0x508>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	2b02      	cmp	r3, #2
 800222e:	d008      	beq.n	8002242 <update_display+0x292>
 8002230:	4ba1      	ldr	r3, [pc, #644]	; (80024b8 <update_display+0x508>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b03      	cmp	r3, #3
 8002236:	d004      	beq.n	8002242 <update_display+0x292>
 8002238:	4b9f      	ldr	r3, [pc, #636]	; (80024b8 <update_display+0x508>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b04      	cmp	r3, #4
 800223e:	f040 8098 	bne.w	8002372 <update_display+0x3c2>
 8002242:	4b9e      	ldr	r3, [pc, #632]	; (80024bc <update_display+0x50c>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	f040 8093 	bne.w	8002372 <update_display+0x3c2>
			UG_FillFrame(210,55,230,286, RGB_to_BRG(C_ORANGE));
 800224c:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002250:	f7ff f93a 	bl	80014c8 <RGB_to_BRG>
 8002254:	4603      	mov	r3, r0
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	f44f 738f 	mov.w	r3, #286	; 0x11e
 800225c:	22e6      	movs	r2, #230	; 0xe6
 800225e:	2137      	movs	r1, #55	; 0x37
 8002260:	20d2      	movs	r0, #210	; 0xd2
 8002262:	f00d faf1 	bl	800f848 <UG_FillFrame>
			LCD_PutStr(214, 58,  "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002266:	2000      	movs	r0, #0
 8002268:	f7ff f92e 	bl	80014c8 <RGB_to_BRG>
 800226c:	4603      	mov	r3, r0
 800226e:	461c      	mov	r4, r3
 8002270:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002274:	f7ff f928 	bl	80014c8 <RGB_to_BRG>
 8002278:	4603      	mov	r3, r0
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	9400      	str	r4, [sp, #0]
 800227e:	4b90      	ldr	r3, [pc, #576]	; (80024c0 <update_display+0x510>)
 8002280:	4a90      	ldr	r2, [pc, #576]	; (80024c4 <update_display+0x514>)
 8002282:	213a      	movs	r1, #58	; 0x3a
 8002284:	20d6      	movs	r0, #214	; 0xd6
 8002286:	f004 fafd 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(216, 92, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800228a:	2000      	movs	r0, #0
 800228c:	f7ff f91c 	bl	80014c8 <RGB_to_BRG>
 8002290:	4603      	mov	r3, r0
 8002292:	461c      	mov	r4, r3
 8002294:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002298:	f7ff f916 	bl	80014c8 <RGB_to_BRG>
 800229c:	4603      	mov	r3, r0
 800229e:	9301      	str	r3, [sp, #4]
 80022a0:	9400      	str	r4, [sp, #0]
 80022a2:	4b87      	ldr	r3, [pc, #540]	; (80024c0 <update_display+0x510>)
 80022a4:	4a88      	ldr	r2, [pc, #544]	; (80024c8 <update_display+0x518>)
 80022a6:	215c      	movs	r1, #92	; 0x5c
 80022a8:	20d8      	movs	r0, #216	; 0xd8
 80022aa:	f004 faeb 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 126, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022ae:	2000      	movs	r0, #0
 80022b0:	f7ff f90a 	bl	80014c8 <RGB_to_BRG>
 80022b4:	4603      	mov	r3, r0
 80022b6:	461c      	mov	r4, r3
 80022b8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80022bc:	f7ff f904 	bl	80014c8 <RGB_to_BRG>
 80022c0:	4603      	mov	r3, r0
 80022c2:	9301      	str	r3, [sp, #4]
 80022c4:	9400      	str	r4, [sp, #0]
 80022c6:	4b7e      	ldr	r3, [pc, #504]	; (80024c0 <update_display+0x510>)
 80022c8:	4a7e      	ldr	r2, [pc, #504]	; (80024c4 <update_display+0x514>)
 80022ca:	217e      	movs	r1, #126	; 0x7e
 80022cc:	20d6      	movs	r0, #214	; 0xd6
 80022ce:	f004 fad9 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(216, 161, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022d2:	2000      	movs	r0, #0
 80022d4:	f7ff f8f8 	bl	80014c8 <RGB_to_BRG>
 80022d8:	4603      	mov	r3, r0
 80022da:	461c      	mov	r4, r3
 80022dc:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80022e0:	f7ff f8f2 	bl	80014c8 <RGB_to_BRG>
 80022e4:	4603      	mov	r3, r0
 80022e6:	9301      	str	r3, [sp, #4]
 80022e8:	9400      	str	r4, [sp, #0]
 80022ea:	4b75      	ldr	r3, [pc, #468]	; (80024c0 <update_display+0x510>)
 80022ec:	4a76      	ldr	r2, [pc, #472]	; (80024c8 <update_display+0x518>)
 80022ee:	21a1      	movs	r1, #161	; 0xa1
 80022f0:	20d8      	movs	r0, #216	; 0xd8
 80022f2:	f004 fac7 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 194, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80022f6:	2000      	movs	r0, #0
 80022f8:	f7ff f8e6 	bl	80014c8 <RGB_to_BRG>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461c      	mov	r4, r3
 8002300:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002304:	f7ff f8e0 	bl	80014c8 <RGB_to_BRG>
 8002308:	4603      	mov	r3, r0
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	9400      	str	r4, [sp, #0]
 800230e:	4b6c      	ldr	r3, [pc, #432]	; (80024c0 <update_display+0x510>)
 8002310:	4a6c      	ldr	r2, [pc, #432]	; (80024c4 <update_display+0x514>)
 8002312:	21c2      	movs	r1, #194	; 0xc2
 8002314:	20d6      	movs	r0, #214	; 0xd6
 8002316:	f004 fab5 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(216, 228, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800231a:	2000      	movs	r0, #0
 800231c:	f7ff f8d4 	bl	80014c8 <RGB_to_BRG>
 8002320:	4603      	mov	r3, r0
 8002322:	461c      	mov	r4, r3
 8002324:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002328:	f7ff f8ce 	bl	80014c8 <RGB_to_BRG>
 800232c:	4603      	mov	r3, r0
 800232e:	9301      	str	r3, [sp, #4]
 8002330:	9400      	str	r4, [sp, #0]
 8002332:	4b63      	ldr	r3, [pc, #396]	; (80024c0 <update_display+0x510>)
 8002334:	4a64      	ldr	r2, [pc, #400]	; (80024c8 <update_display+0x518>)
 8002336:	21e4      	movs	r1, #228	; 0xe4
 8002338:	20d8      	movs	r0, #216	; 0xd8
 800233a:	f004 faa3 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 262, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800233e:	2000      	movs	r0, #0
 8002340:	f7ff f8c2 	bl	80014c8 <RGB_to_BRG>
 8002344:	4603      	mov	r3, r0
 8002346:	461c      	mov	r4, r3
 8002348:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800234c:	f7ff f8bc 	bl	80014c8 <RGB_to_BRG>
 8002350:	4603      	mov	r3, r0
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	9400      	str	r4, [sp, #0]
 8002356:	4b5a      	ldr	r3, [pc, #360]	; (80024c0 <update_display+0x510>)
 8002358:	4a5a      	ldr	r2, [pc, #360]	; (80024c4 <update_display+0x514>)
 800235a:	f44f 7183 	mov.w	r1, #262	; 0x106
 800235e:	20d6      	movs	r0, #214	; 0xd6
 8002360:	f004 fa90 	bl	8006884 <LCD_PutStr>
			sleep_state_written_to_LCD = 1;
 8002364:	4b55      	ldr	r3, [pc, #340]	; (80024bc <update_display+0x50c>)
 8002366:	2201      	movs	r2, #1
 8002368:	701a      	strb	r2, [r3, #0]
			standby_state_written_to_LCD = 0;
 800236a:	4b58      	ldr	r3, [pc, #352]	; (80024cc <update_display+0x51c>)
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
 8002370:	e129      	b.n	80025c6 <update_display+0x616>
		}
		else if((active_state == STANDBY) && !standby_state_written_to_LCD){
 8002372:	4b51      	ldr	r3, [pc, #324]	; (80024b8 <update_display+0x508>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b01      	cmp	r3, #1
 8002378:	f040 80b8 	bne.w	80024ec <update_display+0x53c>
 800237c:	4b53      	ldr	r3, [pc, #332]	; (80024cc <update_display+0x51c>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	f040 80b3 	bne.w	80024ec <update_display+0x53c>
			UG_FillFrame(210, 55, 230,286, RGB_to_BRG(C_ORANGE));
 8002386:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800238a:	f7ff f89d 	bl	80014c8 <RGB_to_BRG>
 800238e:	4603      	mov	r3, r0
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	f44f 738f 	mov.w	r3, #286	; 0x11e
 8002396:	22e6      	movs	r2, #230	; 0xe6
 8002398:	2137      	movs	r1, #55	; 0x37
 800239a:	20d2      	movs	r0, #210	; 0xd2
 800239c:	f00d fa54 	bl	800f848 <UG_FillFrame>
			LCD_PutStr(214, 58,  "S", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80023a0:	2000      	movs	r0, #0
 80023a2:	f7ff f891 	bl	80014c8 <RGB_to_BRG>
 80023a6:	4603      	mov	r3, r0
 80023a8:	461c      	mov	r4, r3
 80023aa:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80023ae:	f7ff f88b 	bl	80014c8 <RGB_to_BRG>
 80023b2:	4603      	mov	r3, r0
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	9400      	str	r4, [sp, #0]
 80023b8:	4b41      	ldr	r3, [pc, #260]	; (80024c0 <update_display+0x510>)
 80023ba:	4a45      	ldr	r2, [pc, #276]	; (80024d0 <update_display+0x520>)
 80023bc:	213a      	movs	r1, #58	; 0x3a
 80023be:	20d6      	movs	r0, #214	; 0xd6
 80023c0:	f004 fa60 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 92,  "T", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80023c4:	2000      	movs	r0, #0
 80023c6:	f7ff f87f 	bl	80014c8 <RGB_to_BRG>
 80023ca:	4603      	mov	r3, r0
 80023cc:	461c      	mov	r4, r3
 80023ce:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80023d2:	f7ff f879 	bl	80014c8 <RGB_to_BRG>
 80023d6:	4603      	mov	r3, r0
 80023d8:	9301      	str	r3, [sp, #4]
 80023da:	9400      	str	r4, [sp, #0]
 80023dc:	4b38      	ldr	r3, [pc, #224]	; (80024c0 <update_display+0x510>)
 80023de:	4a3d      	ldr	r2, [pc, #244]	; (80024d4 <update_display+0x524>)
 80023e0:	215c      	movs	r1, #92	; 0x5c
 80023e2:	20d6      	movs	r0, #214	; 0xd6
 80023e4:	f004 fa4e 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 126, "A", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80023e8:	2000      	movs	r0, #0
 80023ea:	f7ff f86d 	bl	80014c8 <RGB_to_BRG>
 80023ee:	4603      	mov	r3, r0
 80023f0:	461c      	mov	r4, r3
 80023f2:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80023f6:	f7ff f867 	bl	80014c8 <RGB_to_BRG>
 80023fa:	4603      	mov	r3, r0
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	9400      	str	r4, [sp, #0]
 8002400:	4b2f      	ldr	r3, [pc, #188]	; (80024c0 <update_display+0x510>)
 8002402:	4a35      	ldr	r2, [pc, #212]	; (80024d8 <update_display+0x528>)
 8002404:	217e      	movs	r1, #126	; 0x7e
 8002406:	20d6      	movs	r0, #214	; 0xd6
 8002408:	f004 fa3c 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 161, "N", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800240c:	2000      	movs	r0, #0
 800240e:	f7ff f85b 	bl	80014c8 <RGB_to_BRG>
 8002412:	4603      	mov	r3, r0
 8002414:	461c      	mov	r4, r3
 8002416:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800241a:	f7ff f855 	bl	80014c8 <RGB_to_BRG>
 800241e:	4603      	mov	r3, r0
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	9400      	str	r4, [sp, #0]
 8002424:	4b26      	ldr	r3, [pc, #152]	; (80024c0 <update_display+0x510>)
 8002426:	4a2d      	ldr	r2, [pc, #180]	; (80024dc <update_display+0x52c>)
 8002428:	21a1      	movs	r1, #161	; 0xa1
 800242a:	20d6      	movs	r0, #214	; 0xd6
 800242c:	f004 fa2a 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 194, "D", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002430:	2000      	movs	r0, #0
 8002432:	f7ff f849 	bl	80014c8 <RGB_to_BRG>
 8002436:	4603      	mov	r3, r0
 8002438:	461c      	mov	r4, r3
 800243a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800243e:	f7ff f843 	bl	80014c8 <RGB_to_BRG>
 8002442:	4603      	mov	r3, r0
 8002444:	9301      	str	r3, [sp, #4]
 8002446:	9400      	str	r4, [sp, #0]
 8002448:	4b1d      	ldr	r3, [pc, #116]	; (80024c0 <update_display+0x510>)
 800244a:	4a25      	ldr	r2, [pc, #148]	; (80024e0 <update_display+0x530>)
 800244c:	21c2      	movs	r1, #194	; 0xc2
 800244e:	20d6      	movs	r0, #214	; 0xd6
 8002450:	f004 fa18 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 228, "B", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002454:	2000      	movs	r0, #0
 8002456:	f7ff f837 	bl	80014c8 <RGB_to_BRG>
 800245a:	4603      	mov	r3, r0
 800245c:	461c      	mov	r4, r3
 800245e:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002462:	f7ff f831 	bl	80014c8 <RGB_to_BRG>
 8002466:	4603      	mov	r3, r0
 8002468:	9301      	str	r3, [sp, #4]
 800246a:	9400      	str	r4, [sp, #0]
 800246c:	4b14      	ldr	r3, [pc, #80]	; (80024c0 <update_display+0x510>)
 800246e:	4a1d      	ldr	r2, [pc, #116]	; (80024e4 <update_display+0x534>)
 8002470:	21e4      	movs	r1, #228	; 0xe4
 8002472:	20d6      	movs	r0, #214	; 0xd6
 8002474:	f004 fa06 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(214, 262, "Y", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002478:	2000      	movs	r0, #0
 800247a:	f7ff f825 	bl	80014c8 <RGB_to_BRG>
 800247e:	4603      	mov	r3, r0
 8002480:	461c      	mov	r4, r3
 8002482:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002486:	f7ff f81f 	bl	80014c8 <RGB_to_BRG>
 800248a:	4603      	mov	r3, r0
 800248c:	9301      	str	r3, [sp, #4]
 800248e:	9400      	str	r4, [sp, #0]
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <update_display+0x510>)
 8002492:	4a15      	ldr	r2, [pc, #84]	; (80024e8 <update_display+0x538>)
 8002494:	f44f 7183 	mov.w	r1, #262	; 0x106
 8002498:	20d6      	movs	r0, #214	; 0xd6
 800249a:	f004 f9f3 	bl	8006884 <LCD_PutStr>
			standby_state_written_to_LCD = 1;
 800249e:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <update_display+0x51c>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	701a      	strb	r2, [r3, #0]
			sleep_state_written_to_LCD = 0;
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <update_display+0x50c>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	701a      	strb	r2, [r3, #0]
 80024aa:	e08c      	b.n	80025c6 <update_display+0x616>
 80024ac:	200004b0 	.word	0x200004b0
 80024b0:	0801615c 	.word	0x0801615c
 80024b4:	08015f80 	.word	0x08015f80
 80024b8:	2000001d 	.word	0x2000001d
 80024bc:	200004d7 	.word	0x200004d7
 80024c0:	0801712c 	.word	0x0801712c
 80024c4:	08015f88 	.word	0x08015f88
 80024c8:	08015f8c 	.word	0x08015f8c
 80024cc:	200004d8 	.word	0x200004d8
 80024d0:	08015f90 	.word	0x08015f90
 80024d4:	08015f94 	.word	0x08015f94
 80024d8:	08015f98 	.word	0x08015f98
 80024dc:	08015f9c 	.word	0x08015f9c
 80024e0:	08015fa0 	.word	0x08015fa0
 80024e4:	08015fa4 	.word	0x08015fa4
 80024e8:	08015fa8 	.word	0x08015fa8
		}
		else if(active_state == RUN){
 80024ec:	4bb4      	ldr	r3, [pc, #720]	; (80027c0 <update_display+0x810>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f040 836a 	bne.w	8002bca <update_display+0xc1a>
			UG_FillFrame(210, 287-(PID_output/PID_MAX_OUTPUT)*232, 	230, 	287, 									RGB_to_BRG(C_LIGHT_SKY_BLUE));
 80024f6:	4bb3      	ldr	r3, [pc, #716]	; (80027c4 <update_display+0x814>)
 80024f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	4bb1      	ldr	r3, [pc, #708]	; (80027c8 <update_display+0x818>)
 8002502:	f7fe f9cb 	bl	800089c <__aeabi_ddiv>
 8002506:	4602      	mov	r2, r0
 8002508:	460b      	mov	r3, r1
 800250a:	4610      	mov	r0, r2
 800250c:	4619      	mov	r1, r3
 800250e:	f04f 0200 	mov.w	r2, #0
 8002512:	4bae      	ldr	r3, [pc, #696]	; (80027cc <update_display+0x81c>)
 8002514:	f7fe f898 	bl	8000648 <__aeabi_dmul>
 8002518:	4602      	mov	r2, r0
 800251a:	460b      	mov	r3, r1
 800251c:	a1a2      	add	r1, pc, #648	; (adr r1, 80027a8 <update_display+0x7f8>)
 800251e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002522:	f7fd fed9 	bl	80002d8 <__aeabi_dsub>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	4610      	mov	r0, r2
 800252c:	4619      	mov	r1, r3
 800252e:	f7fe fb3b 	bl	8000ba8 <__aeabi_d2iz>
 8002532:	4603      	mov	r3, r0
 8002534:	b21c      	sxth	r4, r3
 8002536:	f248 607e 	movw	r0, #34430	; 0x867e
 800253a:	f7fe ffc5 	bl	80014c8 <RGB_to_BRG>
 800253e:	4603      	mov	r3, r0
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	f240 131f 	movw	r3, #287	; 0x11f
 8002546:	22e6      	movs	r2, #230	; 0xe6
 8002548:	4621      	mov	r1, r4
 800254a:	20d2      	movs	r0, #210	; 0xd2
 800254c:	f00d f97c 	bl	800f848 <UG_FillFrame>
			UG_FillFrame(210, 55, 									230, 	287-(PID_output/PID_MAX_OUTPUT)*231-1, RGB_to_BRG(C_BLACK));
 8002550:	4b9c      	ldr	r3, [pc, #624]	; (80027c4 <update_display+0x814>)
 8002552:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002556:	f04f 0200 	mov.w	r2, #0
 800255a:	4b9b      	ldr	r3, [pc, #620]	; (80027c8 <update_display+0x818>)
 800255c:	f7fe f99e 	bl	800089c <__aeabi_ddiv>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4610      	mov	r0, r2
 8002566:	4619      	mov	r1, r3
 8002568:	a391      	add	r3, pc, #580	; (adr r3, 80027b0 <update_display+0x800>)
 800256a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800256e:	f7fe f86b 	bl	8000648 <__aeabi_dmul>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	a18c      	add	r1, pc, #560	; (adr r1, 80027a8 <update_display+0x7f8>)
 8002578:	e9d1 0100 	ldrd	r0, r1, [r1]
 800257c:	f7fd feac 	bl	80002d8 <__aeabi_dsub>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	f04f 0200 	mov.w	r2, #0
 800258c:	4b90      	ldr	r3, [pc, #576]	; (80027d0 <update_display+0x820>)
 800258e:	f7fd fea3 	bl	80002d8 <__aeabi_dsub>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fb05 	bl	8000ba8 <__aeabi_d2iz>
 800259e:	4603      	mov	r3, r0
 80025a0:	b21c      	sxth	r4, r3
 80025a2:	2000      	movs	r0, #0
 80025a4:	f7fe ff90 	bl	80014c8 <RGB_to_BRG>
 80025a8:	4603      	mov	r3, r0
 80025aa:	9300      	str	r3, [sp, #0]
 80025ac:	4623      	mov	r3, r4
 80025ae:	22e6      	movs	r2, #230	; 0xe6
 80025b0:	2137      	movs	r1, #55	; 0x37
 80025b2:	20d2      	movs	r0, #210	; 0xd2
 80025b4:	f00d f948 	bl	800f848 <UG_FillFrame>
			standby_state_written_to_LCD = 0;
 80025b8:	4b86      	ldr	r3, [pc, #536]	; (80027d4 <update_display+0x824>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	701a      	strb	r2, [r3, #0]
			sleep_state_written_to_LCD = 0;
 80025be:	4b86      	ldr	r3, [pc, #536]	; (80027d8 <update_display+0x828>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	701a      	strb	r2, [r3, #0]
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 80025c4:	e301      	b.n	8002bca <update_display+0xc1a>
 80025c6:	e300      	b.n	8002bca <update_display+0xc1a>
		}
	}
	else{
		memset(&buffer, '\0', sizeof(buffer));
 80025c8:	2228      	movs	r2, #40	; 0x28
 80025ca:	2100      	movs	r1, #0
 80025cc:	4883      	ldr	r0, [pc, #524]	; (80027dc <update_display+0x82c>)
 80025ce:	f00f fee2 	bl	8012396 <memset>
		sprintf(buffer, "%.f", sensor_values.set_temperature);
 80025d2:	4b83      	ldr	r3, [pc, #524]	; (80027e0 <update_display+0x830>)
 80025d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d8:	4982      	ldr	r1, [pc, #520]	; (80027e4 <update_display+0x834>)
 80025da:	4880      	ldr	r0, [pc, #512]	; (80027dc <update_display+0x82c>)
 80025dc:	f00f fe78 	bl	80122d0 <siprintf>
		if(sensor_values.set_temperature < 99.5){
 80025e0:	4b7f      	ldr	r3, [pc, #508]	; (80027e0 <update_display+0x830>)
 80025e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025e6:	a374      	add	r3, pc, #464	; (adr r3, 80027b8 <update_display+0x808>)
 80025e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ec:	f7fe fa9e 	bl	8000b2c <__aeabi_dcmplt>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d005      	beq.n	8002602 <update_display+0x652>
			buffer[2] = 32;
 80025f6:	4b79      	ldr	r3, [pc, #484]	; (80027dc <update_display+0x82c>)
 80025f8:	2220      	movs	r2, #32
 80025fa:	709a      	strb	r2, [r3, #2]
			buffer[3] = 32;
 80025fc:	4b77      	ldr	r3, [pc, #476]	; (80027dc <update_display+0x82c>)
 80025fe:	2220      	movs	r2, #32
 8002600:	70da      	strb	r2, [r3, #3]
		}
		LCD_PutStr(14, 30, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002602:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002606:	f7fe ff5f 	bl	80014c8 <RGB_to_BRG>
 800260a:	4603      	mov	r3, r0
 800260c:	461c      	mov	r4, r3
 800260e:	2000      	movs	r0, #0
 8002610:	f7fe ff5a 	bl	80014c8 <RGB_to_BRG>
 8002614:	4603      	mov	r3, r0
 8002616:	9301      	str	r3, [sp, #4]
 8002618:	9400      	str	r4, [sp, #0]
 800261a:	4b73      	ldr	r3, [pc, #460]	; (80027e8 <update_display+0x838>)
 800261c:	4a6f      	ldr	r2, [pc, #444]	; (80027dc <update_display+0x82c>)
 800261e:	211e      	movs	r1, #30
 8002620:	200e      	movs	r0, #14
 8002622:	f004 f92f 	bl	8006884 <LCD_PutStr>

		if(sensor_values.heater_current < 30){ //NT115 at 9V draws 81
 8002626:	4b6e      	ldr	r3, [pc, #440]	; (80027e0 <update_display+0x830>)
 8002628:	edd3 7a07 	vldr	s15, [r3, #28]
 800262c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002630:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002638:	d512      	bpl.n	8002660 <update_display+0x6b0>
			LCD_PutStr(10, 120, " ---  ", FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800263a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800263e:	f7fe ff43 	bl	80014c8 <RGB_to_BRG>
 8002642:	4603      	mov	r3, r0
 8002644:	461c      	mov	r4, r3
 8002646:	2000      	movs	r0, #0
 8002648:	f7fe ff3e 	bl	80014c8 <RGB_to_BRG>
 800264c:	4603      	mov	r3, r0
 800264e:	9301      	str	r3, [sp, #4]
 8002650:	9400      	str	r4, [sp, #0]
 8002652:	4b65      	ldr	r3, [pc, #404]	; (80027e8 <update_display+0x838>)
 8002654:	4a65      	ldr	r2, [pc, #404]	; (80027ec <update_display+0x83c>)
 8002656:	2178      	movs	r1, #120	; 0x78
 8002658:	200a      	movs	r0, #10
 800265a:	f004 f913 	bl	8006884 <LCD_PutStr>
 800265e:	e02e      	b.n	80026be <update_display+0x70e>
		}
		else{
			memset(&buffer, '\0', sizeof(buffer));
 8002660:	2228      	movs	r2, #40	; 0x28
 8002662:	2100      	movs	r1, #0
 8002664:	485d      	ldr	r0, [pc, #372]	; (80027dc <update_display+0x82c>)
 8002666:	f00f fe96 	bl	8012396 <memset>
			sprintf(buffer, "%.f", sensor_values.thermocouple_temperature);
 800266a:	4b5d      	ldr	r3, [pc, #372]	; (80027e0 <update_display+0x830>)
 800266c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002670:	495c      	ldr	r1, [pc, #368]	; (80027e4 <update_display+0x834>)
 8002672:	485a      	ldr	r0, [pc, #360]	; (80027dc <update_display+0x82c>)
 8002674:	f00f fe2c 	bl	80122d0 <siprintf>
			if(sensor_values.thermocouple_temperature < 99.5){
 8002678:	4b59      	ldr	r3, [pc, #356]	; (80027e0 <update_display+0x830>)
 800267a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800267e:	a34e      	add	r3, pc, #312	; (adr r3, 80027b8 <update_display+0x808>)
 8002680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002684:	f7fe fa52 	bl	8000b2c <__aeabi_dcmplt>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <update_display+0x6ea>
				buffer[2] = 32;
 800268e:	4b53      	ldr	r3, [pc, #332]	; (80027dc <update_display+0x82c>)
 8002690:	2220      	movs	r2, #32
 8002692:	709a      	strb	r2, [r3, #2]
				buffer[3] = 32;
 8002694:	4b51      	ldr	r3, [pc, #324]	; (80027dc <update_display+0x82c>)
 8002696:	2220      	movs	r2, #32
 8002698:	70da      	strb	r2, [r3, #3]
			}
			LCD_PutStr(14, 120, buffer, FONT_arial_36X44_NUMBERS, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800269a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800269e:	f7fe ff13 	bl	80014c8 <RGB_to_BRG>
 80026a2:	4603      	mov	r3, r0
 80026a4:	461c      	mov	r4, r3
 80026a6:	2000      	movs	r0, #0
 80026a8:	f7fe ff0e 	bl	80014c8 <RGB_to_BRG>
 80026ac:	4603      	mov	r3, r0
 80026ae:	9301      	str	r3, [sp, #4]
 80026b0:	9400      	str	r4, [sp, #0]
 80026b2:	4b4d      	ldr	r3, [pc, #308]	; (80027e8 <update_display+0x838>)
 80026b4:	4a49      	ldr	r2, [pc, #292]	; (80027dc <update_display+0x82c>)
 80026b6:	2178      	movs	r1, #120	; 0x78
 80026b8:	200e      	movs	r0, #14
 80026ba:	f004 f8e3 	bl	8006884 <LCD_PutStr>
		}

		memset(&buffer, '\0', sizeof(buffer));
 80026be:	2228      	movs	r2, #40	; 0x28
 80026c0:	2100      	movs	r1, #0
 80026c2:	4846      	ldr	r0, [pc, #280]	; (80027dc <update_display+0x82c>)
 80026c4:	f00f fe67 	bl	8012396 <memset>
		sprintf(buffer, "%.1f", sensor_values.bus_voltage);
 80026c8:	4b45      	ldr	r3, [pc, #276]	; (80027e0 <update_display+0x830>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fd ff63 	bl	8000598 <__aeabi_f2d>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4946      	ldr	r1, [pc, #280]	; (80027f0 <update_display+0x840>)
 80026d8:	4840      	ldr	r0, [pc, #256]	; (80027dc <update_display+0x82c>)
 80026da:	f00f fdf9 	bl	80122d0 <siprintf>
		LCD_PutStr(100, 195, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80026de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80026e2:	f7fe fef1 	bl	80014c8 <RGB_to_BRG>
 80026e6:	4603      	mov	r3, r0
 80026e8:	461c      	mov	r4, r3
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7fe feec 	bl	80014c8 <RGB_to_BRG>
 80026f0:	4603      	mov	r3, r0
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	9400      	str	r4, [sp, #0]
 80026f6:	4b3f      	ldr	r3, [pc, #252]	; (80027f4 <update_display+0x844>)
 80026f8:	4a38      	ldr	r2, [pc, #224]	; (80027dc <update_display+0x82c>)
 80026fa:	21c3      	movs	r1, #195	; 0xc3
 80026fc:	2064      	movs	r0, #100	; 0x64
 80026fe:	f004 f8c1 	bl	8006884 <LCD_PutStr>

		memset(&buffer, '\0', sizeof(buffer));
 8002702:	2228      	movs	r2, #40	; 0x28
 8002704:	2100      	movs	r1, #0
 8002706:	4835      	ldr	r0, [pc, #212]	; (80027dc <update_display+0x82c>)
 8002708:	f00f fe45 	bl	8012396 <memset>
		sprintf(buffer, "%.1f", sensor_values.mcu_temperature);
 800270c:	4b34      	ldr	r3, [pc, #208]	; (80027e0 <update_display+0x830>)
 800270e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002710:	4618      	mov	r0, r3
 8002712:	f7fd ff41 	bl	8000598 <__aeabi_f2d>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4935      	ldr	r1, [pc, #212]	; (80027f0 <update_display+0x840>)
 800271c:	482f      	ldr	r0, [pc, #188]	; (80027dc <update_display+0x82c>)
 800271e:	f00f fdd7 	bl	80122d0 <siprintf>
		LCD_PutStr(100, 210, buffer, FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002722:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002726:	f7fe fecf 	bl	80014c8 <RGB_to_BRG>
 800272a:	4603      	mov	r3, r0
 800272c:	461c      	mov	r4, r3
 800272e:	2000      	movs	r0, #0
 8002730:	f7fe feca 	bl	80014c8 <RGB_to_BRG>
 8002734:	4603      	mov	r3, r0
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	9400      	str	r4, [sp, #0]
 800273a:	4b2e      	ldr	r3, [pc, #184]	; (80027f4 <update_display+0x844>)
 800273c:	4a27      	ldr	r2, [pc, #156]	; (80027dc <update_display+0x82c>)
 800273e:	21d2      	movs	r1, #210	; 0xd2
 8002740:	2064      	movs	r0, #100	; 0x64
 8002742:	f004 f89f 	bl	8006884 <LCD_PutStr>

		if(handle == T210){
 8002746:	4b2c      	ldr	r3, [pc, #176]	; (80027f8 <update_display+0x848>)
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d112      	bne.n	8002774 <update_display+0x7c4>
			LCD_PutStr(100, 180, "T210   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800274e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002752:	f7fe feb9 	bl	80014c8 <RGB_to_BRG>
 8002756:	4603      	mov	r3, r0
 8002758:	461c      	mov	r4, r3
 800275a:	2000      	movs	r0, #0
 800275c:	f7fe feb4 	bl	80014c8 <RGB_to_BRG>
 8002760:	4603      	mov	r3, r0
 8002762:	9301      	str	r3, [sp, #4]
 8002764:	9400      	str	r4, [sp, #0]
 8002766:	4b23      	ldr	r3, [pc, #140]	; (80027f4 <update_display+0x844>)
 8002768:	4a24      	ldr	r2, [pc, #144]	; (80027fc <update_display+0x84c>)
 800276a:	21b4      	movs	r1, #180	; 0xb4
 800276c:	2064      	movs	r0, #100	; 0x64
 800276e:	f004 f889 	bl	8006884 <LCD_PutStr>
 8002772:	e05d      	b.n	8002830 <update_display+0x880>
		}
		else if(handle == T245){
 8002774:	4b20      	ldr	r3, [pc, #128]	; (80027f8 <update_display+0x848>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b02      	cmp	r3, #2
 800277a:	d143      	bne.n	8002804 <update_display+0x854>
			LCD_PutStr(100, 180, "T245   ", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800277c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002780:	f7fe fea2 	bl	80014c8 <RGB_to_BRG>
 8002784:	4603      	mov	r3, r0
 8002786:	461c      	mov	r4, r3
 8002788:	2000      	movs	r0, #0
 800278a:	f7fe fe9d 	bl	80014c8 <RGB_to_BRG>
 800278e:	4603      	mov	r3, r0
 8002790:	9301      	str	r3, [sp, #4]
 8002792:	9400      	str	r4, [sp, #0]
 8002794:	4b17      	ldr	r3, [pc, #92]	; (80027f4 <update_display+0x844>)
 8002796:	4a1a      	ldr	r2, [pc, #104]	; (8002800 <update_display+0x850>)
 8002798:	21b4      	movs	r1, #180	; 0xb4
 800279a:	2064      	movs	r0, #100	; 0x64
 800279c:	f004 f872 	bl	8006884 <LCD_PutStr>
 80027a0:	e046      	b.n	8002830 <update_display+0x880>
 80027a2:	bf00      	nop
 80027a4:	f3af 8000 	nop.w
 80027a8:	00000000 	.word	0x00000000
 80027ac:	4071f000 	.word	0x4071f000
 80027b0:	00000000 	.word	0x00000000
 80027b4:	406ce000 	.word	0x406ce000
 80027b8:	00000000 	.word	0x00000000
 80027bc:	4058e000 	.word	0x4058e000
 80027c0:	2000001d 	.word	0x2000001d
 80027c4:	200005f8 	.word	0x200005f8
 80027c8:	407f4000 	.word	0x407f4000
 80027cc:	406d0000 	.word	0x406d0000
 80027d0:	3ff00000 	.word	0x3ff00000
 80027d4:	200004d8 	.word	0x200004d8
 80027d8:	200004d7 	.word	0x200004d7
 80027dc:	200004f8 	.word	0x200004f8
 80027e0:	20000038 	.word	0x20000038
 80027e4:	08015f5c 	.word	0x08015f5c
 80027e8:	0801811c 	.word	0x0801811c
 80027ec:	08015f60 	.word	0x08015f60
 80027f0:	08015f68 	.word	0x08015f68
 80027f4:	0801615c 	.word	0x0801615c
 80027f8:	200004b0 	.word	0x200004b0
 80027fc:	08015f70 	.word	0x08015f70
 8002800:	08015f78 	.word	0x08015f78
		}
		else if(handle == NT115){
 8002804:	4ba9      	ldr	r3, [pc, #676]	; (8002aac <update_display+0xafc>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d111      	bne.n	8002830 <update_display+0x880>
			LCD_PutStr(100, 180, "NT115", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800280c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002810:	f7fe fe5a 	bl	80014c8 <RGB_to_BRG>
 8002814:	4603      	mov	r3, r0
 8002816:	461c      	mov	r4, r3
 8002818:	2000      	movs	r0, #0
 800281a:	f7fe fe55 	bl	80014c8 <RGB_to_BRG>
 800281e:	4603      	mov	r3, r0
 8002820:	9301      	str	r3, [sp, #4]
 8002822:	9400      	str	r4, [sp, #0]
 8002824:	4ba2      	ldr	r3, [pc, #648]	; (8002ab0 <update_display+0xb00>)
 8002826:	4aa3      	ldr	r2, [pc, #652]	; (8002ab4 <update_display+0xb04>)
 8002828:	21b4      	movs	r1, #180	; 0xb4
 800282a:	2064      	movs	r0, #100	; 0x64
 800282c:	f004 f82a 	bl	8006884 <LCD_PutStr>
		}

		if((active_state == SLEEP || active_state == EMERGENCY_SLEEP || active_state == HALTED) && !sleep_state_written_to_LCD){
 8002830:	4ba1      	ldr	r3, [pc, #644]	; (8002ab8 <update_display+0xb08>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	2b02      	cmp	r3, #2
 8002836:	d008      	beq.n	800284a <update_display+0x89a>
 8002838:	4b9f      	ldr	r3, [pc, #636]	; (8002ab8 <update_display+0xb08>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2b03      	cmp	r3, #3
 800283e:	d004      	beq.n	800284a <update_display+0x89a>
 8002840:	4b9d      	ldr	r3, [pc, #628]	; (8002ab8 <update_display+0xb08>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b04      	cmp	r3, #4
 8002846:	f040 808c 	bne.w	8002962 <update_display+0x9b2>
 800284a:	4b9c      	ldr	r3, [pc, #624]	; (8002abc <update_display+0xb0c>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	2b00      	cmp	r3, #0
 8002850:	f040 8087 	bne.w	8002962 <update_display+0x9b2>
			UG_FillFrame(290,5,310,226, RGB_to_BRG(C_ORANGE));
 8002854:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002858:	f7fe fe36 	bl	80014c8 <RGB_to_BRG>
 800285c:	4603      	mov	r3, r0
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	23e2      	movs	r3, #226	; 0xe2
 8002862:	f44f 729b 	mov.w	r2, #310	; 0x136
 8002866:	2105      	movs	r1, #5
 8002868:	f44f 7091 	mov.w	r0, #290	; 0x122
 800286c:	f00c ffec 	bl	800f848 <UG_FillFrame>

			LCD_PutStr(294, 3,  "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002870:	2000      	movs	r0, #0
 8002872:	f7fe fe29 	bl	80014c8 <RGB_to_BRG>
 8002876:	4603      	mov	r3, r0
 8002878:	461c      	mov	r4, r3
 800287a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800287e:	f7fe fe23 	bl	80014c8 <RGB_to_BRG>
 8002882:	4603      	mov	r3, r0
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	9400      	str	r4, [sp, #0]
 8002888:	4b8d      	ldr	r3, [pc, #564]	; (8002ac0 <update_display+0xb10>)
 800288a:	4a8e      	ldr	r2, [pc, #568]	; (8002ac4 <update_display+0xb14>)
 800288c:	2103      	movs	r1, #3
 800288e:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002892:	f003 fff7 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(296, 38, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002896:	2000      	movs	r0, #0
 8002898:	f7fe fe16 	bl	80014c8 <RGB_to_BRG>
 800289c:	4603      	mov	r3, r0
 800289e:	461c      	mov	r4, r3
 80028a0:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028a4:	f7fe fe10 	bl	80014c8 <RGB_to_BRG>
 80028a8:	4603      	mov	r3, r0
 80028aa:	9301      	str	r3, [sp, #4]
 80028ac:	9400      	str	r4, [sp, #0]
 80028ae:	4b84      	ldr	r3, [pc, #528]	; (8002ac0 <update_display+0xb10>)
 80028b0:	4a85      	ldr	r2, [pc, #532]	; (8002ac8 <update_display+0xb18>)
 80028b2:	2126      	movs	r1, #38	; 0x26
 80028b4:	f44f 7094 	mov.w	r0, #296	; 0x128
 80028b8:	f003 ffe4 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(294, 73, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80028bc:	2000      	movs	r0, #0
 80028be:	f7fe fe03 	bl	80014c8 <RGB_to_BRG>
 80028c2:	4603      	mov	r3, r0
 80028c4:	461c      	mov	r4, r3
 80028c6:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028ca:	f7fe fdfd 	bl	80014c8 <RGB_to_BRG>
 80028ce:	4603      	mov	r3, r0
 80028d0:	9301      	str	r3, [sp, #4]
 80028d2:	9400      	str	r4, [sp, #0]
 80028d4:	4b7a      	ldr	r3, [pc, #488]	; (8002ac0 <update_display+0xb10>)
 80028d6:	4a7b      	ldr	r2, [pc, #492]	; (8002ac4 <update_display+0xb14>)
 80028d8:	2149      	movs	r1, #73	; 0x49
 80028da:	f44f 7093 	mov.w	r0, #294	; 0x126
 80028de:	f003 ffd1 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(296, 108, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80028e2:	2000      	movs	r0, #0
 80028e4:	f7fe fdf0 	bl	80014c8 <RGB_to_BRG>
 80028e8:	4603      	mov	r3, r0
 80028ea:	461c      	mov	r4, r3
 80028ec:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80028f0:	f7fe fdea 	bl	80014c8 <RGB_to_BRG>
 80028f4:	4603      	mov	r3, r0
 80028f6:	9301      	str	r3, [sp, #4]
 80028f8:	9400      	str	r4, [sp, #0]
 80028fa:	4b71      	ldr	r3, [pc, #452]	; (8002ac0 <update_display+0xb10>)
 80028fc:	4a72      	ldr	r2, [pc, #456]	; (8002ac8 <update_display+0xb18>)
 80028fe:	216c      	movs	r1, #108	; 0x6c
 8002900:	f44f 7094 	mov.w	r0, #296	; 0x128
 8002904:	f003 ffbe 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(294, 143, "Z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002908:	2000      	movs	r0, #0
 800290a:	f7fe fddd 	bl	80014c8 <RGB_to_BRG>
 800290e:	4603      	mov	r3, r0
 8002910:	461c      	mov	r4, r3
 8002912:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002916:	f7fe fdd7 	bl	80014c8 <RGB_to_BRG>
 800291a:	4603      	mov	r3, r0
 800291c:	9301      	str	r3, [sp, #4]
 800291e:	9400      	str	r4, [sp, #0]
 8002920:	4b67      	ldr	r3, [pc, #412]	; (8002ac0 <update_display+0xb10>)
 8002922:	4a68      	ldr	r2, [pc, #416]	; (8002ac4 <update_display+0xb14>)
 8002924:	218f      	movs	r1, #143	; 0x8f
 8002926:	f44f 7093 	mov.w	r0, #294	; 0x126
 800292a:	f003 ffab 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(296, 178, "z", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 800292e:	2000      	movs	r0, #0
 8002930:	f7fe fdca 	bl	80014c8 <RGB_to_BRG>
 8002934:	4603      	mov	r3, r0
 8002936:	461c      	mov	r4, r3
 8002938:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800293c:	f7fe fdc4 	bl	80014c8 <RGB_to_BRG>
 8002940:	4603      	mov	r3, r0
 8002942:	9301      	str	r3, [sp, #4]
 8002944:	9400      	str	r4, [sp, #0]
 8002946:	4b5e      	ldr	r3, [pc, #376]	; (8002ac0 <update_display+0xb10>)
 8002948:	4a5f      	ldr	r2, [pc, #380]	; (8002ac8 <update_display+0xb18>)
 800294a:	21b2      	movs	r1, #178	; 0xb2
 800294c:	f44f 7094 	mov.w	r0, #296	; 0x128
 8002950:	f003 ff98 	bl	8006884 <LCD_PutStr>
			sleep_state_written_to_LCD = 1;
 8002954:	4b59      	ldr	r3, [pc, #356]	; (8002abc <update_display+0xb0c>)
 8002956:	2201      	movs	r2, #1
 8002958:	701a      	strb	r2, [r3, #0]
			standby_state_written_to_LCD = 0;
 800295a:	4b5c      	ldr	r3, [pc, #368]	; (8002acc <update_display+0xb1c>)
 800295c:	2200      	movs	r2, #0
 800295e:	701a      	strb	r2, [r3, #0]
 8002960:	e134      	b.n	8002bcc <update_display+0xc1c>
		}
		else if((active_state == STANDBY) && !standby_state_written_to_LCD){
 8002962:	4b55      	ldr	r3, [pc, #340]	; (8002ab8 <update_display+0xb08>)
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	2b01      	cmp	r3, #1
 8002968:	f040 80c0 	bne.w	8002aec <update_display+0xb3c>
 800296c:	4b57      	ldr	r3, [pc, #348]	; (8002acc <update_display+0xb1c>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	f040 80bb 	bne.w	8002aec <update_display+0xb3c>
			UG_FillFrame(290,5,310,226, RGB_to_BRG(C_ORANGE));
 8002976:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800297a:	f7fe fda5 	bl	80014c8 <RGB_to_BRG>
 800297e:	4603      	mov	r3, r0
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	23e2      	movs	r3, #226	; 0xe2
 8002984:	f44f 729b 	mov.w	r2, #310	; 0x136
 8002988:	2105      	movs	r1, #5
 800298a:	f44f 7091 	mov.w	r0, #290	; 0x122
 800298e:	f00c ff5b 	bl	800f848 <UG_FillFrame>
			LCD_PutStr(294, 3,  "S", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002992:	2000      	movs	r0, #0
 8002994:	f7fe fd98 	bl	80014c8 <RGB_to_BRG>
 8002998:	4603      	mov	r3, r0
 800299a:	461c      	mov	r4, r3
 800299c:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80029a0:	f7fe fd92 	bl	80014c8 <RGB_to_BRG>
 80029a4:	4603      	mov	r3, r0
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	9400      	str	r4, [sp, #0]
 80029aa:	4b45      	ldr	r3, [pc, #276]	; (8002ac0 <update_display+0xb10>)
 80029ac:	4a48      	ldr	r2, [pc, #288]	; (8002ad0 <update_display+0xb20>)
 80029ae:	2103      	movs	r1, #3
 80029b0:	f44f 7093 	mov.w	r0, #294	; 0x126
 80029b4:	f003 ff66 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(294, 32,  "T", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80029b8:	2000      	movs	r0, #0
 80029ba:	f7fe fd85 	bl	80014c8 <RGB_to_BRG>
 80029be:	4603      	mov	r3, r0
 80029c0:	461c      	mov	r4, r3
 80029c2:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80029c6:	f7fe fd7f 	bl	80014c8 <RGB_to_BRG>
 80029ca:	4603      	mov	r3, r0
 80029cc:	9301      	str	r3, [sp, #4]
 80029ce:	9400      	str	r4, [sp, #0]
 80029d0:	4b3b      	ldr	r3, [pc, #236]	; (8002ac0 <update_display+0xb10>)
 80029d2:	4a40      	ldr	r2, [pc, #256]	; (8002ad4 <update_display+0xb24>)
 80029d4:	2120      	movs	r1, #32
 80029d6:	f44f 7093 	mov.w	r0, #294	; 0x126
 80029da:	f003 ff53 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(294, 61, "A", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 80029de:	2000      	movs	r0, #0
 80029e0:	f7fe fd72 	bl	80014c8 <RGB_to_BRG>
 80029e4:	4603      	mov	r3, r0
 80029e6:	461c      	mov	r4, r3
 80029e8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80029ec:	f7fe fd6c 	bl	80014c8 <RGB_to_BRG>
 80029f0:	4603      	mov	r3, r0
 80029f2:	9301      	str	r3, [sp, #4]
 80029f4:	9400      	str	r4, [sp, #0]
 80029f6:	4b32      	ldr	r3, [pc, #200]	; (8002ac0 <update_display+0xb10>)
 80029f8:	4a37      	ldr	r2, [pc, #220]	; (8002ad8 <update_display+0xb28>)
 80029fa:	213d      	movs	r1, #61	; 0x3d
 80029fc:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a00:	f003 ff40 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(294, 90, "N", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002a04:	2000      	movs	r0, #0
 8002a06:	f7fe fd5f 	bl	80014c8 <RGB_to_BRG>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	461c      	mov	r4, r3
 8002a0e:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002a12:	f7fe fd59 	bl	80014c8 <RGB_to_BRG>
 8002a16:	4603      	mov	r3, r0
 8002a18:	9301      	str	r3, [sp, #4]
 8002a1a:	9400      	str	r4, [sp, #0]
 8002a1c:	4b28      	ldr	r3, [pc, #160]	; (8002ac0 <update_display+0xb10>)
 8002a1e:	4a2f      	ldr	r2, [pc, #188]	; (8002adc <update_display+0xb2c>)
 8002a20:	215a      	movs	r1, #90	; 0x5a
 8002a22:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a26:	f003 ff2d 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(294, 119, "D", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	f7fe fd4c 	bl	80014c8 <RGB_to_BRG>
 8002a30:	4603      	mov	r3, r0
 8002a32:	461c      	mov	r4, r3
 8002a34:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002a38:	f7fe fd46 	bl	80014c8 <RGB_to_BRG>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	9301      	str	r3, [sp, #4]
 8002a40:	9400      	str	r4, [sp, #0]
 8002a42:	4b1f      	ldr	r3, [pc, #124]	; (8002ac0 <update_display+0xb10>)
 8002a44:	4a26      	ldr	r2, [pc, #152]	; (8002ae0 <update_display+0xb30>)
 8002a46:	2177      	movs	r1, #119	; 0x77
 8002a48:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a4c:	f003 ff1a 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(294, 148, "B", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002a50:	2000      	movs	r0, #0
 8002a52:	f7fe fd39 	bl	80014c8 <RGB_to_BRG>
 8002a56:	4603      	mov	r3, r0
 8002a58:	461c      	mov	r4, r3
 8002a5a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002a5e:	f7fe fd33 	bl	80014c8 <RGB_to_BRG>
 8002a62:	4603      	mov	r3, r0
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	9400      	str	r4, [sp, #0]
 8002a68:	4b15      	ldr	r3, [pc, #84]	; (8002ac0 <update_display+0xb10>)
 8002a6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ae4 <update_display+0xb34>)
 8002a6c:	2194      	movs	r1, #148	; 0x94
 8002a6e:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a72:	f003 ff07 	bl	8006884 <LCD_PutStr>
			LCD_PutStr(294, 177, "Y", FONT_arial_20X23, RGB_to_BRG(C_BLACK), RGB_to_BRG(C_ORANGE));
 8002a76:	2000      	movs	r0, #0
 8002a78:	f7fe fd26 	bl	80014c8 <RGB_to_BRG>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	461c      	mov	r4, r3
 8002a80:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8002a84:	f7fe fd20 	bl	80014c8 <RGB_to_BRG>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	9301      	str	r3, [sp, #4]
 8002a8c:	9400      	str	r4, [sp, #0]
 8002a8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <update_display+0xb10>)
 8002a90:	4a15      	ldr	r2, [pc, #84]	; (8002ae8 <update_display+0xb38>)
 8002a92:	21b1      	movs	r1, #177	; 0xb1
 8002a94:	f44f 7093 	mov.w	r0, #294	; 0x126
 8002a98:	f003 fef4 	bl	8006884 <LCD_PutStr>
			standby_state_written_to_LCD = 1;
 8002a9c:	4b0b      	ldr	r3, [pc, #44]	; (8002acc <update_display+0xb1c>)
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	701a      	strb	r2, [r3, #0]
			sleep_state_written_to_LCD = 0;
 8002aa2:	4b06      	ldr	r3, [pc, #24]	; (8002abc <update_display+0xb0c>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
 8002aa8:	e090      	b.n	8002bcc <update_display+0xc1c>
 8002aaa:	bf00      	nop
 8002aac:	200004b0 	.word	0x200004b0
 8002ab0:	0801615c 	.word	0x0801615c
 8002ab4:	08015f80 	.word	0x08015f80
 8002ab8:	2000001d 	.word	0x2000001d
 8002abc:	200004d7 	.word	0x200004d7
 8002ac0:	0801712c 	.word	0x0801712c
 8002ac4:	08015f88 	.word	0x08015f88
 8002ac8:	08015f8c 	.word	0x08015f8c
 8002acc:	200004d8 	.word	0x200004d8
 8002ad0:	08015f90 	.word	0x08015f90
 8002ad4:	08015f94 	.word	0x08015f94
 8002ad8:	08015f98 	.word	0x08015f98
 8002adc:	08015f9c 	.word	0x08015f9c
 8002ae0:	08015fa0 	.word	0x08015fa0
 8002ae4:	08015fa4 	.word	0x08015fa4
 8002ae8:	08015fa8 	.word	0x08015fa8
		}
		else if(active_state == RUN){
 8002aec:	4b3e      	ldr	r3, [pc, #248]	; (8002be8 <update_display+0xc38>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d16b      	bne.n	8002bcc <update_display+0xc1c>
			UG_FillFrame(290, 226-(PID_output/PID_MAX_OUTPUT)*221, 	310, 	226, 									RGB_to_BRG(C_LIGHT_SKY_BLUE));
 8002af4:	4b3d      	ldr	r3, [pc, #244]	; (8002bec <update_display+0xc3c>)
 8002af6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	4b3c      	ldr	r3, [pc, #240]	; (8002bf0 <update_display+0xc40>)
 8002b00:	f7fd fecc 	bl	800089c <__aeabi_ddiv>
 8002b04:	4602      	mov	r2, r0
 8002b06:	460b      	mov	r3, r1
 8002b08:	4610      	mov	r0, r2
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	a332      	add	r3, pc, #200	; (adr r3, 8002bd8 <update_display+0xc28>)
 8002b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b12:	f7fd fd99 	bl	8000648 <__aeabi_dmul>
 8002b16:	4602      	mov	r2, r0
 8002b18:	460b      	mov	r3, r1
 8002b1a:	f04f 0000 	mov.w	r0, #0
 8002b1e:	4935      	ldr	r1, [pc, #212]	; (8002bf4 <update_display+0xc44>)
 8002b20:	f7fd fbda 	bl	80002d8 <__aeabi_dsub>
 8002b24:	4602      	mov	r2, r0
 8002b26:	460b      	mov	r3, r1
 8002b28:	4610      	mov	r0, r2
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	f7fe f83c 	bl	8000ba8 <__aeabi_d2iz>
 8002b30:	4603      	mov	r3, r0
 8002b32:	b21c      	sxth	r4, r3
 8002b34:	f248 607e 	movw	r0, #34430	; 0x867e
 8002b38:	f7fe fcc6 	bl	80014c8 <RGB_to_BRG>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	23e2      	movs	r3, #226	; 0xe2
 8002b42:	f44f 729b 	mov.w	r2, #310	; 0x136
 8002b46:	4621      	mov	r1, r4
 8002b48:	f44f 7091 	mov.w	r0, #290	; 0x122
 8002b4c:	f00c fe7c 	bl	800f848 <UG_FillFrame>
			UG_FillFrame(290, 5, 									310, 	226-(PID_output/PID_MAX_OUTPUT)*211-1, RGB_to_BRG(C_BLACK));
 8002b50:	4b26      	ldr	r3, [pc, #152]	; (8002bec <update_display+0xc3c>)
 8002b52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b56:	f04f 0200 	mov.w	r2, #0
 8002b5a:	4b25      	ldr	r3, [pc, #148]	; (8002bf0 <update_display+0xc40>)
 8002b5c:	f7fd fe9e 	bl	800089c <__aeabi_ddiv>
 8002b60:	4602      	mov	r2, r0
 8002b62:	460b      	mov	r3, r1
 8002b64:	4610      	mov	r0, r2
 8002b66:	4619      	mov	r1, r3
 8002b68:	a31d      	add	r3, pc, #116	; (adr r3, 8002be0 <update_display+0xc30>)
 8002b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6e:	f7fd fd6b 	bl	8000648 <__aeabi_dmul>
 8002b72:	4602      	mov	r2, r0
 8002b74:	460b      	mov	r3, r1
 8002b76:	f04f 0000 	mov.w	r0, #0
 8002b7a:	491e      	ldr	r1, [pc, #120]	; (8002bf4 <update_display+0xc44>)
 8002b7c:	f7fd fbac 	bl	80002d8 <__aeabi_dsub>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4610      	mov	r0, r2
 8002b86:	4619      	mov	r1, r3
 8002b88:	f04f 0200 	mov.w	r2, #0
 8002b8c:	4b1a      	ldr	r3, [pc, #104]	; (8002bf8 <update_display+0xc48>)
 8002b8e:	f7fd fba3 	bl	80002d8 <__aeabi_dsub>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	4610      	mov	r0, r2
 8002b98:	4619      	mov	r1, r3
 8002b9a:	f7fe f805 	bl	8000ba8 <__aeabi_d2iz>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	b21c      	sxth	r4, r3
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f7fe fc90 	bl	80014c8 <RGB_to_BRG>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	4623      	mov	r3, r4
 8002bae:	f44f 729b 	mov.w	r2, #310	; 0x136
 8002bb2:	2105      	movs	r1, #5
 8002bb4:	f44f 7091 	mov.w	r0, #290	; 0x122
 8002bb8:	f00c fe46 	bl	800f848 <UG_FillFrame>
			standby_state_written_to_LCD = 0;
 8002bbc:	4b0f      	ldr	r3, [pc, #60]	; (8002bfc <update_display+0xc4c>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	701a      	strb	r2, [r3, #0]
			sleep_state_written_to_LCD = 0;
 8002bc2:	4b0f      	ldr	r3, [pc, #60]	; (8002c00 <update_display+0xc50>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002bc8:	e000      	b.n	8002bcc <update_display+0xc1c>
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8002bca:	bf00      	nop
}
 8002bcc:	bf00      	nop
 8002bce:	3704      	adds	r7, #4
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd90      	pop	{r4, r7, pc}
 8002bd4:	f3af 8000 	nop.w
 8002bd8:	00000000 	.word	0x00000000
 8002bdc:	406ba000 	.word	0x406ba000
 8002be0:	00000000 	.word	0x00000000
 8002be4:	406a6000 	.word	0x406a6000
 8002be8:	2000001d 	.word	0x2000001d
 8002bec:	200005f8 	.word	0x200005f8
 8002bf0:	407f4000 	.word	0x407f4000
 8002bf4:	406c4000 	.word	0x406c4000
 8002bf8:	3ff00000 	.word	0x3ff00000
 8002bfc:	200004d8 	.word	0x200004d8
 8002c00:	200004d7 	.word	0x200004d7

08002c04 <LCD_draw_main_screen>:

void LCD_draw_main_screen(){
 8002c04:	b590      	push	{r4, r7, lr}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af02      	add	r7, sp, #8
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8002c0a:	4bd8      	ldr	r3, [pc, #864]	; (8002f6c <LCD_draw_main_screen+0x368>)
 8002c0c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c10:	f04f 0200 	mov.w	r2, #0
 8002c14:	f04f 0300 	mov.w	r3, #0
 8002c18:	f7fd ff7e 	bl	8000b18 <__aeabi_dcmpeq>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d10c      	bne.n	8002c3c <LCD_draw_main_screen+0x38>
 8002c22:	4bd2      	ldr	r3, [pc, #840]	; (8002f6c <LCD_draw_main_screen+0x368>)
 8002c24:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c28:	f04f 0200 	mov.w	r2, #0
 8002c2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002c30:	f7fd ff72 	bl	8000b18 <__aeabi_dcmpeq>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 81b6 	beq.w	8002fa8 <LCD_draw_main_screen+0x3a4>
		UG_FillScreen(RGB_to_BRG(C_BLACK));
 8002c3c:	2000      	movs	r0, #0
 8002c3e:	f7fe fc43 	bl	80014c8 <RGB_to_BRG>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f00c fddb 	bl	800f800 <UG_FillScreen>

		LCD_PutStr(53, 12, "AxxSolder", FONT_arial_19X22, RGB_to_BRG(C_YELLOW), RGB_to_BRG(C_BLACK));
 8002c4a:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002c4e:	f7fe fc3b 	bl	80014c8 <RGB_to_BRG>
 8002c52:	4603      	mov	r3, r0
 8002c54:	461c      	mov	r4, r3
 8002c56:	2000      	movs	r0, #0
 8002c58:	f7fe fc36 	bl	80014c8 <RGB_to_BRG>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	9301      	str	r3, [sp, #4]
 8002c60:	9400      	str	r4, [sp, #0]
 8002c62:	4bc3      	ldr	r3, [pc, #780]	; (8002f70 <LCD_draw_main_screen+0x36c>)
 8002c64:	4ac3      	ldr	r2, [pc, #780]	; (8002f74 <LCD_draw_main_screen+0x370>)
 8002c66:	210c      	movs	r1, #12
 8002c68:	2035      	movs	r0, #53	; 0x35
 8002c6a:	f003 fe0b 	bl	8006884 <LCD_PutStr>
		LCD_DrawLine(0,40,240,40,RGB_to_BRG(C_YELLOW));
 8002c6e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002c72:	f7fe fc29 	bl	80014c8 <RGB_to_BRG>
 8002c76:	4603      	mov	r3, r0
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	2328      	movs	r3, #40	; 0x28
 8002c7c:	22f0      	movs	r2, #240	; 0xf0
 8002c7e:	2128      	movs	r1, #40	; 0x28
 8002c80:	2000      	movs	r0, #0
 8002c82:	f003 fdc1 	bl	8006808 <LCD_DrawLine>
		LCD_DrawLine(0,41,240,41,RGB_to_BRG(C_YELLOW));
 8002c86:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002c8a:	f7fe fc1d 	bl	80014c8 <RGB_to_BRG>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	2329      	movs	r3, #41	; 0x29
 8002c94:	22f0      	movs	r2, #240	; 0xf0
 8002c96:	2129      	movs	r1, #41	; 0x29
 8002c98:	2000      	movs	r0, #0
 8002c9a:	f003 fdb5 	bl	8006808 <LCD_DrawLine>
		LCD_DrawLine(0,42,240,42,RGB_to_BRG(C_YELLOW));
 8002c9e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8002ca2:	f7fe fc11 	bl	80014c8 <RGB_to_BRG>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	9300      	str	r3, [sp, #0]
 8002caa:	232a      	movs	r3, #42	; 0x2a
 8002cac:	22f0      	movs	r2, #240	; 0xf0
 8002cae:	212a      	movs	r1, #42	; 0x2a
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	f003 fda9 	bl	8006808 <LCD_DrawLine>


		LCD_PutStr(14, 50, "Set temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002cb6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002cba:	f7fe fc05 	bl	80014c8 <RGB_to_BRG>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	461c      	mov	r4, r3
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	f7fe fc00 	bl	80014c8 <RGB_to_BRG>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	9301      	str	r3, [sp, #4]
 8002ccc:	9400      	str	r4, [sp, #0]
 8002cce:	4baa      	ldr	r3, [pc, #680]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002cd0:	4aaa      	ldr	r2, [pc, #680]	; (8002f7c <LCD_draw_main_screen+0x378>)
 8002cd2:	2132      	movs	r1, #50	; 0x32
 8002cd4:	200e      	movs	r0, #14
 8002cd6:	f003 fdd5 	bl	8006884 <LCD_PutStr>
		UG_DrawCircle(120, 85, 5, RGB_to_BRG(C_WHITE));
 8002cda:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002cde:	f7fe fbf3 	bl	80014c8 <RGB_to_BRG>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2205      	movs	r2, #5
 8002ce6:	2155      	movs	r1, #85	; 0x55
 8002ce8:	2078      	movs	r0, #120	; 0x78
 8002cea:	f00c fe67 	bl	800f9bc <UG_DrawCircle>
		UG_DrawCircle(120, 85, 4, RGB_to_BRG(C_WHITE));
 8002cee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002cf2:	f7fe fbe9 	bl	80014c8 <RGB_to_BRG>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2204      	movs	r2, #4
 8002cfa:	2155      	movs	r1, #85	; 0x55
 8002cfc:	2078      	movs	r0, #120	; 0x78
 8002cfe:	f00c fe5d 	bl	800f9bc <UG_DrawCircle>
		UG_DrawCircle(120, 85, 3, RGB_to_BRG(C_WHITE));
 8002d02:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d06:	f7fe fbdf 	bl	80014c8 <RGB_to_BRG>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	2155      	movs	r1, #85	; 0x55
 8002d10:	2078      	movs	r0, #120	; 0x78
 8002d12:	f00c fe53 	bl	800f9bc <UG_DrawCircle>
		LCD_PutStr(130, 75, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002d16:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d1a:	f7fe fbd5 	bl	80014c8 <RGB_to_BRG>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	461c      	mov	r4, r3
 8002d22:	2000      	movs	r0, #0
 8002d24:	f7fe fbd0 	bl	80014c8 <RGB_to_BRG>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	9301      	str	r3, [sp, #4]
 8002d2c:	9400      	str	r4, [sp, #0]
 8002d2e:	4b94      	ldr	r3, [pc, #592]	; (8002f80 <LCD_draw_main_screen+0x37c>)
 8002d30:	4a94      	ldr	r2, [pc, #592]	; (8002f84 <LCD_draw_main_screen+0x380>)
 8002d32:	214b      	movs	r1, #75	; 0x4b
 8002d34:	2082      	movs	r0, #130	; 0x82
 8002d36:	f003 fda5 	bl	8006884 <LCD_PutStr>


		LCD_PutStr(14, 140, "Actual temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002d3a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d3e:	f7fe fbc3 	bl	80014c8 <RGB_to_BRG>
 8002d42:	4603      	mov	r3, r0
 8002d44:	461c      	mov	r4, r3
 8002d46:	2000      	movs	r0, #0
 8002d48:	f7fe fbbe 	bl	80014c8 <RGB_to_BRG>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	9301      	str	r3, [sp, #4]
 8002d50:	9400      	str	r4, [sp, #0]
 8002d52:	4b89      	ldr	r3, [pc, #548]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002d54:	4a8c      	ldr	r2, [pc, #560]	; (8002f88 <LCD_draw_main_screen+0x384>)
 8002d56:	218c      	movs	r1, #140	; 0x8c
 8002d58:	200e      	movs	r0, #14
 8002d5a:	f003 fd93 	bl	8006884 <LCD_PutStr>
		UG_DrawCircle(120, 175, 5, RGB_to_BRG(C_WHITE));
 8002d5e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d62:	f7fe fbb1 	bl	80014c8 <RGB_to_BRG>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2205      	movs	r2, #5
 8002d6a:	21af      	movs	r1, #175	; 0xaf
 8002d6c:	2078      	movs	r0, #120	; 0x78
 8002d6e:	f00c fe25 	bl	800f9bc <UG_DrawCircle>
		UG_DrawCircle(120, 175, 4, RGB_to_BRG(C_WHITE));
 8002d72:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d76:	f7fe fba7 	bl	80014c8 <RGB_to_BRG>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2204      	movs	r2, #4
 8002d7e:	21af      	movs	r1, #175	; 0xaf
 8002d80:	2078      	movs	r0, #120	; 0x78
 8002d82:	f00c fe1b 	bl	800f9bc <UG_DrawCircle>
		UG_DrawCircle(120, 175, 3, RGB_to_BRG(C_WHITE));
 8002d86:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d8a:	f7fe fb9d 	bl	80014c8 <RGB_to_BRG>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2203      	movs	r2, #3
 8002d92:	21af      	movs	r1, #175	; 0xaf
 8002d94:	2078      	movs	r0, #120	; 0x78
 8002d96:	f00c fe11 	bl	800f9bc <UG_DrawCircle>
		LCD_PutStr(130, 165, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002d9a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d9e:	f7fe fb93 	bl	80014c8 <RGB_to_BRG>
 8002da2:	4603      	mov	r3, r0
 8002da4:	461c      	mov	r4, r3
 8002da6:	2000      	movs	r0, #0
 8002da8:	f7fe fb8e 	bl	80014c8 <RGB_to_BRG>
 8002dac:	4603      	mov	r3, r0
 8002dae:	9301      	str	r3, [sp, #4]
 8002db0:	9400      	str	r4, [sp, #0]
 8002db2:	4b73      	ldr	r3, [pc, #460]	; (8002f80 <LCD_draw_main_screen+0x37c>)
 8002db4:	4a73      	ldr	r2, [pc, #460]	; (8002f84 <LCD_draw_main_screen+0x380>)
 8002db6:	21a5      	movs	r1, #165	; 0xa5
 8002db8:	2082      	movs	r0, #130	; 0x82
 8002dba:	f003 fd63 	bl	8006884 <LCD_PutStr>

		UG_DrawFrame(6, 134, 182, 220, RGB_to_BRG(C_WHITE));
 8002dbe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002dc2:	f7fe fb81 	bl	80014c8 <RGB_to_BRG>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	9300      	str	r3, [sp, #0]
 8002dca:	23dc      	movs	r3, #220	; 0xdc
 8002dcc:	22b6      	movs	r2, #182	; 0xb6
 8002dce:	2186      	movs	r1, #134	; 0x86
 8002dd0:	2006      	movs	r0, #6
 8002dd2:	f00c fdab 	bl	800f92c <UG_DrawFrame>
		UG_DrawFrame(5, 133, 183, 221, RGB_to_BRG(C_WHITE));
 8002dd6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002dda:	f7fe fb75 	bl	80014c8 <RGB_to_BRG>
 8002dde:	4603      	mov	r3, r0
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	23dd      	movs	r3, #221	; 0xdd
 8002de4:	22b7      	movs	r2, #183	; 0xb7
 8002de6:	2185      	movs	r1, #133	; 0x85
 8002de8:	2005      	movs	r0, #5
 8002dea:	f00c fd9f 	bl	800f92c <UG_DrawFrame>

		LCD_PutStr(6, 235, "Handle type:", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002dee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002df2:	f7fe fb69 	bl	80014c8 <RGB_to_BRG>
 8002df6:	4603      	mov	r3, r0
 8002df8:	461c      	mov	r4, r3
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	f7fe fb64 	bl	80014c8 <RGB_to_BRG>
 8002e00:	4603      	mov	r3, r0
 8002e02:	9301      	str	r3, [sp, #4]
 8002e04:	9400      	str	r4, [sp, #0]
 8002e06:	4b61      	ldr	r3, [pc, #388]	; (8002f8c <LCD_draw_main_screen+0x388>)
 8002e08:	4a61      	ldr	r2, [pc, #388]	; (8002f90 <LCD_draw_main_screen+0x38c>)
 8002e0a:	21eb      	movs	r1, #235	; 0xeb
 8002e0c:	2006      	movs	r0, #6
 8002e0e:	f003 fd39 	bl	8006884 <LCD_PutStr>
		LCD_PutStr(6, 255, "Input voltage:           V", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002e12:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002e16:	f7fe fb57 	bl	80014c8 <RGB_to_BRG>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	461c      	mov	r4, r3
 8002e1e:	2000      	movs	r0, #0
 8002e20:	f7fe fb52 	bl	80014c8 <RGB_to_BRG>
 8002e24:	4603      	mov	r3, r0
 8002e26:	9301      	str	r3, [sp, #4]
 8002e28:	9400      	str	r4, [sp, #0]
 8002e2a:	4b58      	ldr	r3, [pc, #352]	; (8002f8c <LCD_draw_main_screen+0x388>)
 8002e2c:	4a59      	ldr	r2, [pc, #356]	; (8002f94 <LCD_draw_main_screen+0x390>)
 8002e2e:	21ff      	movs	r1, #255	; 0xff
 8002e30:	2006      	movs	r0, #6
 8002e32:	f003 fd27 	bl	8006884 <LCD_PutStr>
		LCD_PutStr(6, 275, "MCU temp:              deg C", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002e36:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002e3a:	f7fe fb45 	bl	80014c8 <RGB_to_BRG>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	461c      	mov	r4, r3
 8002e42:	2000      	movs	r0, #0
 8002e44:	f7fe fb40 	bl	80014c8 <RGB_to_BRG>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	9301      	str	r3, [sp, #4]
 8002e4c:	9400      	str	r4, [sp, #0]
 8002e4e:	4b4f      	ldr	r3, [pc, #316]	; (8002f8c <LCD_draw_main_screen+0x388>)
 8002e50:	4a51      	ldr	r2, [pc, #324]	; (8002f98 <LCD_draw_main_screen+0x394>)
 8002e52:	f240 1113 	movw	r1, #275	; 0x113
 8002e56:	2006      	movs	r0, #6
 8002e58:	f003 fd14 	bl	8006884 <LCD_PutStr>

		UG_DrawLine(2, 296, 240, 296, RGB_to_BRG(C_DARK_SEA_GREEN));
 8002e5c:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002e60:	f7fe fb32 	bl	80014c8 <RGB_to_BRG>
 8002e64:	4603      	mov	r3, r0
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	f44f 7394 	mov.w	r3, #296	; 0x128
 8002e6c:	22f0      	movs	r2, #240	; 0xf0
 8002e6e:	f44f 7194 	mov.w	r1, #296	; 0x128
 8002e72:	2002      	movs	r0, #2
 8002e74:	f00c fe88 	bl	800fb88 <UG_DrawLine>
		UG_DrawLine(2, 297, 240, 297, RGB_to_BRG(C_DARK_SEA_GREEN));
 8002e78:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002e7c:	f7fe fb24 	bl	80014c8 <RGB_to_BRG>
 8002e80:	4603      	mov	r3, r0
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	f240 1329 	movw	r3, #297	; 0x129
 8002e88:	22f0      	movs	r2, #240	; 0xf0
 8002e8a:	f240 1129 	movw	r1, #297	; 0x129
 8002e8e:	2002      	movs	r0, #2
 8002e90:	f00c fe7a 	bl	800fb88 <UG_DrawLine>


		LCD_PutStr(6, 301, "PRESETS", FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 8002e94:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002e98:	f7fe fb16 	bl	80014c8 <RGB_to_BRG>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461c      	mov	r4, r3
 8002ea0:	2000      	movs	r0, #0
 8002ea2:	f7fe fb11 	bl	80014c8 <RGB_to_BRG>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	9301      	str	r3, [sp, #4]
 8002eaa:	9400      	str	r4, [sp, #0]
 8002eac:	4b32      	ldr	r3, [pc, #200]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002eae:	4a3b      	ldr	r2, [pc, #236]	; (8002f9c <LCD_draw_main_screen+0x398>)
 8002eb0:	f240 112d 	movw	r1, #301	; 0x12d
 8002eb4:	2006      	movs	r0, #6
 8002eb6:	f003 fce5 	bl	8006884 <LCD_PutStr>
		memset(&buffer, '\0', sizeof(buffer));
 8002eba:	2228      	movs	r2, #40	; 0x28
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	4838      	ldr	r0, [pc, #224]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002ec0:	f00f fa69 	bl	8012396 <memset>
		sprintf(buffer, "%.0f", flash_values.preset_temp_1);
 8002ec4:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <LCD_draw_main_screen+0x368>)
 8002ec6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002eca:	4936      	ldr	r1, [pc, #216]	; (8002fa4 <LCD_draw_main_screen+0x3a0>)
 8002ecc:	4834      	ldr	r0, [pc, #208]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002ece:	f00f f9ff 	bl	80122d0 <siprintf>
		LCD_PutStr(130, 301, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 8002ed2:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002ed6:	f7fe faf7 	bl	80014c8 <RGB_to_BRG>
 8002eda:	4603      	mov	r3, r0
 8002edc:	461c      	mov	r4, r3
 8002ede:	2000      	movs	r0, #0
 8002ee0:	f7fe faf2 	bl	80014c8 <RGB_to_BRG>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	9301      	str	r3, [sp, #4]
 8002ee8:	9400      	str	r4, [sp, #0]
 8002eea:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002eec:	4a2c      	ldr	r2, [pc, #176]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002eee:	f240 112d 	movw	r1, #301	; 0x12d
 8002ef2:	2082      	movs	r0, #130	; 0x82
 8002ef4:	f003 fcc6 	bl	8006884 <LCD_PutStr>
		memset(&buffer, '\0', sizeof(buffer));
 8002ef8:	2228      	movs	r2, #40	; 0x28
 8002efa:	2100      	movs	r1, #0
 8002efc:	4828      	ldr	r0, [pc, #160]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002efe:	f00f fa4a 	bl	8012396 <memset>
		sprintf(buffer, "%.0f", flash_values.preset_temp_2);
 8002f02:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <LCD_draw_main_screen+0x368>)
 8002f04:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002f08:	4926      	ldr	r1, [pc, #152]	; (8002fa4 <LCD_draw_main_screen+0x3a0>)
 8002f0a:	4825      	ldr	r0, [pc, #148]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002f0c:	f00f f9e0 	bl	80122d0 <siprintf>
		LCD_PutStr(190, 301, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
 8002f10:	f648 50d1 	movw	r0, #36305	; 0x8dd1
 8002f14:	f7fe fad8 	bl	80014c8 <RGB_to_BRG>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	461c      	mov	r4, r3
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	f7fe fad3 	bl	80014c8 <RGB_to_BRG>
 8002f22:	4603      	mov	r3, r0
 8002f24:	9301      	str	r3, [sp, #4]
 8002f26:	9400      	str	r4, [sp, #0]
 8002f28:	4b13      	ldr	r3, [pc, #76]	; (8002f78 <LCD_draw_main_screen+0x374>)
 8002f2a:	4a1d      	ldr	r2, [pc, #116]	; (8002fa0 <LCD_draw_main_screen+0x39c>)
 8002f2c:	f240 112d 	movw	r1, #301	; 0x12d
 8002f30:	20be      	movs	r0, #190	; 0xbe
 8002f32:	f003 fca7 	bl	8006884 <LCD_PutStr>

		UG_DrawFrame(208, 53, 232, 289, RGB_to_BRG(C_WHITE));
 8002f36:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002f3a:	f7fe fac5 	bl	80014c8 <RGB_to_BRG>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	f240 1321 	movw	r3, #289	; 0x121
 8002f46:	22e8      	movs	r2, #232	; 0xe8
 8002f48:	2135      	movs	r1, #53	; 0x35
 8002f4a:	20d0      	movs	r0, #208	; 0xd0
 8002f4c:	f00c fcee 	bl	800f92c <UG_DrawFrame>
		UG_DrawFrame(209, 54, 231, 288, RGB_to_BRG(C_WHITE));
 8002f50:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002f54:	f7fe fab8 	bl	80014c8 <RGB_to_BRG>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	f44f 7390 	mov.w	r3, #288	; 0x120
 8002f60:	22e7      	movs	r2, #231	; 0xe7
 8002f62:	2136      	movs	r1, #54	; 0x36
 8002f64:	20d1      	movs	r0, #209	; 0xd1
 8002f66:	f00c fce1 	bl	800f92c <UG_DrawFrame>
	if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8002f6a:	e113      	b.n	8003194 <LCD_draw_main_screen+0x590>
 8002f6c:	200005a0 	.word	0x200005a0
 8002f70:	08016ef8 	.word	0x08016ef8
 8002f74:	08015fac 	.word	0x08015fac
 8002f78:	0801712c 	.word	0x0801712c
 8002f7c:	08015fb8 	.word	0x08015fb8
 8002f80:	0801803c 	.word	0x0801803c
 8002f84:	08015fc4 	.word	0x08015fc4
 8002f88:	08015fc8 	.word	0x08015fc8
 8002f8c:	0801615c 	.word	0x0801615c
 8002f90:	08015fd4 	.word	0x08015fd4
 8002f94:	08015fe4 	.word	0x08015fe4
 8002f98:	08016000 	.word	0x08016000
 8002f9c:	08016020 	.word	0x08016020
 8002fa0:	200004f8 	.word	0x200004f8
 8002fa4:	08015f48 	.word	0x08015f48
	}
	else{
		UG_FillScreen(RGB_to_BRG(C_BLACK));
 8002fa8:	2000      	movs	r0, #0
 8002faa:	f7fe fa8d 	bl	80014c8 <RGB_to_BRG>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f00c fc25 	bl	800f800 <UG_FillScreen>

		LCD_PutStr(14, 5, "Set temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8002fb6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002fba:	f7fe fa85 	bl	80014c8 <RGB_to_BRG>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	461c      	mov	r4, r3
 8002fc2:	2000      	movs	r0, #0
 8002fc4:	f7fe fa80 	bl	80014c8 <RGB_to_BRG>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	9301      	str	r3, [sp, #4]
 8002fcc:	9400      	str	r4, [sp, #0]
 8002fce:	4b73      	ldr	r3, [pc, #460]	; (800319c <LCD_draw_main_screen+0x598>)
 8002fd0:	4a73      	ldr	r2, [pc, #460]	; (80031a0 <LCD_draw_main_screen+0x59c>)
 8002fd2:	2105      	movs	r1, #5
 8002fd4:	200e      	movs	r0, #14
 8002fd6:	f003 fc55 	bl	8006884 <LCD_PutStr>
		UG_DrawCircle(120, 40, 5, RGB_to_BRG(C_WHITE));
 8002fda:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002fde:	f7fe fa73 	bl	80014c8 <RGB_to_BRG>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2205      	movs	r2, #5
 8002fe6:	2128      	movs	r1, #40	; 0x28
 8002fe8:	2078      	movs	r0, #120	; 0x78
 8002fea:	f00c fce7 	bl	800f9bc <UG_DrawCircle>
		UG_DrawCircle(120, 40, 4, RGB_to_BRG(C_WHITE));
 8002fee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002ff2:	f7fe fa69 	bl	80014c8 <RGB_to_BRG>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2204      	movs	r2, #4
 8002ffa:	2128      	movs	r1, #40	; 0x28
 8002ffc:	2078      	movs	r0, #120	; 0x78
 8002ffe:	f00c fcdd 	bl	800f9bc <UG_DrawCircle>
		UG_DrawCircle(120, 40, 3, RGB_to_BRG(C_WHITE));
 8003002:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003006:	f7fe fa5f 	bl	80014c8 <RGB_to_BRG>
 800300a:	4603      	mov	r3, r0
 800300c:	2203      	movs	r2, #3
 800300e:	2128      	movs	r1, #40	; 0x28
 8003010:	2078      	movs	r0, #120	; 0x78
 8003012:	f00c fcd3 	bl	800f9bc <UG_DrawCircle>
		LCD_PutStr(130, 30, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8003016:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800301a:	f7fe fa55 	bl	80014c8 <RGB_to_BRG>
 800301e:	4603      	mov	r3, r0
 8003020:	461c      	mov	r4, r3
 8003022:	2000      	movs	r0, #0
 8003024:	f7fe fa50 	bl	80014c8 <RGB_to_BRG>
 8003028:	4603      	mov	r3, r0
 800302a:	9301      	str	r3, [sp, #4]
 800302c:	9400      	str	r4, [sp, #0]
 800302e:	4b5d      	ldr	r3, [pc, #372]	; (80031a4 <LCD_draw_main_screen+0x5a0>)
 8003030:	4a5d      	ldr	r2, [pc, #372]	; (80031a8 <LCD_draw_main_screen+0x5a4>)
 8003032:	211e      	movs	r1, #30
 8003034:	2082      	movs	r0, #130	; 0x82
 8003036:	f003 fc25 	bl	8006884 <LCD_PutStr>


		LCD_PutStr(14, 95, "Actual temp", FONT_arial_20X23, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800303a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800303e:	f7fe fa43 	bl	80014c8 <RGB_to_BRG>
 8003042:	4603      	mov	r3, r0
 8003044:	461c      	mov	r4, r3
 8003046:	2000      	movs	r0, #0
 8003048:	f7fe fa3e 	bl	80014c8 <RGB_to_BRG>
 800304c:	4603      	mov	r3, r0
 800304e:	9301      	str	r3, [sp, #4]
 8003050:	9400      	str	r4, [sp, #0]
 8003052:	4b52      	ldr	r3, [pc, #328]	; (800319c <LCD_draw_main_screen+0x598>)
 8003054:	4a55      	ldr	r2, [pc, #340]	; (80031ac <LCD_draw_main_screen+0x5a8>)
 8003056:	215f      	movs	r1, #95	; 0x5f
 8003058:	200e      	movs	r0, #14
 800305a:	f003 fc13 	bl	8006884 <LCD_PutStr>
		UG_DrawCircle(120, 130, 5, RGB_to_BRG(C_WHITE));
 800305e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003062:	f7fe fa31 	bl	80014c8 <RGB_to_BRG>
 8003066:	4603      	mov	r3, r0
 8003068:	2205      	movs	r2, #5
 800306a:	2182      	movs	r1, #130	; 0x82
 800306c:	2078      	movs	r0, #120	; 0x78
 800306e:	f00c fca5 	bl	800f9bc <UG_DrawCircle>
		UG_DrawCircle(120, 130, 4, RGB_to_BRG(C_WHITE));
 8003072:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003076:	f7fe fa27 	bl	80014c8 <RGB_to_BRG>
 800307a:	4603      	mov	r3, r0
 800307c:	2204      	movs	r2, #4
 800307e:	2182      	movs	r1, #130	; 0x82
 8003080:	2078      	movs	r0, #120	; 0x78
 8003082:	f00c fc9b 	bl	800f9bc <UG_DrawCircle>
		UG_DrawCircle(120, 130, 3, RGB_to_BRG(C_WHITE));
 8003086:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800308a:	f7fe fa1d 	bl	80014c8 <RGB_to_BRG>
 800308e:	4603      	mov	r3, r0
 8003090:	2203      	movs	r2, #3
 8003092:	2182      	movs	r1, #130	; 0x82
 8003094:	2078      	movs	r0, #120	; 0x78
 8003096:	f00c fc91 	bl	800f9bc <UG_DrawCircle>
		LCD_PutStr(130, 120, "C", FONT_arial_36X44_C, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 800309a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800309e:	f7fe fa13 	bl	80014c8 <RGB_to_BRG>
 80030a2:	4603      	mov	r3, r0
 80030a4:	461c      	mov	r4, r3
 80030a6:	2000      	movs	r0, #0
 80030a8:	f7fe fa0e 	bl	80014c8 <RGB_to_BRG>
 80030ac:	4603      	mov	r3, r0
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	9400      	str	r4, [sp, #0]
 80030b2:	4b3c      	ldr	r3, [pc, #240]	; (80031a4 <LCD_draw_main_screen+0x5a0>)
 80030b4:	4a3c      	ldr	r2, [pc, #240]	; (80031a8 <LCD_draw_main_screen+0x5a4>)
 80030b6:	2178      	movs	r1, #120	; 0x78
 80030b8:	2082      	movs	r0, #130	; 0x82
 80030ba:	f003 fbe3 	bl	8006884 <LCD_PutStr>

		UG_DrawFrame(6, 89, 182,175, RGB_to_BRG(C_WHITE));
 80030be:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80030c2:	f7fe fa01 	bl	80014c8 <RGB_to_BRG>
 80030c6:	4603      	mov	r3, r0
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	23af      	movs	r3, #175	; 0xaf
 80030cc:	22b6      	movs	r2, #182	; 0xb6
 80030ce:	2159      	movs	r1, #89	; 0x59
 80030d0:	2006      	movs	r0, #6
 80030d2:	f00c fc2b 	bl	800f92c <UG_DrawFrame>
		UG_DrawFrame(5, 88, 183, 176, RGB_to_BRG(C_WHITE));
 80030d6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80030da:	f7fe f9f5 	bl	80014c8 <RGB_to_BRG>
 80030de:	4603      	mov	r3, r0
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	23b0      	movs	r3, #176	; 0xb0
 80030e4:	22b7      	movs	r2, #183	; 0xb7
 80030e6:	2158      	movs	r1, #88	; 0x58
 80030e8:	2005      	movs	r0, #5
 80030ea:	f00c fc1f 	bl	800f92c <UG_DrawFrame>

		LCD_PutStr(6, 180, "Handle type:", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 80030ee:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80030f2:	f7fe f9e9 	bl	80014c8 <RGB_to_BRG>
 80030f6:	4603      	mov	r3, r0
 80030f8:	461c      	mov	r4, r3
 80030fa:	2000      	movs	r0, #0
 80030fc:	f7fe f9e4 	bl	80014c8 <RGB_to_BRG>
 8003100:	4603      	mov	r3, r0
 8003102:	9301      	str	r3, [sp, #4]
 8003104:	9400      	str	r4, [sp, #0]
 8003106:	4b2a      	ldr	r3, [pc, #168]	; (80031b0 <LCD_draw_main_screen+0x5ac>)
 8003108:	4a2a      	ldr	r2, [pc, #168]	; (80031b4 <LCD_draw_main_screen+0x5b0>)
 800310a:	21b4      	movs	r1, #180	; 0xb4
 800310c:	2006      	movs	r0, #6
 800310e:	f003 fbb9 	bl	8006884 <LCD_PutStr>
		LCD_PutStr(6, 195, "Input voltage:           V", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8003112:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003116:	f7fe f9d7 	bl	80014c8 <RGB_to_BRG>
 800311a:	4603      	mov	r3, r0
 800311c:	461c      	mov	r4, r3
 800311e:	2000      	movs	r0, #0
 8003120:	f7fe f9d2 	bl	80014c8 <RGB_to_BRG>
 8003124:	4603      	mov	r3, r0
 8003126:	9301      	str	r3, [sp, #4]
 8003128:	9400      	str	r4, [sp, #0]
 800312a:	4b21      	ldr	r3, [pc, #132]	; (80031b0 <LCD_draw_main_screen+0x5ac>)
 800312c:	4a22      	ldr	r2, [pc, #136]	; (80031b8 <LCD_draw_main_screen+0x5b4>)
 800312e:	21c3      	movs	r1, #195	; 0xc3
 8003130:	2006      	movs	r0, #6
 8003132:	f003 fba7 	bl	8006884 <LCD_PutStr>
		LCD_PutStr(6, 210, "MCU temp:              deg C", FONT_arial_16X18, RGB_to_BRG(C_WHITE), RGB_to_BRG(C_BLACK));
 8003136:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800313a:	f7fe f9c5 	bl	80014c8 <RGB_to_BRG>
 800313e:	4603      	mov	r3, r0
 8003140:	461c      	mov	r4, r3
 8003142:	2000      	movs	r0, #0
 8003144:	f7fe f9c0 	bl	80014c8 <RGB_to_BRG>
 8003148:	4603      	mov	r3, r0
 800314a:	9301      	str	r3, [sp, #4]
 800314c:	9400      	str	r4, [sp, #0]
 800314e:	4b18      	ldr	r3, [pc, #96]	; (80031b0 <LCD_draw_main_screen+0x5ac>)
 8003150:	4a1a      	ldr	r2, [pc, #104]	; (80031bc <LCD_draw_main_screen+0x5b8>)
 8003152:	21d2      	movs	r1, #210	; 0xd2
 8003154:	2006      	movs	r0, #6
 8003156:	f003 fb95 	bl	8006884 <LCD_PutStr>
		LCD_PutStr(130, 301, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
		memset(&buffer, '\0', sizeof(buffer));
		sprintf(buffer, "%.0f", flash_values.preset_temp_2);
		LCD_PutStr(190, 271, buffer, FONT_arial_20X23, RGB_to_BRG(C_DARK_SEA_GREEN), RGB_to_BRG(C_BLACK));
		 */
		UG_DrawFrame(288, 3, 312, 228, RGB_to_BRG(C_WHITE));
 800315a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800315e:	f7fe f9b3 	bl	80014c8 <RGB_to_BRG>
 8003162:	4603      	mov	r3, r0
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	23e4      	movs	r3, #228	; 0xe4
 8003168:	f44f 729c 	mov.w	r2, #312	; 0x138
 800316c:	2103      	movs	r1, #3
 800316e:	f44f 7090 	mov.w	r0, #288	; 0x120
 8003172:	f00c fbdb 	bl	800f92c <UG_DrawFrame>
		UG_DrawFrame(289, 4, 311, 227, RGB_to_BRG(C_WHITE));
 8003176:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800317a:	f7fe f9a5 	bl	80014c8 <RGB_to_BRG>
 800317e:	4603      	mov	r3, r0
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	23e3      	movs	r3, #227	; 0xe3
 8003184:	f240 1237 	movw	r2, #311	; 0x137
 8003188:	2104      	movs	r1, #4
 800318a:	f240 1021 	movw	r0, #289	; 0x121
 800318e:	f00c fbcd 	bl	800f92c <UG_DrawFrame>

	}
}
 8003192:	bf00      	nop
 8003194:	bf00      	nop
 8003196:	3704      	adds	r7, #4
 8003198:	46bd      	mov	sp, r7
 800319a:	bd90      	pop	{r4, r7, pc}
 800319c:	0801712c 	.word	0x0801712c
 80031a0:	08015fb8 	.word	0x08015fb8
 80031a4:	0801803c 	.word	0x0801803c
 80031a8:	08015fc4 	.word	0x08015fc4
 80031ac:	08015fc8 	.word	0x08015fc8
 80031b0:	0801615c 	.word	0x0801615c
 80031b4:	08015fd4 	.word	0x08015fd4
 80031b8:	08015fe4 	.word	0x08015fe4
 80031bc:	08016000 	.word	0x08016000

080031c0 <show_popup>:

void show_popup(char * text){
 80031c0:	b590      	push	{r4, r7, lr}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af02      	add	r7, sp, #8
 80031c6:	6078      	str	r0, [r7, #4]
	UG_FillFrame(10, 50, 225, 105, RGB_to_BRG(C_ORANGE));
 80031c8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80031cc:	f7fe f97c 	bl	80014c8 <RGB_to_BRG>
 80031d0:	4603      	mov	r3, r0
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	2369      	movs	r3, #105	; 0x69
 80031d6:	22e1      	movs	r2, #225	; 0xe1
 80031d8:	2132      	movs	r1, #50	; 0x32
 80031da:	200a      	movs	r0, #10
 80031dc:	f00c fb34 	bl	800f848 <UG_FillFrame>
	UG_FillFrame(15, 55, 220, 100, RGB_to_BRG(C_WHITE));
 80031e0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80031e4:	f7fe f970 	bl	80014c8 <RGB_to_BRG>
 80031e8:	4603      	mov	r3, r0
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	2364      	movs	r3, #100	; 0x64
 80031ee:	22dc      	movs	r2, #220	; 0xdc
 80031f0:	2137      	movs	r1, #55	; 0x37
 80031f2:	200f      	movs	r0, #15
 80031f4:	f00c fb28 	bl	800f848 <UG_FillFrame>
	LCD_PutStr(20, 70, text, FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80031f8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80031fc:	f7fe f964 	bl	80014c8 <RGB_to_BRG>
 8003200:	4603      	mov	r3, r0
 8003202:	461c      	mov	r4, r3
 8003204:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003208:	f7fe f95e 	bl	80014c8 <RGB_to_BRG>
 800320c:	4603      	mov	r3, r0
 800320e:	9301      	str	r3, [sp, #4]
 8003210:	9400      	str	r4, [sp, #0]
 8003212:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <show_popup+0x80>)
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	2146      	movs	r1, #70	; 0x46
 8003218:	2014      	movs	r0, #20
 800321a:	f003 fb33 	bl	8006884 <LCD_PutStr>
	HAL_Delay(2000);
 800321e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003222:	f003 fc49 	bl	8006ab8 <HAL_Delay>
	LCD_draw_main_screen();
 8003226:	f7ff fced 	bl	8002c04 <LCD_draw_main_screen>
	standby_state_written_to_LCD = 0;
 800322a:	4b06      	ldr	r3, [pc, #24]	; (8003244 <show_popup+0x84>)
 800322c:	2200      	movs	r2, #0
 800322e:	701a      	strb	r2, [r3, #0]
	sleep_state_written_to_LCD = 0;
 8003230:	4b05      	ldr	r3, [pc, #20]	; (8003248 <show_popup+0x88>)
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	bd90      	pop	{r4, r7, pc}
 800323e:	bf00      	nop
 8003240:	0801712c 	.word	0x0801712c
 8003244:	200004d8 	.word	0x200004d8
 8003248:	200004d7 	.word	0x200004d7

0800324c <LCD_draw_earth_fault_popup>:

void LCD_draw_earth_fault_popup(){
 800324c:	b590      	push	{r4, r7, lr}
 800324e:	b083      	sub	sp, #12
 8003250:	af02      	add	r7, sp, #8
	heater_off();
 8003252:	f7fe fb73 	bl	800193c <heater_off>

	UG_FillFrame(10, 50, 205, 205, RGB_to_BRG(C_ORANGE));
 8003256:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800325a:	f7fe f935 	bl	80014c8 <RGB_to_BRG>
 800325e:	4603      	mov	r3, r0
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	23cd      	movs	r3, #205	; 0xcd
 8003264:	22cd      	movs	r2, #205	; 0xcd
 8003266:	2132      	movs	r1, #50	; 0x32
 8003268:	200a      	movs	r0, #10
 800326a:	f00c faed 	bl	800f848 <UG_FillFrame>
	UG_FillFrame(15, 55, 200, 200, RGB_to_BRG(C_WHITE));
 800326e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003272:	f7fe f929 	bl	80014c8 <RGB_to_BRG>
 8003276:	4603      	mov	r3, r0
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	23c8      	movs	r3, #200	; 0xc8
 800327c:	22c8      	movs	r2, #200	; 0xc8
 800327e:	2137      	movs	r1, #55	; 0x37
 8003280:	200f      	movs	r0, #15
 8003282:	f00c fae1 	bl	800f848 <UG_FillFrame>
	LCD_PutStr(20, 60, "GROUNDING", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 8003286:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800328a:	f7fe f91d 	bl	80014c8 <RGB_to_BRG>
 800328e:	4603      	mov	r3, r0
 8003290:	461c      	mov	r4, r3
 8003292:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003296:	f7fe f917 	bl	80014c8 <RGB_to_BRG>
 800329a:	4603      	mov	r3, r0
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	9400      	str	r4, [sp, #0]
 80032a0:	4b2b      	ldr	r3, [pc, #172]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 80032a2:	4a2c      	ldr	r2, [pc, #176]	; (8003354 <LCD_draw_earth_fault_popup+0x108>)
 80032a4:	213c      	movs	r1, #60	; 0x3c
 80032a6:	2014      	movs	r0, #20
 80032a8:	f003 faec 	bl	8006884 <LCD_PutStr>
	LCD_PutStr(20, 80, "ERROR", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80032ac:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80032b0:	f7fe f90a 	bl	80014c8 <RGB_to_BRG>
 80032b4:	4603      	mov	r3, r0
 80032b6:	461c      	mov	r4, r3
 80032b8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80032bc:	f7fe f904 	bl	80014c8 <RGB_to_BRG>
 80032c0:	4603      	mov	r3, r0
 80032c2:	9301      	str	r3, [sp, #4]
 80032c4:	9400      	str	r4, [sp, #0]
 80032c6:	4b22      	ldr	r3, [pc, #136]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 80032c8:	4a23      	ldr	r2, [pc, #140]	; (8003358 <LCD_draw_earth_fault_popup+0x10c>)
 80032ca:	2150      	movs	r1, #80	; 0x50
 80032cc:	2014      	movs	r0, #20
 80032ce:	f003 fad9 	bl	8006884 <LCD_PutStr>

	LCD_PutStr(20, 120, "CHECK", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80032d2:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80032d6:	f7fe f8f7 	bl	80014c8 <RGB_to_BRG>
 80032da:	4603      	mov	r3, r0
 80032dc:	461c      	mov	r4, r3
 80032de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80032e2:	f7fe f8f1 	bl	80014c8 <RGB_to_BRG>
 80032e6:	4603      	mov	r3, r0
 80032e8:	9301      	str	r3, [sp, #4]
 80032ea:	9400      	str	r4, [sp, #0]
 80032ec:	4b18      	ldr	r3, [pc, #96]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 80032ee:	4a1b      	ldr	r2, [pc, #108]	; (800335c <LCD_draw_earth_fault_popup+0x110>)
 80032f0:	2178      	movs	r1, #120	; 0x78
 80032f2:	2014      	movs	r0, #20
 80032f4:	f003 fac6 	bl	8006884 <LCD_PutStr>
	LCD_PutStr(20, 140, "CONNECTIONS", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 80032f8:	f64f 5020 	movw	r0, #64800	; 0xfd20
 80032fc:	f7fe f8e4 	bl	80014c8 <RGB_to_BRG>
 8003300:	4603      	mov	r3, r0
 8003302:	461c      	mov	r4, r3
 8003304:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003308:	f7fe f8de 	bl	80014c8 <RGB_to_BRG>
 800330c:	4603      	mov	r3, r0
 800330e:	9301      	str	r3, [sp, #4]
 8003310:	9400      	str	r4, [sp, #0]
 8003312:	4b0f      	ldr	r3, [pc, #60]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 8003314:	4a12      	ldr	r2, [pc, #72]	; (8003360 <LCD_draw_earth_fault_popup+0x114>)
 8003316:	218c      	movs	r1, #140	; 0x8c
 8003318:	2014      	movs	r0, #20
 800331a:	f003 fab3 	bl	8006884 <LCD_PutStr>
	LCD_PutStr(20, 160, "AND REBOOT", FONT_arial_20X23, RGB_to_BRG(C_ORANGE), RGB_to_BRG(C_WHITE));
 800331e:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8003322:	f7fe f8d1 	bl	80014c8 <RGB_to_BRG>
 8003326:	4603      	mov	r3, r0
 8003328:	461c      	mov	r4, r3
 800332a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800332e:	f7fe f8cb 	bl	80014c8 <RGB_to_BRG>
 8003332:	4603      	mov	r3, r0
 8003334:	9301      	str	r3, [sp, #4]
 8003336:	9400      	str	r4, [sp, #0]
 8003338:	4b05      	ldr	r3, [pc, #20]	; (8003350 <LCD_draw_earth_fault_popup+0x104>)
 800333a:	4a0a      	ldr	r2, [pc, #40]	; (8003364 <LCD_draw_earth_fault_popup+0x118>)
 800333c:	21a0      	movs	r1, #160	; 0xa0
 800333e:	2014      	movs	r0, #20
 8003340:	f003 faa0 	bl	8006884 <LCD_PutStr>

	Error_Handler();
 8003344:	f001 fcb0 	bl	8004ca8 <Error_Handler>
}
 8003348:	bf00      	nop
 800334a:	3704      	adds	r7, #4
 800334c:	46bd      	mov	sp, r7
 800334e:	bd90      	pop	{r4, r7, pc}
 8003350:	0801712c 	.word	0x0801712c
 8003354:	08016028 	.word	0x08016028
 8003358:	08016034 	.word	0x08016034
 800335c:	0801603c 	.word	0x0801603c
 8003360:	08016044 	.word	0x08016044
 8003364:	08016050 	.word	0x08016050

08003368 <get_set_temperature>:

/* Get encoder value (Set temp.) and limit is NOT heating_halted*/
void get_set_temperature(){
 8003368:	b598      	push	{r3, r4, r7, lr}
 800336a:	af00      	add	r7, sp, #0
	if(custom_temperature_on == 0){
 800336c:	4b1a      	ldr	r3, [pc, #104]	; (80033d8 <get_set_temperature+0x70>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d12f      	bne.n	80033d4 <get_set_temperature+0x6c>
		TIM2->CNT = clamp(TIM2->CNT, min_selectable_temperature, max_selectable_temperature);
 8003374:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	4618      	mov	r0, r3
 800337c:	f7fd f8ea 	bl	8000554 <__aeabi_ui2d>
 8003380:	4b16      	ldr	r3, [pc, #88]	; (80033dc <get_set_temperature+0x74>)
 8003382:	ed93 7b00 	vldr	d7, [r3]
 8003386:	4b16      	ldr	r3, [pc, #88]	; (80033e0 <get_set_temperature+0x78>)
 8003388:	ed93 6b00 	vldr	d6, [r3]
 800338c:	eeb0 2a46 	vmov.f32	s4, s12
 8003390:	eef0 2a66 	vmov.f32	s5, s13
 8003394:	eeb0 1a47 	vmov.f32	s2, s14
 8003398:	eef0 1a67 	vmov.f32	s3, s15
 800339c:	ec41 0b10 	vmov	d0, r0, r1
 80033a0:	f7fd ffc8 	bl	8001334 <clamp>
 80033a4:	ec53 2b10 	vmov	r2, r3, d0
 80033a8:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80033ac:	4610      	mov	r0, r2
 80033ae:	4619      	mov	r1, r3
 80033b0:	f7fd fc22 	bl	8000bf8 <__aeabi_d2uiz>
 80033b4:	4603      	mov	r3, r0
 80033b6:	6263      	str	r3, [r4, #36]	; 0x24
		sensor_values.set_temperature = (uint16_t)(TIM2->CNT/2) * 2;
 80033b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80033bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033be:	085b      	lsrs	r3, r3, #1
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7fd f8d5 	bl	8000574 <__aeabi_i2d>
 80033ca:	4602      	mov	r2, r0
 80033cc:	460b      	mov	r3, r1
 80033ce:	4905      	ldr	r1, [pc, #20]	; (80033e4 <get_set_temperature+0x7c>)
 80033d0:	e9c1 2300 	strd	r2, r3, [r1]
	}
}
 80033d4:	bf00      	nop
 80033d6:	bd98      	pop	{r3, r4, r7, pc}
 80033d8:	20000598 	.word	0x20000598
 80033dc:	20000028 	.word	0x20000028
 80033e0:	20000030 	.word	0x20000030
 80033e4:	20000038 	.word	0x20000038

080033e8 <beep>:

/* Beep the beeper */
void beep(){
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
	if(flash_values.buzzer_enable == 1){
 80033ec:	4b0a      	ldr	r3, [pc, #40]	; (8003418 <beep+0x30>)
 80033ee:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	4b09      	ldr	r3, [pc, #36]	; (800341c <beep+0x34>)
 80033f8:	f7fd fb8e 	bl	8000b18 <__aeabi_dcmpeq>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d100      	bne.n	8003404 <beep+0x1c>
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2);
		HAL_TIM_Base_Start_IT(&htim17);
	}
}
 8003402:	e006      	b.n	8003412 <beep+0x2a>
		HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2);
 8003404:	2104      	movs	r1, #4
 8003406:	4806      	ldr	r0, [pc, #24]	; (8003420 <beep+0x38>)
 8003408:	f009 f89a 	bl	800c540 <HAL_TIM_PWM_Start_IT>
		HAL_TIM_Base_Start_IT(&htim17);
 800340c:	4805      	ldr	r0, [pc, #20]	; (8003424 <beep+0x3c>)
 800340e:	f008 ffa7 	bl	800c360 <HAL_TIM_Base_Start_IT>
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	200005a0 	.word	0x200005a0
 800341c:	3ff00000 	.word	0x3ff00000
 8003420:	20002280 	.word	0x20002280
 8003424:	200023fc 	.word	0x200023fc

08003428 <handle_emergency_shutdown>:

/* Function to set state to EMERGENCY_SLEEP */
void handle_emergency_shutdown(){
 8003428:	b5b0      	push	{r4, r5, r7, lr}
 800342a:	af00      	add	r7, sp, #0
	/* Get time when iron turns on */
	if(!sensor_values.previous_state == RUN  && active_state == RUN){
 800342c:	4b46      	ldr	r3, [pc, #280]	; (8003548 <handle_emergency_shutdown+0x120>)
 800342e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003432:	2b00      	cmp	r3, #0
 8003434:	d008      	beq.n	8003448 <handle_emergency_shutdown+0x20>
 8003436:	4b45      	ldr	r3, [pc, #276]	; (800354c <handle_emergency_shutdown+0x124>)
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d104      	bne.n	8003448 <handle_emergency_shutdown+0x20>
		previous_millis_left_stand = HAL_GetTick();
 800343e:	f003 fb2f 	bl	8006aa0 <HAL_GetTick>
 8003442:	4603      	mov	r3, r0
 8003444:	4a42      	ldr	r2, [pc, #264]	; (8003550 <handle_emergency_shutdown+0x128>)
 8003446:	6013      	str	r3, [r2, #0]
	}
	/* Set state to EMERGENCY_SLEEP if iron ON for longer time than emergency_time */
	if ((sensor_values.in_stand == 0) && (HAL_GetTick() - previous_millis_left_stand >= flash_values.emergency_time*60000) && active_state == RUN){
 8003448:	4b3f      	ldr	r3, [pc, #252]	; (8003548 <handle_emergency_shutdown+0x120>)
 800344a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800344e:	f04f 0200 	mov.w	r2, #0
 8003452:	f04f 0300 	mov.w	r3, #0
 8003456:	f7fd fb5f 	bl	8000b18 <__aeabi_dcmpeq>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d025      	beq.n	80034ac <handle_emergency_shutdown+0x84>
 8003460:	f003 fb1e 	bl	8006aa0 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	4b3a      	ldr	r3, [pc, #232]	; (8003550 <handle_emergency_shutdown+0x128>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	4618      	mov	r0, r3
 800346e:	f7fd f871 	bl	8000554 <__aeabi_ui2d>
 8003472:	4604      	mov	r4, r0
 8003474:	460d      	mov	r5, r1
 8003476:	4b37      	ldr	r3, [pc, #220]	; (8003554 <handle_emergency_shutdown+0x12c>)
 8003478:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800347c:	a32e      	add	r3, pc, #184	; (adr r3, 8003538 <handle_emergency_shutdown+0x110>)
 800347e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003482:	f7fd f8e1 	bl	8000648 <__aeabi_dmul>
 8003486:	4602      	mov	r2, r0
 8003488:	460b      	mov	r3, r1
 800348a:	4620      	mov	r0, r4
 800348c:	4629      	mov	r1, r5
 800348e:	f7fd fb61 	bl	8000b54 <__aeabi_dcmpge>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d009      	beq.n	80034ac <handle_emergency_shutdown+0x84>
 8003498:	4b2c      	ldr	r3, [pc, #176]	; (800354c <handle_emergency_shutdown+0x124>)
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d105      	bne.n	80034ac <handle_emergency_shutdown+0x84>
		show_popup("Standby timeout");
 80034a0:	482d      	ldr	r0, [pc, #180]	; (8003558 <handle_emergency_shutdown+0x130>)
 80034a2:	f7ff fe8d 	bl	80031c0 <show_popup>
		change_state(EMERGENCY_SLEEP);
 80034a6:	2003      	movs	r0, #3
 80034a8:	f7fe f824 	bl	80014f4 <change_state>
	}
	/* Set state to EMERGENCY_SLEEP if input voltage is too low */
	if((sensor_values.bus_voltage <= MIN_BUSVOLTAGE) && (active_state == RUN)){
 80034ac:	4b26      	ldr	r3, [pc, #152]	; (8003548 <handle_emergency_shutdown+0x120>)
 80034ae:	edd3 7a06 	vldr	s15, [r3, #24]
 80034b2:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80034b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034be:	d80a      	bhi.n	80034d6 <handle_emergency_shutdown+0xae>
 80034c0:	4b22      	ldr	r3, [pc, #136]	; (800354c <handle_emergency_shutdown+0x124>)
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d106      	bne.n	80034d6 <handle_emergency_shutdown+0xae>
		show_popup("Too Low voltage");
 80034c8:	4824      	ldr	r0, [pc, #144]	; (800355c <handle_emergency_shutdown+0x134>)
 80034ca:	f7ff fe79 	bl	80031c0 <show_popup>
		change_state(EMERGENCY_SLEEP);
 80034ce:	2003      	movs	r0, #3
 80034d0:	f7fe f810 	bl	80014f4 <change_state>
 80034d4:	e02b      	b.n	800352e <handle_emergency_shutdown+0x106>
	}
	/* Set state to EMERGENCY_SLEEP if no tip detected (no current draw) */
	else if((sensor_values.heater_current < 1) && (active_state == RUN)){ //NT115 at 9V draws 81
 80034d6:	4b1c      	ldr	r3, [pc, #112]	; (8003548 <handle_emergency_shutdown+0x120>)
 80034d8:	edd3 7a07 	vldr	s15, [r3, #28]
 80034dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80034e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e8:	d50a      	bpl.n	8003500 <handle_emergency_shutdown+0xd8>
 80034ea:	4b18      	ldr	r3, [pc, #96]	; (800354c <handle_emergency_shutdown+0x124>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d106      	bne.n	8003500 <handle_emergency_shutdown+0xd8>
		show_popup("NO tip detected");
 80034f2:	481b      	ldr	r0, [pc, #108]	; (8003560 <handle_emergency_shutdown+0x138>)
 80034f4:	f7ff fe64 	bl	80031c0 <show_popup>
		change_state(EMERGENCY_SLEEP);
 80034f8:	2003      	movs	r0, #3
 80034fa:	f7fd fffb 	bl	80014f4 <change_state>
 80034fe:	e016      	b.n	800352e <handle_emergency_shutdown+0x106>
	}
	/* Set state to EMERGENCY_SLEEP if iron is over max allowed temp */
	else if((sensor_values.thermocouple_temperature > EMERGENCY_SHUTDOWN_TEMPERATURE) && (active_state == RUN)){
 8003500:	4b11      	ldr	r3, [pc, #68]	; (8003548 <handle_emergency_shutdown+0x120>)
 8003502:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003506:	a30e      	add	r3, pc, #56	; (adr r3, 8003540 <handle_emergency_shutdown+0x118>)
 8003508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800350c:	f7fd fb2c 	bl	8000b68 <__aeabi_dcmpgt>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d100      	bne.n	8003518 <handle_emergency_shutdown+0xf0>
		show_popup("Too high Temperature");
		change_state(EMERGENCY_SLEEP);
	}
}
 8003516:	e00a      	b.n	800352e <handle_emergency_shutdown+0x106>
	else if((sensor_values.thermocouple_temperature > EMERGENCY_SHUTDOWN_TEMPERATURE) && (active_state == RUN)){
 8003518:	4b0c      	ldr	r3, [pc, #48]	; (800354c <handle_emergency_shutdown+0x124>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d106      	bne.n	800352e <handle_emergency_shutdown+0x106>
		show_popup("Too high Temperature");
 8003520:	4810      	ldr	r0, [pc, #64]	; (8003564 <handle_emergency_shutdown+0x13c>)
 8003522:	f7ff fe4d 	bl	80031c0 <show_popup>
		change_state(EMERGENCY_SLEEP);
 8003526:	2003      	movs	r0, #3
 8003528:	f7fd ffe4 	bl	80014f4 <change_state>
}
 800352c:	e7ff      	b.n	800352e <handle_emergency_shutdown+0x106>
 800352e:	bf00      	nop
 8003530:	bdb0      	pop	{r4, r5, r7, pc}
 8003532:	bf00      	nop
 8003534:	f3af 8000 	nop.w
 8003538:	00000000 	.word	0x00000000
 800353c:	40ed4c00 	.word	0x40ed4c00
 8003540:	00000000 	.word	0x00000000
 8003544:	407ea000 	.word	0x407ea000
 8003548:	20000038 	.word	0x20000038
 800354c:	2000001d 	.word	0x2000001d
 8003550:	200004c0 	.word	0x200004c0
 8003554:	200005a0 	.word	0x200005a0
 8003558:	0801605c 	.word	0x0801605c
 800355c:	0801606c 	.word	0x0801606c
 8003560:	0801607c 	.word	0x0801607c
 8003564:	0801608c 	.word	0x0801608c

08003568 <handle_button_status>:

/* Function to toggle between RUN and HALTED at each press of the encoder button */
void handle_button_status(){
 8003568:	b598      	push	{r3, r4, r7, lr}
 800356a:	af00      	add	r7, sp, #0
	if(SW_1_pressed == 1){
 800356c:	4b24      	ldr	r3, [pc, #144]	; (8003600 <handle_button_status+0x98>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d11e      	bne.n	80035b2 <handle_button_status+0x4a>
		SW_1_pressed = 0;
 8003574:	4b22      	ldr	r3, [pc, #136]	; (8003600 <handle_button_status+0x98>)
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]
		// toggle between RUN and HALTED
		if ((active_state == RUN) || (active_state == STANDBY)){
 800357a:	4b22      	ldr	r3, [pc, #136]	; (8003604 <handle_button_status+0x9c>)
 800357c:	781b      	ldrb	r3, [r3, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <handle_button_status+0x22>
 8003582:	4b20      	ldr	r3, [pc, #128]	; (8003604 <handle_button_status+0x9c>)
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d103      	bne.n	8003592 <handle_button_status+0x2a>
			change_state(HALTED);
 800358a:	2004      	movs	r0, #4
 800358c:	f7fd ffb2 	bl	80014f4 <change_state>
 8003590:	e00a      	b.n	80035a8 <handle_button_status+0x40>
		}
		else if ((active_state == HALTED) || (active_state == EMERGENCY_SLEEP)){
 8003592:	4b1c      	ldr	r3, [pc, #112]	; (8003604 <handle_button_status+0x9c>)
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	2b04      	cmp	r3, #4
 8003598:	d003      	beq.n	80035a2 <handle_button_status+0x3a>
 800359a:	4b1a      	ldr	r3, [pc, #104]	; (8003604 <handle_button_status+0x9c>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b03      	cmp	r3, #3
 80035a0:	d102      	bne.n	80035a8 <handle_button_status+0x40>
			change_state(RUN);
 80035a2:	2000      	movs	r0, #0
 80035a4:	f7fd ffa6 	bl	80014f4 <change_state>
		}
		previous_millis_heating_halted_update = HAL_GetTick();
 80035a8:	f003 fa7a 	bl	8006aa0 <HAL_GetTick>
 80035ac:	4603      	mov	r3, r0
 80035ae:	4a16      	ldr	r2, [pc, #88]	; (8003608 <handle_button_status+0xa0>)
 80035b0:	6013      	str	r3, [r2, #0]

	}
	/* Set "set temp" to preset temp 1 */
	if(SW_2_pressed == 1){
 80035b2:	4b16      	ldr	r3, [pc, #88]	; (800360c <handle_button_status+0xa4>)
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d10d      	bne.n	80035d6 <handle_button_status+0x6e>
		SW_2_pressed = 0;
 80035ba:	4b14      	ldr	r3, [pc, #80]	; (800360c <handle_button_status+0xa4>)
 80035bc:	2200      	movs	r2, #0
 80035be:	701a      	strb	r2, [r3, #0]
		TIM2->CNT = flash_values.preset_temp_1;
 80035c0:	4b13      	ldr	r3, [pc, #76]	; (8003610 <handle_button_status+0xa8>)
 80035c2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80035c6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80035ca:	4610      	mov	r0, r2
 80035cc:	4619      	mov	r1, r3
 80035ce:	f7fd fb13 	bl	8000bf8 <__aeabi_d2uiz>
 80035d2:	4603      	mov	r3, r0
 80035d4:	6263      	str	r3, [r4, #36]	; 0x24
	}
	/* Set "set temp" to preset temp 2 */
	if(SW_3_pressed == 1){
 80035d6:	4b0f      	ldr	r3, [pc, #60]	; (8003614 <handle_button_status+0xac>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d10d      	bne.n	80035fa <handle_button_status+0x92>
		SW_3_pressed = 0;
 80035de:	4b0d      	ldr	r3, [pc, #52]	; (8003614 <handle_button_status+0xac>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	701a      	strb	r2, [r3, #0]
		TIM2->CNT = flash_values.preset_temp_2;
 80035e4:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <handle_button_status+0xa8>)
 80035e6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80035ea:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 80035ee:	4610      	mov	r0, r2
 80035f0:	4619      	mov	r1, r3
 80035f2:	f7fd fb01 	bl	8000bf8 <__aeabi_d2uiz>
 80035f6:	4603      	mov	r3, r0
 80035f8:	6263      	str	r3, [r4, #36]	; 0x24
	}
}
 80035fa:	bf00      	nop
 80035fc:	bd98      	pop	{r3, r4, r7, pc}
 80035fe:	bf00      	nop
 8003600:	200004d4 	.word	0x200004d4
 8003604:	2000001d 	.word	0x2000001d
 8003608:	200004bc 	.word	0x200004bc
 800360c:	200004d5 	.word	0x200004d5
 8003610:	200005a0 	.word	0x200005a0
 8003614:	200004d6 	.word	0x200004d6

08003618 <get_stand_status>:

/* Get the status of handle in/on stand to trigger SLEEP */
void get_stand_status(){
 8003618:	b5b0      	push	{r4, r5, r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
	uint8_t stand_status;
	if(HAL_GPIO_ReadPin (GPIOA, STAND_INP_Pin) == 0){
 800361e:	2140      	movs	r1, #64	; 0x40
 8003620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003624:	f006 ffe4 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d102      	bne.n	8003634 <get_stand_status+0x1c>
		stand_status = 1;
 800362e:	2301      	movs	r3, #1
 8003630:	71fb      	strb	r3, [r7, #7]
 8003632:	e001      	b.n	8003638 <get_stand_status+0x20>
	}
	else{
		stand_status = 0;
 8003634:	2300      	movs	r3, #0
 8003636:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.in_stand = Moving_Average_Compute(stand_status, &stand_sense_filterStruct); /* Moving average filter */
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	493b      	ldr	r1, [pc, #236]	; (8003728 <get_stand_status+0x110>)
 800363c:	4618      	mov	r0, r3
 800363e:	f001 fb69 	bl	8004d14 <Moving_Average_Compute>
 8003642:	eeb0 7a40 	vmov.f32	s14, s0
 8003646:	eef0 7a60 	vmov.f32	s15, s1
 800364a:	4b38      	ldr	r3, [pc, #224]	; (800372c <get_stand_status+0x114>)
 800364c:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28

	/* If handle is in stand set state to STANDBY */
	if(sensor_values.in_stand >= 0.2){
 8003650:	4b36      	ldr	r3, [pc, #216]	; (800372c <get_stand_status+0x114>)
 8003652:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003656:	a330      	add	r3, pc, #192	; (adr r3, 8003718 <get_stand_status+0x100>)
 8003658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365c:	f7fd fa7a 	bl	8000b54 <__aeabi_dcmpge>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d039      	beq.n	80036da <get_stand_status+0xc2>
		if(active_state == RUN){
 8003666:	4b32      	ldr	r3, [pc, #200]	; (8003730 <get_stand_status+0x118>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d107      	bne.n	800367e <get_stand_status+0x66>
			change_state(STANDBY);
 800366e:	2001      	movs	r0, #1
 8003670:	f7fd ff40 	bl	80014f4 <change_state>
			previous_standby_millis = HAL_GetTick();
 8003674:	f003 fa14 	bl	8006aa0 <HAL_GetTick>
 8003678:	4603      	mov	r3, r0
 800367a:	4a2e      	ldr	r2, [pc, #184]	; (8003734 <get_stand_status+0x11c>)
 800367c:	6013      	str	r3, [r2, #0]
		}
		if((HAL_GetTick()-previous_standby_millis >= flash_values.standby_time*60000.0) && (active_state == STANDBY)){
 800367e:	f003 fa0f 	bl	8006aa0 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	4b2b      	ldr	r3, [pc, #172]	; (8003734 <get_stand_status+0x11c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	4618      	mov	r0, r3
 800368c:	f7fc ff62 	bl	8000554 <__aeabi_ui2d>
 8003690:	4604      	mov	r4, r0
 8003692:	460d      	mov	r5, r1
 8003694:	4b28      	ldr	r3, [pc, #160]	; (8003738 <get_stand_status+0x120>)
 8003696:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800369a:	a321      	add	r3, pc, #132	; (adr r3, 8003720 <get_stand_status+0x108>)
 800369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a0:	f7fc ffd2 	bl	8000648 <__aeabi_dmul>
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	4620      	mov	r0, r4
 80036aa:	4629      	mov	r1, r5
 80036ac:	f7fd fa52 	bl	8000b54 <__aeabi_dcmpge>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d006      	beq.n	80036c4 <get_stand_status+0xac>
 80036b6:	4b1e      	ldr	r3, [pc, #120]	; (8003730 <get_stand_status+0x118>)
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d102      	bne.n	80036c4 <get_stand_status+0xac>
			change_state(SLEEP);
 80036be:	2002      	movs	r0, #2
 80036c0:	f7fd ff18 	bl	80014f4 <change_state>
		}
		if((active_state == EMERGENCY_SLEEP) || (active_state == HALTED)){
 80036c4:	4b1a      	ldr	r3, [pc, #104]	; (8003730 <get_stand_status+0x118>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	d003      	beq.n	80036d4 <get_stand_status+0xbc>
 80036cc:	4b18      	ldr	r3, [pc, #96]	; (8003730 <get_stand_status+0x118>)
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b04      	cmp	r3, #4
 80036d2:	d102      	bne.n	80036da <get_stand_status+0xc2>
			change_state(SLEEP);
 80036d4:	2002      	movs	r0, #2
 80036d6:	f7fd ff0d 	bl	80014f4 <change_state>
		}
	}

	/* If handle is NOT in stand and state is SLEEP, change state to RUN */
	if(sensor_values.in_stand < 0.2){
 80036da:	4b14      	ldr	r3, [pc, #80]	; (800372c <get_stand_status+0x114>)
 80036dc:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80036e0:	a30d      	add	r3, pc, #52	; (adr r3, 8003718 <get_stand_status+0x100>)
 80036e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e6:	f7fd fa21 	bl	8000b2c <__aeabi_dcmplt>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d100      	bne.n	80036f2 <get_stand_status+0xda>
		if((active_state == SLEEP) || (active_state == STANDBY) || (active_state == RUN)){
			change_state(RUN);
		}
	}
}
 80036f0:	e00e      	b.n	8003710 <get_stand_status+0xf8>
		if((active_state == SLEEP) || (active_state == STANDBY) || (active_state == RUN)){
 80036f2:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <get_stand_status+0x118>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d007      	beq.n	800370a <get_stand_status+0xf2>
 80036fa:	4b0d      	ldr	r3, [pc, #52]	; (8003730 <get_stand_status+0x118>)
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d003      	beq.n	800370a <get_stand_status+0xf2>
 8003702:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <get_stand_status+0x118>)
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <get_stand_status+0xf8>
			change_state(RUN);
 800370a:	2000      	movs	r0, #0
 800370c:	f7fd fef2 	bl	80014f4 <change_state>
}
 8003710:	bf00      	nop
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bdb0      	pop	{r4, r5, r7, pc}
 8003718:	9999999a 	.word	0x9999999a
 800371c:	3fc99999 	.word	0x3fc99999
 8003720:	00000000 	.word	0x00000000
 8003724:	40ed4c00 	.word	0x40ed4c00
 8003728:	200015f0 	.word	0x200015f0
 800372c:	20000038 	.word	0x20000038
 8003730:	2000001d 	.word	0x2000001d
 8003734:	200004c4 	.word	0x200004c4
 8003738:	200005a0 	.word	0x200005a0
 800373c:	00000000 	.word	0x00000000

08003740 <get_handle_type>:

/* Automatically detect handle type, T210 or T245 based on HANDLE_DETECTION_Pin, which is connected to BLUE for T210.*/
void get_handle_type(){
 8003740:	b5b0      	push	{r4, r5, r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
	uint8_t handle_status;
	if(HAL_GPIO_ReadPin (GPIOA, HANDLE_INP_1_Pin) == 0){
 8003746:	2110      	movs	r1, #16
 8003748:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800374c:	f006 ff50 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d102      	bne.n	800375c <get_handle_type+0x1c>
		handle_status = 0;
 8003756:	2300      	movs	r3, #0
 8003758:	71fb      	strb	r3, [r7, #7]
 800375a:	e001      	b.n	8003760 <get_handle_type+0x20>
	}
	else{
		handle_status = 1;
 800375c:	2301      	movs	r3, #1
 800375e:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.handle1_sense = Moving_Average_Compute(handle_status, &handle1_sense_filterStruct); /* Moving average filter */
 8003760:	79fb      	ldrb	r3, [r7, #7]
 8003762:	497d      	ldr	r1, [pc, #500]	; (8003958 <get_handle_type+0x218>)
 8003764:	4618      	mov	r0, r3
 8003766:	f001 fad5 	bl	8004d14 <Moving_Average_Compute>
 800376a:	eeb0 7a40 	vmov.f32	s14, s0
 800376e:	eef0 7a60 	vmov.f32	s15, s1
 8003772:	4b7a      	ldr	r3, [pc, #488]	; (800395c <get_handle_type+0x21c>)
 8003774:	ed83 7b0c 	vstr	d7, [r3, #48]	; 0x30

	if(HAL_GPIO_ReadPin (GPIOA, HANDLE_INP_2_Pin) == 0){
 8003778:	2120      	movs	r1, #32
 800377a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800377e:	f006 ff37 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d102      	bne.n	800378e <get_handle_type+0x4e>
		handle_status = 0;
 8003788:	2300      	movs	r3, #0
 800378a:	71fb      	strb	r3, [r7, #7]
 800378c:	e001      	b.n	8003792 <get_handle_type+0x52>
	}
	else{
		handle_status = 1;
 800378e:	2301      	movs	r3, #1
 8003790:	71fb      	strb	r3, [r7, #7]
	}
	sensor_values.handle2_sense = Moving_Average_Compute(handle_status, &handle2_sense_filterStruct); /* Moving average filter */
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	4972      	ldr	r1, [pc, #456]	; (8003960 <get_handle_type+0x220>)
 8003796:	4618      	mov	r0, r3
 8003798:	f001 fabc 	bl	8004d14 <Moving_Average_Compute>
 800379c:	eeb0 7a40 	vmov.f32	s14, s0
 80037a0:	eef0 7a60 	vmov.f32	s15, s1
 80037a4:	4b6d      	ldr	r3, [pc, #436]	; (800395c <get_handle_type+0x21c>)
 80037a6:	ed83 7b0e 	vstr	d7, [r3, #56]	; 0x38

	/* Determine if NT115 handle is detected */
	if((sensor_values.handle1_sense >= 0.5) && (sensor_values.handle2_sense < 0.5)){
 80037aa:	4b6c      	ldr	r3, [pc, #432]	; (800395c <get_handle_type+0x21c>)
 80037ac:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80037b0:	f04f 0200 	mov.w	r2, #0
 80037b4:	4b6b      	ldr	r3, [pc, #428]	; (8003964 <get_handle_type+0x224>)
 80037b6:	f7fd f9cd 	bl	8000b54 <__aeabi_dcmpge>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d029      	beq.n	8003814 <get_handle_type+0xd4>
 80037c0:	4b66      	ldr	r3, [pc, #408]	; (800395c <get_handle_type+0x21c>)
 80037c2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80037c6:	f04f 0200 	mov.w	r2, #0
 80037ca:	4b66      	ldr	r3, [pc, #408]	; (8003964 <get_handle_type+0x224>)
 80037cc:	f7fd f9ae 	bl	8000b2c <__aeabi_dcmplt>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d01e      	beq.n	8003814 <get_handle_type+0xd4>
		handle = NT115;
 80037d6:	4b64      	ldr	r3, [pc, #400]	; (8003968 <get_handle_type+0x228>)
 80037d8:	2200      	movs	r2, #0
 80037da:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 22; //22W
 80037dc:	4b5f      	ldr	r3, [pc, #380]	; (800395c <get_handle_type+0x21c>)
 80037de:	4a63      	ldr	r2, [pc, #396]	; (800396c <get_handle_type+0x22c>)
 80037e0:	651a      	str	r2, [r3, #80]	; 0x50
		Kp = 3;
 80037e2:	4963      	ldr	r1, [pc, #396]	; (8003970 <get_handle_type+0x230>)
 80037e4:	f04f 0200 	mov.w	r2, #0
 80037e8:	4b62      	ldr	r3, [pc, #392]	; (8003974 <get_handle_type+0x234>)
 80037ea:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 1;
 80037ee:	4962      	ldr	r1, [pc, #392]	; (8003978 <get_handle_type+0x238>)
 80037f0:	f04f 0200 	mov.w	r2, #0
 80037f4:	4b61      	ldr	r3, [pc, #388]	; (800397c <get_handle_type+0x23c>)
 80037f6:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 0.25;
 80037fa:	4961      	ldr	r1, [pc, #388]	; (8003980 <get_handle_type+0x240>)
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	4b60      	ldr	r3, [pc, #384]	; (8003984 <get_handle_type+0x244>)
 8003802:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 100;
 8003806:	4960      	ldr	r1, [pc, #384]	; (8003988 <get_handle_type+0x248>)
 8003808:	f04f 0200 	mov.w	r2, #0
 800380c:	4b5f      	ldr	r3, [pc, #380]	; (800398c <get_handle_type+0x24c>)
 800380e:	e9c1 2300 	strd	r2, r3, [r1]
 8003812:	e052      	b.n	80038ba <get_handle_type+0x17a>
	}
	/* Determine if T210 handle is detected */
	else if((sensor_values.handle1_sense < 0.5) && (sensor_values.handle2_sense >= 0.5)){
 8003814:	4b51      	ldr	r3, [pc, #324]	; (800395c <get_handle_type+0x21c>)
 8003816:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	4b51      	ldr	r3, [pc, #324]	; (8003964 <get_handle_type+0x224>)
 8003820:	f7fd f984 	bl	8000b2c <__aeabi_dcmplt>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d029      	beq.n	800387e <get_handle_type+0x13e>
 800382a:	4b4c      	ldr	r3, [pc, #304]	; (800395c <get_handle_type+0x21c>)
 800382c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003830:	f04f 0200 	mov.w	r2, #0
 8003834:	4b4b      	ldr	r3, [pc, #300]	; (8003964 <get_handle_type+0x224>)
 8003836:	f7fd f98d 	bl	8000b54 <__aeabi_dcmpge>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d01e      	beq.n	800387e <get_handle_type+0x13e>
		handle = T210;
 8003840:	4b49      	ldr	r3, [pc, #292]	; (8003968 <get_handle_type+0x228>)
 8003842:	2201      	movs	r2, #1
 8003844:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 65; //65W
 8003846:	4b45      	ldr	r3, [pc, #276]	; (800395c <get_handle_type+0x21c>)
 8003848:	4a51      	ldr	r2, [pc, #324]	; (8003990 <get_handle_type+0x250>)
 800384a:	651a      	str	r2, [r3, #80]	; 0x50
		Kp = 5;
 800384c:	4948      	ldr	r1, [pc, #288]	; (8003970 <get_handle_type+0x230>)
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	4b50      	ldr	r3, [pc, #320]	; (8003994 <get_handle_type+0x254>)
 8003854:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 5.5;
 8003858:	4947      	ldr	r1, [pc, #284]	; (8003978 <get_handle_type+0x238>)
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	4b4e      	ldr	r3, [pc, #312]	; (8003998 <get_handle_type+0x258>)
 8003860:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 0.25;
 8003864:	4946      	ldr	r1, [pc, #280]	; (8003980 <get_handle_type+0x240>)
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	4b46      	ldr	r3, [pc, #280]	; (8003984 <get_handle_type+0x244>)
 800386c:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 125;
 8003870:	4945      	ldr	r1, [pc, #276]	; (8003988 <get_handle_type+0x248>)
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	4b49      	ldr	r3, [pc, #292]	; (800399c <get_handle_type+0x25c>)
 8003878:	e9c1 2300 	strd	r2, r3, [r1]
 800387c:	e01d      	b.n	80038ba <get_handle_type+0x17a>
	}
	else{
		handle = T245;
 800387e:	4b3a      	ldr	r3, [pc, #232]	; (8003968 <get_handle_type+0x228>)
 8003880:	2202      	movs	r2, #2
 8003882:	701a      	strb	r2, [r3, #0]
		sensor_values.max_power_watt = 130; //130W
 8003884:	4b35      	ldr	r3, [pc, #212]	; (800395c <get_handle_type+0x21c>)
 8003886:	4a46      	ldr	r2, [pc, #280]	; (80039a0 <get_handle_type+0x260>)
 8003888:	651a      	str	r2, [r3, #80]	; 0x50
		Kp = 8;
 800388a:	4939      	ldr	r1, [pc, #228]	; (8003970 <get_handle_type+0x230>)
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	4b44      	ldr	r3, [pc, #272]	; (80039a4 <get_handle_type+0x264>)
 8003892:	e9c1 2300 	strd	r2, r3, [r1]
		Ki = 5;
 8003896:	4938      	ldr	r1, [pc, #224]	; (8003978 <get_handle_type+0x238>)
 8003898:	f04f 0200 	mov.w	r2, #0
 800389c:	4b3d      	ldr	r3, [pc, #244]	; (8003994 <get_handle_type+0x254>)
 800389e:	e9c1 2300 	strd	r2, r3, [r1]
		Kd = 1;
 80038a2:	4937      	ldr	r1, [pc, #220]	; (8003980 <get_handle_type+0x240>)
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	4b34      	ldr	r3, [pc, #208]	; (800397c <get_handle_type+0x23c>)
 80038aa:	e9c1 2300 	strd	r2, r3, [r1]
		PID_MAX_I_LIMIT = 150;
 80038ae:	4936      	ldr	r1, [pc, #216]	; (8003988 <get_handle_type+0x248>)
 80038b0:	a327      	add	r3, pc, #156	; (adr r3, 8003950 <get_handle_type+0x210>)
 80038b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b6:	e9c1 2300 	strd	r2, r3, [r1]
	}

	/* If a custom power limit is specified in user flash, use this limit */
	if(flash_values.power_limit != 0){
 80038ba:	4b3b      	ldr	r3, [pc, #236]	; (80039a8 <get_handle_type+0x268>)
 80038bc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	f04f 0300 	mov.w	r3, #0
 80038c8:	f7fd f926 	bl	8000b18 <__aeabi_dcmpeq>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d110      	bne.n	80038f4 <get_handle_type+0x1b4>
		sensor_values.max_power_watt = flash_values.power_limit * 10;
 80038d2:	4b35      	ldr	r3, [pc, #212]	; (80039a8 <get_handle_type+0x268>)
 80038d4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	4b33      	ldr	r3, [pc, #204]	; (80039ac <get_handle_type+0x26c>)
 80038de:	f7fc feb3 	bl	8000648 <__aeabi_dmul>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	4610      	mov	r0, r2
 80038e8:	4619      	mov	r1, r3
 80038ea:	f7fd f9a5 	bl	8000c38 <__aeabi_d2f>
 80038ee:	4603      	mov	r3, r0
 80038f0:	4a1a      	ldr	r2, [pc, #104]	; (800395c <get_handle_type+0x21c>)
 80038f2:	6513      	str	r3, [r2, #80]	; 0x50
	}

	PID_SetTunings(&TPID, Kp, Ki, Kd); // Update PID parameters based on handle type
 80038f4:	4b1e      	ldr	r3, [pc, #120]	; (8003970 <get_handle_type+0x230>)
 80038f6:	ed93 7b00 	vldr	d7, [r3]
 80038fa:	4b1f      	ldr	r3, [pc, #124]	; (8003978 <get_handle_type+0x238>)
 80038fc:	ed93 6b00 	vldr	d6, [r3]
 8003900:	4b1f      	ldr	r3, [pc, #124]	; (8003980 <get_handle_type+0x240>)
 8003902:	ed93 5b00 	vldr	d5, [r3]
 8003906:	eeb0 2a45 	vmov.f32	s4, s10
 800390a:	eef0 2a65 	vmov.f32	s5, s11
 800390e:	eeb0 1a46 	vmov.f32	s2, s12
 8003912:	eef0 1a66 	vmov.f32	s3, s13
 8003916:	eeb0 0a47 	vmov.f32	s0, s14
 800391a:	eef0 0a67 	vmov.f32	s1, s15
 800391e:	4824      	ldr	r0, [pc, #144]	; (80039b0 <get_handle_type+0x270>)
 8003920:	f001 fd24 	bl	800536c <PID_SetTunings>
	PID_SetILimits(&TPID, -PID_MAX_I_LIMIT, PID_MAX_I_LIMIT); 	// Set max and min I limit
 8003924:	4b18      	ldr	r3, [pc, #96]	; (8003988 <get_handle_type+0x248>)
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	4614      	mov	r4, r2
 800392c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003930:	4b15      	ldr	r3, [pc, #84]	; (8003988 <get_handle_type+0x248>)
 8003932:	ed93 7b00 	vldr	d7, [r3]
 8003936:	eeb0 1a47 	vmov.f32	s2, s14
 800393a:	eef0 1a67 	vmov.f32	s3, s15
 800393e:	ec45 4b10 	vmov	d0, r4, r5
 8003942:	481b      	ldr	r0, [pc, #108]	; (80039b0 <get_handle_type+0x270>)
 8003944:	f001 fcf2 	bl	800532c <PID_SetILimits>
}
 8003948:	bf00      	nop
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bdb0      	pop	{r4, r5, r7, pc}
 8003950:	00000000 	.word	0x00000000
 8003954:	4062c000 	.word	0x4062c000
 8003958:	2000191c 	.word	0x2000191c
 800395c:	20000038 	.word	0x20000038
 8003960:	20001c48 	.word	0x20001c48
 8003964:	3fe00000 	.word	0x3fe00000
 8003968:	200004b0 	.word	0x200004b0
 800396c:	41b00000 	.word	0x41b00000
 8003970:	200004e0 	.word	0x200004e0
 8003974:	40080000 	.word	0x40080000
 8003978:	200004e8 	.word	0x200004e8
 800397c:	3ff00000 	.word	0x3ff00000
 8003980:	200004f0 	.word	0x200004f0
 8003984:	3fd00000 	.word	0x3fd00000
 8003988:	20000020 	.word	0x20000020
 800398c:	40590000 	.word	0x40590000
 8003990:	42820000 	.word	0x42820000
 8003994:	40140000 	.word	0x40140000
 8003998:	40160000 	.word	0x40160000
 800399c:	405f4000 	.word	0x405f4000
 80039a0:	43020000 	.word	0x43020000
 80039a4:	40200000 	.word	0x40200000
 80039a8:	200005a0 	.word	0x200005a0
 80039ac:	40240000 	.word	0x40240000
 80039b0:	200024e0 	.word	0x200024e0

080039b4 <HAL_GPIO_EXTI_Callback>:

/* Interrupts at button press */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	80fb      	strh	r3, [r7, #6]
    if(((GPIO_Pin == SW_1_Pin) || (GPIO_Pin == SW_2_Pin) || (GPIO_Pin == SW_3_Pin)) && (SW_ready == 1)){ //A button is pressed
 80039be:	88fb      	ldrh	r3, [r7, #6]
 80039c0:	2b20      	cmp	r3, #32
 80039c2:	d006      	beq.n	80039d2 <HAL_GPIO_EXTI_Callback+0x1e>
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	2b80      	cmp	r3, #128	; 0x80
 80039c8:	d003      	beq.n	80039d2 <HAL_GPIO_EXTI_Callback+0x1e>
 80039ca:	88fb      	ldrh	r3, [r7, #6]
 80039cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039d0:	d109      	bne.n	80039e6 <HAL_GPIO_EXTI_Callback+0x32>
 80039d2:	4b07      	ldr	r3, [pc, #28]	; (80039f0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d105      	bne.n	80039e6 <HAL_GPIO_EXTI_Callback+0x32>
		HAL_TIM_Base_Start_IT(&htim16);
 80039da:	4806      	ldr	r0, [pc, #24]	; (80039f4 <HAL_GPIO_EXTI_Callback+0x40>)
 80039dc:	f008 fcc0 	bl	800c360 <HAL_TIM_Base_Start_IT>
		SW_ready = 0;
 80039e0:	4b03      	ldr	r3, [pc, #12]	; (80039f0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	701a      	strb	r2, [r3, #0]
    }
}
 80039e6:	bf00      	nop
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	2000001c 	.word	0x2000001c
 80039f4:	200023b0 	.word	0x200023b0

080039f8 <HAL_TIM_IC_CaptureCallback>:

/* Interrupts at every encoder increment */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
	if ((htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) || (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) ) {
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	7f1b      	ldrb	r3, [r3, #28]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d003      	beq.n	8003a10 <HAL_TIM_IC_CaptureCallback+0x18>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	7f1b      	ldrb	r3, [r3, #28]
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d101      	bne.n	8003a14 <HAL_TIM_IC_CaptureCallback+0x1c>
		beep();
 8003a10:	f7ff fcea 	bl	80033e8 <beep>
	}
}
 8003a14:	bf00      	nop
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <HAL_TIM_PWM_PulseFinishedCallback>:

// Callback:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
	if (((htim == &htim1) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)) && (current_measurement_requested == 1)){
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a0c      	ldr	r2, [pc, #48]	; (8003a58 <HAL_TIM_PWM_PulseFinishedCallback+0x3c>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d110      	bne.n	8003a4e <HAL_TIM_PWM_PulseFinishedCallback+0x32>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	7f1b      	ldrb	r3, [r3, #28]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d10c      	bne.n	8003a4e <HAL_TIM_PWM_PulseFinishedCallback+0x32>
 8003a34:	4b09      	ldr	r3, [pc, #36]	; (8003a5c <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d108      	bne.n	8003a4e <HAL_TIM_PWM_PulseFinishedCallback+0x32>
		current_measurement_requested = 0;
 8003a3c:	4b07      	ldr	r3, [pc, #28]	; (8003a5c <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	701a      	strb	r2, [r3, #0]
		current_measurement_done = 0;
 8003a42:	4b07      	ldr	r3, [pc, #28]	; (8003a60 <HAL_TIM_PWM_PulseFinishedCallback+0x44>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Start_IT(&hadc2);
 8003a48:	4806      	ldr	r0, [pc, #24]	; (8003a64 <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 8003a4a:	f003 fd41 	bl	80074d0 <HAL_ADC_Start_IT>
	}
}
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	200021e8 	.word	0x200021e8
 8003a5c:	20000610 	.word	0x20000610
 8003a60:	2000021c 	.word	0x2000021c
 8003a64:	20001fe0 	.word	0x20001fe0

08003a68 <HAL_TIM_PeriodElapsedCallback>:

/* Timer Callbacks */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
	/* take thermocouple measurement every 25 ms */
	if (htim == &htim6){
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a35      	ldr	r2, [pc, #212]	; (8003b48 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d10c      	bne.n	8003a92 <HAL_TIM_PeriodElapsedCallback+0x2a>
		heater_off();
 8003a78:	f7fd ff60 	bl	800193c <heater_off>
		thermocouple_measurement_done = 0;
 8003a7c:	4b33      	ldr	r3, [pc, #204]	; (8003b4c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_ENABLE(&htim7);
 8003a82:	4b33      	ldr	r3, [pc, #204]	; (8003b50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	4b31      	ldr	r3, [pc, #196]	; (8003b50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0201 	orr.w	r2, r2, #1
 8003a90:	601a      	str	r2, [r3, #0]
	}

	if (htim == &htim7){
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a2e      	ldr	r2, [pc, #184]	; (8003b50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d104      	bne.n	8003aa4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_BUF, (uint32_t)ADC1_BUF_LEN);	//Start ADC DMA mode
 8003a9a:	2239      	movs	r2, #57	; 0x39
 8003a9c:	492d      	ldr	r1, [pc, #180]	; (8003b54 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8003a9e:	482e      	ldr	r0, [pc, #184]	; (8003b58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8003aa0:	f003 fe46 	bl	8007730 <HAL_ADC_Start_DMA>
		}

	/* Beep length timer */
	if (htim == &htim17){
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a2d      	ldr	r2, [pc, #180]	; (8003b5c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d106      	bne.n	8003aba <HAL_TIM_PeriodElapsedCallback+0x52>
		HAL_TIM_Base_Stop_IT(&htim17);
 8003aac:	482b      	ldr	r0, [pc, #172]	; (8003b5c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003aae:	f008 fcc1 	bl	800c434 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_2);
 8003ab2:	2104      	movs	r1, #4
 8003ab4:	482a      	ldr	r0, [pc, #168]	; (8003b60 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003ab6:	f008 fe8f 	bl	800c7d8 <HAL_TIM_PWM_Stop_IT>
	}

	/* Button Debounce timer (50 ms) */
	if ((htim == &htim16 && SW_ready == 0)){
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a29      	ldr	r2, [pc, #164]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d13d      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
 8003ac2:	4b29      	ldr	r3, [pc, #164]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d139      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
		if(HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) == GPIO_PIN_SET){
 8003aca:	2120      	movs	r1, #32
 8003acc:	4827      	ldr	r0, [pc, #156]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003ace:	f006 fd8f 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d10b      	bne.n	8003af0 <HAL_TIM_PeriodElapsedCallback+0x88>
			SW_ready = 1;
 8003ad8:	4b23      	ldr	r3, [pc, #140]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	701a      	strb	r2, [r3, #0]
			SW_1_pressed = 1;
 8003ade:	4b24      	ldr	r3, [pc, #144]	; (8003b70 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	701a      	strb	r2, [r3, #0]
			beep();
 8003ae4:	f7ff fc80 	bl	80033e8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003ae8:	481e      	ldr	r0, [pc, #120]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003aea:	f008 fca3 	bl	800c434 <HAL_TIM_Base_Stop_IT>
			SW_3_pressed = 1;
			beep();
			HAL_TIM_Base_Stop_IT(&htim16);
		}
	}
}
 8003aee:	e026      	b.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
		else if(HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin) == GPIO_PIN_SET){
 8003af0:	2180      	movs	r1, #128	; 0x80
 8003af2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003af6:	f006 fd7b 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d10b      	bne.n	8003b18 <HAL_TIM_PeriodElapsedCallback+0xb0>
			SW_ready = 1;
 8003b00:	4b19      	ldr	r3, [pc, #100]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	701a      	strb	r2, [r3, #0]
			SW_2_pressed = 1;
 8003b06:	4b1b      	ldr	r3, [pc, #108]	; (8003b74 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	701a      	strb	r2, [r3, #0]
			beep();
 8003b0c:	f7ff fc6c 	bl	80033e8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003b10:	4814      	ldr	r0, [pc, #80]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003b12:	f008 fc8f 	bl	800c434 <HAL_TIM_Base_Stop_IT>
}
 8003b16:	e012      	b.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
		else if(HAL_GPIO_ReadPin(SW_3_GPIO_Port, SW_3_Pin) == GPIO_PIN_SET){
 8003b18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b1c:	4813      	ldr	r0, [pc, #76]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003b1e:	f006 fd67 	bl	800a5f0 <HAL_GPIO_ReadPin>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d10a      	bne.n	8003b3e <HAL_TIM_PeriodElapsedCallback+0xd6>
			SW_ready = 1;
 8003b28:	4b0f      	ldr	r3, [pc, #60]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	701a      	strb	r2, [r3, #0]
			SW_3_pressed = 1;
 8003b2e:	4b12      	ldr	r3, [pc, #72]	; (8003b78 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003b30:	2201      	movs	r2, #1
 8003b32:	701a      	strb	r2, [r3, #0]
			beep();
 8003b34:	f7ff fc58 	bl	80033e8 <beep>
			HAL_TIM_Base_Stop_IT(&htim16);
 8003b38:	480a      	ldr	r0, [pc, #40]	; (8003b64 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003b3a:	f008 fc7b 	bl	800c434 <HAL_TIM_Base_Stop_IT>
}
 8003b3e:	bf00      	nop
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	200022cc 	.word	0x200022cc
 8003b4c:	2000021d 	.word	0x2000021d
 8003b50:	20002318 	.word	0x20002318
 8003b54:	20000524 	.word	0x20000524
 8003b58:	20001f74 	.word	0x20001f74
 8003b5c:	200023fc 	.word	0x200023fc
 8003b60:	20002280 	.word	0x20002280
 8003b64:	200023b0 	.word	0x200023b0
 8003b68:	2000001c 	.word	0x2000001c
 8003b6c:	48000400 	.word	0x48000400
 8003b70:	200004d4 	.word	0x200004d4
 8003b74:	200004d5 	.word	0x200004d5
 8003b78:	200004d6 	.word	0x200004d6

08003b7c <HAL_ADC_ConvCpltCallback>:
/* ADC conversion completed Callbacks */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
	if ((hadc->Instance == ADC1) && (thermocouple_measurement_done == 0)){
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b8c:	d110      	bne.n	8003bb0 <HAL_ADC_ConvCpltCallback+0x34>
 8003b8e:	4b18      	ldr	r3, [pc, #96]	; (8003bf0 <HAL_ADC_ConvCpltCallback+0x74>)
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d10c      	bne.n	8003bb0 <HAL_ADC_ConvCpltCallback+0x34>
		get_thermocouple_temperature();
 8003b96:	f7fd fd37 	bl	8001608 <get_thermocouple_temperature>
		heater_on();
 8003b9a:	f7fd fe79 	bl	8001890 <heater_on>
		/* Compute PID */
		PID_Compute(&TPID);
 8003b9e:	4815      	ldr	r0, [pc, #84]	; (8003bf4 <HAL_ADC_ConvCpltCallback+0x78>)
 8003ba0:	f001 f9e4 	bl	8004f6c <PID_Compute>
		HAL_ADC_Stop_DMA(&hadc1);
 8003ba4:	4814      	ldr	r0, [pc, #80]	; (8003bf8 <HAL_ADC_ConvCpltCallback+0x7c>)
 8003ba6:	f003 fe77 	bl	8007898 <HAL_ADC_Stop_DMA>
		thermocouple_measurement_done = 1;
 8003baa:	4b11      	ldr	r3, [pc, #68]	; (8003bf0 <HAL_ADC_ConvCpltCallback+0x74>)
 8003bac:	2201      	movs	r2, #1
 8003bae:	701a      	strb	r2, [r3, #0]
	}
	if ((hadc->Instance == ADC2) && (current_measurement_done == 0)){
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a11      	ldr	r2, [pc, #68]	; (8003bfc <HAL_ADC_ConvCpltCallback+0x80>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d116      	bne.n	8003be8 <HAL_ADC_ConvCpltCallback+0x6c>
 8003bba:	4b11      	ldr	r3, [pc, #68]	; (8003c00 <HAL_ADC_ConvCpltCallback+0x84>)
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d112      	bne.n	8003be8 <HAL_ADC_ConvCpltCallback+0x6c>
		sensor_values.leak_current = HAL_ADC_GetValue(&hadc2);
 8003bc2:	4810      	ldr	r0, [pc, #64]	; (8003c04 <HAL_ADC_ConvCpltCallback+0x88>)
 8003bc4:	f003 fec9 	bl	800795a <HAL_ADC_GetValue>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_ADC_ConvCpltCallback+0x8c>)
 8003bce:	841a      	strh	r2, [r3, #32]
		current_raw = HAL_ADC_GetValue(&hadc2);
 8003bd0:	480c      	ldr	r0, [pc, #48]	; (8003c04 <HAL_ADC_ConvCpltCallback+0x88>)
 8003bd2:	f003 fec2 	bl	800795a <HAL_ADC_GetValue>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	4b0c      	ldr	r3, [pc, #48]	; (8003c0c <HAL_ADC_ConvCpltCallback+0x90>)
 8003bdc:	801a      	strh	r2, [r3, #0]
		heater_on();
 8003bde:	f7fd fe57 	bl	8001890 <heater_on>
		current_measurement_done = 1;
 8003be2:	4b07      	ldr	r3, [pc, #28]	; (8003c00 <HAL_ADC_ConvCpltCallback+0x84>)
 8003be4:	2201      	movs	r2, #1
 8003be6:	701a      	strb	r2, [r3, #0]
	}
}
 8003be8:	bf00      	nop
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	2000021d 	.word	0x2000021d
 8003bf4:	200024e0 	.word	0x200024e0
 8003bf8:	20001f74 	.word	0x20001f74
 8003bfc:	50000100 	.word	0x50000100
 8003c00:	2000021c 	.word	0x2000021c
 8003c04:	20001fe0 	.word	0x20001fe0
 8003c08:	20000038 	.word	0x20000038
 8003c0c:	20000596 	.word	0x20000596

08003c10 <HAL_ADC_LevelOutOfWindowCallback>:

/* ADC watchdog Callback */
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc){
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
		LCD_draw_earth_fault_popup();
 8003c18:	f7ff fb18 	bl	800324c <LCD_draw_earth_fault_popup>
}
 8003c1c:	bf00      	nop
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	0000      	movs	r0, r0
	...

08003c28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c2c:	ed2d 8b06 	vpush	{d8-d10}
 8003c30:	b08e      	sub	sp, #56	; 0x38
 8003c32:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c34:	f002 fed0 	bl	80069d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c38:	f000 fa8a 	bl	8004150 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c3c:	f000 ff84 	bl	8004b48 <MX_GPIO_Init>
  MX_DMA_Init();
 8003c40:	f000 ff50 	bl	8004ae4 <MX_DMA_Init>
  MX_ADC1_Init();
 8003c44:	f000 fad0 	bl	80041e8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003c48:	f000 fb66 	bl	8004318 <MX_ADC2_Init>
  MX_CRC_Init();
 8003c4c:	f000 fc02 	bl	8004454 <MX_CRC_Init>
  MX_TIM1_Init();
 8003c50:	f000 fca0 	bl	8004594 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003c54:	f000 fd3e 	bl	80046d4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8003c58:	f000 fd90 	bl	800477c <MX_TIM4_Init>
  MX_SPI2_Init();
 8003c5c:	f000 fc5c 	bl	8004518 <MX_SPI2_Init>
  MX_I2C1_Init();
 8003c60:	f000 fc1a 	bl	8004498 <MX_I2C1_Init>
  MX_TIM17_Init();
 8003c64:	f000 fec2 	bl	80049ec <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8003c68:	f000 fef0 	bl	8004a4c <MX_USART1_UART_Init>
  MX_TIM7_Init();
 8003c6c:	f000 fe16 	bl	800489c <MX_TIM7_Init>
  MX_TIM8_Init();
 8003c70:	f000 fe54 	bl	800491c <MX_TIM8_Init>
  MX_TIM6_Init();
 8003c74:	f000 fddc 	bl	8004830 <MX_TIM6_Init>
  MX_TIM16_Init();
 8003c78:	f000 fe90 	bl	800499c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

	set_heater_duty(0);		//Set heater duty to zero to ensure zero startup current
 8003c7c:	2000      	movs	r0, #0
 8003c7e:	f7fd fddf 	bl	8001840 <set_heater_duty>
	HAL_TIMEx_PWMN_Start_IT(&htim1, TIM_CHANNEL_3);
 8003c82:	2108      	movs	r1, #8
 8003c84:	48a2      	ldr	r0, [pc, #648]	; (8003f10 <main+0x2e8>)
 8003c86:	f009 fe5f 	bl	800d948 <HAL_TIMEx_PWMN_Start_IT>

	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8003c8a:	213c      	movs	r1, #60	; 0x3c
 8003c8c:	48a1      	ldr	r0, [pc, #644]	; (8003f14 <main+0x2ec>)
 8003c8e:	f008 ff7d 	bl	800cb8c <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 8003c92:	2100      	movs	r1, #0
 8003c94:	489e      	ldr	r0, [pc, #632]	; (8003f10 <main+0x2e8>)
 8003c96:	f008 fc53 	bl	800c540 <HAL_TIM_PWM_Start_IT>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 5); //Set BUZZER duty to 50%
 8003c9a:	4b9f      	ldr	r3, [pc, #636]	; (8003f18 <main+0x2f0>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2205      	movs	r2, #5
 8003ca0:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_Base_Start_IT(&htim6);
 8003ca2:	489e      	ldr	r0, [pc, #632]	; (8003f1c <main+0x2f4>)
 8003ca4:	f008 fb5c 	bl	800c360 <HAL_TIM_Base_Start_IT>

	__HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);
 8003ca8:	4b9d      	ldr	r3, [pc, #628]	; (8003f20 <main+0x2f8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	4b9c      	ldr	r3, [pc, #624]	; (8003f20 <main+0x2f8>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0201 	orr.w	r2, r2, #1
 8003cb6:	60da      	str	r2, [r3, #12]

	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8003cb8:	217f      	movs	r1, #127	; 0x7f
 8003cba:	489a      	ldr	r0, [pc, #616]	; (8003f24 <main+0x2fc>)
 8003cbc:	f005 f90c 	bl	8008ed8 <HAL_ADCEx_Calibration_Start>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8003cc0:	217f      	movs	r1, #127	; 0x7f
 8003cc2:	4899      	ldr	r0, [pc, #612]	; (8003f28 <main+0x300>)
 8003cc4:	f005 f908 	bl	8008ed8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_BUF, (uint32_t)ADC1_BUF_LEN);	//Start ADC DMA mode
 8003cc8:	2239      	movs	r2, #57	; 0x39
 8003cca:	4998      	ldr	r1, [pc, #608]	; (8003f2c <main+0x304>)
 8003ccc:	4896      	ldr	r0, [pc, #600]	; (8003f28 <main+0x300>)
 8003cce:	f003 fd2f 	bl	8007730 <HAL_ADC_Start_DMA>

	/* initialize moving average functions */
	Moving_Average_Init(&thermocouple_temperature_filter_struct,30);
 8003cd2:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8003cd6:	4896      	ldr	r0, [pc, #600]	; (8003f30 <main+0x308>)
 8003cd8:	f000 ffeb 	bl	8004cb2 <Moving_Average_Init>
	Moving_Average_Init(&thermocouple_temperature_display_filter_struct,10);
 8003cdc:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003ce0:	4894      	ldr	r0, [pc, #592]	; (8003f34 <main+0x30c>)
 8003ce2:	f000 ffe6 	bl	8004cb2 <Moving_Average_Init>
	Moving_Average_Init(&mcu_temperature_filter_struct,100);
 8003ce6:	ed9f 0a94 	vldr	s0, [pc, #592]	; 8003f38 <main+0x310>
 8003cea:	4894      	ldr	r0, [pc, #592]	; (8003f3c <main+0x314>)
 8003cec:	f000 ffe1 	bl	8004cb2 <Moving_Average_Init>
	Moving_Average_Init(&input_voltage_filterStruct,25);
 8003cf0:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 8003cf4:	4892      	ldr	r0, [pc, #584]	; (8003f40 <main+0x318>)
 8003cf6:	f000 ffdc 	bl	8004cb2 <Moving_Average_Init>
	Moving_Average_Init(&current_filterStruct,10);
 8003cfa:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003cfe:	4891      	ldr	r0, [pc, #580]	; (8003f44 <main+0x31c>)
 8003d00:	f000 ffd7 	bl	8004cb2 <Moving_Average_Init>
	Moving_Average_Init(&stand_sense_filterStruct,20);
 8003d04:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003d08:	488f      	ldr	r0, [pc, #572]	; (8003f48 <main+0x320>)
 8003d0a:	f000 ffd2 	bl	8004cb2 <Moving_Average_Init>
	Moving_Average_Init(&handle1_sense_filterStruct,20);
 8003d0e:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003d12:	488e      	ldr	r0, [pc, #568]	; (8003f4c <main+0x324>)
 8003d14:	f000 ffcd 	bl	8004cb2 <Moving_Average_Init>
	Moving_Average_Init(&handle2_sense_filterStruct,20);
 8003d18:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003d1c:	488c      	ldr	r0, [pc, #560]	; (8003f50 <main+0x328>)
 8003d1e:	f000 ffc8 	bl	8004cb2 <Moving_Average_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_Delay(200);
 8003d22:	20c8      	movs	r0, #200	; 0xc8
 8003d24:	f002 fec8 	bl	8006ab8 <HAL_Delay>

  		// Check if user data in flash is valid, if not - write default parameters
  		if(!FlashCheckCRC()){
 8003d28:	f7fd f998 	bl	800105c <FlashCheckCRC>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	f083 0301 	eor.w	r3, r3, #1
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d002      	beq.n	8003d3e <main+0x116>
  	    	FlashWrite(&default_flash_values);
 8003d38:	4886      	ldr	r0, [pc, #536]	; (8003f54 <main+0x32c>)
 8003d3a:	f7fd fa33 	bl	80011a4 <FlashWrite>
  		}

  		/* Read flash data */
  	    FlashRead(&flash_values);
 8003d3e:	4886      	ldr	r0, [pc, #536]	; (8003f58 <main+0x330>)
 8003d40:	f7fd fa16 	bl	8001170 <FlashRead>

  	    /* Set screen rotation */
  	    if((flash_values.screen_rotation == 0) || (flash_values.screen_rotation == 2)){
 8003d44:	4b84      	ldr	r3, [pc, #528]	; (8003f58 <main+0x330>)
 8003d46:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	f04f 0300 	mov.w	r3, #0
 8003d52:	f7fc fee1 	bl	8000b18 <__aeabi_dcmpeq>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
		  #define LCD_WIDTH  240
		  #define LCD_HEIGHT 320
  	    }
  	    if((flash_values.screen_rotation == 1) || (flash_values.screen_rotation == 3)){
 8003d5a:	4b7f      	ldr	r3, [pc, #508]	; (8003f58 <main+0x330>)
 8003d5c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8003d60:	f04f 0200 	mov.w	r2, #0
 8003d64:	4b7d      	ldr	r3, [pc, #500]	; (8003f5c <main+0x334>)
 8003d66:	f7fc fed7 	bl	8000b18 <__aeabi_dcmpeq>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
		  #define LCD_WIDTH  240
		  #define LCD_HEIGHT 320
		}

  	    LCD_init();
 8003d6e:	f002 fdc7 	bl	8006900 <LCD_init>
  	  	LCD_SetRotation(flash_values.screen_rotation);
 8003d72:	4b79      	ldr	r3, [pc, #484]	; (8003f58 <main+0x330>)
 8003d74:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8003d78:	4610      	mov	r0, r2
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	f7fc ff3c 	bl	8000bf8 <__aeabi_d2uiz>
 8003d80:	4603      	mov	r3, r0
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	4618      	mov	r0, r3
 8003d86:	f002 fb69 	bl	800645c <LCD_SetRotation>

  		/* Set startup state */
  	    change_state(HALTED);
 8003d8a:	2004      	movs	r0, #4
 8003d8c:	f7fd fbb2 	bl	80014f4 <change_state>

  		settings_menue();
 8003d90:	f7fd fdde 	bl	8001950 <settings_menue>

  		/* Set initial encoder timer value */
  		TIM2->CNT = flash_values.startup_temperature;
 8003d94:	4b70      	ldr	r3, [pc, #448]	; (8003f58 <main+0x330>)
 8003d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8003d9e:	4610      	mov	r0, r2
 8003da0:	4619      	mov	r1, r3
 8003da2:	f7fc ff29 	bl	8000bf8 <__aeabi_d2uiz>
 8003da6:	4603      	mov	r3, r0
 8003da8:	6263      	str	r3, [r4, #36]	; 0x24

  		/* Initiate PID controller */
  		PID(&TPID, &sensor_values.thermocouple_temperature, &PID_output, &PID_setpoint, Kp, Ki, Kd, _PID_CD_DIRECT);
 8003daa:	4b6d      	ldr	r3, [pc, #436]	; (8003f60 <main+0x338>)
 8003dac:	ed93 7b00 	vldr	d7, [r3]
 8003db0:	4b6c      	ldr	r3, [pc, #432]	; (8003f64 <main+0x33c>)
 8003db2:	ed93 6b00 	vldr	d6, [r3]
 8003db6:	4b6c      	ldr	r3, [pc, #432]	; (8003f68 <main+0x340>)
 8003db8:	ed93 5b00 	vldr	d5, [r3]
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	9300      	str	r3, [sp, #0]
 8003dc0:	eeb0 2a45 	vmov.f32	s4, s10
 8003dc4:	eef0 2a65 	vmov.f32	s5, s11
 8003dc8:	eeb0 1a46 	vmov.f32	s2, s12
 8003dcc:	eef0 1a66 	vmov.f32	s3, s13
 8003dd0:	eeb0 0a47 	vmov.f32	s0, s14
 8003dd4:	eef0 0a67 	vmov.f32	s1, s15
 8003dd8:	4b64      	ldr	r3, [pc, #400]	; (8003f6c <main+0x344>)
 8003dda:	4a65      	ldr	r2, [pc, #404]	; (8003f70 <main+0x348>)
 8003ddc:	4965      	ldr	r1, [pc, #404]	; (8003f74 <main+0x34c>)
 8003dde:	4866      	ldr	r0, [pc, #408]	; (8003f78 <main+0x350>)
 8003de0:	f001 f82a 	bl	8004e38 <PID>
  		PID_SetMode(&TPID, _PID_MODE_AUTOMATIC);
 8003de4:	2101      	movs	r1, #1
 8003de6:	4864      	ldr	r0, [pc, #400]	; (8003f78 <main+0x350>)
 8003de8:	f001 fa20 	bl	800522c <PID_SetMode>
  		PID_SetSampleTime(&TPID, interval_PID_update, 0); 		//Set PID sample time to "interval_PID_update" to make sure PID is calculated every time it is called
 8003dec:	4b63      	ldr	r3, [pc, #396]	; (8003f7c <main+0x354>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2200      	movs	r2, #0
 8003df2:	4619      	mov	r1, r3
 8003df4:	4860      	ldr	r0, [pc, #384]	; (8003f78 <main+0x350>)
 8003df6:	f001 fb75 	bl	80054e4 <PID_SetSampleTime>
  		PID_SetOutputLimits(&TPID, 0, PID_MAX_OUTPUT); 			// Set max and min output limit
 8003dfa:	ed9f 1b41 	vldr	d1, [pc, #260]	; 8003f00 <main+0x2d8>
 8003dfe:	ed9f 0b42 	vldr	d0, [pc, #264]	; 8003f08 <main+0x2e0>
 8003e02:	485d      	ldr	r0, [pc, #372]	; (8003f78 <main+0x350>)
 8003e04:	f001 fa30 	bl	8005268 <PID_SetOutputLimits>
        PID_SetILimits(&TPID, -PID_MAX_I_LIMIT, PID_MAX_I_LIMIT);         // Set max and min I limit
 8003e08:	4b5d      	ldr	r3, [pc, #372]	; (8003f80 <main+0x358>)
 8003e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e0e:	4690      	mov	r8, r2
 8003e10:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8003e14:	4b5a      	ldr	r3, [pc, #360]	; (8003f80 <main+0x358>)
 8003e16:	ed93 7b00 	vldr	d7, [r3]
 8003e1a:	eeb0 1a47 	vmov.f32	s2, s14
 8003e1e:	eef0 1a67 	vmov.f32	s3, s15
 8003e22:	ec49 8b10 	vmov	d0, r8, r9
 8003e26:	4854      	ldr	r0, [pc, #336]	; (8003f78 <main+0x350>)
 8003e28:	f001 fa80 	bl	800532c <PID_SetILimits>


  		/* Draw the main screen decoration */
  		LCD_draw_main_screen();
 8003e2c:	f7fe feea 	bl	8002c04 <LCD_draw_main_screen>

  		/* Init and fill filter structures with initial values */
  		for (int i = 0; i<200;i++){
 8003e30:	2300      	movs	r3, #0
 8003e32:	607b      	str	r3, [r7, #4]
 8003e34:	e010      	b.n	8003e58 <main+0x230>
  			get_bus_voltage();
 8003e36:	f7fd fb93 	bl	8001560 <get_bus_voltage>
  			get_heater_current();
 8003e3a:	f7fd fbbd 	bl	80015b8 <get_heater_current>
  			get_mcu_temp();
 8003e3e:	f7fd fae7 	bl	8001410 <get_mcu_temp>
  			get_thermocouple_temperature();
 8003e42:	f7fd fbe1 	bl	8001608 <get_thermocouple_temperature>
  			get_handle_type();
 8003e46:	f7ff fc7b 	bl	8003740 <get_handle_type>
  			get_stand_status();
 8003e4a:	f7ff fbe5 	bl	8003618 <get_stand_status>
  			handle_button_status();
 8003e4e:	f7ff fb8b 	bl	8003568 <handle_button_status>
  		for (int i = 0; i<200;i++){
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3301      	adds	r3, #1
 8003e56:	607b      	str	r3, [r7, #4]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2bc7      	cmp	r3, #199	; 0xc7
 8003e5c:	ddeb      	ble.n	8003e36 <main+0x20e>
  		}

  		/* Start-up beep */
  		beep();
 8003e5e:	f7ff fac3 	bl	80033e8 <beep>
  		HAL_Delay(100);
 8003e62:	2064      	movs	r0, #100	; 0x64
 8003e64:	f002 fe28 	bl	8006ab8 <HAL_Delay>
  		beep();
 8003e68:	f7ff fabe 	bl	80033e8 <beep>

  		while (1){
  			if(HAL_GetTick() - previous_sensor_update_high_update >= interval_sensor_update_high_update){
 8003e6c:	f002 fe18 	bl	8006aa0 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	4b44      	ldr	r3, [pc, #272]	; (8003f84 <main+0x35c>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	1ad2      	subs	r2, r2, r3
 8003e78:	4b43      	ldr	r3, [pc, #268]	; (8003f88 <main+0x360>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d30e      	bcc.n	8003e9e <main+0x276>
  				get_stand_status();
 8003e80:	f7ff fbca 	bl	8003618 <get_stand_status>
  				get_handle_type();
 8003e84:	f7ff fc5c 	bl	8003740 <get_handle_type>
  				get_set_temperature();
 8003e88:	f7ff fa6e 	bl	8003368 <get_set_temperature>
  				handle_button_status();
 8003e8c:	f7ff fb6c 	bl	8003568 <handle_button_status>
  	  			handle_emergency_shutdown();
 8003e90:	f7ff faca 	bl	8003428 <handle_emergency_shutdown>
  				previous_sensor_update_high_update = HAL_GetTick();
 8003e94:	f002 fe04 	bl	8006aa0 <HAL_GetTick>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	4a3a      	ldr	r2, [pc, #232]	; (8003f84 <main+0x35c>)
 8003e9c:	6013      	str	r3, [r2, #0]
  			}

  			if(HAL_GetTick() - previous_sensor_update_low_update >= interval_sensor_update_low_update){
 8003e9e:	f002 fdff 	bl	8006aa0 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	4b39      	ldr	r3, [pc, #228]	; (8003f8c <main+0x364>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	1ad2      	subs	r2, r2, r3
 8003eaa:	4b39      	ldr	r3, [pc, #228]	; (8003f90 <main+0x368>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d30a      	bcc.n	8003ec8 <main+0x2a0>
  				get_bus_voltage();
 8003eb2:	f7fd fb55 	bl	8001560 <get_bus_voltage>
  				get_heater_current();
 8003eb6:	f7fd fb7f 	bl	80015b8 <get_heater_current>
  				get_mcu_temp();
 8003eba:	f7fd faa9 	bl	8001410 <get_mcu_temp>
  				previous_sensor_update_low_update = HAL_GetTick();
 8003ebe:	f002 fdef 	bl	8006aa0 <HAL_GetTick>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	4a31      	ldr	r2, [pc, #196]	; (8003f8c <main+0x364>)
 8003ec6:	6013      	str	r3, [r2, #0]
  			}

  			/* switch */
  			switch (active_state) {
 8003ec8:	4b32      	ldr	r3, [pc, #200]	; (8003f94 <main+0x36c>)
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	2b04      	cmp	r3, #4
 8003ece:	dc6d      	bgt.n	8003fac <main+0x384>
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	da63      	bge.n	8003f9c <main+0x374>
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d002      	beq.n	8003ede <main+0x2b6>
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d007      	beq.n	8003eec <main+0x2c4>
 8003edc:	e066      	b.n	8003fac <main+0x384>
  				case RUN: {
  					PID_setpoint = sensor_values.set_temperature;
 8003ede:	4b2e      	ldr	r3, [pc, #184]	; (8003f98 <main+0x370>)
 8003ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee4:	4921      	ldr	r1, [pc, #132]	; (8003f6c <main+0x344>)
 8003ee6:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 8003eea:	e05f      	b.n	8003fac <main+0x384>
  				}
  				case STANDBY: {
  					PID_setpoint = flash_values.standby_temp;
 8003eec:	4b1a      	ldr	r3, [pc, #104]	; (8003f58 <main+0x330>)
 8003eee:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003ef2:	491e      	ldr	r1, [pc, #120]	; (8003f6c <main+0x344>)
 8003ef4:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 8003ef8:	e058      	b.n	8003fac <main+0x384>
 8003efa:	bf00      	nop
 8003efc:	f3af 8000 	nop.w
 8003f00:	00000000 	.word	0x00000000
 8003f04:	407f4000 	.word	0x407f4000
	...
 8003f10:	200021e8 	.word	0x200021e8
 8003f14:	20002234 	.word	0x20002234
 8003f18:	20002280 	.word	0x20002280
 8003f1c:	200022cc 	.word	0x200022cc
 8003f20:	20002318 	.word	0x20002318
 8003f24:	20001fe0 	.word	0x20001fe0
 8003f28:	20001f74 	.word	0x20001f74
 8003f2c:	20000524 	.word	0x20000524
 8003f30:	20000614 	.word	0x20000614
 8003f34:	20000940 	.word	0x20000940
 8003f38:	42c80000 	.word	0x42c80000
 8003f3c:	20000c6c 	.word	0x20000c6c
 8003f40:	20000f98 	.word	0x20000f98
 8003f44:	200012c4 	.word	0x200012c4
 8003f48:	200015f0 	.word	0x200015f0
 8003f4c:	2000191c 	.word	0x2000191c
 8003f50:	20001c48 	.word	0x20001c48
 8003f54:	20000090 	.word	0x20000090
 8003f58:	200005a0 	.word	0x200005a0
 8003f5c:	3ff00000 	.word	0x3ff00000
 8003f60:	200004e0 	.word	0x200004e0
 8003f64:	200004e8 	.word	0x200004e8
 8003f68:	200004f0 	.word	0x200004f0
 8003f6c:	20000600 	.word	0x20000600
 8003f70:	200005f8 	.word	0x200005f8
 8003f74:	20000040 	.word	0x20000040
 8003f78:	200024e0 	.word	0x200024e0
 8003f7c:	2000000c 	.word	0x2000000c
 8003f80:	20000020 	.word	0x20000020
 8003f84:	200004cc 	.word	0x200004cc
 8003f88:	20000014 	.word	0x20000014
 8003f8c:	200004d0 	.word	0x200004d0
 8003f90:	20000018 	.word	0x20000018
 8003f94:	2000001d 	.word	0x2000001d
 8003f98:	20000038 	.word	0x20000038
  				}
  				case SLEEP:
  				case EMERGENCY_SLEEP:
  				case HALTED: {
  					PID_setpoint = 0;
 8003f9c:	4959      	ldr	r1, [pc, #356]	; (8004104 <main+0x4dc>)
 8003f9e:	f04f 0200 	mov.w	r2, #0
 8003fa2:	f04f 0300 	mov.w	r3, #0
 8003fa6:	e9c1 2300 	strd	r2, r3, [r1]
  					break;
 8003faa:	bf00      	nop
  			//PID_SetILimits(&TPID, -PID_MAX_I_LIMIT_tuning, PID_MAX_I_LIMIT_tuning); 	// Set max and min I limit
  			//sensor_values.set_temperature = temperature_tuning;
  			// ----------------------------------------------

  			/* Send debug information */
  			if(HAL_GetTick() - previous_millis_debug >= interval_debug){
 8003fac:	f002 fd78 	bl	8006aa0 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	4b55      	ldr	r3, [pc, #340]	; (8004108 <main+0x4e0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	1ad2      	subs	r2, r2, r3
 8003fb8:	4b54      	ldr	r3, [pc, #336]	; (800410c <main+0x4e4>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d371      	bcc.n	80040a4 <main+0x47c>
  				memset(&buffer, '\0', sizeof(buffer));
 8003fc0:	2228      	movs	r2, #40	; 0x28
 8003fc2:	2100      	movs	r1, #0
 8003fc4:	4852      	ldr	r0, [pc, #328]	; (8004110 <main+0x4e8>)
 8003fc6:	f00e f9e6 	bl	8012396 <memset>
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8003fca:	4b52      	ldr	r3, [pc, #328]	; (8004114 <main+0x4ec>)
 8003fcc:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
 8003fd0:	4b4c      	ldr	r3, [pc, #304]	; (8004104 <main+0x4dc>)
 8003fd2:	e9d3 8900 	ldrd	r8, r9, [r3]
  						sensor_values.thermocouple_temperature, PID_setpoint,
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.heater_current);
 8003fd6:	4b50      	ldr	r3, [pc, #320]	; (8004118 <main+0x4f0>)
 8003fd8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	4b4e      	ldr	r3, [pc, #312]	; (800411c <main+0x4f4>)
 8003fe2:	f7fc fc5b 	bl	800089c <__aeabi_ddiv>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	4610      	mov	r0, r2
 8003fec:	4619      	mov	r1, r3
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8003fee:	f04f 0200 	mov.w	r2, #0
 8003ff2:	4b4b      	ldr	r3, [pc, #300]	; (8004120 <main+0x4f8>)
 8003ff4:	f7fc fb28 	bl	8000648 <__aeabi_dmul>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	ec43 2b19 	vmov	d9, r2, r3
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.heater_current);
 8004000:	4848      	ldr	r0, [pc, #288]	; (8004124 <main+0x4fc>)
 8004002:	f001 fab3 	bl	800556c <PID_GetPpart>
 8004006:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 800400a:	f04f 0200 	mov.w	r2, #0
 800400e:	4b46      	ldr	r3, [pc, #280]	; (8004128 <main+0x500>)
 8004010:	f7fc fc44 	bl	800089c <__aeabi_ddiv>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	ec43 2b1a 	vmov	d10, r2, r3
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.heater_current);
 800401c:	4841      	ldr	r0, [pc, #260]	; (8004124 <main+0x4fc>)
 800401e:	f001 fab7 	bl	8005590 <PID_GetIpart>
 8004022:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	4b3f      	ldr	r3, [pc, #252]	; (8004128 <main+0x500>)
 800402c:	f7fc fc36 	bl	800089c <__aeabi_ddiv>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	ec43 2b18 	vmov	d8, r2, r3
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.heater_current);
 8004038:	483a      	ldr	r0, [pc, #232]	; (8004124 <main+0x4fc>)
 800403a:	f001 fabb 	bl	80055b4 <PID_GetDpart>
 800403e:	ec51 0b10 	vmov	r0, r1, d0
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8004042:	f04f 0200 	mov.w	r2, #0
 8004046:	4b38      	ldr	r3, [pc, #224]	; (8004128 <main+0x500>)
 8004048:	f7fc fc28 	bl	800089c <__aeabi_ddiv>
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4614      	mov	r4, r2
 8004052:	461d      	mov	r5, r3
						PID_output/PID_MAX_OUTPUT*100.0, PID_GetPpart(&TPID)/10.0, PID_GetIpart(&TPID)/10.0, PID_GetDpart(&TPID)/10.0, sensor_values.heater_current);
 8004054:	4b2f      	ldr	r3, [pc, #188]	; (8004114 <main+0x4ec>)
 8004056:	69db      	ldr	r3, [r3, #28]
  				sprintf(buffer, "%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\t%3.1f\n",
 8004058:	4618      	mov	r0, r3
 800405a:	f7fc fa9d 	bl	8000598 <__aeabi_f2d>
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004066:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800406a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800406e:	ed8d ab04 	vstr	d10, [sp, #16]
 8004072:	ed8d 9b02 	vstr	d9, [sp, #8]
 8004076:	e9cd 8900 	strd	r8, r9, [sp]
 800407a:	4652      	mov	r2, sl
 800407c:	465b      	mov	r3, fp
 800407e:	492b      	ldr	r1, [pc, #172]	; (800412c <main+0x504>)
 8004080:	4823      	ldr	r0, [pc, #140]	; (8004110 <main+0x4e8>)
 8004082:	f00e f925 	bl	80122d0 <siprintf>
  				//CDC_Transmit_FS((uint8_t *) buffer, strlen(buffer)); //Print string over USB virtual COM port
  			    HAL_UART_Transmit_IT(&huart1, (uint8_t *) buffer, strlen(buffer));
 8004086:	4822      	ldr	r0, [pc, #136]	; (8004110 <main+0x4e8>)
 8004088:	f7fc f91a 	bl	80002c0 <strlen>
 800408c:	4603      	mov	r3, r0
 800408e:	b29b      	uxth	r3, r3
 8004090:	461a      	mov	r2, r3
 8004092:	491f      	ldr	r1, [pc, #124]	; (8004110 <main+0x4e8>)
 8004094:	4826      	ldr	r0, [pc, #152]	; (8004130 <main+0x508>)
 8004096:	f009 ff29 	bl	800deec <HAL_UART_Transmit_IT>
  				previous_millis_debug = HAL_GetTick();
 800409a:	f002 fd01 	bl	8006aa0 <HAL_GetTick>
 800409e:	4603      	mov	r3, r0
 80040a0:	4a19      	ldr	r2, [pc, #100]	; (8004108 <main+0x4e0>)
 80040a2:	6013      	str	r3, [r2, #0]
  			}

 			/* Detect if a tip is present by sending a short voltage pulse and sense current */
			#ifdef DETECT_TIP_BY_CURRENT
  				if(HAL_GetTick() - previous_measure_current_update >= interval_measure_current){
 80040a4:	f002 fcfc 	bl	8006aa0 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	4b22      	ldr	r3, [pc, #136]	; (8004134 <main+0x50c>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	1ad2      	subs	r2, r2, r3
 80040b0:	4b21      	ldr	r3, [pc, #132]	; (8004138 <main+0x510>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d311      	bcc.n	80040dc <main+0x4b4>
  					if(thermocouple_measurement_done == 1){ //Only take current measurement if thermocouple measurement is not ongoing
 80040b8:	4b20      	ldr	r3, [pc, #128]	; (800413c <main+0x514>)
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d10d      	bne.n	80040dc <main+0x4b4>
						current_measurement_done = 0;
 80040c0:	4b1f      	ldr	r3, [pc, #124]	; (8004140 <main+0x518>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	701a      	strb	r2, [r3, #0]
						set_heater_duty(PID_MAX_OUTPUT/2);
 80040c6:	20fa      	movs	r0, #250	; 0xfa
 80040c8:	f7fd fbba 	bl	8001840 <set_heater_duty>
						current_measurement_requested = 1;
 80040cc:	4b1d      	ldr	r3, [pc, #116]	; (8004144 <main+0x51c>)
 80040ce:	2201      	movs	r2, #1
 80040d0:	701a      	strb	r2, [r3, #0]
	  					previous_measure_current_update = HAL_GetTick();
 80040d2:	f002 fce5 	bl	8006aa0 <HAL_GetTick>
 80040d6:	4603      	mov	r3, r0
 80040d8:	4a16      	ldr	r2, [pc, #88]	; (8004134 <main+0x50c>)
 80040da:	6013      	str	r3, [r2, #0]
  					}
  				}
			#endif

  			/* Update display */
  			if(HAL_GetTick() - previous_millis_display >= interval_display){
 80040dc:	f002 fce0 	bl	8006aa0 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	4b19      	ldr	r3, [pc, #100]	; (8004148 <main+0x520>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	1ad2      	subs	r2, r2, r3
 80040e8:	4b18      	ldr	r3, [pc, #96]	; (800414c <main+0x524>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	f4ff aebd 	bcc.w	8003e6c <main+0x244>
  				update_display();
 80040f2:	f7fd ff5d 	bl	8001fb0 <update_display>
  				previous_millis_display = HAL_GetTick();
 80040f6:	f002 fcd3 	bl	8006aa0 <HAL_GetTick>
 80040fa:	4603      	mov	r3, r0
 80040fc:	4a12      	ldr	r2, [pc, #72]	; (8004148 <main+0x520>)
 80040fe:	6013      	str	r3, [r2, #0]
  			if(HAL_GetTick() - previous_sensor_update_high_update >= interval_sensor_update_high_update){
 8004100:	e6b4      	b.n	8003e6c <main+0x244>
 8004102:	bf00      	nop
 8004104:	20000600 	.word	0x20000600
 8004108:	200004b8 	.word	0x200004b8
 800410c:	20000008 	.word	0x20000008
 8004110:	200004f8 	.word	0x200004f8
 8004114:	20000038 	.word	0x20000038
 8004118:	200005f8 	.word	0x200005f8
 800411c:	407f4000 	.word	0x407f4000
 8004120:	40590000 	.word	0x40590000
 8004124:	200024e0 	.word	0x200024e0
 8004128:	40240000 	.word	0x40240000
 800412c:	080160a4 	.word	0x080160a4
 8004130:	20002448 	.word	0x20002448
 8004134:	200004c8 	.word	0x200004c8
 8004138:	20000010 	.word	0x20000010
 800413c:	2000021d 	.word	0x2000021d
 8004140:	2000021c 	.word	0x2000021c
 8004144:	20000610 	.word	0x20000610
 8004148:	200004b4 	.word	0x200004b4
 800414c:	20000004 	.word	0x20000004

08004150 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b094      	sub	sp, #80	; 0x50
 8004154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004156:	f107 0318 	add.w	r3, r7, #24
 800415a:	2238      	movs	r2, #56	; 0x38
 800415c:	2100      	movs	r1, #0
 800415e:	4618      	mov	r0, r3
 8004160:	f00e f919 	bl	8012396 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004164:	1d3b      	adds	r3, r7, #4
 8004166:	2200      	movs	r2, #0
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	605a      	str	r2, [r3, #4]
 800416c:	609a      	str	r2, [r3, #8]
 800416e:	60da      	str	r2, [r3, #12]
 8004170:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004172:	2000      	movs	r0, #0
 8004174:	f006 fbb6 	bl	800a8e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004178:	2302      	movs	r3, #2
 800417a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800417c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004180:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004182:	2340      	movs	r3, #64	; 0x40
 8004184:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004186:	2302      	movs	r3, #2
 8004188:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800418a:	2302      	movs	r3, #2
 800418c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800418e:	2304      	movs	r3, #4
 8004190:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004192:	2355      	movs	r3, #85	; 0x55
 8004194:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004196:	2302      	movs	r3, #2
 8004198:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800419a:	2302      	movs	r3, #2
 800419c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800419e:	2302      	movs	r3, #2
 80041a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041a2:	f107 0318 	add.w	r3, r7, #24
 80041a6:	4618      	mov	r0, r3
 80041a8:	f006 fc50 	bl	800aa4c <HAL_RCC_OscConfig>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80041b2:	f000 fd79 	bl	8004ca8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041b6:	230f      	movs	r3, #15
 80041b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80041ba:	2303      	movs	r3, #3
 80041bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041be:	2300      	movs	r3, #0
 80041c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80041c2:	2300      	movs	r3, #0
 80041c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80041ca:	1d3b      	adds	r3, r7, #4
 80041cc:	2104      	movs	r1, #4
 80041ce:	4618      	mov	r0, r3
 80041d0:	f006 ff4e 	bl	800b070 <HAL_RCC_ClockConfig>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80041da:	f000 fd65 	bl	8004ca8 <Error_Handler>
  }
}
 80041de:	bf00      	nop
 80041e0:	3750      	adds	r7, #80	; 0x50
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
	...

080041e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b08c      	sub	sp, #48	; 0x30
 80041ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80041ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041f2:	2200      	movs	r2, #0
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	605a      	str	r2, [r3, #4]
 80041f8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80041fa:	1d3b      	adds	r3, r7, #4
 80041fc:	2220      	movs	r2, #32
 80041fe:	2100      	movs	r1, #0
 8004200:	4618      	mov	r0, r3
 8004202:	f00e f8c8 	bl	8012396 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004206:	4b40      	ldr	r3, [pc, #256]	; (8004308 <MX_ADC1_Init+0x120>)
 8004208:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800420c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800420e:	4b3e      	ldr	r3, [pc, #248]	; (8004308 <MX_ADC1_Init+0x120>)
 8004210:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004214:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004216:	4b3c      	ldr	r3, [pc, #240]	; (8004308 <MX_ADC1_Init+0x120>)
 8004218:	2200      	movs	r2, #0
 800421a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800421c:	4b3a      	ldr	r3, [pc, #232]	; (8004308 <MX_ADC1_Init+0x120>)
 800421e:	2200      	movs	r2, #0
 8004220:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004222:	4b39      	ldr	r3, [pc, #228]	; (8004308 <MX_ADC1_Init+0x120>)
 8004224:	2200      	movs	r2, #0
 8004226:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004228:	4b37      	ldr	r3, [pc, #220]	; (8004308 <MX_ADC1_Init+0x120>)
 800422a:	2201      	movs	r2, #1
 800422c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800422e:	4b36      	ldr	r3, [pc, #216]	; (8004308 <MX_ADC1_Init+0x120>)
 8004230:	2204      	movs	r2, #4
 8004232:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004234:	4b34      	ldr	r3, [pc, #208]	; (8004308 <MX_ADC1_Init+0x120>)
 8004236:	2200      	movs	r2, #0
 8004238:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800423a:	4b33      	ldr	r3, [pc, #204]	; (8004308 <MX_ADC1_Init+0x120>)
 800423c:	2201      	movs	r2, #1
 800423e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8004240:	4b31      	ldr	r3, [pc, #196]	; (8004308 <MX_ADC1_Init+0x120>)
 8004242:	2203      	movs	r2, #3
 8004244:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004246:	4b30      	ldr	r3, [pc, #192]	; (8004308 <MX_ADC1_Init+0x120>)
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800424e:	4b2e      	ldr	r3, [pc, #184]	; (8004308 <MX_ADC1_Init+0x120>)
 8004250:	2200      	movs	r2, #0
 8004252:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004254:	4b2c      	ldr	r3, [pc, #176]	; (8004308 <MX_ADC1_Init+0x120>)
 8004256:	2200      	movs	r2, #0
 8004258:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800425a:	4b2b      	ldr	r3, [pc, #172]	; (8004308 <MX_ADC1_Init+0x120>)
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004262:	4b29      	ldr	r3, [pc, #164]	; (8004308 <MX_ADC1_Init+0x120>)
 8004264:	2200      	movs	r2, #0
 8004266:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004268:	4b27      	ldr	r3, [pc, #156]	; (8004308 <MX_ADC1_Init+0x120>)
 800426a:	2200      	movs	r2, #0
 800426c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004270:	4825      	ldr	r0, [pc, #148]	; (8004308 <MX_ADC1_Init+0x120>)
 8004272:	f002 ffa9 	bl	80071c8 <HAL_ADC_Init>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800427c:	f000 fd14 	bl	8004ca8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004280:	2300      	movs	r3, #0
 8004282:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004284:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004288:	4619      	mov	r1, r3
 800428a:	481f      	ldr	r0, [pc, #124]	; (8004308 <MX_ADC1_Init+0x120>)
 800428c:	f004 feb8 	bl	8009000 <HAL_ADCEx_MultiModeConfigChannel>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004296:	f000 fd07 	bl	8004ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800429a:	4b1c      	ldr	r3, [pc, #112]	; (800430c <MX_ADC1_Init+0x124>)
 800429c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800429e:	2306      	movs	r3, #6
 80042a0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80042a2:	2306      	movs	r3, #6
 80042a4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80042a6:	237f      	movs	r3, #127	; 0x7f
 80042a8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80042aa:	2304      	movs	r3, #4
 80042ac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042b2:	1d3b      	adds	r3, r7, #4
 80042b4:	4619      	mov	r1, r3
 80042b6:	4814      	ldr	r0, [pc, #80]	; (8004308 <MX_ADC1_Init+0x120>)
 80042b8:	f003 fd8a 	bl	8007dd0 <HAL_ADC_ConfigChannel>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80042c2:	f000 fcf1 	bl	8004ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80042c6:	4b12      	ldr	r3, [pc, #72]	; (8004310 <MX_ADC1_Init+0x128>)
 80042c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80042ca:	230c      	movs	r3, #12
 80042cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042ce:	1d3b      	adds	r3, r7, #4
 80042d0:	4619      	mov	r1, r3
 80042d2:	480d      	ldr	r0, [pc, #52]	; (8004308 <MX_ADC1_Init+0x120>)
 80042d4:	f003 fd7c 	bl	8007dd0 <HAL_ADC_ConfigChannel>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d001      	beq.n	80042e2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80042de:	f000 fce3 	bl	8004ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 80042e2:	4b0c      	ldr	r3, [pc, #48]	; (8004314 <MX_ADC1_Init+0x12c>)
 80042e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80042e6:	2312      	movs	r3, #18
 80042e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80042ea:	1d3b      	adds	r3, r7, #4
 80042ec:	4619      	mov	r1, r3
 80042ee:	4806      	ldr	r0, [pc, #24]	; (8004308 <MX_ADC1_Init+0x120>)
 80042f0:	f003 fd6e 	bl	8007dd0 <HAL_ADC_ConfigChannel>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80042fa:	f000 fcd5 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80042fe:	bf00      	nop
 8004300:	3730      	adds	r7, #48	; 0x30
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	20001f74 	.word	0x20001f74
 800430c:	0c900008 	.word	0x0c900008
 8004310:	10c00010 	.word	0x10c00010
 8004314:	c3210000 	.word	0xc3210000

08004318 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b090      	sub	sp, #64	; 0x40
 800431c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800431e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004322:	2200      	movs	r2, #0
 8004324:	601a      	str	r2, [r3, #0]
 8004326:	605a      	str	r2, [r3, #4]
 8004328:	609a      	str	r2, [r3, #8]
 800432a:	60da      	str	r2, [r3, #12]
 800432c:	611a      	str	r2, [r3, #16]
 800432e:	615a      	str	r2, [r3, #20]
 8004330:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004332:	1d3b      	adds	r3, r7, #4
 8004334:	2220      	movs	r2, #32
 8004336:	2100      	movs	r1, #0
 8004338:	4618      	mov	r0, r3
 800433a:	f00e f82c 	bl	8012396 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800433e:	4b40      	ldr	r3, [pc, #256]	; (8004440 <MX_ADC2_Init+0x128>)
 8004340:	4a40      	ldr	r2, [pc, #256]	; (8004444 <MX_ADC2_Init+0x12c>)
 8004342:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8004344:	4b3e      	ldr	r3, [pc, #248]	; (8004440 <MX_ADC2_Init+0x128>)
 8004346:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800434a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800434c:	4b3c      	ldr	r3, [pc, #240]	; (8004440 <MX_ADC2_Init+0x128>)
 800434e:	2200      	movs	r2, #0
 8004350:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004352:	4b3b      	ldr	r3, [pc, #236]	; (8004440 <MX_ADC2_Init+0x128>)
 8004354:	2200      	movs	r2, #0
 8004356:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8004358:	4b39      	ldr	r3, [pc, #228]	; (8004440 <MX_ADC2_Init+0x128>)
 800435a:	2200      	movs	r2, #0
 800435c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800435e:	4b38      	ldr	r3, [pc, #224]	; (8004440 <MX_ADC2_Init+0x128>)
 8004360:	2201      	movs	r2, #1
 8004362:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004364:	4b36      	ldr	r3, [pc, #216]	; (8004440 <MX_ADC2_Init+0x128>)
 8004366:	2204      	movs	r2, #4
 8004368:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800436a:	4b35      	ldr	r3, [pc, #212]	; (8004440 <MX_ADC2_Init+0x128>)
 800436c:	2200      	movs	r2, #0
 800436e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8004370:	4b33      	ldr	r3, [pc, #204]	; (8004440 <MX_ADC2_Init+0x128>)
 8004372:	2200      	movs	r2, #0
 8004374:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8004376:	4b32      	ldr	r3, [pc, #200]	; (8004440 <MX_ADC2_Init+0x128>)
 8004378:	2202      	movs	r2, #2
 800437a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800437c:	4b30      	ldr	r3, [pc, #192]	; (8004440 <MX_ADC2_Init+0x128>)
 800437e:	2200      	movs	r2, #0
 8004380:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004384:	4b2e      	ldr	r3, [pc, #184]	; (8004440 <MX_ADC2_Init+0x128>)
 8004386:	2200      	movs	r2, #0
 8004388:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800438a:	4b2d      	ldr	r3, [pc, #180]	; (8004440 <MX_ADC2_Init+0x128>)
 800438c:	2200      	movs	r2, #0
 800438e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8004390:	4b2b      	ldr	r3, [pc, #172]	; (8004440 <MX_ADC2_Init+0x128>)
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004398:	4b29      	ldr	r3, [pc, #164]	; (8004440 <MX_ADC2_Init+0x128>)
 800439a:	2200      	movs	r2, #0
 800439c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800439e:	4b28      	ldr	r3, [pc, #160]	; (8004440 <MX_ADC2_Init+0x128>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80043a6:	4826      	ldr	r0, [pc, #152]	; (8004440 <MX_ADC2_Init+0x128>)
 80043a8:	f002 ff0e 	bl	80071c8 <HAL_ADC_Init>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <MX_ADC2_Init+0x9e>
  {
    Error_Handler();
 80043b2:	f000 fc79 	bl	8004ca8 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80043b6:	4b24      	ldr	r3, [pc, #144]	; (8004448 <MX_ADC2_Init+0x130>)
 80043b8:	627b      	str	r3, [r7, #36]	; 0x24
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80043ba:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 80043be:	62bb      	str	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.Channel = ADC_CHANNEL_2;
 80043c0:	4b22      	ldr	r3, [pc, #136]	; (800444c <MX_ADC2_Init+0x134>)
 80043c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.ITMode = ENABLE;
 80043c4:	2301      	movs	r3, #1
 80043c6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  AnalogWDGConfig.HighThreshold = 2000;
 80043ca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80043ce:	637b      	str	r3, [r7, #52]	; 0x34
  AnalogWDGConfig.LowThreshold = 0;
 80043d0:	2300      	movs	r3, #0
 80043d2:	63bb      	str	r3, [r7, #56]	; 0x38
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80043d4:	2300      	movs	r3, #0
 80043d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80043d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043dc:	4619      	mov	r1, r3
 80043de:	4818      	ldr	r0, [pc, #96]	; (8004440 <MX_ADC2_Init+0x128>)
 80043e0:	f004 f8e6 	bl	80085b0 <HAL_ADC_AnalogWDGConfig>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 80043ea:	f000 fc5d 	bl	8004ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80043ee:	4b17      	ldr	r3, [pc, #92]	; (800444c <MX_ADC2_Init+0x134>)
 80043f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80043f2:	2306      	movs	r3, #6
 80043f4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80043f6:	2300      	movs	r3, #0
 80043f8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80043fa:	237f      	movs	r3, #127	; 0x7f
 80043fc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80043fe:	2304      	movs	r3, #4
 8004400:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004402:	2300      	movs	r3, #0
 8004404:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004406:	1d3b      	adds	r3, r7, #4
 8004408:	4619      	mov	r1, r3
 800440a:	480d      	ldr	r0, [pc, #52]	; (8004440 <MX_ADC2_Init+0x128>)
 800440c:	f003 fce0 	bl	8007dd0 <HAL_ADC_ConfigChannel>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <MX_ADC2_Init+0x102>
  {
    Error_Handler();
 8004416:	f000 fc47 	bl	8004ca8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800441a:	4b0d      	ldr	r3, [pc, #52]	; (8004450 <MX_ADC2_Init+0x138>)
 800441c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800441e:	230c      	movs	r3, #12
 8004420:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004422:	1d3b      	adds	r3, r7, #4
 8004424:	4619      	mov	r1, r3
 8004426:	4806      	ldr	r0, [pc, #24]	; (8004440 <MX_ADC2_Init+0x128>)
 8004428:	f003 fcd2 	bl	8007dd0 <HAL_ADC_ConfigChannel>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d001      	beq.n	8004436 <MX_ADC2_Init+0x11e>
  {
    Error_Handler();
 8004432:	f000 fc39 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004436:	bf00      	nop
 8004438:	3740      	adds	r7, #64	; 0x40
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	20001fe0 	.word	0x20001fe0
 8004444:	50000100 	.word	0x50000100
 8004448:	7dc00000 	.word	0x7dc00000
 800444c:	08600004 	.word	0x08600004
 8004450:	2a000400 	.word	0x2a000400

08004454 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8004458:	4b0d      	ldr	r3, [pc, #52]	; (8004490 <MX_CRC_Init+0x3c>)
 800445a:	4a0e      	ldr	r2, [pc, #56]	; (8004494 <MX_CRC_Init+0x40>)
 800445c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800445e:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <MX_CRC_Init+0x3c>)
 8004460:	2200      	movs	r2, #0
 8004462:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8004464:	4b0a      	ldr	r3, [pc, #40]	; (8004490 <MX_CRC_Init+0x3c>)
 8004466:	2200      	movs	r2, #0
 8004468:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800446a:	4b09      	ldr	r3, [pc, #36]	; (8004490 <MX_CRC_Init+0x3c>)
 800446c:	2200      	movs	r2, #0
 800446e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004470:	4b07      	ldr	r3, [pc, #28]	; (8004490 <MX_CRC_Init+0x3c>)
 8004472:	2200      	movs	r2, #0
 8004474:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004476:	4b06      	ldr	r3, [pc, #24]	; (8004490 <MX_CRC_Init+0x3c>)
 8004478:	2201      	movs	r2, #1
 800447a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800447c:	4804      	ldr	r0, [pc, #16]	; (8004490 <MX_CRC_Init+0x3c>)
 800447e:	f004 ff73 	bl	8009368 <HAL_CRC_Init>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8004488:	f000 fc0e 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800448c:	bf00      	nop
 800448e:	bd80      	pop	{r7, pc}
 8004490:	200020ac 	.word	0x200020ac
 8004494:	40023000 	.word	0x40023000

08004498 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800449c:	4b1b      	ldr	r3, [pc, #108]	; (800450c <MX_I2C1_Init+0x74>)
 800449e:	4a1c      	ldr	r2, [pc, #112]	; (8004510 <MX_I2C1_Init+0x78>)
 80044a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 80044a2:	4b1a      	ldr	r3, [pc, #104]	; (800450c <MX_I2C1_Init+0x74>)
 80044a4:	4a1b      	ldr	r2, [pc, #108]	; (8004514 <MX_I2C1_Init+0x7c>)
 80044a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80044a8:	4b18      	ldr	r3, [pc, #96]	; (800450c <MX_I2C1_Init+0x74>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80044ae:	4b17      	ldr	r3, [pc, #92]	; (800450c <MX_I2C1_Init+0x74>)
 80044b0:	2201      	movs	r2, #1
 80044b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044b4:	4b15      	ldr	r3, [pc, #84]	; (800450c <MX_I2C1_Init+0x74>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80044ba:	4b14      	ldr	r3, [pc, #80]	; (800450c <MX_I2C1_Init+0x74>)
 80044bc:	2200      	movs	r2, #0
 80044be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80044c0:	4b12      	ldr	r3, [pc, #72]	; (800450c <MX_I2C1_Init+0x74>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80044c6:	4b11      	ldr	r3, [pc, #68]	; (800450c <MX_I2C1_Init+0x74>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80044cc:	4b0f      	ldr	r3, [pc, #60]	; (800450c <MX_I2C1_Init+0x74>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80044d2:	480e      	ldr	r0, [pc, #56]	; (800450c <MX_I2C1_Init+0x74>)
 80044d4:	f006 f8d4 	bl	800a680 <HAL_I2C_Init>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d001      	beq.n	80044e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80044de:	f000 fbe3 	bl	8004ca8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80044e2:	2100      	movs	r1, #0
 80044e4:	4809      	ldr	r0, [pc, #36]	; (800450c <MX_I2C1_Init+0x74>)
 80044e6:	f006 f966 	bl	800a7b6 <HAL_I2CEx_ConfigAnalogFilter>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80044f0:	f000 fbda 	bl	8004ca8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80044f4:	2100      	movs	r1, #0
 80044f6:	4805      	ldr	r0, [pc, #20]	; (800450c <MX_I2C1_Init+0x74>)
 80044f8:	f006 f9a8 	bl	800a84c <HAL_I2CEx_ConfigDigitalFilter>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004502:	f000 fbd1 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004506:	bf00      	nop
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	200020d0 	.word	0x200020d0
 8004510:	40005400 	.word	0x40005400
 8004514:	30a0a7fb 	.word	0x30a0a7fb

08004518 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800451c:	4b1b      	ldr	r3, [pc, #108]	; (800458c <MX_SPI2_Init+0x74>)
 800451e:	4a1c      	ldr	r2, [pc, #112]	; (8004590 <MX_SPI2_Init+0x78>)
 8004520:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004522:	4b1a      	ldr	r3, [pc, #104]	; (800458c <MX_SPI2_Init+0x74>)
 8004524:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004528:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 800452a:	4b18      	ldr	r3, [pc, #96]	; (800458c <MX_SPI2_Init+0x74>)
 800452c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004530:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004532:	4b16      	ldr	r3, [pc, #88]	; (800458c <MX_SPI2_Init+0x74>)
 8004534:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004538:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800453a:	4b14      	ldr	r3, [pc, #80]	; (800458c <MX_SPI2_Init+0x74>)
 800453c:	2200      	movs	r2, #0
 800453e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004540:	4b12      	ldr	r3, [pc, #72]	; (800458c <MX_SPI2_Init+0x74>)
 8004542:	2200      	movs	r2, #0
 8004544:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004546:	4b11      	ldr	r3, [pc, #68]	; (800458c <MX_SPI2_Init+0x74>)
 8004548:	f44f 7200 	mov.w	r2, #512	; 0x200
 800454c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800454e:	4b0f      	ldr	r3, [pc, #60]	; (800458c <MX_SPI2_Init+0x74>)
 8004550:	2210      	movs	r2, #16
 8004552:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004554:	4b0d      	ldr	r3, [pc, #52]	; (800458c <MX_SPI2_Init+0x74>)
 8004556:	2200      	movs	r2, #0
 8004558:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800455a:	4b0c      	ldr	r3, [pc, #48]	; (800458c <MX_SPI2_Init+0x74>)
 800455c:	2200      	movs	r2, #0
 800455e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004560:	4b0a      	ldr	r3, [pc, #40]	; (800458c <MX_SPI2_Init+0x74>)
 8004562:	2200      	movs	r2, #0
 8004564:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8004566:	4b09      	ldr	r3, [pc, #36]	; (800458c <MX_SPI2_Init+0x74>)
 8004568:	2207      	movs	r2, #7
 800456a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800456c:	4b07      	ldr	r3, [pc, #28]	; (800458c <MX_SPI2_Init+0x74>)
 800456e:	2200      	movs	r2, #0
 8004570:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004572:	4b06      	ldr	r3, [pc, #24]	; (800458c <MX_SPI2_Init+0x74>)
 8004574:	2208      	movs	r2, #8
 8004576:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004578:	4804      	ldr	r0, [pc, #16]	; (800458c <MX_SPI2_Init+0x74>)
 800457a:	f007 f985 	bl	800b888 <HAL_SPI_Init>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8004584:	f000 fb90 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004588:	bf00      	nop
 800458a:	bd80      	pop	{r7, pc}
 800458c:	20002124 	.word	0x20002124
 8004590:	40003800 	.word	0x40003800

08004594 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b098      	sub	sp, #96	; 0x60
 8004598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800459a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800459e:	2200      	movs	r2, #0
 80045a0:	601a      	str	r2, [r3, #0]
 80045a2:	605a      	str	r2, [r3, #4]
 80045a4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80045aa:	2200      	movs	r2, #0
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	605a      	str	r2, [r3, #4]
 80045b0:	609a      	str	r2, [r3, #8]
 80045b2:	60da      	str	r2, [r3, #12]
 80045b4:	611a      	str	r2, [r3, #16]
 80045b6:	615a      	str	r2, [r3, #20]
 80045b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80045ba:	1d3b      	adds	r3, r7, #4
 80045bc:	2234      	movs	r2, #52	; 0x34
 80045be:	2100      	movs	r1, #0
 80045c0:	4618      	mov	r0, r3
 80045c2:	f00d fee8 	bl	8012396 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80045c6:	4b41      	ldr	r3, [pc, #260]	; (80046cc <MX_TIM1_Init+0x138>)
 80045c8:	4a41      	ldr	r2, [pc, #260]	; (80046d0 <MX_TIM1_Init+0x13c>)
 80045ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20-1;
 80045cc:	4b3f      	ldr	r3, [pc, #252]	; (80046cc <MX_TIM1_Init+0x138>)
 80045ce:	2213      	movs	r2, #19
 80045d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045d2:	4b3e      	ldr	r3, [pc, #248]	; (80046cc <MX_TIM1_Init+0x138>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500;
 80045d8:	4b3c      	ldr	r3, [pc, #240]	; (80046cc <MX_TIM1_Init+0x138>)
 80045da:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80045de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045e0:	4b3a      	ldr	r3, [pc, #232]	; (80046cc <MX_TIM1_Init+0x138>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80045e6:	4b39      	ldr	r3, [pc, #228]	; (80046cc <MX_TIM1_Init+0x138>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80045ec:	4b37      	ldr	r3, [pc, #220]	; (80046cc <MX_TIM1_Init+0x138>)
 80045ee:	2280      	movs	r2, #128	; 0x80
 80045f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80045f2:	4836      	ldr	r0, [pc, #216]	; (80046cc <MX_TIM1_Init+0x138>)
 80045f4:	f007 ff4d 	bl	800c492 <HAL_TIM_PWM_Init>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80045fe:	f000 fb53 	bl	8004ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004602:	2300      	movs	r3, #0
 8004604:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004606:	2300      	movs	r3, #0
 8004608:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800460a:	2300      	movs	r3, #0
 800460c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800460e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004612:	4619      	mov	r1, r3
 8004614:	482d      	ldr	r0, [pc, #180]	; (80046cc <MX_TIM1_Init+0x138>)
 8004616:	f009 fa9f 	bl	800db58 <HAL_TIMEx_MasterConfigSynchronization>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d001      	beq.n	8004624 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004620:	f000 fb42 	bl	8004ca8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004624:	2360      	movs	r3, #96	; 0x60
 8004626:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8004628:	2300      	movs	r3, #0
 800462a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800462c:	2300      	movs	r3, #0
 800462e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004630:	2300      	movs	r3, #0
 8004632:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004634:	2300      	movs	r3, #0
 8004636:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004638:	2300      	movs	r3, #0
 800463a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800463c:	2300      	movs	r3, #0
 800463e:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004640:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004644:	2200      	movs	r2, #0
 8004646:	4619      	mov	r1, r3
 8004648:	4820      	ldr	r0, [pc, #128]	; (80046cc <MX_TIM1_Init+0x138>)
 800464a:	f008 fc9d 	bl	800cf88 <HAL_TIM_PWM_ConfigChannel>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004654:	f000 fb28 	bl	8004ca8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004658:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800465c:	2208      	movs	r2, #8
 800465e:	4619      	mov	r1, r3
 8004660:	481a      	ldr	r0, [pc, #104]	; (80046cc <MX_TIM1_Init+0x138>)
 8004662:	f008 fc91 	bl	800cf88 <HAL_TIM_PWM_ConfigChannel>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d001      	beq.n	8004670 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 800466c:	f000 fb1c 	bl	8004ca8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004670:	2300      	movs	r3, #0
 8004672:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004674:	2300      	movs	r3, #0
 8004676:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004678:	2300      	movs	r3, #0
 800467a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004680:	2300      	movs	r3, #0
 8004682:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004684:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004688:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800468a:	2300      	movs	r3, #0
 800468c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800468e:	2300      	movs	r3, #0
 8004690:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004692:	2300      	movs	r3, #0
 8004694:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004696:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800469a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800469c:	2300      	movs	r3, #0
 800469e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80046a0:	2300      	movs	r3, #0
 80046a2:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80046a4:	2300      	movs	r3, #0
 80046a6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80046a8:	1d3b      	adds	r3, r7, #4
 80046aa:	4619      	mov	r1, r3
 80046ac:	4807      	ldr	r0, [pc, #28]	; (80046cc <MX_TIM1_Init+0x138>)
 80046ae:	f009 fad5 	bl	800dc5c <HAL_TIMEx_ConfigBreakDeadTime>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d001      	beq.n	80046bc <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80046b8:	f000 faf6 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80046bc:	4803      	ldr	r0, [pc, #12]	; (80046cc <MX_TIM1_Init+0x138>)
 80046be:	f001 fb01 	bl	8005cc4 <HAL_TIM_MspPostInit>

}
 80046c2:	bf00      	nop
 80046c4:	3760      	adds	r7, #96	; 0x60
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	200021e8 	.word	0x200021e8
 80046d0:	40012c00 	.word	0x40012c00

080046d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b08c      	sub	sp, #48	; 0x30
 80046d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80046da:	f107 030c 	add.w	r3, r7, #12
 80046de:	2224      	movs	r2, #36	; 0x24
 80046e0:	2100      	movs	r1, #0
 80046e2:	4618      	mov	r0, r3
 80046e4:	f00d fe57 	bl	8012396 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046e8:	463b      	mov	r3, r7
 80046ea:	2200      	movs	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	605a      	str	r2, [r3, #4]
 80046f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80046f2:	4b21      	ldr	r3, [pc, #132]	; (8004778 <MX_TIM2_Init+0xa4>)
 80046f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80046f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80046fa:	4b1f      	ldr	r3, [pc, #124]	; (8004778 <MX_TIM2_Init+0xa4>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004700:	4b1d      	ldr	r3, [pc, #116]	; (8004778 <MX_TIM2_Init+0xa4>)
 8004702:	2200      	movs	r2, #0
 8004704:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8004706:	4b1c      	ldr	r3, [pc, #112]	; (8004778 <MX_TIM2_Init+0xa4>)
 8004708:	f04f 32ff 	mov.w	r2, #4294967295
 800470c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800470e:	4b1a      	ldr	r3, [pc, #104]	; (8004778 <MX_TIM2_Init+0xa4>)
 8004710:	2200      	movs	r2, #0
 8004712:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004714:	4b18      	ldr	r3, [pc, #96]	; (8004778 <MX_TIM2_Init+0xa4>)
 8004716:	2200      	movs	r2, #0
 8004718:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800471a:	2303      	movs	r3, #3
 800471c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800471e:	2302      	movs	r3, #2
 8004720:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004722:	2301      	movs	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004726:	2300      	movs	r3, #0
 8004728:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800472a:	2300      	movs	r3, #0
 800472c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800472e:	2300      	movs	r3, #0
 8004730:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004732:	2301      	movs	r3, #1
 8004734:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004736:	2300      	movs	r3, #0
 8004738:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800473a:	2300      	movs	r3, #0
 800473c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800473e:	f107 030c 	add.w	r3, r7, #12
 8004742:	4619      	mov	r1, r3
 8004744:	480c      	ldr	r0, [pc, #48]	; (8004778 <MX_TIM2_Init+0xa4>)
 8004746:	f008 f97b 	bl	800ca40 <HAL_TIM_Encoder_Init>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d001      	beq.n	8004754 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8004750:	f000 faaa 	bl	8004ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004754:	2300      	movs	r3, #0
 8004756:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004758:	2300      	movs	r3, #0
 800475a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800475c:	463b      	mov	r3, r7
 800475e:	4619      	mov	r1, r3
 8004760:	4805      	ldr	r0, [pc, #20]	; (8004778 <MX_TIM2_Init+0xa4>)
 8004762:	f009 f9f9 	bl	800db58 <HAL_TIMEx_MasterConfigSynchronization>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d001      	beq.n	8004770 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800476c:	f000 fa9c 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004770:	bf00      	nop
 8004772:	3730      	adds	r7, #48	; 0x30
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	20002234 	.word	0x20002234

0800477c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b08a      	sub	sp, #40	; 0x28
 8004780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004782:	f107 031c 	add.w	r3, r7, #28
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	605a      	str	r2, [r3, #4]
 800478c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800478e:	463b      	mov	r3, r7
 8004790:	2200      	movs	r2, #0
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	605a      	str	r2, [r3, #4]
 8004796:	609a      	str	r2, [r3, #8]
 8004798:	60da      	str	r2, [r3, #12]
 800479a:	611a      	str	r2, [r3, #16]
 800479c:	615a      	str	r2, [r3, #20]
 800479e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80047a0:	4b21      	ldr	r3, [pc, #132]	; (8004828 <MX_TIM4_Init+0xac>)
 80047a2:	4a22      	ldr	r2, [pc, #136]	; (800482c <MX_TIM4_Init+0xb0>)
 80047a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10000-1;
 80047a6:	4b20      	ldr	r3, [pc, #128]	; (8004828 <MX_TIM4_Init+0xac>)
 80047a8:	f242 720f 	movw	r2, #9999	; 0x270f
 80047ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047ae:	4b1e      	ldr	r3, [pc, #120]	; (8004828 <MX_TIM4_Init+0xac>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10;
 80047b4:	4b1c      	ldr	r3, [pc, #112]	; (8004828 <MX_TIM4_Init+0xac>)
 80047b6:	220a      	movs	r2, #10
 80047b8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047ba:	4b1b      	ldr	r3, [pc, #108]	; (8004828 <MX_TIM4_Init+0xac>)
 80047bc:	2200      	movs	r2, #0
 80047be:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80047c0:	4b19      	ldr	r3, [pc, #100]	; (8004828 <MX_TIM4_Init+0xac>)
 80047c2:	2280      	movs	r2, #128	; 0x80
 80047c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80047c6:	4818      	ldr	r0, [pc, #96]	; (8004828 <MX_TIM4_Init+0xac>)
 80047c8:	f007 fe63 	bl	800c492 <HAL_TIM_PWM_Init>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d001      	beq.n	80047d6 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80047d2:	f000 fa69 	bl	8004ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047d6:	2300      	movs	r3, #0
 80047d8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047da:	2300      	movs	r3, #0
 80047dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80047de:	f107 031c 	add.w	r3, r7, #28
 80047e2:	4619      	mov	r1, r3
 80047e4:	4810      	ldr	r0, [pc, #64]	; (8004828 <MX_TIM4_Init+0xac>)
 80047e6:	f009 f9b7 	bl	800db58 <HAL_TIMEx_MasterConfigSynchronization>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d001      	beq.n	80047f4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 80047f0:	f000 fa5a 	bl	8004ca8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047f4:	2360      	movs	r3, #96	; 0x60
 80047f6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80047f8:	2300      	movs	r3, #0
 80047fa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047fc:	2300      	movs	r3, #0
 80047fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004800:	2300      	movs	r3, #0
 8004802:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004804:	463b      	mov	r3, r7
 8004806:	2204      	movs	r2, #4
 8004808:	4619      	mov	r1, r3
 800480a:	4807      	ldr	r0, [pc, #28]	; (8004828 <MX_TIM4_Init+0xac>)
 800480c:	f008 fbbc 	bl	800cf88 <HAL_TIM_PWM_ConfigChannel>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d001      	beq.n	800481a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8004816:	f000 fa47 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800481a:	4803      	ldr	r0, [pc, #12]	; (8004828 <MX_TIM4_Init+0xac>)
 800481c:	f001 fa52 	bl	8005cc4 <HAL_TIM_MspPostInit>

}
 8004820:	bf00      	nop
 8004822:	3728      	adds	r7, #40	; 0x28
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	20002280 	.word	0x20002280
 800482c:	40000800 	.word	0x40000800

08004830 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004836:	1d3b      	adds	r3, r7, #4
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]
 800483c:	605a      	str	r2, [r3, #4]
 800483e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004840:	4b14      	ldr	r3, [pc, #80]	; (8004894 <MX_TIM6_Init+0x64>)
 8004842:	4a15      	ldr	r2, [pc, #84]	; (8004898 <MX_TIM6_Init+0x68>)
 8004844:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 17000-1;
 8004846:	4b13      	ldr	r3, [pc, #76]	; (8004894 <MX_TIM6_Init+0x64>)
 8004848:	f244 2267 	movw	r2, #16999	; 0x4267
 800484c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800484e:	4b11      	ldr	r3, [pc, #68]	; (8004894 <MX_TIM6_Init+0x64>)
 8004850:	2200      	movs	r2, #0
 8004852:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 250;
 8004854:	4b0f      	ldr	r3, [pc, #60]	; (8004894 <MX_TIM6_Init+0x64>)
 8004856:	22fa      	movs	r2, #250	; 0xfa
 8004858:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800485a:	4b0e      	ldr	r3, [pc, #56]	; (8004894 <MX_TIM6_Init+0x64>)
 800485c:	2280      	movs	r2, #128	; 0x80
 800485e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004860:	480c      	ldr	r0, [pc, #48]	; (8004894 <MX_TIM6_Init+0x64>)
 8004862:	f007 fd25 	bl	800c2b0 <HAL_TIM_Base_Init>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800486c:	f000 fa1c 	bl	8004ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004870:	2300      	movs	r3, #0
 8004872:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004874:	2300      	movs	r3, #0
 8004876:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004878:	1d3b      	adds	r3, r7, #4
 800487a:	4619      	mov	r1, r3
 800487c:	4805      	ldr	r0, [pc, #20]	; (8004894 <MX_TIM6_Init+0x64>)
 800487e:	f009 f96b 	bl	800db58 <HAL_TIMEx_MasterConfigSynchronization>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8004888:	f000 fa0e 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800488c:	bf00      	nop
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	200022cc 	.word	0x200022cc
 8004898:	40001000 	.word	0x40001000

0800489c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048a2:	1d3b      	adds	r3, r7, #4
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	605a      	str	r2, [r3, #4]
 80048aa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80048ac:	4b19      	ldr	r3, [pc, #100]	; (8004914 <MX_TIM7_Init+0x78>)
 80048ae:	4a1a      	ldr	r2, [pc, #104]	; (8004918 <MX_TIM7_Init+0x7c>)
 80048b0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8500-1;
 80048b2:	4b18      	ldr	r3, [pc, #96]	; (8004914 <MX_TIM7_Init+0x78>)
 80048b4:	f242 1233 	movw	r2, #8499	; 0x2133
 80048b8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048ba:	4b16      	ldr	r3, [pc, #88]	; (8004914 <MX_TIM7_Init+0x78>)
 80048bc:	2200      	movs	r2, #0
 80048be:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 80048c0:	4b14      	ldr	r3, [pc, #80]	; (8004914 <MX_TIM7_Init+0x78>)
 80048c2:	2209      	movs	r2, #9
 80048c4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80048c6:	4b13      	ldr	r3, [pc, #76]	; (8004914 <MX_TIM7_Init+0x78>)
 80048c8:	2280      	movs	r2, #128	; 0x80
 80048ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80048cc:	4811      	ldr	r0, [pc, #68]	; (8004914 <MX_TIM7_Init+0x78>)
 80048ce:	f007 fcef 	bl	800c2b0 <HAL_TIM_Base_Init>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d001      	beq.n	80048dc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80048d8:	f000 f9e6 	bl	8004ca8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim7, TIM_OPMODE_SINGLE) != HAL_OK)
 80048dc:	2108      	movs	r1, #8
 80048de:	480d      	ldr	r0, [pc, #52]	; (8004914 <MX_TIM7_Init+0x78>)
 80048e0:	f008 f85e 	bl	800c9a0 <HAL_TIM_OnePulse_Init>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <MX_TIM7_Init+0x52>
  {
    Error_Handler();
 80048ea:	f000 f9dd 	bl	8004ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80048ee:	2320      	movs	r3, #32
 80048f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048f2:	2300      	movs	r3, #0
 80048f4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80048f6:	1d3b      	adds	r3, r7, #4
 80048f8:	4619      	mov	r1, r3
 80048fa:	4806      	ldr	r0, [pc, #24]	; (8004914 <MX_TIM7_Init+0x78>)
 80048fc:	f009 f92c 	bl	800db58 <HAL_TIMEx_MasterConfigSynchronization>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <MX_TIM7_Init+0x6e>
  {
    Error_Handler();
 8004906:	f000 f9cf 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800490a:	bf00      	nop
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	20002318 	.word	0x20002318
 8004918:	40001400 	.word	0x40001400

0800491c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004922:	1d3b      	adds	r3, r7, #4
 8004924:	2200      	movs	r2, #0
 8004926:	601a      	str	r2, [r3, #0]
 8004928:	605a      	str	r2, [r3, #4]
 800492a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800492c:	4b19      	ldr	r3, [pc, #100]	; (8004994 <MX_TIM8_Init+0x78>)
 800492e:	4a1a      	ldr	r2, [pc, #104]	; (8004998 <MX_TIM8_Init+0x7c>)
 8004930:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8004932:	4b18      	ldr	r3, [pc, #96]	; (8004994 <MX_TIM8_Init+0x78>)
 8004934:	2200      	movs	r2, #0
 8004936:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004938:	4b16      	ldr	r3, [pc, #88]	; (8004994 <MX_TIM8_Init+0x78>)
 800493a:	2200      	movs	r2, #0
 800493c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800493e:	4b15      	ldr	r3, [pc, #84]	; (8004994 <MX_TIM8_Init+0x78>)
 8004940:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004944:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004946:	4b13      	ldr	r3, [pc, #76]	; (8004994 <MX_TIM8_Init+0x78>)
 8004948:	2200      	movs	r2, #0
 800494a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800494c:	4b11      	ldr	r3, [pc, #68]	; (8004994 <MX_TIM8_Init+0x78>)
 800494e:	2200      	movs	r2, #0
 8004950:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004952:	4b10      	ldr	r3, [pc, #64]	; (8004994 <MX_TIM8_Init+0x78>)
 8004954:	2200      	movs	r2, #0
 8004956:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 8004958:	2108      	movs	r1, #8
 800495a:	480e      	ldr	r0, [pc, #56]	; (8004994 <MX_TIM8_Init+0x78>)
 800495c:	f008 f820 	bl	800c9a0 <HAL_TIM_OnePulse_Init>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <MX_TIM8_Init+0x4e>
  {
    Error_Handler();
 8004966:	f000 f99f 	bl	8004ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800496a:	2300      	movs	r3, #0
 800496c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800496e:	2300      	movs	r3, #0
 8004970:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004972:	2300      	movs	r3, #0
 8004974:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004976:	1d3b      	adds	r3, r7, #4
 8004978:	4619      	mov	r1, r3
 800497a:	4806      	ldr	r0, [pc, #24]	; (8004994 <MX_TIM8_Init+0x78>)
 800497c:	f009 f8ec 	bl	800db58 <HAL_TIMEx_MasterConfigSynchronization>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8004986:	f000 f98f 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800498a:	bf00      	nop
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	20002364 	.word	0x20002364
 8004998:	40013400 	.word	0x40013400

0800499c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80049a0:	4b10      	ldr	r3, [pc, #64]	; (80049e4 <MX_TIM16_Init+0x48>)
 80049a2:	4a11      	ldr	r2, [pc, #68]	; (80049e8 <MX_TIM16_Init+0x4c>)
 80049a4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 17000-1;
 80049a6:	4b0f      	ldr	r3, [pc, #60]	; (80049e4 <MX_TIM16_Init+0x48>)
 80049a8:	f244 2267 	movw	r2, #16999	; 0x4267
 80049ac:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049ae:	4b0d      	ldr	r3, [pc, #52]	; (80049e4 <MX_TIM16_Init+0x48>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 499;
 80049b4:	4b0b      	ldr	r3, [pc, #44]	; (80049e4 <MX_TIM16_Init+0x48>)
 80049b6:	f240 12f3 	movw	r2, #499	; 0x1f3
 80049ba:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049bc:	4b09      	ldr	r3, [pc, #36]	; (80049e4 <MX_TIM16_Init+0x48>)
 80049be:	2200      	movs	r2, #0
 80049c0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80049c2:	4b08      	ldr	r3, [pc, #32]	; (80049e4 <MX_TIM16_Init+0x48>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80049c8:	4b06      	ldr	r3, [pc, #24]	; (80049e4 <MX_TIM16_Init+0x48>)
 80049ca:	2280      	movs	r2, #128	; 0x80
 80049cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80049ce:	4805      	ldr	r0, [pc, #20]	; (80049e4 <MX_TIM16_Init+0x48>)
 80049d0:	f007 fc6e 	bl	800c2b0 <HAL_TIM_Base_Init>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d001      	beq.n	80049de <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80049da:	f000 f965 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80049de:	bf00      	nop
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	200023b0 	.word	0x200023b0
 80049e8:	40014400 	.word	0x40014400

080049ec <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80049f0:	4b14      	ldr	r3, [pc, #80]	; (8004a44 <MX_TIM17_Init+0x58>)
 80049f2:	4a15      	ldr	r2, [pc, #84]	; (8004a48 <MX_TIM17_Init+0x5c>)
 80049f4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 17000-1;
 80049f6:	4b13      	ldr	r3, [pc, #76]	; (8004a44 <MX_TIM17_Init+0x58>)
 80049f8:	f244 2267 	movw	r2, #16999	; 0x4267
 80049fc:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049fe:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <MX_TIM17_Init+0x58>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 49;
 8004a04:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <MX_TIM17_Init+0x58>)
 8004a06:	2231      	movs	r2, #49	; 0x31
 8004a08:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a0a:	4b0e      	ldr	r3, [pc, #56]	; (8004a44 <MX_TIM17_Init+0x58>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8004a10:	4b0c      	ldr	r3, [pc, #48]	; (8004a44 <MX_TIM17_Init+0x58>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a16:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <MX_TIM17_Init+0x58>)
 8004a18:	2280      	movs	r2, #128	; 0x80
 8004a1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8004a1c:	4809      	ldr	r0, [pc, #36]	; (8004a44 <MX_TIM17_Init+0x58>)
 8004a1e:	f007 fc47 	bl	800c2b0 <HAL_TIM_Base_Init>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8004a28:	f000 f93e 	bl	8004ca8 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim17, TIM_OPMODE_SINGLE) != HAL_OK)
 8004a2c:	2108      	movs	r1, #8
 8004a2e:	4805      	ldr	r0, [pc, #20]	; (8004a44 <MX_TIM17_Init+0x58>)
 8004a30:	f007 ffb6 	bl	800c9a0 <HAL_TIM_OnePulse_Init>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d001      	beq.n	8004a3e <MX_TIM17_Init+0x52>
  {
    Error_Handler();
 8004a3a:	f000 f935 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8004a3e:	bf00      	nop
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	200023fc 	.word	0x200023fc
 8004a48:	40014800 	.word	0x40014800

08004a4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004a50:	4b22      	ldr	r3, [pc, #136]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a52:	4a23      	ldr	r2, [pc, #140]	; (8004ae0 <MX_USART1_UART_Init+0x94>)
 8004a54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004a56:	4b21      	ldr	r3, [pc, #132]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004a5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a5e:	4b1f      	ldr	r3, [pc, #124]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004a64:	4b1d      	ldr	r3, [pc, #116]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004a6a:	4b1c      	ldr	r3, [pc, #112]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004a70:	4b1a      	ldr	r3, [pc, #104]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a72:	220c      	movs	r2, #12
 8004a74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a76:	4b19      	ldr	r3, [pc, #100]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a7c:	4b17      	ldr	r3, [pc, #92]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a7e:	2200      	movs	r2, #0
 8004a80:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a82:	4b16      	ldr	r3, [pc, #88]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004a88:	4b14      	ldr	r3, [pc, #80]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a8e:	4b13      	ldr	r3, [pc, #76]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a94:	4811      	ldr	r0, [pc, #68]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004a96:	f009 f9d8 	bl	800de4a <HAL_UART_Init>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d001      	beq.n	8004aa4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004aa0:	f000 f902 	bl	8004ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	480d      	ldr	r0, [pc, #52]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004aa8:	f00a fd1d 	bl	800f4e6 <HAL_UARTEx_SetTxFifoThreshold>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004ab2:	f000 f8f9 	bl	8004ca8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	4808      	ldr	r0, [pc, #32]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004aba:	f00a fd52 	bl	800f562 <HAL_UARTEx_SetRxFifoThreshold>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004ac4:	f000 f8f0 	bl	8004ca8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004ac8:	4804      	ldr	r0, [pc, #16]	; (8004adc <MX_USART1_UART_Init+0x90>)
 8004aca:	f00a fcd3 	bl	800f474 <HAL_UARTEx_DisableFifoMode>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004ad4:	f000 f8e8 	bl	8004ca8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ad8:	bf00      	nop
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	20002448 	.word	0x20002448
 8004ae0:	40013800 	.word	0x40013800

08004ae4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004aea:	4b16      	ldr	r3, [pc, #88]	; (8004b44 <MX_DMA_Init+0x60>)
 8004aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aee:	4a15      	ldr	r2, [pc, #84]	; (8004b44 <MX_DMA_Init+0x60>)
 8004af0:	f043 0304 	orr.w	r3, r3, #4
 8004af4:	6493      	str	r3, [r2, #72]	; 0x48
 8004af6:	4b13      	ldr	r3, [pc, #76]	; (8004b44 <MX_DMA_Init+0x60>)
 8004af8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004afa:	f003 0304 	and.w	r3, r3, #4
 8004afe:	607b      	str	r3, [r7, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004b02:	4b10      	ldr	r3, [pc, #64]	; (8004b44 <MX_DMA_Init+0x60>)
 8004b04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b06:	4a0f      	ldr	r2, [pc, #60]	; (8004b44 <MX_DMA_Init+0x60>)
 8004b08:	f043 0301 	orr.w	r3, r3, #1
 8004b0c:	6493      	str	r3, [r2, #72]	; 0x48
 8004b0e:	4b0d      	ldr	r3, [pc, #52]	; (8004b44 <MX_DMA_Init+0x60>)
 8004b10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	200b      	movs	r0, #11
 8004b20:	f004 fbed 	bl	80092fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004b24:	200b      	movs	r0, #11
 8004b26:	f004 fc04 	bl	8009332 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	200d      	movs	r0, #13
 8004b30:	f004 fbe5 	bl	80092fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004b34:	200d      	movs	r0, #13
 8004b36:	f004 fbfc 	bl	8009332 <HAL_NVIC_EnableIRQ>

}
 8004b3a:	bf00      	nop
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	40021000 	.word	0x40021000

08004b48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08a      	sub	sp, #40	; 0x28
 8004b4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b4e:	f107 0314 	add.w	r3, r7, #20
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]
 8004b56:	605a      	str	r2, [r3, #4]
 8004b58:	609a      	str	r2, [r3, #8]
 8004b5a:	60da      	str	r2, [r3, #12]
 8004b5c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b5e:	4b4f      	ldr	r3, [pc, #316]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b62:	4a4e      	ldr	r2, [pc, #312]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b64:	f043 0304 	orr.w	r3, r3, #4
 8004b68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b6a:	4b4c      	ldr	r3, [pc, #304]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	613b      	str	r3, [r7, #16]
 8004b74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004b76:	4b49      	ldr	r3, [pc, #292]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b7a:	4a48      	ldr	r2, [pc, #288]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b7c:	f043 0320 	orr.w	r3, r3, #32
 8004b80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b82:	4b46      	ldr	r3, [pc, #280]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b86:	f003 0320 	and.w	r3, r3, #32
 8004b8a:	60fb      	str	r3, [r7, #12]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b8e:	4b43      	ldr	r3, [pc, #268]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b92:	4a42      	ldr	r2, [pc, #264]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b94:	f043 0301 	orr.w	r3, r3, #1
 8004b98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b9a:	4b40      	ldr	r3, [pc, #256]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	60bb      	str	r3, [r7, #8]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ba6:	4b3d      	ldr	r3, [pc, #244]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004baa:	4a3c      	ldr	r2, [pc, #240]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004bac:	f043 0302 	orr.w	r3, r3, #2
 8004bb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bb2:	4b3a      	ldr	r3, [pc, #232]	; (8004c9c <MX_GPIO_Init+0x154>)
 8004bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bb6:	f003 0302 	and.w	r3, r3, #2
 8004bba:	607b      	str	r3, [r7, #4]
 8004bbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_2_Pin|USR_3_Pin|USR_4_Pin|SPI2_SD_CS_Pin
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f645 4107 	movw	r1, #23559	; 0x5c07
 8004bc4:	4836      	ldr	r0, [pc, #216]	; (8004ca0 <MX_GPIO_Init+0x158>)
 8004bc6:	f005 fd2b 	bl	800a620 <HAL_GPIO_WritePin>
                          |SPI2_DC_Pin|SPI2_RST_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_1_GPIO_Port, USR_1_Pin, GPIO_PIN_RESET);
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bd4:	f005 fd24 	bl	800a620 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : VERSION_BIT_1_Pin VERSION_BIT_2_Pin VERSION_BIT_3_Pin */
  GPIO_InitStruct.Pin = VERSION_BIT_1_Pin|VERSION_BIT_2_Pin|VERSION_BIT_3_Pin;
 8004bd8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004bdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bde:	2300      	movs	r3, #0
 8004be0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004be2:	2300      	movs	r3, #0
 8004be4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004be6:	f107 0314 	add.w	r3, r7, #20
 8004bea:	4619      	mov	r1, r3
 8004bec:	482d      	ldr	r0, [pc, #180]	; (8004ca4 <MX_GPIO_Init+0x15c>)
 8004bee:	f005 fb7d 	bl	800a2ec <HAL_GPIO_Init>

  /*Configure GPIO pins : HANDLE_INP_1_Pin HANDLE_INP_2_Pin STAND_INP_Pin */
  GPIO_InitStruct.Pin = HANDLE_INP_1_Pin|HANDLE_INP_2_Pin|STAND_INP_Pin;
 8004bf2:	2370      	movs	r3, #112	; 0x70
 8004bf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bfe:	f107 0314 	add.w	r3, r7, #20
 8004c02:	4619      	mov	r1, r3
 8004c04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c08:	f005 fb70 	bl	800a2ec <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_2_Pin */
  GPIO_InitStruct.Pin = SW_2_Pin;
 8004c0c:	2380      	movs	r3, #128	; 0x80
 8004c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c10:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004c14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_2_GPIO_Port, &GPIO_InitStruct);
 8004c1a:	f107 0314 	add.w	r3, r7, #20
 8004c1e:	4619      	mov	r1, r3
 8004c20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c24:	f005 fb62 	bl	800a2ec <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_2_Pin USR_3_Pin USR_4_Pin SPI2_SD_CS_Pin
                           SPI2_DC_Pin SPI2_RST_Pin SPI2_CS_Pin */
  GPIO_InitStruct.Pin = USR_2_Pin|USR_3_Pin|USR_4_Pin|SPI2_SD_CS_Pin
 8004c28:	f645 4307 	movw	r3, #23559	; 0x5c07
 8004c2c:	617b      	str	r3, [r7, #20]
                          |SPI2_DC_Pin|SPI2_RST_Pin|SPI2_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c32:	2300      	movs	r3, #0
 8004c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c36:	2300      	movs	r3, #0
 8004c38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c3a:	f107 0314 	add.w	r3, r7, #20
 8004c3e:	4619      	mov	r1, r3
 8004c40:	4817      	ldr	r0, [pc, #92]	; (8004ca0 <MX_GPIO_Init+0x158>)
 8004c42:	f005 fb53 	bl	800a2ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_1_Pin */
  GPIO_InitStruct.Pin = USR_1_Pin;
 8004c46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c50:	2300      	movs	r3, #0
 8004c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c54:	2300      	movs	r3, #0
 8004c56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_1_GPIO_Port, &GPIO_InitStruct);
 8004c58:	f107 0314 	add.w	r3, r7, #20
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c62:	f005 fb43 	bl	800a2ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_1_Pin SW_3_Pin */
  GPIO_InitStruct.Pin = SW_1_Pin|SW_3_Pin;
 8004c66:	f44f 7390 	mov.w	r3, #288	; 0x120
 8004c6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c6c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004c70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c72:	2300      	movs	r3, #0
 8004c74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c76:	f107 0314 	add.w	r3, r7, #20
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	4808      	ldr	r0, [pc, #32]	; (8004ca0 <MX_GPIO_Init+0x158>)
 8004c7e:	f005 fb35 	bl	800a2ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004c82:	2200      	movs	r2, #0
 8004c84:	2100      	movs	r1, #0
 8004c86:	2017      	movs	r0, #23
 8004c88:	f004 fb39 	bl	80092fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004c8c:	2017      	movs	r0, #23
 8004c8e:	f004 fb50 	bl	8009332 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8004c92:	bf00      	nop
 8004c94:	3728      	adds	r7, #40	; 0x28
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	48000400 	.word	0x48000400
 8004ca4:	48000800 	.word	0x48000800

08004ca8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004cac:	b672      	cpsid	i
}
 8004cae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004cb0:	e7fe      	b.n	8004cb0 <Error_Handler+0x8>

08004cb2 <Moving_Average_Init>:
  * @brief  This function initializes filter's data structure.
	* @param  filter_struct : Data structure
  * @retval None.
  */
void Moving_Average_Init(FilterTypeDef* filter_struct, float window_length)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b085      	sub	sp, #20
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
 8004cba:	ed87 0a00 	vstr	s0, [r7]
	filter_struct->WindowLength = window_length;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	601a      	str	r2, [r3, #0]

	filter_struct->Sum = 0;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->WindowPointer = 0;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328

	for(uint32_t i=0; i<filter_struct->WindowLength; i++)
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	60fb      	str	r3, [r7, #12]
 8004cd8:	e008      	b.n	8004cec <Moving_Average_Init+0x3a>
	{
		filter_struct->History[i] = 0;
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	4413      	add	r3, r2
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	605a      	str	r2, [r3, #4]
	for(uint32_t i=0; i<filter_struct->WindowLength; i++)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	3301      	adds	r3, #1
 8004cea:	60fb      	str	r3, [r7, #12]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	ee07 3a90 	vmov	s15, r3
 8004cf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	edd3 7a00 	vldr	s15, [r3]
 8004cfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d04:	d4e9      	bmi.n	8004cda <Moving_Average_Init+0x28>
	}
}
 8004d06:	bf00      	nop
 8004d08:	bf00      	nop
 8004d0a:	3714      	adds	r7, #20
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d12:	4770      	bx	lr

08004d14 <Moving_Average_Compute>:
	* @param  raw_data : input raw sensor data.
	* @param  filter_struct : Data structure
  * @retval Filtered value.
  */
double Moving_Average_Compute(uint32_t raw_data, FilterTypeDef* filter_struct)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
	filter_struct->Sum += raw_data;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	f8d3 2324 	ldr.w	r2, [r3, #804]	; 0x324
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	441a      	add	r2, r3
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->Sum -= filter_struct->History[filter_struct->WindowPointer];
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	f8d3 2324 	ldr.w	r2, [r3, #804]	; 0x324
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004d3a:	6839      	ldr	r1, [r7, #0]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	440b      	add	r3, r1
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	1ad2      	subs	r2, r2, r3
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	f8c3 2324 	str.w	r2, [r3, #804]	; 0x324
	filter_struct->History[filter_struct->WindowPointer] = raw_data;
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	4413      	add	r3, r2
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	605a      	str	r2, [r3, #4]
	if(filter_struct->WindowPointer < filter_struct->WindowLength - 1)
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004d60:	ee07 3a90 	vmov	s15, r3
 8004d64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	edd3 7a00 	vldr	s15, [r3]
 8004d6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d72:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004d76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d7e:	d507      	bpl.n	8004d90 <Moving_Average_Compute+0x7c>
	{
		filter_struct->WindowPointer += 1;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	f8d3 3328 	ldr.w	r3, [r3, #808]	; 0x328
 8004d86:	1c5a      	adds	r2, r3, #1
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
 8004d8e:	e003      	b.n	8004d98 <Moving_Average_Compute+0x84>
	}
	else
	{
		filter_struct->WindowPointer = 0;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f8c3 2328 	str.w	r2, [r3, #808]	; 0x328
	}
	return filter_struct->Sum/filter_struct->WindowLength;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	f8d3 3324 	ldr.w	r3, [r3, #804]	; 0x324
 8004d9e:	ee07 3a90 	vmov	s15, r3
 8004da2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	edd3 7a00 	vldr	s15, [r3]
 8004dac:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004db0:	ee16 0a90 	vmov	r0, s13
 8004db4:	f7fb fbf0 	bl	8000598 <__aeabi_f2d>
 8004db8:	4602      	mov	r2, r0
 8004dba:	460b      	mov	r3, r1
 8004dbc:	ec43 2b17 	vmov	d7, r2, r3
}
 8004dc0:	eeb0 0a47 	vmov.f32	s0, s14
 8004dc4:	eef0 0a67 	vmov.f32	s1, s15
 8004dc8:	3708      	adds	r7, #8
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}

08004dce <PID_Init>:
#include "pid.h"

/* Initialize */
void PID_Init(PID_TypeDef *uPID)
{
 8004dce:	b580      	push	{r7, lr}
 8004dd0:	b082      	sub	sp, #8
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
	/* Set parameters */
	uPID->OutputSum = *uPID->MyOutput;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dde:	6879      	ldr	r1, [r7, #4]
 8004de0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	uPID->LastInput = *uPID->MyInput;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dec:	6879      	ldr	r1, [r7, #4]
 8004dee:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

	uPID->OutputSum = double_clamp(uPID->OutputSum, uPID->OutMin, uPID->OutMax);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 8004e04:	eeb0 2a45 	vmov.f32	s4, s10
 8004e08:	eef0 2a65 	vmov.f32	s5, s11
 8004e0c:	eeb0 1a46 	vmov.f32	s2, s12
 8004e10:	eef0 1a66 	vmov.f32	s3, s13
 8004e14:	eeb0 0a47 	vmov.f32	s0, s14
 8004e18:	eef0 0a67 	vmov.f32	s1, s15
 8004e1c:	f000 f854 	bl	8004ec8 <double_clamp>
 8004e20:	eeb0 7a40 	vmov.f32	s14, s0
 8004e24:	eef0 7a60 	vmov.f32	s15, s1
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68
}
 8004e2e:	bf00      	nop
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
	...

08004e38 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08a      	sub	sp, #40	; 0x28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6278      	str	r0, [r7, #36]	; 0x24
 8004e40:	6239      	str	r1, [r7, #32]
 8004e42:	61fa      	str	r2, [r7, #28]
 8004e44:	61bb      	str	r3, [r7, #24]
 8004e46:	ed87 0b04 	vstr	d0, [r7, #16]
 8004e4a:	ed87 1b02 	vstr	d1, [r7, #8]
 8004e4e:	ed87 2b00 	vstr	d2, [r7]
	/* Set parameters */
	uPID->MyOutput   = Output;
 8004e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e54:	69fa      	ldr	r2, [r7, #28]
 8004e56:	65da      	str	r2, [r3, #92]	; 0x5c
	uPID->MyInput    = Input;
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	6a3a      	ldr	r2, [r7, #32]
 8004e5c:	659a      	str	r2, [r3, #88]	; 0x58
	uPID->MySetpoint = Setpoint;
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	661a      	str	r2, [r3, #96]	; 0x60
	uPID->InAuto     = (PIDMode_TypeDef)0;
 8004e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e66:	2200      	movs	r2, #0
 8004e68:	701a      	strb	r2, [r3, #0]

	PID_SetOutputLimits(uPID, 0, DEFAULT_PWM_MAX);
 8004e6a:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8004eb8 <PID+0x80>
 8004e6e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8004ec0 <PID+0x88>
 8004e72:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e74:	f000 f9f8 	bl	8005268 <PID_SetOutputLimits>
	uPID->SampleTime = DEFAULT_SAMPLE_TIME_MS;
 8004e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7a:	2264      	movs	r2, #100	; 0x64
 8004e7c:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 8004e7e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e82:	4619      	mov	r1, r3
 8004e84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e86:	f000 faed 	bl	8005464 <PID_SetControllerDirection>
	PID_SetTunings(uPID, Kp, Ki, Kd);
 8004e8a:	ed97 2b00 	vldr	d2, [r7]
 8004e8e:	ed97 1b02 	vldr	d1, [r7, #8]
 8004e92:	ed97 0b04 	vldr	d0, [r7, #16]
 8004e96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e98:	f000 fa68 	bl	800536c <PID_SetTunings>

	uPID->LastTime = HAL_GetTick() - uPID->SampleTime;
 8004e9c:	f001 fe00 	bl	8006aa0 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	1ad2      	subs	r2, r2, r3
 8004ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eaa:	605a      	str	r2, [r3, #4]
}
 8004eac:	bf00      	nop
 8004eae:	3728      	adds	r7, #40	; 0x28
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	f3af 8000 	nop.w
 8004eb8:	00000000 	.word	0x00000000
 8004ebc:	40590000 	.word	0x40590000
	...

08004ec8 <double_clamp>:

/* Function to clamp d between the limits min and max */
double double_clamp(double d, double min, double max) {
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b088      	sub	sp, #32
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	ed87 0b04 	vstr	d0, [r7, #16]
 8004ed2:	ed87 1b02 	vstr	d1, [r7, #8]
 8004ed6:	ed87 2b00 	vstr	d2, [r7]
	  const double t = d < min ? min : d;
 8004eda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ede:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004ee2:	f7fb fe23 	bl	8000b2c <__aeabi_dcmplt>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d002      	beq.n	8004ef2 <double_clamp+0x2a>
 8004eec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ef0:	e001      	b.n	8004ef6 <double_clamp+0x2e>
 8004ef2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004ef6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  return t > max ? max : t;
 8004efa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004efe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004f02:	f7fb fe31 	bl	8000b68 <__aeabi_dcmpgt>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d002      	beq.n	8004f12 <double_clamp+0x4a>
 8004f0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f10:	e001      	b.n	8004f16 <double_clamp+0x4e>
 8004f12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f16:	ec43 2b17 	vmov	d7, r2, r3
}
 8004f1a:	eeb0 0a47 	vmov.f32	s0, s14
 8004f1e:	eef0 0a67 	vmov.f32	s1, s15
 8004f22:	3720      	adds	r7, #32
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <check_clamping>:

/* Function to check if clamping will occur */
uint8_t check_clamping(double d, double min, double max) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	ed87 0b04 	vstr	d0, [r7, #16]
 8004f32:	ed87 1b02 	vstr	d1, [r7, #8]
 8004f36:	ed87 2b00 	vstr	d2, [r7]
	  if(d > max || d < min){
 8004f3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f3e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004f42:	f7fb fe11 	bl	8000b68 <__aeabi_dcmpgt>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d108      	bne.n	8004f5e <check_clamping+0x36>
 8004f4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f50:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004f54:	f7fb fdea 	bl	8000b2c <__aeabi_dcmplt>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <check_clamping+0x3a>
		  return 1;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e000      	b.n	8004f64 <check_clamping+0x3c>
	  }
	  else{
		  return 0;
 8004f62:	2300      	movs	r3, #0
	  }
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <PID_Compute>:

/* Compute  */
uint8_t PID_Compute(PID_TypeDef *uPID){
 8004f6c:	b5b0      	push	{r4, r5, r7, lr}
 8004f6e:	b08e      	sub	sp, #56	; 0x38
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* Check PID mode */
	if (!uPID->InAuto){
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	781b      	ldrb	r3, [r3, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d101      	bne.n	8004f80 <PID_Compute+0x14>
		return 0;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	e14f      	b.n	8005220 <PID_Compute+0x2b4>
	}

	/* Calculate time */
	now        = HAL_GetTick();
 8004f80:	f001 fd8e 	bl	8006aa0 <HAL_GetTick>
 8004f84:	6378      	str	r0, [r7, #52]	; 0x34
	timeChange = (now - uPID->LastTime);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	633b      	str	r3, [r7, #48]	; 0x30

	if ((timeChange >= uPID->SampleTime) || (uPID->updateOnEveryCall))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d204      	bcs.n	8004fa4 <PID_Compute+0x38>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	f000 813d 	beq.w	800521e <PID_Compute+0x2b2>
	{
		timeChange_in_seconds = timeChange/1000.0;
 8004fa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fa6:	f7fb fad5 	bl	8000554 <__aeabi_ui2d>
 8004faa:	f04f 0200 	mov.w	r2, #0
 8004fae:	4b9e      	ldr	r3, [pc, #632]	; (8005228 <PID_Compute+0x2bc>)
 8004fb0:	f7fb fc74 	bl	800089c <__aeabi_ddiv>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		/* Compute all the working error variables */
		input   = *uPID->MyInput;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc4:	e9c7 2308 	strd	r2, r3, [r7, #32]
		error   = *uPID->MySetpoint - input;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004fd0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004fd4:	f7fb f980 	bl	80002d8 <__aeabi_dsub>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	e9c7 2306 	strd	r2, r3, [r7, #24]
		dInput  = (input - uPID->LastInput);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8004fe6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004fea:	f7fb f975 	bl	80002d8 <__aeabi_dsub>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	e9c7 2304 	strd	r2, r3, [r7, #16]

		/* Calculate Proportional on Error */
		uPID->DispKp_part = uPID->Kp * error;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8004ffc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005000:	f7fb fb22 	bl	8000648 <__aeabi_dmul>
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	6879      	ldr	r1, [r7, #4]
 800500a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		output = uPID->DispKp_part;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8005014:	e9c7 2302 	strd	r2, r3, [r7, #8]

		/* Calculate Derivative term and add to output sum */
		uPID->DispKd_part = - (uPID->Kd / timeChange_in_seconds) * dInput;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800501e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005022:	f7fb fc3b 	bl	800089c <__aeabi_ddiv>
 8005026:	4602      	mov	r2, r0
 8005028:	460b      	mov	r3, r1
 800502a:	4614      	mov	r4, r2
 800502c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8005030:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005034:	4620      	mov	r0, r4
 8005036:	4629      	mov	r1, r5
 8005038:	f7fb fb06 	bl	8000648 <__aeabi_dmul>
 800503c:	4602      	mov	r2, r0
 800503e:	460b      	mov	r3, r1
 8005040:	6879      	ldr	r1, [r7, #4]
 8005042:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		output += uPID->DispKd_part;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800504c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005050:	f7fb f944 	bl	80002dc <__adddf3>
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	e9c7 2302 	strd	r2, r3, [r7, #8]

		/* Conditional integration as anti-windup (clamping) */
		if(check_clamping(output + uPID->Ki * error  * timeChange_in_seconds, uPID->OutMin, uPID->OutMax) && (error*(output + uPID->OutputSum) > 0)){
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8005062:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005066:	f7fb faef 	bl	8000648 <__aeabi_dmul>
 800506a:	4602      	mov	r2, r0
 800506c:	460b      	mov	r3, r1
 800506e:	4610      	mov	r0, r2
 8005070:	4619      	mov	r1, r3
 8005072:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005076:	f7fb fae7 	bl	8000648 <__aeabi_dmul>
 800507a:	4602      	mov	r2, r0
 800507c:	460b      	mov	r3, r1
 800507e:	4610      	mov	r0, r2
 8005080:	4619      	mov	r1, r3
 8005082:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005086:	f7fb f929 	bl	80002dc <__adddf3>
 800508a:	4602      	mov	r2, r0
 800508c:	460b      	mov	r3, r1
 800508e:	ec43 2b15 	vmov	d5, r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	ed93 7b1e 	vldr	d7, [r3, #120]	; 0x78
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	ed93 6b20 	vldr	d6, [r3, #128]	; 0x80
 800509e:	eeb0 2a46 	vmov.f32	s4, s12
 80050a2:	eef0 2a66 	vmov.f32	s5, s13
 80050a6:	eeb0 1a47 	vmov.f32	s2, s14
 80050aa:	eef0 1a67 	vmov.f32	s3, s15
 80050ae:	eeb0 0a45 	vmov.f32	s0, s10
 80050b2:	eef0 0a65 	vmov.f32	s1, s11
 80050b6:	f7ff ff37 	bl	8004f28 <check_clamping>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d02a      	beq.n	8005116 <PID_Compute+0x1aa>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80050c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050ca:	f7fb f907 	bl	80002dc <__adddf3>
 80050ce:	4602      	mov	r2, r0
 80050d0:	460b      	mov	r3, r1
 80050d2:	4610      	mov	r0, r2
 80050d4:	4619      	mov	r1, r3
 80050d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050da:	f7fb fab5 	bl	8000648 <__aeabi_dmul>
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	4610      	mov	r0, r2
 80050e4:	4619      	mov	r1, r3
 80050e6:	f04f 0200 	mov.w	r2, #0
 80050ea:	f04f 0300 	mov.w	r3, #0
 80050ee:	f7fb fd3b 	bl	8000b68 <__aeabi_dcmpgt>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00e      	beq.n	8005116 <PID_Compute+0x1aa>
		//if((error > proportional_band_max) || (error < proportional_band_min)){
			uPID->OutputSum     += 0;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	e9d3 011a 	ldrd	r0, r1, [r3, #104]	; 0x68
 80050fe:	f04f 0200 	mov.w	r2, #0
 8005102:	f04f 0300 	mov.w	r3, #0
 8005106:	f7fb f8e9 	bl	80002dc <__adddf3>
 800510a:	4602      	mov	r2, r0
 800510c:	460b      	mov	r3, r1
 800510e:	6879      	ldr	r1, [r7, #4]
 8005110:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
 8005114:	e01c      	b.n	8005150 <PID_Compute+0x1e4>
		}
		else{
			uPID->OutputSum     += (uPID->Ki * error * timeChange_in_seconds);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	e9d3 451a 	ldrd	r4, r5, [r3, #104]	; 0x68
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8005122:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005126:	f7fb fa8f 	bl	8000648 <__aeabi_dmul>
 800512a:	4602      	mov	r2, r0
 800512c:	460b      	mov	r3, r1
 800512e:	4610      	mov	r0, r2
 8005130:	4619      	mov	r1, r3
 8005132:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005136:	f7fb fa87 	bl	8000648 <__aeabi_dmul>
 800513a:	4602      	mov	r2, r0
 800513c:	460b      	mov	r3, r1
 800513e:	4620      	mov	r0, r4
 8005140:	4629      	mov	r1, r5
 8005142:	f7fb f8cb 	bl	80002dc <__adddf3>
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	6879      	ldr	r1, [r7, #4]
 800514c:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		}

		/* Clamp Integral part */
		uPID->OutputSum = double_clamp(uPID->OutputSum, uPID->IMin, uPID->IMax);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	ed93 6b22 	vldr	d6, [r3, #136]	; 0x88
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	ed93 5b24 	vldr	d5, [r3, #144]	; 0x90
 8005162:	eeb0 2a45 	vmov.f32	s4, s10
 8005166:	eef0 2a65 	vmov.f32	s5, s11
 800516a:	eeb0 1a46 	vmov.f32	s2, s12
 800516e:	eef0 1a66 	vmov.f32	s3, s13
 8005172:	eeb0 0a47 	vmov.f32	s0, s14
 8005176:	eef0 0a67 	vmov.f32	s1, s15
 800517a:	f7ff fea5 	bl	8004ec8 <double_clamp>
 800517e:	eeb0 7a40 	vmov.f32	s14, s0
 8005182:	eef0 7a60 	vmov.f32	s15, s1
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68

		/* If Setpoint is set to 0, zero integral part */
		if(*uPID->MySetpoint == 0){
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005190:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005194:	f04f 0200 	mov.w	r2, #0
 8005198:	f04f 0300 	mov.w	r3, #0
 800519c:	f7fb fcbc 	bl	8000b18 <__aeabi_dcmpeq>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d006      	beq.n	80051b4 <PID_Compute+0x248>
			uPID->OutputSum = 0;
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	f04f 0200 	mov.w	r2, #0
 80051ac:	f04f 0300 	mov.w	r3, #0
 80051b0:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
		}
		uPID->DispKi_part = uPID->OutputSum;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48

		/* Final summation */
		output += uPID->OutputSum;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80051c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051ca:	f7fb f887 	bl	80002dc <__adddf3>
 80051ce:	4602      	mov	r2, r0
 80051d0:	460b      	mov	r3, r1
 80051d2:	e9c7 2302 	strd	r2, r3, [r7, #8]

		/* Clamp output */
		output = double_clamp(output, uPID->OutMin, uPID->OutMax);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	ed93 7b1e 	vldr	d7, [r3, #120]	; 0x78
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	ed93 6b20 	vldr	d6, [r3, #128]	; 0x80
 80051e2:	eeb0 2a46 	vmov.f32	s4, s12
 80051e6:	eef0 2a66 	vmov.f32	s5, s13
 80051ea:	eeb0 1a47 	vmov.f32	s2, s14
 80051ee:	eef0 1a67 	vmov.f32	s3, s15
 80051f2:	ed97 0b02 	vldr	d0, [r7, #8]
 80051f6:	f7ff fe67 	bl	8004ec8 <double_clamp>
 80051fa:	ed87 0b02 	vstr	d0, [r7, #8]

		*uPID->MyOutput = output;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8005202:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005206:	e9c1 2300 	strd	r2, r3, [r1]

		/* Remember some variables for next time */
		uPID->LastInput = input;
 800520a:	6879      	ldr	r1, [r7, #4]
 800520c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005210:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
		uPID->LastTime = now;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005218:	605a      	str	r2, [r3, #4]

		return 1;
 800521a:	2301      	movs	r3, #1
 800521c:	e000      	b.n	8005220 <PID_Compute+0x2b4>
	}
	else{
		return 0;
 800521e:	2300      	movs	r3, #0
	}
}
 8005220:	4618      	mov	r0, r3
 8005222:	3738      	adds	r7, #56	; 0x38
 8005224:	46bd      	mov	sp, r7
 8005226:	bdb0      	pop	{r4, r5, r7, pc}
 8005228:	408f4000 	.word	0x408f4000

0800522c <PID_SetMode>:

void PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode){
 800522c:	b580      	push	{r7, lr}
 800522e:	b084      	sub	sp, #16
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	460b      	mov	r3, r1
 8005236:	70fb      	strb	r3, [r7, #3]
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8005238:	78fb      	ldrb	r3, [r7, #3]
 800523a:	2b01      	cmp	r3, #1
 800523c:	bf0c      	ite	eq
 800523e:	2301      	moveq	r3, #1
 8005240:	2300      	movne	r3, #0
 8005242:	b2db      	uxtb	r3, r3
 8005244:	73fb      	strb	r3, [r7, #15]

	/* Initialize the PID */
	if (newAuto && !uPID->InAuto){
 8005246:	7bfb      	ldrb	r3, [r7, #15]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d006      	beq.n	800525a <PID_SetMode+0x2e>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d102      	bne.n	800525a <PID_SetMode+0x2e>
		PID_Init(uPID);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f7ff fdba 	bl	8004dce <PID_Init>
	}
	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	7bfa      	ldrb	r2, [r7, #15]
 800525e:	701a      	strb	r2, [r3, #0]
}
 8005260:	bf00      	nop
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <PID_SetOutputLimits>:
PIDMode_TypeDef PID_GetMode(PID_TypeDef *uPID){
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* PID Limits */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max){
 8005268:	b590      	push	{r4, r7, lr}
 800526a:	b087      	sub	sp, #28
 800526c:	af00      	add	r7, sp, #0
 800526e:	6178      	str	r0, [r7, #20]
 8005270:	ed87 0b02 	vstr	d0, [r7, #8]
 8005274:	ed87 1b00 	vstr	d1, [r7]
	/* Check value */
	if (Min >= Max){
 8005278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800527c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005280:	f7fb fc68 	bl	8000b54 <__aeabi_dcmpge>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d14c      	bne.n	8005324 <PID_SetOutputLimits+0xbc>
		return;
	}

	uPID->OutMin = Min;
 800528a:	6979      	ldr	r1, [r7, #20]
 800528c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005290:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	uPID->OutMax = Max;
 8005294:	6979      	ldr	r1, [r7, #20]
 8005296:	e9d7 2300 	ldrd	r2, r3, [r7]
 800529a:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80

	if (uPID->InAuto){
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d03f      	beq.n	8005326 <PID_SetOutputLimits+0xbe>
		/* Check value */
		*uPID->MyOutput = double_clamp(*uPID->MyOutput, uPID->OutMin, uPID->OutMax);
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052aa:	ed93 7b00 	vldr	d7, [r3]
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 80052be:	eeb0 2a45 	vmov.f32	s4, s10
 80052c2:	eef0 2a65 	vmov.f32	s5, s11
 80052c6:	eeb0 1a46 	vmov.f32	s2, s12
 80052ca:	eef0 1a66 	vmov.f32	s3, s13
 80052ce:	eeb0 0a47 	vmov.f32	s0, s14
 80052d2:	eef0 0a67 	vmov.f32	s1, s15
 80052d6:	f7ff fdf7 	bl	8004ec8 <double_clamp>
 80052da:	eeb0 7a40 	vmov.f32	s14, s0
 80052de:	eef0 7a60 	vmov.f32	s15, s1
 80052e2:	ed84 7b00 	vstr	d7, [r4]

		/* Check out value */
		uPID->OutputSum = double_clamp(uPID->OutputSum, uPID->OutMin, uPID->OutMax);
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	ed93 7b1a 	vldr	d7, [r3, #104]	; 0x68
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	ed93 6b1e 	vldr	d6, [r3, #120]	; 0x78
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 80052f8:	eeb0 2a45 	vmov.f32	s4, s10
 80052fc:	eef0 2a65 	vmov.f32	s5, s11
 8005300:	eeb0 1a46 	vmov.f32	s2, s12
 8005304:	eef0 1a66 	vmov.f32	s3, s13
 8005308:	eeb0 0a47 	vmov.f32	s0, s14
 800530c:	eef0 0a67 	vmov.f32	s1, s15
 8005310:	f7ff fdda 	bl	8004ec8 <double_clamp>
 8005314:	eeb0 7a40 	vmov.f32	s14, s0
 8005318:	eef0 7a60 	vmov.f32	s15, s1
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	ed83 7b1a 	vstr	d7, [r3, #104]	; 0x68
 8005322:	e000      	b.n	8005326 <PID_SetOutputLimits+0xbe>
		return;
 8005324:	bf00      	nop
	}
}
 8005326:	371c      	adds	r7, #28
 8005328:	46bd      	mov	sp, r7
 800532a:	bd90      	pop	{r4, r7, pc}

0800532c <PID_SetILimits>:

/* PID I-windup Limits */
void PID_SetILimits(PID_TypeDef *uPID, double Min, double Max){
 800532c:	b580      	push	{r7, lr}
 800532e:	b086      	sub	sp, #24
 8005330:	af00      	add	r7, sp, #0
 8005332:	6178      	str	r0, [r7, #20]
 8005334:	ed87 0b02 	vstr	d0, [r7, #8]
 8005338:	ed87 1b00 	vstr	d1, [r7]
	/* Check value */
	if (Min >= Max){
 800533c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005340:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005344:	f7fb fc06 	bl	8000b54 <__aeabi_dcmpge>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10a      	bne.n	8005364 <PID_SetILimits+0x38>
		return;
	}

	uPID->IMin = Min;
 800534e:	6979      	ldr	r1, [r7, #20]
 8005350:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005354:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
	uPID->IMax = Max;
 8005358:	6979      	ldr	r1, [r7, #20]
 800535a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800535e:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
 8005362:	e000      	b.n	8005366 <PID_SetILimits+0x3a>
		return;
 8005364:	bf00      	nop
}
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <PID_SetTunings>:

/* PID Tunings */
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd){
 800536c:	b580      	push	{r7, lr}
 800536e:	b088      	sub	sp, #32
 8005370:	af00      	add	r7, sp, #0
 8005372:	61f8      	str	r0, [r7, #28]
 8005374:	ed87 0b04 	vstr	d0, [r7, #16]
 8005378:	ed87 1b02 	vstr	d1, [r7, #8]
 800537c:	ed87 2b00 	vstr	d2, [r7]
	/* Check value */
	if (Kp < 0 || Ki < 0 || Kd < 0){
 8005380:	f04f 0200 	mov.w	r2, #0
 8005384:	f04f 0300 	mov.w	r3, #0
 8005388:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800538c:	f7fb fbce 	bl	8000b2c <__aeabi_dcmplt>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d162      	bne.n	800545c <PID_SetTunings+0xf0>
 8005396:	f04f 0200 	mov.w	r2, #0
 800539a:	f04f 0300 	mov.w	r3, #0
 800539e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053a2:	f7fb fbc3 	bl	8000b2c <__aeabi_dcmplt>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d157      	bne.n	800545c <PID_SetTunings+0xf0>
 80053ac:	f04f 0200 	mov.w	r2, #0
 80053b0:	f04f 0300 	mov.w	r3, #0
 80053b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053b8:	f7fb fbb8 	bl	8000b2c <__aeabi_dcmplt>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d14c      	bne.n	800545c <PID_SetTunings+0xf0>
		return;
	}

	uPID->DispKp = Kp;
 80053c2:	69f9      	ldr	r1, [r7, #28]
 80053c4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80053c8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 80053cc:	69f9      	ldr	r1, [r7, #28]
 80053ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053d2:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 80053d6:	69f9      	ldr	r1, [r7, #28]
 80053d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053dc:	e9c1 2308 	strd	r2, r3, [r1, #32]

	uPID->Kp = Kp;
 80053e0:	69f9      	ldr	r1, [r7, #28]
 80053e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80053e6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki;
 80053ea:	69f9      	ldr	r1, [r7, #28]
 80053ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053f0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd;
 80053f4:	69f9      	ldr	r1, [r7, #28]
 80053f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053fa:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* Check direction */
	if (uPID->ControllerDirection == _PID_CD_REVERSE){
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	785b      	ldrb	r3, [r3, #1]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d12b      	bne.n	800545e <PID_SetTunings+0xf2>

		uPID->Kp = (0 - uPID->Kp);
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800540c:	f04f 0000 	mov.w	r0, #0
 8005410:	f04f 0100 	mov.w	r1, #0
 8005414:	f7fa ff60 	bl	80002d8 <__aeabi_dsub>
 8005418:	4602      	mov	r2, r0
 800541a:	460b      	mov	r3, r1
 800541c:	69f9      	ldr	r1, [r7, #28]
 800541e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8005428:	f04f 0000 	mov.w	r0, #0
 800542c:	f04f 0100 	mov.w	r1, #0
 8005430:	f7fa ff52 	bl	80002d8 <__aeabi_dsub>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	69f9      	ldr	r1, [r7, #28]
 800543a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8005444:	f04f 0000 	mov.w	r0, #0
 8005448:	f04f 0100 	mov.w	r1, #0
 800544c:	f7fa ff44 	bl	80002d8 <__aeabi_dsub>
 8005450:	4602      	mov	r2, r0
 8005452:	460b      	mov	r3, r1
 8005454:	69f9      	ldr	r1, [r7, #28]
 8005456:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 800545a:	e000      	b.n	800545e <PID_SetTunings+0xf2>
		return;
 800545c:	bf00      	nop
	}
}
 800545e:	3720      	adds	r7, #32
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <PID_SetControllerDirection>:

/* PID Direction */
void PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction){
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	460b      	mov	r3, r1
 800546e:	70fb      	strb	r3, [r7, #3]
	/* Check parameters */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection)){
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d02e      	beq.n	80054d6 <PID_SetControllerDirection+0x72>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	785b      	ldrb	r3, [r3, #1]
 800547c:	78fa      	ldrb	r2, [r7, #3]
 800547e:	429a      	cmp	r2, r3
 8005480:	d029      	beq.n	80054d6 <PID_SetControllerDirection+0x72>
		uPID->Kp = (0 - uPID->Kp);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8005488:	f04f 0000 	mov.w	r0, #0
 800548c:	f04f 0100 	mov.w	r1, #0
 8005490:	f7fa ff22 	bl	80002d8 <__aeabi_dsub>
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80054a4:	f04f 0000 	mov.w	r0, #0
 80054a8:	f04f 0100 	mov.w	r1, #0
 80054ac:	f7fa ff14 	bl	80002d8 <__aeabi_dsub>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80054c0:	f04f 0000 	mov.w	r0, #0
 80054c4:	f04f 0100 	mov.w	r1, #0
 80054c8:	f7fa ff06 	bl	80002d8 <__aeabi_dsub>
 80054cc:	4602      	mov	r2, r0
 80054ce:	460b      	mov	r3, r1
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	}

	uPID->ControllerDirection = Direction;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	78fa      	ldrb	r2, [r7, #3]
 80054da:	705a      	strb	r2, [r3, #1]
}
 80054dc:	bf00      	nop
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <PID_SetSampleTime>:
PIDCD_TypeDef PID_GetDirection(PID_TypeDef *uPID){
	return uPID->ControllerDirection;
}

/* PID Sampling */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime, int32_t updateOnCall){
 80054e4:	b5b0      	push	{r4, r5, r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
	if(updateOnCall > 0){
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	dd01      	ble.n	80054fa <PID_SetSampleTime+0x16>
		updateOnCall = 1;
 80054f6:	2301      	movs	r3, #1
 80054f8:	607b      	str	r3, [r7, #4]
	}
	uPID->updateOnEveryCall = updateOnCall;
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	60da      	str	r2, [r3, #12]
	double ratio;

	/* Check value */
	if (NewSampleTime > 0){
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2b00      	cmp	r3, #0
 8005504:	dd2e      	ble.n	8005564 <PID_SetSampleTime+0x80>
		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8005506:	68b8      	ldr	r0, [r7, #8]
 8005508:	f7fb f834 	bl	8000574 <__aeabi_i2d>
 800550c:	4604      	mov	r4, r0
 800550e:	460d      	mov	r5, r1
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	4618      	mov	r0, r3
 8005516:	f7fb f81d 	bl	8000554 <__aeabi_ui2d>
 800551a:	4602      	mov	r2, r0
 800551c:	460b      	mov	r3, r1
 800551e:	4620      	mov	r0, r4
 8005520:	4629      	mov	r1, r5
 8005522:	f7fb f9bb 	bl	800089c <__aeabi_ddiv>
 8005526:	4602      	mov	r2, r0
 8005528:	460b      	mov	r3, r1
 800552a:	e9c7 2304 	strd	r2, r3, [r7, #16]

		uPID->Ki *= ratio;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8005534:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005538:	f7fb f886 	bl	8000648 <__aeabi_dmul>
 800553c:	4602      	mov	r2, r0
 800553e:	460b      	mov	r3, r1
 8005540:	68f9      	ldr	r1, [r7, #12]
 8005542:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800554c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005550:	f7fb f9a4 	bl	800089c <__aeabi_ddiv>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	68f9      	ldr	r1, [r7, #12]
 800555a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 800555e:	68ba      	ldr	r2, [r7, #8]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	609a      	str	r2, [r3, #8]
	}
}
 8005564:	bf00      	nop
 8005566:	3718      	adds	r7, #24
 8005568:	46bd      	mov	sp, r7
 800556a:	bdb0      	pop	{r4, r5, r7, pc}

0800556c <PID_GetPpart>:
double PID_GetKd(PID_TypeDef *uPID){
	return uPID->DispKd;
}

/* Get current contributions*/
double PID_GetPpart(PID_TypeDef *uPID){
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
	return uPID->DispKp_part;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800557a:	ec43 2b17 	vmov	d7, r2, r3
}
 800557e:	eeb0 0a47 	vmov.f32	s0, s14
 8005582:	eef0 0a67 	vmov.f32	s1, s15
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <PID_GetIpart>:
double PID_GetIpart(PID_TypeDef *uPID){
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
	return uPID->DispKi_part;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800559e:	ec43 2b17 	vmov	d7, r2, r3
}
 80055a2:	eeb0 0a47 	vmov.f32	s0, s14
 80055a6:	eef0 0a67 	vmov.f32	s1, s15
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <PID_GetDpart>:
double PID_GetDpart(PID_TypeDef *uPID){
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
	return uPID->DispKd_part;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80055c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80055c6:	eeb0 0a47 	vmov.f32	s0, s14
 80055ca:	eef0 0a67 	vmov.f32	s1, s15
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055de:	4b0f      	ldr	r3, [pc, #60]	; (800561c <HAL_MspInit+0x44>)
 80055e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055e2:	4a0e      	ldr	r2, [pc, #56]	; (800561c <HAL_MspInit+0x44>)
 80055e4:	f043 0301 	orr.w	r3, r3, #1
 80055e8:	6613      	str	r3, [r2, #96]	; 0x60
 80055ea:	4b0c      	ldr	r3, [pc, #48]	; (800561c <HAL_MspInit+0x44>)
 80055ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	607b      	str	r3, [r7, #4]
 80055f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055f6:	4b09      	ldr	r3, [pc, #36]	; (800561c <HAL_MspInit+0x44>)
 80055f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055fa:	4a08      	ldr	r2, [pc, #32]	; (800561c <HAL_MspInit+0x44>)
 80055fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005600:	6593      	str	r3, [r2, #88]	; 0x58
 8005602:	4b06      	ldr	r3, [pc, #24]	; (800561c <HAL_MspInit+0x44>)
 8005604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800560a:	603b      	str	r3, [r7, #0]
 800560c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800560e:	f005 fa0d 	bl	800aa2c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005612:	bf00      	nop
 8005614:	3708      	adds	r7, #8
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	40021000 	.word	0x40021000

08005620 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b09e      	sub	sp, #120	; 0x78
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005628:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800562c:	2200      	movs	r2, #0
 800562e:	601a      	str	r2, [r3, #0]
 8005630:	605a      	str	r2, [r3, #4]
 8005632:	609a      	str	r2, [r3, #8]
 8005634:	60da      	str	r2, [r3, #12]
 8005636:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005638:	f107 0320 	add.w	r3, r7, #32
 800563c:	2244      	movs	r2, #68	; 0x44
 800563e:	2100      	movs	r1, #0
 8005640:	4618      	mov	r0, r3
 8005642:	f00c fea8 	bl	8012396 <memset>
  if(hadc->Instance==ADC1)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800564e:	d171      	bne.n	8005734 <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005650:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005654:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005656:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800565a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800565c:	f107 0320 	add.w	r3, r7, #32
 8005660:	4618      	mov	r0, r3
 8005662:	f005 ff21 	bl	800b4a8 <HAL_RCCEx_PeriphCLKConfig>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800566c:	f7ff fb1c 	bl	8004ca8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005670:	4b64      	ldr	r3, [pc, #400]	; (8005804 <HAL_ADC_MspInit+0x1e4>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3301      	adds	r3, #1
 8005676:	4a63      	ldr	r2, [pc, #396]	; (8005804 <HAL_ADC_MspInit+0x1e4>)
 8005678:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800567a:	4b62      	ldr	r3, [pc, #392]	; (8005804 <HAL_ADC_MspInit+0x1e4>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d10b      	bne.n	800569a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005682:	4b61      	ldr	r3, [pc, #388]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 8005684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005686:	4a60      	ldr	r2, [pc, #384]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 8005688:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800568c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800568e:	4b5e      	ldr	r3, [pc, #376]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 8005690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005692:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005696:	61fb      	str	r3, [r7, #28]
 8005698:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800569a:	4b5b      	ldr	r3, [pc, #364]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 800569c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800569e:	4a5a      	ldr	r2, [pc, #360]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 80056a0:	f043 0301 	orr.w	r3, r3, #1
 80056a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80056a6:	4b58      	ldr	r3, [pc, #352]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 80056a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	61bb      	str	r3, [r7, #24]
 80056b0:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = VBUS_Pin|THERMOCOUPLE_Pin;
 80056b2:	230c      	movs	r3, #12
 80056b4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80056b6:	2303      	movs	r3, #3
 80056b8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ba:	2300      	movs	r3, #0
 80056bc:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056be:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80056c2:	4619      	mov	r1, r3
 80056c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056c8:	f004 fe10 	bl	800a2ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 80056cc:	4b4f      	ldr	r3, [pc, #316]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 80056ce:	4a50      	ldr	r2, [pc, #320]	; (8005810 <HAL_ADC_MspInit+0x1f0>)
 80056d0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80056d2:	4b4e      	ldr	r3, [pc, #312]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 80056d4:	2205      	movs	r2, #5
 80056d6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80056d8:	4b4c      	ldr	r3, [pc, #304]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 80056da:	2200      	movs	r2, #0
 80056dc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80056de:	4b4b      	ldr	r3, [pc, #300]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80056e4:	4b49      	ldr	r3, [pc, #292]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 80056e6:	2280      	movs	r2, #128	; 0x80
 80056e8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80056ea:	4b48      	ldr	r3, [pc, #288]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 80056ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056f0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80056f2:	4b46      	ldr	r3, [pc, #280]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 80056f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056f8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80056fa:	4b44      	ldr	r3, [pc, #272]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 80056fc:	2220      	movs	r2, #32
 80056fe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005700:	4b42      	ldr	r3, [pc, #264]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 8005702:	2200      	movs	r2, #0
 8005704:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005706:	4841      	ldr	r0, [pc, #260]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 8005708:	f004 f834 	bl	8009774 <HAL_DMA_Init>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8005712:	f7ff fac9 	bl	8004ca8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a3c      	ldr	r2, [pc, #240]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 800571a:	655a      	str	r2, [r3, #84]	; 0x54
 800571c:	4a3b      	ldr	r2, [pc, #236]	; (800580c <HAL_ADC_MspInit+0x1ec>)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 10, 0);
 8005722:	2200      	movs	r2, #0
 8005724:	210a      	movs	r1, #10
 8005726:	2012      	movs	r0, #18
 8005728:	f003 fde9 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800572c:	2012      	movs	r0, #18
 800572e:	f003 fe00 	bl	8009332 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005732:	e062      	b.n	80057fa <HAL_ADC_MspInit+0x1da>
  else if(hadc->Instance==ADC2)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a36      	ldr	r2, [pc, #216]	; (8005814 <HAL_ADC_MspInit+0x1f4>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d15d      	bne.n	80057fa <HAL_ADC_MspInit+0x1da>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800573e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005742:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005744:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005748:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800574a:	f107 0320 	add.w	r3, r7, #32
 800574e:	4618      	mov	r0, r3
 8005750:	f005 feaa 	bl	800b4a8 <HAL_RCCEx_PeriphCLKConfig>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <HAL_ADC_MspInit+0x13e>
      Error_Handler();
 800575a:	f7ff faa5 	bl	8004ca8 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800575e:	4b29      	ldr	r3, [pc, #164]	; (8005804 <HAL_ADC_MspInit+0x1e4>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3301      	adds	r3, #1
 8005764:	4a27      	ldr	r2, [pc, #156]	; (8005804 <HAL_ADC_MspInit+0x1e4>)
 8005766:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005768:	4b26      	ldr	r3, [pc, #152]	; (8005804 <HAL_ADC_MspInit+0x1e4>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d10b      	bne.n	8005788 <HAL_ADC_MspInit+0x168>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005770:	4b25      	ldr	r3, [pc, #148]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 8005772:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005774:	4a24      	ldr	r2, [pc, #144]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 8005776:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800577a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800577c:	4b22      	ldr	r3, [pc, #136]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 800577e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005784:	617b      	str	r3, [r7, #20]
 8005786:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005788:	4b1f      	ldr	r3, [pc, #124]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 800578a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800578c:	4a1e      	ldr	r2, [pc, #120]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 800578e:	f043 0320 	orr.w	r3, r3, #32
 8005792:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005794:	4b1c      	ldr	r3, [pc, #112]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 8005796:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005798:	f003 0320 	and.w	r3, r3, #32
 800579c:	613b      	str	r3, [r7, #16]
 800579e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80057a0:	4b19      	ldr	r3, [pc, #100]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 80057a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057a4:	4a18      	ldr	r2, [pc, #96]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 80057a6:	f043 0301 	orr.w	r3, r3, #1
 80057aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80057ac:	4b16      	ldr	r3, [pc, #88]	; (8005808 <HAL_ADC_MspInit+0x1e8>)
 80057ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057b0:	f003 0301 	and.w	r3, r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_Pin;
 80057b8:	2302      	movs	r3, #2
 80057ba:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057bc:	2303      	movs	r3, #3
 80057be:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057c0:	2300      	movs	r3, #0
 80057c2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(CURRENT_GPIO_Port, &GPIO_InitStruct);
 80057c4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80057c8:	4619      	mov	r1, r3
 80057ca:	4813      	ldr	r0, [pc, #76]	; (8005818 <HAL_ADC_MspInit+0x1f8>)
 80057cc:	f004 fd8e 	bl	800a2ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I_LEAK_Pin;
 80057d0:	2302      	movs	r3, #2
 80057d2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057d4:	2303      	movs	r3, #3
 80057d6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057d8:	2300      	movs	r3, #0
 80057da:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(I_LEAK_GPIO_Port, &GPIO_InitStruct);
 80057dc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80057e0:	4619      	mov	r1, r3
 80057e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80057e6:	f004 fd81 	bl	800a2ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 10, 0);
 80057ea:	2200      	movs	r2, #0
 80057ec:	210a      	movs	r1, #10
 80057ee:	2012      	movs	r0, #18
 80057f0:	f003 fd85 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80057f4:	2012      	movs	r0, #18
 80057f6:	f003 fd9c 	bl	8009332 <HAL_NVIC_EnableIRQ>
}
 80057fa:	bf00      	nop
 80057fc:	3778      	adds	r7, #120	; 0x78
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	20002578 	.word	0x20002578
 8005808:	40021000 	.word	0x40021000
 800580c:	2000204c 	.word	0x2000204c
 8005810:	40020030 	.word	0x40020030
 8005814:	50000100 	.word	0x50000100
 8005818:	48001400 	.word	0x48001400

0800581c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a0a      	ldr	r2, [pc, #40]	; (8005854 <HAL_CRC_MspInit+0x38>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d10b      	bne.n	8005846 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800582e:	4b0a      	ldr	r3, [pc, #40]	; (8005858 <HAL_CRC_MspInit+0x3c>)
 8005830:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005832:	4a09      	ldr	r2, [pc, #36]	; (8005858 <HAL_CRC_MspInit+0x3c>)
 8005834:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005838:	6493      	str	r3, [r2, #72]	; 0x48
 800583a:	4b07      	ldr	r3, [pc, #28]	; (8005858 <HAL_CRC_MspInit+0x3c>)
 800583c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800583e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005842:	60fb      	str	r3, [r7, #12]
 8005844:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8005846:	bf00      	nop
 8005848:	3714      	adds	r7, #20
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	40023000 	.word	0x40023000
 8005858:	40021000 	.word	0x40021000

0800585c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b09c      	sub	sp, #112	; 0x70
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005864:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005868:	2200      	movs	r2, #0
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	605a      	str	r2, [r3, #4]
 800586e:	609a      	str	r2, [r3, #8]
 8005870:	60da      	str	r2, [r3, #12]
 8005872:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005874:	f107 0318 	add.w	r3, r7, #24
 8005878:	2244      	movs	r2, #68	; 0x44
 800587a:	2100      	movs	r1, #0
 800587c:	4618      	mov	r0, r3
 800587e:	f00c fd8a 	bl	8012396 <memset>
  if(hi2c->Instance==I2C1)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a2e      	ldr	r2, [pc, #184]	; (8005940 <HAL_I2C_MspInit+0xe4>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d154      	bne.n	8005936 <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800588c:	2340      	movs	r3, #64	; 0x40
 800588e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005890:	2300      	movs	r3, #0
 8005892:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005894:	f107 0318 	add.w	r3, r7, #24
 8005898:	4618      	mov	r0, r3
 800589a:	f005 fe05 	bl	800b4a8 <HAL_RCCEx_PeriphCLKConfig>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d001      	beq.n	80058a8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80058a4:	f7ff fa00 	bl	8004ca8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80058a8:	4b26      	ldr	r3, [pc, #152]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 80058aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058ac:	4a25      	ldr	r2, [pc, #148]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 80058ae:	f043 0301 	orr.w	r3, r3, #1
 80058b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80058b4:	4b23      	ldr	r3, [pc, #140]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 80058b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058b8:	f003 0301 	and.w	r3, r3, #1
 80058bc:	617b      	str	r3, [r7, #20]
 80058be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058c0:	4b20      	ldr	r3, [pc, #128]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 80058c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c4:	4a1f      	ldr	r2, [pc, #124]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 80058c6:	f043 0302 	orr.w	r3, r3, #2
 80058ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80058cc:	4b1d      	ldr	r3, [pc, #116]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 80058ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	613b      	str	r3, [r7, #16]
 80058d6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80058d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058dc:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058de:	2312      	movs	r3, #18
 80058e0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058e2:	2300      	movs	r3, #0
 80058e4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058e6:	2300      	movs	r3, #0
 80058e8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80058ea:	2304      	movs	r3, #4
 80058ec:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058ee:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80058f2:	4619      	mov	r1, r3
 80058f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058f8:	f004 fcf8 	bl	800a2ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80058fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005900:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005902:	2312      	movs	r3, #18
 8005904:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005906:	2300      	movs	r3, #0
 8005908:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800590a:	2300      	movs	r3, #0
 800590c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800590e:	2304      	movs	r3, #4
 8005910:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005912:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005916:	4619      	mov	r1, r3
 8005918:	480b      	ldr	r0, [pc, #44]	; (8005948 <HAL_I2C_MspInit+0xec>)
 800591a:	f004 fce7 	bl	800a2ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800591e:	4b09      	ldr	r3, [pc, #36]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 8005920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005922:	4a08      	ldr	r2, [pc, #32]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 8005924:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005928:	6593      	str	r3, [r2, #88]	; 0x58
 800592a:	4b06      	ldr	r3, [pc, #24]	; (8005944 <HAL_I2C_MspInit+0xe8>)
 800592c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800592e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005932:	60fb      	str	r3, [r7, #12]
 8005934:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005936:	bf00      	nop
 8005938:	3770      	adds	r7, #112	; 0x70
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	40005400 	.word	0x40005400
 8005944:	40021000 	.word	0x40021000
 8005948:	48000400 	.word	0x48000400

0800594c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b08a      	sub	sp, #40	; 0x28
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005954:	f107 0314 	add.w	r3, r7, #20
 8005958:	2200      	movs	r2, #0
 800595a:	601a      	str	r2, [r3, #0]
 800595c:	605a      	str	r2, [r3, #4]
 800595e:	609a      	str	r2, [r3, #8]
 8005960:	60da      	str	r2, [r3, #12]
 8005962:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a2c      	ldr	r2, [pc, #176]	; (8005a1c <HAL_SPI_MspInit+0xd0>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d151      	bne.n	8005a12 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800596e:	4b2c      	ldr	r3, [pc, #176]	; (8005a20 <HAL_SPI_MspInit+0xd4>)
 8005970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005972:	4a2b      	ldr	r2, [pc, #172]	; (8005a20 <HAL_SPI_MspInit+0xd4>)
 8005974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005978:	6593      	str	r3, [r2, #88]	; 0x58
 800597a:	4b29      	ldr	r3, [pc, #164]	; (8005a20 <HAL_SPI_MspInit+0xd4>)
 800597c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800597e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005982:	613b      	str	r3, [r7, #16]
 8005984:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005986:	4b26      	ldr	r3, [pc, #152]	; (8005a20 <HAL_SPI_MspInit+0xd4>)
 8005988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800598a:	4a25      	ldr	r2, [pc, #148]	; (8005a20 <HAL_SPI_MspInit+0xd4>)
 800598c:	f043 0302 	orr.w	r3, r3, #2
 8005990:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005992:	4b23      	ldr	r3, [pc, #140]	; (8005a20 <HAL_SPI_MspInit+0xd4>)
 8005994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	60fb      	str	r3, [r7, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800599e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80059a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059a4:	2302      	movs	r3, #2
 80059a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059a8:	2300      	movs	r3, #0
 80059aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059ac:	2300      	movs	r3, #0
 80059ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80059b0:	2305      	movs	r3, #5
 80059b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059b4:	f107 0314 	add.w	r3, r7, #20
 80059b8:	4619      	mov	r1, r3
 80059ba:	481a      	ldr	r0, [pc, #104]	; (8005a24 <HAL_SPI_MspInit+0xd8>)
 80059bc:	f004 fc96 	bl	800a2ec <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel1;
 80059c0:	4b19      	ldr	r3, [pc, #100]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059c2:	4a1a      	ldr	r2, [pc, #104]	; (8005a2c <HAL_SPI_MspInit+0xe0>)
 80059c4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80059c6:	4b18      	ldr	r3, [pc, #96]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059c8:	220d      	movs	r2, #13
 80059ca:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059cc:	4b16      	ldr	r3, [pc, #88]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059ce:	2210      	movs	r2, #16
 80059d0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059d2:	4b15      	ldr	r3, [pc, #84]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80059d8:	4b13      	ldr	r3, [pc, #76]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059da:	2280      	movs	r2, #128	; 0x80
 80059dc:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059de:	4b12      	ldr	r3, [pc, #72]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059e4:	4b10      	ldr	r3, [pc, #64]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80059ea:	4b0f      	ldr	r3, [pc, #60]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059ec:	2200      	movs	r2, #0
 80059ee:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80059f0:	4b0d      	ldr	r3, [pc, #52]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80059f6:	480c      	ldr	r0, [pc, #48]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 80059f8:	f003 febc 	bl	8009774 <HAL_DMA_Init>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d001      	beq.n	8005a06 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8005a02:	f7ff f951 	bl	8004ca8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a07      	ldr	r2, [pc, #28]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 8005a0a:	655a      	str	r2, [r3, #84]	; 0x54
 8005a0c:	4a06      	ldr	r2, [pc, #24]	; (8005a28 <HAL_SPI_MspInit+0xdc>)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005a12:	bf00      	nop
 8005a14:	3728      	adds	r7, #40	; 0x28
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	40003800 	.word	0x40003800
 8005a20:	40021000 	.word	0x40021000
 8005a24:	48000400 	.word	0x48000400
 8005a28:	20002188 	.word	0x20002188
 8005a2c:	40020008 	.word	0x40020008

08005a30 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a22      	ldr	r2, [pc, #136]	; (8005ac8 <HAL_TIM_PWM_MspInit+0x98>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d12c      	bne.n	8005a9c <HAL_TIM_PWM_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005a42:	4b22      	ldr	r3, [pc, #136]	; (8005acc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a46:	4a21      	ldr	r2, [pc, #132]	; (8005acc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a4c:	6613      	str	r3, [r2, #96]	; 0x60
 8005a4e:	4b1f      	ldr	r3, [pc, #124]	; (8005acc <HAL_TIM_PWM_MspInit+0x9c>)
 8005a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a56:	60fb      	str	r3, [r7, #12]
 8005a58:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	2100      	movs	r1, #0
 8005a5e:	2018      	movs	r0, #24
 8005a60:	f003 fc4d 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005a64:	2018      	movs	r0, #24
 8005a66:	f003 fc64 	bl	8009332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	2019      	movs	r0, #25
 8005a70:	f003 fc45 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005a74:	2019      	movs	r0, #25
 8005a76:	f003 fc5c 	bl	8009332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	2100      	movs	r1, #0
 8005a7e:	201a      	movs	r0, #26
 8005a80:	f003 fc3d 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8005a84:	201a      	movs	r0, #26
 8005a86:	f003 fc54 	bl	8009332 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	201b      	movs	r0, #27
 8005a90:	f003 fc35 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8005a94:	201b      	movs	r0, #27
 8005a96:	f003 fc4c 	bl	8009332 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005a9a:	e010      	b.n	8005abe <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM4)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a0b      	ldr	r2, [pc, #44]	; (8005ad0 <HAL_TIM_PWM_MspInit+0xa0>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d10b      	bne.n	8005abe <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005aa6:	4b09      	ldr	r3, [pc, #36]	; (8005acc <HAL_TIM_PWM_MspInit+0x9c>)
 8005aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aaa:	4a08      	ldr	r2, [pc, #32]	; (8005acc <HAL_TIM_PWM_MspInit+0x9c>)
 8005aac:	f043 0304 	orr.w	r3, r3, #4
 8005ab0:	6593      	str	r3, [r2, #88]	; 0x58
 8005ab2:	4b06      	ldr	r3, [pc, #24]	; (8005acc <HAL_TIM_PWM_MspInit+0x9c>)
 8005ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ab6:	f003 0304 	and.w	r3, r3, #4
 8005aba:	60bb      	str	r3, [r7, #8]
 8005abc:	68bb      	ldr	r3, [r7, #8]
}
 8005abe:	bf00      	nop
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	40012c00 	.word	0x40012c00
 8005acc:	40021000 	.word	0x40021000
 8005ad0:	40000800 	.word	0x40000800

08005ad4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b08a      	sub	sp, #40	; 0x28
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005adc:	f107 0314 	add.w	r3, r7, #20
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	601a      	str	r2, [r3, #0]
 8005ae4:	605a      	str	r2, [r3, #4]
 8005ae6:	609a      	str	r2, [r3, #8]
 8005ae8:	60da      	str	r2, [r3, #12]
 8005aea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005af4:	d144      	bne.n	8005b80 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005af6:	4b24      	ldr	r3, [pc, #144]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005afa:	4a23      	ldr	r2, [pc, #140]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005afc:	f043 0301 	orr.w	r3, r3, #1
 8005b00:	6593      	str	r3, [r2, #88]	; 0x58
 8005b02:	4b21      	ldr	r3, [pc, #132]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	613b      	str	r3, [r7, #16]
 8005b0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b0e:	4b1e      	ldr	r3, [pc, #120]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b12:	4a1d      	ldr	r2, [pc, #116]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b14:	f043 0301 	orr.w	r3, r3, #1
 8005b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b1a:	4b1b      	ldr	r3, [pc, #108]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	60fb      	str	r3, [r7, #12]
 8005b24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b26:	4b18      	ldr	r3, [pc, #96]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b2a:	4a17      	ldr	r2, [pc, #92]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b2c:	f043 0302 	orr.w	r3, r3, #2
 8005b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b32:	4b15      	ldr	r3, [pc, #84]	; (8005b88 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	60bb      	str	r3, [r7, #8]
 8005b3c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b42:	2302      	movs	r3, #2
 8005b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b46:	2300      	movs	r3, #0
 8005b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_A_GPIO_Port, &GPIO_InitStruct);
 8005b52:	f107 0314 	add.w	r3, r7, #20
 8005b56:	4619      	mov	r1, r3
 8005b58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005b5c:	f004 fbc6 	bl	800a2ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENC_B_Pin;
 8005b60:	2308      	movs	r3, #8
 8005b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b64:	2302      	movs	r3, #2
 8005b66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005b70:	2301      	movs	r3, #1
 8005b72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ENC_B_GPIO_Port, &GPIO_InitStruct);
 8005b74:	f107 0314 	add.w	r3, r7, #20
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4804      	ldr	r0, [pc, #16]	; (8005b8c <HAL_TIM_Encoder_MspInit+0xb8>)
 8005b7c:	f004 fbb6 	bl	800a2ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8005b80:	bf00      	nop
 8005b82:	3728      	adds	r7, #40	; 0x28
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	40021000 	.word	0x40021000
 8005b8c:	48000400 	.word	0x48000400

08005b90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a34      	ldr	r2, [pc, #208]	; (8005c70 <HAL_TIM_Base_MspInit+0xe0>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d114      	bne.n	8005bcc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005ba2:	4b34      	ldr	r3, [pc, #208]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005ba4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ba6:	4a33      	ldr	r2, [pc, #204]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005ba8:	f043 0310 	orr.w	r3, r3, #16
 8005bac:	6593      	str	r3, [r2, #88]	; 0x58
 8005bae:	4b31      	ldr	r3, [pc, #196]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bb2:	f003 0310 	and.w	r3, r3, #16
 8005bb6:	617b      	str	r3, [r7, #20]
 8005bb8:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	2036      	movs	r0, #54	; 0x36
 8005bc0:	f003 fb9d 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005bc4:	2036      	movs	r0, #54	; 0x36
 8005bc6:	f003 fbb4 	bl	8009332 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8005bca:	e04c      	b.n	8005c66 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM7)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a29      	ldr	r2, [pc, #164]	; (8005c78 <HAL_TIM_Base_MspInit+0xe8>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d114      	bne.n	8005c00 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005bd6:	4b27      	ldr	r3, [pc, #156]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bda:	4a26      	ldr	r2, [pc, #152]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005bdc:	f043 0320 	orr.w	r3, r3, #32
 8005be0:	6593      	str	r3, [r2, #88]	; 0x58
 8005be2:	4b24      	ldr	r3, [pc, #144]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be6:	f003 0320 	and.w	r3, r3, #32
 8005bea:	613b      	str	r3, [r7, #16]
 8005bec:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005bee:	2200      	movs	r2, #0
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	2037      	movs	r0, #55	; 0x37
 8005bf4:	f003 fb83 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005bf8:	2037      	movs	r0, #55	; 0x37
 8005bfa:	f003 fb9a 	bl	8009332 <HAL_NVIC_EnableIRQ>
}
 8005bfe:	e032      	b.n	8005c66 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM16)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a1d      	ldr	r2, [pc, #116]	; (8005c7c <HAL_TIM_Base_MspInit+0xec>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d114      	bne.n	8005c34 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005c0a:	4b1a      	ldr	r3, [pc, #104]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005c0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c0e:	4a19      	ldr	r2, [pc, #100]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c14:	6613      	str	r3, [r2, #96]	; 0x60
 8005c16:	4b17      	ldr	r3, [pc, #92]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c1e:	60fb      	str	r3, [r7, #12]
 8005c20:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005c22:	2200      	movs	r2, #0
 8005c24:	2100      	movs	r1, #0
 8005c26:	2019      	movs	r0, #25
 8005c28:	f003 fb69 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005c2c:	2019      	movs	r0, #25
 8005c2e:	f003 fb80 	bl	8009332 <HAL_NVIC_EnableIRQ>
}
 8005c32:	e018      	b.n	8005c66 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM17)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a11      	ldr	r2, [pc, #68]	; (8005c80 <HAL_TIM_Base_MspInit+0xf0>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d113      	bne.n	8005c66 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005c3e:	4b0d      	ldr	r3, [pc, #52]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c42:	4a0c      	ldr	r2, [pc, #48]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005c44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c48:	6613      	str	r3, [r2, #96]	; 0x60
 8005c4a:	4b0a      	ldr	r3, [pc, #40]	; (8005c74 <HAL_TIM_Base_MspInit+0xe4>)
 8005c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c52:	60bb      	str	r3, [r7, #8]
 8005c54:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8005c56:	2200      	movs	r2, #0
 8005c58:	2100      	movs	r1, #0
 8005c5a:	201a      	movs	r0, #26
 8005c5c:	f003 fb4f 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8005c60:	201a      	movs	r0, #26
 8005c62:	f003 fb66 	bl	8009332 <HAL_NVIC_EnableIRQ>
}
 8005c66:	bf00      	nop
 8005c68:	3718      	adds	r7, #24
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	40001000 	.word	0x40001000
 8005c74:	40021000 	.word	0x40021000
 8005c78:	40001400 	.word	0x40001400
 8005c7c:	40014400 	.word	0x40014400
 8005c80:	40014800 	.word	0x40014800

08005c84 <HAL_TIM_OnePulse_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_onepulse: TIM_OnePulse handle pointer
* @retval None
*/
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef* htim_onepulse)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  if(htim_onepulse->Instance==TIM8)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a0a      	ldr	r2, [pc, #40]	; (8005cbc <HAL_TIM_OnePulse_MspInit+0x38>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d10b      	bne.n	8005cae <HAL_TIM_OnePulse_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005c96:	4b0a      	ldr	r3, [pc, #40]	; (8005cc0 <HAL_TIM_OnePulse_MspInit+0x3c>)
 8005c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c9a:	4a09      	ldr	r2, [pc, #36]	; (8005cc0 <HAL_TIM_OnePulse_MspInit+0x3c>)
 8005c9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ca0:	6613      	str	r3, [r2, #96]	; 0x60
 8005ca2:	4b07      	ldr	r3, [pc, #28]	; (8005cc0 <HAL_TIM_OnePulse_MspInit+0x3c>)
 8005ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ca6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005caa:	60fb      	str	r3, [r7, #12]
 8005cac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005cae:	bf00      	nop
 8005cb0:	3714      	adds	r7, #20
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	40013400 	.word	0x40013400
 8005cc0:	40021000 	.word	0x40021000

08005cc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b08a      	sub	sp, #40	; 0x28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ccc:	f107 0314 	add.w	r3, r7, #20
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	605a      	str	r2, [r3, #4]
 8005cd6:	609a      	str	r2, [r3, #8]
 8005cd8:	60da      	str	r2, [r3, #12]
 8005cda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a22      	ldr	r2, [pc, #136]	; (8005d6c <HAL_TIM_MspPostInit+0xa8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d11c      	bne.n	8005d20 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005ce6:	4b22      	ldr	r3, [pc, #136]	; (8005d70 <HAL_TIM_MspPostInit+0xac>)
 8005ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cea:	4a21      	ldr	r2, [pc, #132]	; (8005d70 <HAL_TIM_MspPostInit+0xac>)
 8005cec:	f043 0320 	orr.w	r3, r3, #32
 8005cf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cf2:	4b1f      	ldr	r3, [pc, #124]	; (8005d70 <HAL_TIM_MspPostInit+0xac>)
 8005cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf6:	f003 0320 	and.w	r3, r3, #32
 8005cfa:	613b      	str	r3, [r7, #16]
 8005cfc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PF0-OSC_IN     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = HEATER_Pin;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d02:	2302      	movs	r3, #2
 8005d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d06:	2300      	movs	r3, #0
 8005d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005d0e:	2306      	movs	r3, #6
 8005d10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HEATER_GPIO_Port, &GPIO_InitStruct);
 8005d12:	f107 0314 	add.w	r3, r7, #20
 8005d16:	4619      	mov	r1, r3
 8005d18:	4816      	ldr	r0, [pc, #88]	; (8005d74 <HAL_TIM_MspPostInit+0xb0>)
 8005d1a:	f004 fae7 	bl	800a2ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005d1e:	e020      	b.n	8005d62 <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM4)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a14      	ldr	r2, [pc, #80]	; (8005d78 <HAL_TIM_MspPostInit+0xb4>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d11b      	bne.n	8005d62 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d2a:	4b11      	ldr	r3, [pc, #68]	; (8005d70 <HAL_TIM_MspPostInit+0xac>)
 8005d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d2e:	4a10      	ldr	r2, [pc, #64]	; (8005d70 <HAL_TIM_MspPostInit+0xac>)
 8005d30:	f043 0302 	orr.w	r3, r3, #2
 8005d34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d36:	4b0e      	ldr	r3, [pc, #56]	; (8005d70 <HAL_TIM_MspPostInit+0xac>)
 8005d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d3a:	f003 0302 	and.w	r3, r3, #2
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8005d42:	2380      	movs	r3, #128	; 0x80
 8005d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d46:	2302      	movs	r3, #2
 8005d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005d52:	2302      	movs	r3, #2
 8005d54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8005d56:	f107 0314 	add.w	r3, r7, #20
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	4807      	ldr	r0, [pc, #28]	; (8005d7c <HAL_TIM_MspPostInit+0xb8>)
 8005d5e:	f004 fac5 	bl	800a2ec <HAL_GPIO_Init>
}
 8005d62:	bf00      	nop
 8005d64:	3728      	adds	r7, #40	; 0x28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	40012c00 	.word	0x40012c00
 8005d70:	40021000 	.word	0x40021000
 8005d74:	48001400 	.word	0x48001400
 8005d78:	40000800 	.word	0x40000800
 8005d7c:	48000400 	.word	0x48000400

08005d80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b09a      	sub	sp, #104	; 0x68
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d88:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	601a      	str	r2, [r3, #0]
 8005d90:	605a      	str	r2, [r3, #4]
 8005d92:	609a      	str	r2, [r3, #8]
 8005d94:	60da      	str	r2, [r3, #12]
 8005d96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005d98:	f107 0310 	add.w	r3, r7, #16
 8005d9c:	2244      	movs	r2, #68	; 0x44
 8005d9e:	2100      	movs	r1, #0
 8005da0:	4618      	mov	r0, r3
 8005da2:	f00c faf8 	bl	8012396 <memset>
  if(huart->Instance==USART1)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a23      	ldr	r2, [pc, #140]	; (8005e38 <HAL_UART_MspInit+0xb8>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d13f      	bne.n	8005e30 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005db0:	2301      	movs	r3, #1
 8005db2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005db4:	2300      	movs	r3, #0
 8005db6:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005db8:	f107 0310 	add.w	r3, r7, #16
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f005 fb73 	bl	800b4a8 <HAL_RCCEx_PeriphCLKConfig>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005dc8:	f7fe ff6e 	bl	8004ca8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005dcc:	4b1b      	ldr	r3, [pc, #108]	; (8005e3c <HAL_UART_MspInit+0xbc>)
 8005dce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dd0:	4a1a      	ldr	r2, [pc, #104]	; (8005e3c <HAL_UART_MspInit+0xbc>)
 8005dd2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dd6:	6613      	str	r3, [r2, #96]	; 0x60
 8005dd8:	4b18      	ldr	r3, [pc, #96]	; (8005e3c <HAL_UART_MspInit+0xbc>)
 8005dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ddc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005de0:	60fb      	str	r3, [r7, #12]
 8005de2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005de4:	4b15      	ldr	r3, [pc, #84]	; (8005e3c <HAL_UART_MspInit+0xbc>)
 8005de6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005de8:	4a14      	ldr	r2, [pc, #80]	; (8005e3c <HAL_UART_MspInit+0xbc>)
 8005dea:	f043 0301 	orr.w	r3, r3, #1
 8005dee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005df0:	4b12      	ldr	r3, [pc, #72]	; (8005e3c <HAL_UART_MspInit+0xbc>)
 8005df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005df4:	f003 0301 	and.w	r3, r3, #1
 8005df8:	60bb      	str	r3, [r7, #8]
 8005dfa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005dfc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005e00:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e02:	2302      	movs	r3, #2
 8005e04:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005e0e:	2307      	movs	r3, #7
 8005e10:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e12:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005e16:	4619      	mov	r1, r3
 8005e18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005e1c:	f004 fa66 	bl	800a2ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005e20:	2200      	movs	r2, #0
 8005e22:	2100      	movs	r1, #0
 8005e24:	2025      	movs	r0, #37	; 0x25
 8005e26:	f003 fa6a 	bl	80092fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005e2a:	2025      	movs	r0, #37	; 0x25
 8005e2c:	f003 fa81 	bl	8009332 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005e30:	bf00      	nop
 8005e32:	3768      	adds	r7, #104	; 0x68
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	40013800 	.word	0x40013800
 8005e3c:	40021000 	.word	0x40021000

08005e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005e40:	b480      	push	{r7}
 8005e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005e44:	e7fe      	b.n	8005e44 <NMI_Handler+0x4>

08005e46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005e46:	b480      	push	{r7}
 8005e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005e4a:	e7fe      	b.n	8005e4a <HardFault_Handler+0x4>

08005e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005e50:	e7fe      	b.n	8005e50 <MemManage_Handler+0x4>

08005e52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005e52:	b480      	push	{r7}
 8005e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005e56:	e7fe      	b.n	8005e56 <BusFault_Handler+0x4>

08005e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005e5c:	e7fe      	b.n	8005e5c <UsageFault_Handler+0x4>

08005e5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005e5e:	b480      	push	{r7}
 8005e60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005e62:	bf00      	nop
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005e70:	bf00      	nop
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr

08005e7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005e7e:	bf00      	nop
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005e8c:	f000 fdf6 	bl	8006a7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005e90:	bf00      	nop
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005e98:	4802      	ldr	r0, [pc, #8]	; (8005ea4 <DMA1_Channel1_IRQHandler+0x10>)
 8005e9a:	f003 fe4e 	bl	8009b3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005e9e:	bf00      	nop
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20002188 	.word	0x20002188

08005ea8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005eac:	4802      	ldr	r0, [pc, #8]	; (8005eb8 <DMA1_Channel3_IRQHandler+0x10>)
 8005eae:	f003 fe44 	bl	8009b3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8005eb2:	bf00      	nop
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	2000204c 	.word	0x2000204c

08005ebc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005ec0:	4803      	ldr	r0, [pc, #12]	; (8005ed0 <ADC1_2_IRQHandler+0x14>)
 8005ec2:	f001 fd57 	bl	8007974 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8005ec6:	4803      	ldr	r0, [pc, #12]	; (8005ed4 <ADC1_2_IRQHandler+0x18>)
 8005ec8:	f001 fd54 	bl	8007974 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005ecc:	bf00      	nop
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	20001f74 	.word	0x20001f74
 8005ed4:	20001fe0 	.word	0x20001fe0

08005ed8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_1_Pin);
 8005edc:	2020      	movs	r0, #32
 8005ede:	f004 fbb7 	bl	800a650 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW_2_Pin);
 8005ee2:	2080      	movs	r0, #128	; 0x80
 8005ee4:	f004 fbb4 	bl	800a650 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW_3_Pin);
 8005ee8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005eec:	f004 fbb0 	bl	800a650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005ef0:	bf00      	nop
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005ef8:	4802      	ldr	r0, [pc, #8]	; (8005f04 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8005efa:	f006 fef5 	bl	800cce8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8005efe:	bf00      	nop
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	200021e8 	.word	0x200021e8

08005f08 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005f0c:	4803      	ldr	r0, [pc, #12]	; (8005f1c <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005f0e:	f006 feeb 	bl	800cce8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8005f12:	4803      	ldr	r0, [pc, #12]	; (8005f20 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005f14:	f006 fee8 	bl	800cce8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005f18:	bf00      	nop
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	200021e8 	.word	0x200021e8
 8005f20:	200023b0 	.word	0x200023b0

08005f24 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005f28:	4803      	ldr	r0, [pc, #12]	; (8005f38 <TIM1_TRG_COM_TIM17_IRQHandler+0x14>)
 8005f2a:	f006 fedd 	bl	800cce8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8005f2e:	4803      	ldr	r0, [pc, #12]	; (8005f3c <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8005f30:	f006 feda 	bl	800cce8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8005f34:	bf00      	nop
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	200021e8 	.word	0x200021e8
 8005f3c:	200023fc 	.word	0x200023fc

08005f40 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005f44:	4802      	ldr	r0, [pc, #8]	; (8005f50 <TIM1_CC_IRQHandler+0x10>)
 8005f46:	f006 fecf 	bl	800cce8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8005f4a:	bf00      	nop
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	200021e8 	.word	0x200021e8

08005f54 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005f58:	4802      	ldr	r0, [pc, #8]	; (8005f64 <USART1_IRQHandler+0x10>)
 8005f5a:	f008 f85b 	bl	800e014 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005f5e:	bf00      	nop
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	20002448 	.word	0x20002448

08005f68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005f6c:	4802      	ldr	r0, [pc, #8]	; (8005f78 <TIM6_DAC_IRQHandler+0x10>)
 8005f6e:	f006 febb 	bl	800cce8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005f72:	bf00      	nop
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	200022cc 	.word	0x200022cc

08005f7c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005f80:	4802      	ldr	r0, [pc, #8]	; (8005f8c <TIM7_IRQHandler+0x10>)
 8005f82:	f006 feb1 	bl	800cce8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005f86:	bf00      	nop
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	20002318 	.word	0x20002318

08005f90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005f90:	b480      	push	{r7}
 8005f92:	af00      	add	r7, sp, #0
  return 1;
 8005f94:	2301      	movs	r3, #1
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <_kill>:

int _kill(int pid, int sig)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005faa:	f00c fa47 	bl	801243c <__errno>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	2216      	movs	r2, #22
 8005fb2:	601a      	str	r2, [r3, #0]
  return -1;
 8005fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3708      	adds	r7, #8
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <_exit>:

void _exit (int status)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f7ff ffe7 	bl	8005fa0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005fd2:	e7fe      	b.n	8005fd2 <_exit+0x12>

08005fd4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	617b      	str	r3, [r7, #20]
 8005fe4:	e00a      	b.n	8005ffc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005fe6:	f3af 8000 	nop.w
 8005fea:	4601      	mov	r1, r0
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	1c5a      	adds	r2, r3, #1
 8005ff0:	60ba      	str	r2, [r7, #8]
 8005ff2:	b2ca      	uxtb	r2, r1
 8005ff4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	617b      	str	r3, [r7, #20]
 8005ffc:	697a      	ldr	r2, [r7, #20]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	429a      	cmp	r2, r3
 8006002:	dbf0      	blt.n	8005fe6 <_read+0x12>
  }

  return len;
 8006004:	687b      	ldr	r3, [r7, #4]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3718      	adds	r7, #24
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}

0800600e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800600e:	b580      	push	{r7, lr}
 8006010:	b086      	sub	sp, #24
 8006012:	af00      	add	r7, sp, #0
 8006014:	60f8      	str	r0, [r7, #12]
 8006016:	60b9      	str	r1, [r7, #8]
 8006018:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800601a:	2300      	movs	r3, #0
 800601c:	617b      	str	r3, [r7, #20]
 800601e:	e009      	b.n	8006034 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	1c5a      	adds	r2, r3, #1
 8006024:	60ba      	str	r2, [r7, #8]
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	4618      	mov	r0, r3
 800602a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	3301      	adds	r3, #1
 8006032:	617b      	str	r3, [r7, #20]
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	429a      	cmp	r2, r3
 800603a:	dbf1      	blt.n	8006020 <_write+0x12>
  }
  return len;
 800603c:	687b      	ldr	r3, [r7, #4]
}
 800603e:	4618      	mov	r0, r3
 8006040:	3718      	adds	r7, #24
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}

08006046 <_close>:

int _close(int file)
{
 8006046:	b480      	push	{r7}
 8006048:	b083      	sub	sp, #12
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800604e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006052:	4618      	mov	r0, r3
 8006054:	370c      	adds	r7, #12
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr

0800605e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800605e:	b480      	push	{r7}
 8006060:	b083      	sub	sp, #12
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
 8006066:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800606e:	605a      	str	r2, [r3, #4]
  return 0;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	370c      	adds	r7, #12
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr

0800607e <_isatty>:

int _isatty(int file)
{
 800607e:	b480      	push	{r7}
 8006080:	b083      	sub	sp, #12
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006086:	2301      	movs	r3, #1
}
 8006088:	4618      	mov	r0, r3
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006094:	b480      	push	{r7}
 8006096:	b085      	sub	sp, #20
 8006098:	af00      	add	r7, sp, #0
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3714      	adds	r7, #20
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
	...

080060b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80060b8:	4a14      	ldr	r2, [pc, #80]	; (800610c <_sbrk+0x5c>)
 80060ba:	4b15      	ldr	r3, [pc, #84]	; (8006110 <_sbrk+0x60>)
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80060c4:	4b13      	ldr	r3, [pc, #76]	; (8006114 <_sbrk+0x64>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d102      	bne.n	80060d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80060cc:	4b11      	ldr	r3, [pc, #68]	; (8006114 <_sbrk+0x64>)
 80060ce:	4a12      	ldr	r2, [pc, #72]	; (8006118 <_sbrk+0x68>)
 80060d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80060d2:	4b10      	ldr	r3, [pc, #64]	; (8006114 <_sbrk+0x64>)
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4413      	add	r3, r2
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	429a      	cmp	r2, r3
 80060de:	d207      	bcs.n	80060f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80060e0:	f00c f9ac 	bl	801243c <__errno>
 80060e4:	4603      	mov	r3, r0
 80060e6:	220c      	movs	r2, #12
 80060e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80060ea:	f04f 33ff 	mov.w	r3, #4294967295
 80060ee:	e009      	b.n	8006104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80060f0:	4b08      	ldr	r3, [pc, #32]	; (8006114 <_sbrk+0x64>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80060f6:	4b07      	ldr	r3, [pc, #28]	; (8006114 <_sbrk+0x64>)
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4413      	add	r3, r2
 80060fe:	4a05      	ldr	r2, [pc, #20]	; (8006114 <_sbrk+0x64>)
 8006100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006102:	68fb      	ldr	r3, [r7, #12]
}
 8006104:	4618      	mov	r0, r3
 8006106:	3718      	adds	r7, #24
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	20008000 	.word	0x20008000
 8006110:	00000400 	.word	0x00000400
 8006114:	2000257c 	.word	0x2000257c
 8006118:	20002760 	.word	0x20002760

0800611c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800611c:	b480      	push	{r7}
 800611e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006120:	4b06      	ldr	r3, [pc, #24]	; (800613c <SystemInit+0x20>)
 8006122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006126:	4a05      	ldr	r2, [pc, #20]	; (800613c <SystemInit+0x20>)
 8006128:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800612c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006130:	bf00      	nop
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	e000ed00 	.word	0xe000ed00

08006140 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006140:	480d      	ldr	r0, [pc, #52]	; (8006178 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006142:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006144:	f7ff ffea 	bl	800611c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
                                   ldr r0, =_sdata
 8006148:	480c      	ldr	r0, [pc, #48]	; (800617c <LoopForever+0x6>)
  ldr r1, =_edata
 800614a:	490d      	ldr	r1, [pc, #52]	; (8006180 <LoopForever+0xa>)
  ldr r2, =_sidata
 800614c:	4a0d      	ldr	r2, [pc, #52]	; (8006184 <LoopForever+0xe>)
  movs r3, #0
 800614e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006150:	e002      	b.n	8006158 <LoopCopyDataInit>

08006152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006156:	3304      	adds	r3, #4

08006158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800615a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800615c:	d3f9      	bcc.n	8006152 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800615e:	4a0a      	ldr	r2, [pc, #40]	; (8006188 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006160:	4c0a      	ldr	r4, [pc, #40]	; (800618c <LoopForever+0x16>)
  movs r3, #0
 8006162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006164:	e001      	b.n	800616a <LoopFillZerobss>

08006166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006168:	3204      	adds	r2, #4

0800616a <LoopFillZerobss>:
LoopFillZerobss:
  cmp r2, r4
 800616a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800616c:	d3fb      	bcc.n	8006166 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800616e:	f00c f96b 	bl	8012448 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006172:	f7fd fd59 	bl	8003c28 <main>

08006176 <LoopForever>:

LoopForever:
    b LoopForever
 8006176:	e7fe      	b.n	8006176 <LoopForever>
  ldr   r0, =_estack
 8006178:	20008000 	.word	0x20008000
                                   ldr r0, =_sdata
 800617c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006180:	20000424 	.word	0x20000424
  ldr r2, =_sidata
 8006184:	08018d50 	.word	0x08018d50
  ldr r2, =_sbss
 8006188:	20000428 	.word	0x20000428
  ldr r4, =_ebss
 800618c:	20002760 	.word	0x20002760

08006190 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006190:	e7fe      	b.n	8006190 <COMP1_2_3_IRQHandler>
	...

08006194 <setSPI_Size>:
 * @brief Sets SPI interface word size (0=8bit, 1=16 bit)
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size){
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
 800619a:	4603      	mov	r3, r0
 800619c:	71fb      	strb	r3, [r7, #7]
  if(config.spi_sz!=size){
 800619e:	4b12      	ldr	r3, [pc, #72]	; (80061e8 <setSPI_Size+0x54>)
 80061a0:	f993 3000 	ldrsb.w	r3, [r3]
 80061a4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d017      	beq.n	80061dc <setSPI_Size+0x48>
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 80061ac:	4b0f      	ldr	r3, [pc, #60]	; (80061ec <setSPI_Size+0x58>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	4b0e      	ldr	r3, [pc, #56]	; (80061ec <setSPI_Size+0x58>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061ba:	601a      	str	r2, [r3, #0]
    config.spi_sz=size;
 80061bc:	4a0a      	ldr	r2, [pc, #40]	; (80061e8 <setSPI_Size+0x54>)
 80061be:	79fb      	ldrb	r3, [r7, #7]
 80061c0:	7013      	strb	r3, [r2, #0]
    if(size==mode_16bit){
 80061c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d104      	bne.n	80061d4 <setSPI_Size+0x40>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 80061ca:	4b08      	ldr	r3, [pc, #32]	; (80061ec <setSPI_Size+0x58>)
 80061cc:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80061d0:	60da      	str	r2, [r3, #12]
    else{
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
      //LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_DFF);
    }
  }
}
 80061d2:	e003      	b.n	80061dc <setSPI_Size+0x48>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 80061d4:	4b05      	ldr	r3, [pc, #20]	; (80061ec <setSPI_Size+0x58>)
 80061d6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80061da:	60da      	str	r2, [r3, #12]
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr
 80061e8:	20000224 	.word	0x20000224
 80061ec:	20002124 	.word	0x20002124

080061f0 <setDMAMemMode>:
 * @param memInc Enable/disable memory address increase
 * @param mode16 Enable/disable 16 bit mode (disabled = 8 bit)
 * @return none
 */
static void setDMAMemMode(uint8_t memInc, uint8_t size)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	4603      	mov	r3, r0
 80061f8:	460a      	mov	r2, r1
 80061fa:	71fb      	strb	r3, [r7, #7]
 80061fc:	4613      	mov	r3, r2
 80061fe:	71bb      	strb	r3, [r7, #6]
  setSPI_Size(size);
 8006200:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8006204:	4618      	mov	r0, r3
 8006206:	f7ff ffc5 	bl	8006194 <setSPI_Size>
  if(config.dma_sz!=size || config.dma_mem_inc!=memInc){
 800620a:	4b3c      	ldr	r3, [pc, #240]	; (80062fc <setDMAMemMode+0x10c>)
 800620c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006210:	461a      	mov	r2, r3
 8006212:	79bb      	ldrb	r3, [r7, #6]
 8006214:	429a      	cmp	r2, r3
 8006216:	d106      	bne.n	8006226 <setDMAMemMode+0x36>
 8006218:	4b38      	ldr	r3, [pc, #224]	; (80062fc <setDMAMemMode+0x10c>)
 800621a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800621e:	461a      	mov	r2, r3
 8006220:	79fb      	ldrb	r3, [r7, #7]
 8006222:	429a      	cmp	r2, r3
 8006224:	d066      	beq.n	80062f4 <setDMAMemMode+0x104>
    config.dma_sz =size;
 8006226:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800622a:	4b34      	ldr	r3, [pc, #208]	; (80062fc <setDMAMemMode+0x10c>)
 800622c:	705a      	strb	r2, [r3, #1]
    config.dma_mem_inc = memInc;
 800622e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8006232:	4b32      	ldr	r3, [pc, #200]	; (80062fc <setDMAMemMode+0x10c>)
 8006234:	709a      	strb	r2, [r3, #2]
    __HAL_DMA_DISABLE(LCD_HANDLE.hdmatx);;
 8006236:	4b32      	ldr	r3, [pc, #200]	; (8006300 <setDMAMemMode+0x110>)
 8006238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	4b30      	ldr	r3, [pc, #192]	; (8006300 <setDMAMemMode+0x110>)
 8006240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f022 0201 	bic.w	r2, r2, #1
 8006248:	601a      	str	r2, [r3, #0]
#ifdef DMA_SxCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CR & DMA_SxCR_EN) != RESET);
#elif defined DMA_CCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CCR & DMA_CCR_EN) != RESET);
 800624a:	bf00      	nop
 800624c:	4b2c      	ldr	r3, [pc, #176]	; (8006300 <setDMAMemMode+0x110>)
 800624e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0301 	and.w	r3, r3, #1
 8006258:	2b00      	cmp	r3, #0
 800625a:	d1f7      	bne.n	800624c <setDMAMemMode+0x5c>
#endif
    if(memInc==mem_increase){
 800625c:	79fb      	ldrb	r3, [r7, #7]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d10e      	bne.n	8006280 <setDMAMemMode+0x90>
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_ENABLE;
 8006262:	4b27      	ldr	r3, [pc, #156]	; (8006300 <setDMAMemMode+0x110>)
 8006264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006266:	2280      	movs	r2, #128	; 0x80
 8006268:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR |= DMA_SxCR_MINC;
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR |= DMA_CCR_MINC;
 800626a:	4b25      	ldr	r3, [pc, #148]	; (8006300 <setDMAMemMode+0x110>)
 800626c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	4b23      	ldr	r3, [pc, #140]	; (8006300 <setDMAMemMode+0x110>)
 8006274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800627c:	601a      	str	r2, [r3, #0]
 800627e:	e00d      	b.n	800629c <setDMAMemMode+0xac>
#endif
    }
    else{
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_DISABLE;
 8006280:	4b1f      	ldr	r3, [pc, #124]	; (8006300 <setDMAMemMode+0x110>)
 8006282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006284:	2200      	movs	r2, #0
 8006286:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR &= ~(DMA_SxCR_MINC);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR &= ~(DMA_CCR_MINC);
 8006288:	4b1d      	ldr	r3, [pc, #116]	; (8006300 <setDMAMemMode+0x110>)
 800628a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	4b1b      	ldr	r3, [pc, #108]	; (8006300 <setDMAMemMode+0x110>)
 8006292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800629a:	601a      	str	r2, [r3, #0]
#endif
    }

    if(size==mode_16bit){
 800629c:	79bb      	ldrb	r3, [r7, #6]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d116      	bne.n	80062d0 <setDMAMemMode+0xe0>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80062a2:	4b17      	ldr	r3, [pc, #92]	; (8006300 <setDMAMemMode+0x110>)
 80062a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80062aa:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80062ac:	4b14      	ldr	r3, [pc, #80]	; (8006300 <setDMAMemMode+0x110>)
 80062ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80062b4:	619a      	str	r2, [r3, #24]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk)) |
                                                   (1<<DMA_SxCR_PSIZE_Pos | 1<<DMA_SxCR_MSIZE_Pos);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk)) |
 80062b6:	4b12      	ldr	r3, [pc, #72]	; (8006300 <setDMAMemMode+0x110>)
 80062b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80062c2:	4b0f      	ldr	r3, [pc, #60]	; (8006300 <setDMAMemMode+0x110>)
 80062c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 80062cc:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
#endif
    }
  }
}
 80062ce:	e011      	b.n	80062f4 <setDMAMemMode+0x104>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80062d0:	4b0b      	ldr	r3, [pc, #44]	; (8006300 <setDMAMemMode+0x110>)
 80062d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d4:	2200      	movs	r2, #0
 80062d6:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80062d8:	4b09      	ldr	r3, [pc, #36]	; (8006300 <setDMAMemMode+0x110>)
 80062da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062dc:	2200      	movs	r2, #0
 80062de:	619a      	str	r2, [r3, #24]
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
 80062e0:	4b07      	ldr	r3, [pc, #28]	; (8006300 <setDMAMemMode+0x110>)
 80062e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	4b05      	ldr	r3, [pc, #20]	; (8006300 <setDMAMemMode+0x110>)
 80062ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80062f2:	601a      	str	r2, [r3, #0]
}
 80062f4:	bf00      	nop
 80062f6:	3708      	adds	r7, #8
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	20000224 	.word	0x20000224
 8006300:	20002124 	.word	0x20002124

08006304 <LCD_WriteCommand>:
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	460b      	mov	r3, r1
 800630e:	70fb      	strb	r3, [r7, #3]
  setSPI_Size(mode_8bit);
 8006310:	2000      	movs	r0, #0
 8006312:	f7ff ff3f 	bl	8006194 <setSPI_Size>
  //LCD_PIN(LCD_DC,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_RESET);
 8006316:	2200      	movs	r2, #0
 8006318:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800631c:	4815      	ldr	r0, [pc, #84]	; (8006374 <LCD_WriteCommand+0x70>)
 800631e:	f004 f97f 	bl	800a620 <HAL_GPIO_WritePin>

#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 8006322:	2200      	movs	r2, #0
 8006324:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006328:	4812      	ldr	r0, [pc, #72]	; (8006374 <LCD_WriteCommand+0x70>)
 800632a:	f004 f979 	bl	800a620 <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, cmd, 1, HAL_MAX_DELAY);
 800632e:	f04f 33ff 	mov.w	r3, #4294967295
 8006332:	2201      	movs	r2, #1
 8006334:	6879      	ldr	r1, [r7, #4]
 8006336:	4810      	ldr	r0, [pc, #64]	; (8006378 <LCD_WriteCommand+0x74>)
 8006338:	f005 fb51 	bl	800b9de <HAL_SPI_Transmit>
  if(argc){
 800633c:	78fb      	ldrb	r3, [r7, #3]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00e      	beq.n	8006360 <LCD_WriteCommand+0x5c>
    //LCD_PIN(LCD_DC,SET);
    HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 8006342:	2201      	movs	r2, #1
 8006344:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006348:	480a      	ldr	r0, [pc, #40]	; (8006374 <LCD_WriteCommand+0x70>)
 800634a:	f004 f969 	bl	800a620 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&LCD_HANDLE, (cmd+1), argc, HAL_MAX_DELAY);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	1c59      	adds	r1, r3, #1
 8006352:	78fb      	ldrb	r3, [r7, #3]
 8006354:	b29a      	uxth	r2, r3
 8006356:	f04f 33ff 	mov.w	r3, #4294967295
 800635a:	4807      	ldr	r0, [pc, #28]	; (8006378 <LCD_WriteCommand+0x74>)
 800635c:	f005 fb3f 	bl	800b9de <HAL_SPI_Transmit>
  }
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 8006360:	2201      	movs	r2, #1
 8006362:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006366:	4803      	ldr	r0, [pc, #12]	; (8006374 <LCD_WriteCommand+0x70>)
 8006368:	f004 f95a 	bl	800a620 <HAL_GPIO_WritePin>
#endif
}
 800636c:	bf00      	nop
 800636e:	3708      	adds	r7, #8
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	48000400 	.word	0x48000400
 8006378:	20002124 	.word	0x20002124

0800637c <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 8006386:	2201      	movs	r2, #1
 8006388:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800638c:	4830      	ldr	r0, [pc, #192]	; (8006450 <LCD_WriteData+0xd4>)
 800638e:	f004 f947 	bl	800a620 <HAL_GPIO_WritePin>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 8006392:	2200      	movs	r2, #0
 8006394:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006398:	482d      	ldr	r0, [pc, #180]	; (8006450 <LCD_WriteData+0xd4>)
 800639a:	f004 f941 	bl	800a620 <HAL_GPIO_WritePin>
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0) {
 800639e:	e049      	b.n	8006434 <LCD_WriteData+0xb8>
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80063a6:	4293      	cmp	r3, r2
 80063a8:	bf28      	it	cs
 80063aa:	4613      	movcs	r3, r2
 80063ac:	81fb      	strh	r3, [r7, #14]
#ifdef USE_DMA
    if(buff_size>DMA_Min_Pixels){
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	2b20      	cmp	r3, #32
 80063b2:	d924      	bls.n	80063fe <LCD_WriteData+0x82>
      HAL_SPI_Transmit_DMA(&LCD_HANDLE, buff, chunk_size);
 80063b4:	89fb      	ldrh	r3, [r7, #14]
 80063b6:	461a      	mov	r2, r3
 80063b8:	6879      	ldr	r1, [r7, #4]
 80063ba:	4826      	ldr	r0, [pc, #152]	; (8006454 <LCD_WriteData+0xd8>)
 80063bc:	f005 fc84 	bl	800bcc8 <HAL_SPI_Transmit_DMA>
      while(HAL_DMA_GetState(LCD_HANDLE.hdmatx)!=HAL_DMA_STATE_READY);
 80063c0:	bf00      	nop
 80063c2:	4b24      	ldr	r3, [pc, #144]	; (8006454 <LCD_WriteData+0xd8>)
 80063c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c6:	4618      	mov	r0, r3
 80063c8:	f003 fc66 	bl	8009c98 <HAL_DMA_GetState>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d1f7      	bne.n	80063c2 <LCD_WriteData+0x46>
      if(config.dma_mem_inc==mem_increase){
 80063d2:	4b21      	ldr	r3, [pc, #132]	; (8006458 <LCD_WriteData+0xdc>)
 80063d4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d127      	bne.n	800642c <LCD_WriteData+0xb0>
        if(config.dma_sz==mode_16bit)
 80063dc:	4b1e      	ldr	r3, [pc, #120]	; (8006458 <LCD_WriteData+0xdc>)
 80063de:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d104      	bne.n	80063f0 <LCD_WriteData+0x74>
          buff += chunk_size;
 80063e6:	89fb      	ldrh	r3, [r7, #14]
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	4413      	add	r3, r2
 80063ec:	607b      	str	r3, [r7, #4]
 80063ee:	e01d      	b.n	800642c <LCD_WriteData+0xb0>
        else
          buff += chunk_size*2;
 80063f0:	89fb      	ldrh	r3, [r7, #14]
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	461a      	mov	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4413      	add	r3, r2
 80063fa:	607b      	str	r3, [r7, #4]
 80063fc:	e016      	b.n	800642c <LCD_WriteData+0xb0>
      }
    }
    else{
      HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 80063fe:	89fa      	ldrh	r2, [r7, #14]
 8006400:	f04f 33ff 	mov.w	r3, #4294967295
 8006404:	6879      	ldr	r1, [r7, #4]
 8006406:	4813      	ldr	r0, [pc, #76]	; (8006454 <LCD_WriteData+0xd8>)
 8006408:	f005 fae9 	bl	800b9de <HAL_SPI_Transmit>
      if(config.spi_sz==mode_16bit)
 800640c:	4b12      	ldr	r3, [pc, #72]	; (8006458 <LCD_WriteData+0xdc>)
 800640e:	f993 3000 	ldrsb.w	r3, [r3]
 8006412:	2b01      	cmp	r3, #1
 8006414:	d104      	bne.n	8006420 <LCD_WriteData+0xa4>
        buff += chunk_size;
 8006416:	89fb      	ldrh	r3, [r7, #14]
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	4413      	add	r3, r2
 800641c:	607b      	str	r3, [r7, #4]
 800641e:	e005      	b.n	800642c <LCD_WriteData+0xb0>
      else
        buff += chunk_size*2;
 8006420:	89fb      	ldrh	r3, [r7, #14]
 8006422:	005b      	lsls	r3, r3, #1
 8006424:	461a      	mov	r2, r3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4413      	add	r3, r2
 800642a:	607b      	str	r3, [r7, #4]
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
#endif
    buff_size -= chunk_size;
 800642c:	89fb      	ldrh	r3, [r7, #14]
 800642e:	683a      	ldr	r2, [r7, #0]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	603b      	str	r3, [r7, #0]
  while (buff_size > 0) {
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1b2      	bne.n	80063a0 <LCD_WriteData+0x24>
  }
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 800643a:	2201      	movs	r2, #1
 800643c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006440:	4803      	ldr	r0, [pc, #12]	; (8006450 <LCD_WriteData+0xd4>)
 8006442:	f004 f8ed 	bl	800a620 <HAL_GPIO_WritePin>
#endif
}
 8006446:	bf00      	nop
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	48000400 	.word	0x48000400
 8006454:	20002124 	.word	0x20002124
 8006458:	20000224 	.word	0x20000224

0800645c <LCD_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in ST7735.h)
 * @return none
 */
void LCD_SetRotation(uint8_t m)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	4603      	mov	r3, r0
 8006464:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { CMD_MADCTL, 0};
 8006466:	2336      	movs	r3, #54	; 0x36
 8006468:	81bb      	strh	r3, [r7, #12]

  m = m % 4; // can't be higher than 3
 800646a:	79fb      	ldrb	r3, [r7, #7]
 800646c:	f003 0303 	and.w	r3, r3, #3
 8006470:	71fb      	strb	r3, [r7, #7]

  switch (m)
 8006472:	79fb      	ldrb	r3, [r7, #7]
 8006474:	2b03      	cmp	r3, #3
 8006476:	d817      	bhi.n	80064a8 <LCD_SetRotation+0x4c>
 8006478:	a201      	add	r2, pc, #4	; (adr r2, 8006480 <LCD_SetRotation+0x24>)
 800647a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647e:	bf00      	nop
 8006480:	08006491 	.word	0x08006491
 8006484:	08006497 	.word	0x08006497
 8006488:	0800649d 	.word	0x0800649d
 800648c:	080064a3 	.word	0x080064a3
  {
  case 0:
#if LCD_IS_160X80
    cmd[1] = CMD_MADCTL_MX | CMD_MADCTL_MY | CMD_MADCTL_BGR;
#else
    cmd[1] = CMD_MADCTL_MX | CMD_MADCTL_MY | CMD_MADCTL_RGB;
 8006490:	23c0      	movs	r3, #192	; 0xc0
 8006492:	737b      	strb	r3, [r7, #13]
#endif
    break;
 8006494:	e008      	b.n	80064a8 <LCD_SetRotation+0x4c>
  case 1:
#if CMD_IS_160X80
    cmd[1] = CMD_MADCTL_MY | CMD_MADCTL_MV | CMD_MADCTL_BGR;
#else
    cmd[1] = CMD_MADCTL_MY | CMD_MADCTL_MV | CMD_MADCTL_RGB;
 8006496:	23a0      	movs	r3, #160	; 0xa0
 8006498:	737b      	strb	r3, [r7, #13]
#endif
    break;
 800649a:	e005      	b.n	80064a8 <LCD_SetRotation+0x4c>
  case 2:
#if CMD_IS_160X80
    cmd[1] = CMD_MADCTL_BGR;
#else
    cmd[1] = CMD_MADCTL_RGB;
 800649c:	2300      	movs	r3, #0
 800649e:	737b      	strb	r3, [r7, #13]
#endif
    break;
 80064a0:	e002      	b.n	80064a8 <LCD_SetRotation+0x4c>
  case 3:
#if CMD_IS_160X80
    cmd[1] = CMD_MADCTL_MX | CMD_MADCTL_MV | CMD_MADCTL_BGR;
#else
    cmd[1] = CMD_MADCTL_MX | CMD_MADCTL_MV | CMD_MADCTL_RGB;
 80064a2:	2360      	movs	r3, #96	; 0x60
 80064a4:	737b      	strb	r3, [r7, #13]
#endif
    break;
 80064a6:	bf00      	nop
  }
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80064a8:	f107 030c 	add.w	r3, r7, #12
 80064ac:	2101      	movs	r1, #1
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7ff ff28 	bl	8006304 <LCD_WriteCommand>
}
 80064b4:	bf00      	nop
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 80064bc:	b590      	push	{r4, r7, lr}
 80064be:	b08b      	sub	sp, #44	; 0x2c
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	4604      	mov	r4, r0
 80064c4:	4608      	mov	r0, r1
 80064c6:	4611      	mov	r1, r2
 80064c8:	461a      	mov	r2, r3
 80064ca:	4623      	mov	r3, r4
 80064cc:	80fb      	strh	r3, [r7, #6]
 80064ce:	4603      	mov	r3, r0
 80064d0:	80bb      	strh	r3, [r7, #4]
 80064d2:	460b      	mov	r3, r1
 80064d4:	807b      	strh	r3, [r7, #2]
 80064d6:	4613      	mov	r3, r2
 80064d8:	803b      	strh	r3, [r7, #0]
  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
 80064da:	88fb      	ldrh	r3, [r7, #6]
 80064dc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80064de:	887b      	ldrh	r3, [r7, #2]
 80064e0:	84bb      	strh	r3, [r7, #36]	; 0x24
  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
 80064e2:	88bb      	ldrh	r3, [r7, #4]
 80064e4:	847b      	strh	r3, [r7, #34]	; 0x22
 80064e6:	883b      	ldrh	r3, [r7, #0]
 80064e8:	843b      	strh	r3, [r7, #32]

  /* Column Address set */
  {
    uint8_t cmd[] = { CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF };
 80064ea:	232a      	movs	r3, #42	; 0x2a
 80064ec:	763b      	strb	r3, [r7, #24]
 80064ee:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80064f2:	121b      	asrs	r3, r3, #8
 80064f4:	b21b      	sxth	r3, r3
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	767b      	strb	r3, [r7, #25]
 80064fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	76bb      	strb	r3, [r7, #26]
 8006500:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8006504:	121b      	asrs	r3, r3, #8
 8006506:	b21b      	sxth	r3, r3
 8006508:	b2db      	uxtb	r3, r3
 800650a:	76fb      	strb	r3, [r7, #27]
 800650c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800650e:	b2db      	uxtb	r3, r3
 8006510:	773b      	strb	r3, [r7, #28]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8006512:	f107 0318 	add.w	r3, r7, #24
 8006516:	2104      	movs	r1, #4
 8006518:	4618      	mov	r0, r3
 800651a:	f7ff fef3 	bl	8006304 <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = { CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF };
 800651e:	232b      	movs	r3, #43	; 0x2b
 8006520:	743b      	strb	r3, [r7, #16]
 8006522:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8006526:	121b      	asrs	r3, r3, #8
 8006528:	b21b      	sxth	r3, r3
 800652a:	b2db      	uxtb	r3, r3
 800652c:	747b      	strb	r3, [r7, #17]
 800652e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006530:	b2db      	uxtb	r3, r3
 8006532:	74bb      	strb	r3, [r7, #18]
 8006534:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8006538:	121b      	asrs	r3, r3, #8
 800653a:	b21b      	sxth	r3, r3
 800653c:	b2db      	uxtb	r3, r3
 800653e:	74fb      	strb	r3, [r7, #19]
 8006540:	8c3b      	ldrh	r3, [r7, #32]
 8006542:	b2db      	uxtb	r3, r3
 8006544:	753b      	strb	r3, [r7, #20]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8006546:	f107 0310 	add.w	r3, r7, #16
 800654a:	2104      	movs	r1, #4
 800654c:	4618      	mov	r0, r3
 800654e:	f7ff fed9 	bl	8006304 <LCD_WriteCommand>
  }
  {
  /* Write to RAM */
    uint8_t cmd[] = { CMD_RAMWR };
 8006552:	232c      	movs	r3, #44	; 0x2c
 8006554:	733b      	strb	r3, [r7, #12]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8006556:	f107 030c 	add.w	r3, r7, #12
 800655a:	2100      	movs	r1, #0
 800655c:	4618      	mov	r0, r3
 800655e:	f7ff fed1 	bl	8006304 <LCD_WriteCommand>
  }
}
 8006562:	bf00      	nop
 8006564:	372c      	adds	r7, #44	; 0x2c
 8006566:	46bd      	mov	sp, r7
 8006568:	bd90      	pop	{r4, r7, pc}
	...

0800656c <LCD_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	4603      	mov	r3, r0
 8006574:	80fb      	strh	r3, [r7, #6]
 8006576:	460b      	mov	r3, r1
 8006578:	80bb      	strh	r3, [r7, #4]
 800657a:	4613      	mov	r3, r2
 800657c:	807b      	strh	r3, [r7, #2]
  if ((x < 0) || (x > LCD_WIDTH-1) ||
 800657e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006582:	2b00      	cmp	r3, #0
 8006584:	db39      	blt.n	80065fa <LCD_DrawPixel+0x8e>
 8006586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800658a:	2bef      	cmp	r3, #239	; 0xef
 800658c:	dc35      	bgt.n	80065fa <LCD_DrawPixel+0x8e>
 800658e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	db31      	blt.n	80065fa <LCD_DrawPixel+0x8e>
     (y < 0) || (y > LCD_HEIGHT-1))
 8006596:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800659a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800659e:	da2c      	bge.n	80065fa <LCD_DrawPixel+0x8e>
    return;

  uint8_t data[2] = {color >> 8, color & 0xFF};
 80065a0:	887b      	ldrh	r3, [r7, #2]
 80065a2:	0a1b      	lsrs	r3, r3, #8
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	733b      	strb	r3, [r7, #12]
 80065aa:	887b      	ldrh	r3, [r7, #2]
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	737b      	strb	r3, [r7, #13]

  LCD_SetAddressWindow(x, y, x, y);
 80065b0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80065b4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80065b8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80065bc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80065c0:	f7ff ff7c 	bl	80064bc <LCD_SetAddressWindow>

  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 80065c4:	2201      	movs	r2, #1
 80065c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80065ca:	480e      	ldr	r0, [pc, #56]	; (8006604 <LCD_DrawPixel+0x98>)
 80065cc:	f004 f828 	bl	800a620 <HAL_GPIO_WritePin>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_RESET);
 80065d0:	2200      	movs	r2, #0
 80065d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80065d6:	480b      	ldr	r0, [pc, #44]	; (8006604 <LCD_DrawPixel+0x98>)
 80065d8:	f004 f822 	bl	800a620 <HAL_GPIO_WritePin>
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, data, sizeof(data), HAL_MAX_DELAY);
 80065dc:	f107 010c 	add.w	r1, r7, #12
 80065e0:	f04f 33ff 	mov.w	r3, #4294967295
 80065e4:	2202      	movs	r2, #2
 80065e6:	4808      	ldr	r0, [pc, #32]	; (8006608 <LCD_DrawPixel+0x9c>)
 80065e8:	f005 f9f9 	bl	800b9de <HAL_SPI_Transmit>
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 80065ec:	2201      	movs	r2, #1
 80065ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80065f2:	4804      	ldr	r0, [pc, #16]	; (8006604 <LCD_DrawPixel+0x98>)
 80065f4:	f004 f814 	bl	800a620 <HAL_GPIO_WritePin>
 80065f8:	e000      	b.n	80065fc <LCD_DrawPixel+0x90>
    return;
 80065fa:	bf00      	nop
#endif
}
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	48000400 	.word	0x48000400
 8006608:	20002124 	.word	0x20002124

0800660c <LCD_FillPixels>:

  fb[x+(y*LCD_WIDTH)] = color;
}
#endif

void LCD_FillPixels(uint32_t pixels, uint16_t color){
 800660c:	b580      	push	{r7, lr}
 800660e:	b094      	sub	sp, #80	; 0x50
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	460b      	mov	r3, r1
 8006616:	807b      	strh	r3, [r7, #2]
#ifdef USE_DMA
  if(pixels>DMA_Min_Pixels)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b20      	cmp	r3, #32
 800661c:	d905      	bls.n	800662a <LCD_FillPixels+0x1e>
    LCD_WriteData((uint8_t*)&color, pixels);
 800661e:	1cbb      	adds	r3, r7, #2
 8006620:	6879      	ldr	r1, [r7, #4]
 8006622:	4618      	mov	r0, r3
 8006624:	f7ff feaa 	bl	800637c <LCD_WriteData>
      pixels-=sz;
    }
#ifdef USE_DMA
  }
#endif
}
 8006628:	e026      	b.n	8006678 <LCD_FillPixels+0x6c>
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 800662a:	2300      	movs	r3, #0
 800662c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800662e:	e009      	b.n	8006644 <LCD_FillPixels+0x38>
      fill[t]=color;
 8006630:	887a      	ldrh	r2, [r7, #2]
 8006632:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006634:	005b      	lsls	r3, r3, #1
 8006636:	3350      	adds	r3, #80	; 0x50
 8006638:	443b      	add	r3, r7
 800663a:	f823 2c48 	strh.w	r2, [r3, #-72]
    for(uint32_t t=0;t<(pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);t++){                     // Fill the buffer with the color
 800663e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006640:	3301      	adds	r3, #1
 8006642:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b20      	cmp	r3, #32
 8006648:	bf28      	it	cs
 800664a:	2320      	movcs	r3, #32
 800664c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800664e:	429a      	cmp	r2, r3
 8006650:	d3ee      	bcc.n	8006630 <LCD_FillPixels+0x24>
    while(pixels){                                                                                // Send 64 pixel blocks
 8006652:	e00e      	b.n	8006672 <LCD_FillPixels+0x66>
      uint32_t sz = (pixels<DMA_Min_Pixels ? pixels : DMA_Min_Pixels);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2b20      	cmp	r3, #32
 8006658:	bf28      	it	cs
 800665a:	2320      	movcs	r3, #32
 800665c:	64bb      	str	r3, [r7, #72]	; 0x48
      LCD_WriteData((uint8_t*)fill, sz);
 800665e:	f107 0308 	add.w	r3, r7, #8
 8006662:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006664:	4618      	mov	r0, r3
 8006666:	f7ff fe89 	bl	800637c <LCD_WriteData>
      pixels-=sz;
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	607b      	str	r3, [r7, #4]
    while(pixels){                                                                                // Send 64 pixel blocks
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1ed      	bne.n	8006654 <LCD_FillPixels+0x48>
}
 8006678:	bf00      	nop
 800667a:	3750      	adds	r7, #80	; 0x50
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <LCD_FillArea>:
/**
 * @brief Set address of DisplayWindow and returns raw pixel draw for uGUI driver acceleration
 * @param xi&yi -> coordinates of window
 * @return none
 */
void(*LCD_FillArea(int16_t x0, int16_t y0, int16_t x1, int16_t y1))(uint32_t, uint16_t){
 8006680:	b590      	push	{r4, r7, lr}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	4604      	mov	r4, r0
 8006688:	4608      	mov	r0, r1
 800668a:	4611      	mov	r1, r2
 800668c:	461a      	mov	r2, r3
 800668e:	4623      	mov	r3, r4
 8006690:	80fb      	strh	r3, [r7, #6]
 8006692:	4603      	mov	r3, r0
 8006694:	80bb      	strh	r3, [r7, #4]
 8006696:	460b      	mov	r3, r1
 8006698:	807b      	strh	r3, [r7, #2]
 800669a:	4613      	mov	r3, r2
 800669c:	803b      	strh	r3, [r7, #0]
  if(x0==-1){
 800669e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80066a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066a6:	d105      	bne.n	80066b4 <LCD_FillArea+0x34>
#ifdef USE_DMA
    setDMAMemMode(mem_increase, mode_8bit);
 80066a8:	2100      	movs	r1, #0
 80066aa:	2001      	movs	r0, #1
 80066ac:	f7ff fda0 	bl	80061f0 <setDMAMemMode>
#else
    setSPI_Size(mode_8bit);                                                          // Set SPI to 8 bit
#endif
    return NULL;
 80066b0:	2300      	movs	r3, #0
 80066b2:	e014      	b.n	80066de <LCD_FillArea+0x5e>
  }
  LCD_SetAddressWindow(x0,y0,x1,y1);
 80066b4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80066b8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80066bc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80066c0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80066c4:	f7ff fefa 	bl	80064bc <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
 80066c8:	2101      	movs	r1, #1
 80066ca:	2000      	movs	r0, #0
 80066cc:	f7ff fd90 	bl	80061f0 <setDMAMemMode>
#else
    setSPI_Size(mode_16bit);                                                          // Set SPI to 16 bit
#endif
  //LCD_PIN(LCD_DC,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin, GPIO_PIN_SET);
 80066d0:	2201      	movs	r2, #1
 80066d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80066d6:	4804      	ldr	r0, [pc, #16]	; (80066e8 <LCD_FillArea+0x68>)
 80066d8:	f003 ffa2 	bl	800a620 <HAL_GPIO_WritePin>
  return LCD_FillPixels;
 80066dc:	4b03      	ldr	r3, [pc, #12]	; (80066ec <LCD_FillArea+0x6c>)
}
 80066de:	4618      	mov	r0, r3
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd90      	pop	{r4, r7, pc}
 80066e6:	bf00      	nop
 80066e8:	48000400 	.word	0x48000400
 80066ec:	0800660d 	.word	0x0800660d

080066f0 <LCD_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
int8_t LCD_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 80066f0:	b590      	push	{r4, r7, lr}
 80066f2:	b085      	sub	sp, #20
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	4604      	mov	r4, r0
 80066f8:	4608      	mov	r0, r1
 80066fa:	4611      	mov	r1, r2
 80066fc:	461a      	mov	r2, r3
 80066fe:	4623      	mov	r3, r4
 8006700:	80fb      	strh	r3, [r7, #6]
 8006702:	4603      	mov	r3, r0
 8006704:	80bb      	strh	r3, [r7, #4]
 8006706:	460b      	mov	r3, r1
 8006708:	807b      	strh	r3, [r7, #2]
 800670a:	4613      	mov	r3, r2
 800670c:	803b      	strh	r3, [r7, #0]
  uint32_t pixels = (uint32_t)(xEnd-xSta+1)*(yEnd-ySta+1);
 800670e:	887a      	ldrh	r2, [r7, #2]
 8006710:	88fb      	ldrh	r3, [r7, #6]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	3301      	adds	r3, #1
 8006716:	4619      	mov	r1, r3
 8006718:	883a      	ldrh	r2, [r7, #0]
 800671a:	88bb      	ldrh	r3, [r7, #4]
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	3301      	adds	r3, #1
 8006720:	fb01 f303 	mul.w	r3, r1, r3
 8006724:	60fb      	str	r3, [r7, #12]
  LCD_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 8006726:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800672a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800672e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8006732:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006736:	f7ff fec1 	bl	80064bc <LCD_SetAddressWindow>
#ifdef USE_DMA
    setDMAMemMode(mem_fixed, mode_16bit);
 800673a:	2101      	movs	r1, #1
 800673c:	2000      	movs	r0, #0
 800673e:	f7ff fd57 	bl	80061f0 <setDMAMemMode>
#else
    setSPI_Size(mode_16bit);
#endif
  LCD_FillPixels(pixels, color);
 8006742:	8c3b      	ldrh	r3, [r7, #32]
 8006744:	4619      	mov	r1, r3
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f7ff ff60 	bl	800660c <LCD_FillPixels>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);
 800674c:	2100      	movs	r1, #0
 800674e:	2001      	movs	r0, #1
 8006750:	f7ff fd4e 	bl	80061f0 <setDMAMemMode>
#else
  setSPI_Size(mode_8bit);
#endif
  return UG_RESULT_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3714      	adds	r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	bd90      	pop	{r4, r7, pc}

0800675e <LCD_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void LCD_DrawImage(uint16_t x, uint16_t y, UG_BMP* bmp)
{
 800675e:	b590      	push	{r4, r7, lr}
 8006760:	b085      	sub	sp, #20
 8006762:	af00      	add	r7, sp, #0
 8006764:	4603      	mov	r3, r0
 8006766:	603a      	str	r2, [r7, #0]
 8006768:	80fb      	strh	r3, [r7, #6]
 800676a:	460b      	mov	r3, r1
 800676c:	80bb      	strh	r3, [r7, #4]
  uint16_t w = bmp->width;
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	889b      	ldrh	r3, [r3, #4]
 8006772:	81fb      	strh	r3, [r7, #14]
  uint16_t h = bmp->height;
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	88db      	ldrh	r3, [r3, #6]
 8006778:	81bb      	strh	r3, [r7, #12]
  if ((x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 800677a:	88fb      	ldrh	r3, [r7, #6]
 800677c:	2bef      	cmp	r3, #239	; 0xef
 800677e:	d839      	bhi.n	80067f4 <LCD_DrawImage+0x96>
 8006780:	88bb      	ldrh	r3, [r7, #4]
 8006782:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8006786:	d235      	bcs.n	80067f4 <LCD_DrawImage+0x96>
    return;
  if ((x + w - 1) > LCD_WIDTH-1)
 8006788:	88fa      	ldrh	r2, [r7, #6]
 800678a:	89fb      	ldrh	r3, [r7, #14]
 800678c:	4413      	add	r3, r2
 800678e:	2bf0      	cmp	r3, #240	; 0xf0
 8006790:	dc32      	bgt.n	80067f8 <LCD_DrawImage+0x9a>
    return;
  if ((y + h - 1) > LCD_HEIGHT-1)
 8006792:	88ba      	ldrh	r2, [r7, #4]
 8006794:	89bb      	ldrh	r3, [r7, #12]
 8006796:	4413      	add	r3, r2
 8006798:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800679c:	dc2e      	bgt.n	80067fc <LCD_DrawImage+0x9e>
    return;
  if(bmp->bpp!=BMP_BPP_16)
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	7a1b      	ldrb	r3, [r3, #8]
 80067a2:	2b10      	cmp	r3, #16
 80067a4:	d12c      	bne.n	8006800 <LCD_DrawImage+0xa2>
    return;
  LCD_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 80067a6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80067aa:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80067ae:	88fa      	ldrh	r2, [r7, #6]
 80067b0:	89fb      	ldrh	r3, [r7, #14]
 80067b2:	4413      	add	r3, r2
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	3b01      	subs	r3, #1
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	b21c      	sxth	r4, r3
 80067bc:	88ba      	ldrh	r2, [r7, #4]
 80067be:	89bb      	ldrh	r3, [r7, #12]
 80067c0:	4413      	add	r3, r2
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	3b01      	subs	r3, #1
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	b21b      	sxth	r3, r3
 80067ca:	4622      	mov	r2, r4
 80067cc:	f7ff fe76 	bl	80064bc <LCD_SetAddressWindow>

  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 80067d0:	2101      	movs	r1, #1
 80067d2:	2001      	movs	r0, #1
 80067d4:	f7ff fd0c 	bl	80061f0 <setDMAMemMode>
  #else
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
  #endif
  LCD_WriteData((uint8_t*)bmp->p, w*h);
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	89fb      	ldrh	r3, [r7, #14]
 80067de:	89ba      	ldrh	r2, [r7, #12]
 80067e0:	fb02 f303 	mul.w	r3, r2, r3
 80067e4:	4619      	mov	r1, r3
 80067e6:	f7ff fdc9 	bl	800637c <LCD_WriteData>
#ifdef USE_DMA
setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 80067ea:	2100      	movs	r1, #0
 80067ec:	2001      	movs	r0, #1
 80067ee:	f7ff fcff 	bl	80061f0 <setDMAMemMode>
 80067f2:	e006      	b.n	8006802 <LCD_DrawImage+0xa4>
    return;
 80067f4:	bf00      	nop
 80067f6:	e004      	b.n	8006802 <LCD_DrawImage+0xa4>
    return;
 80067f8:	bf00      	nop
 80067fa:	e002      	b.n	8006802 <LCD_DrawImage+0xa4>
    return;
 80067fc:	bf00      	nop
 80067fe:	e000      	b.n	8006802 <LCD_DrawImage+0xa4>
    return;
 8006800:	bf00      	nop
#else
setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
#endif
  }
 8006802:	3714      	adds	r7, #20
 8006804:	46bd      	mov	sp, r7
 8006806:	bd90      	pop	{r4, r7, pc}

08006808 <LCD_DrawLine>:
 * @param x1&y1 -> coordinate of the start point
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
int8_t LCD_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8006808:	b590      	push	{r4, r7, lr}
 800680a:	b087      	sub	sp, #28
 800680c:	af02      	add	r7, sp, #8
 800680e:	4604      	mov	r4, r0
 8006810:	4608      	mov	r0, r1
 8006812:	4611      	mov	r1, r2
 8006814:	461a      	mov	r2, r3
 8006816:	4623      	mov	r3, r4
 8006818:	80fb      	strh	r3, [r7, #6]
 800681a:	4603      	mov	r3, r0
 800681c:	80bb      	strh	r3, [r7, #4]
 800681e:	460b      	mov	r3, r1
 8006820:	807b      	strh	r3, [r7, #2]
 8006822:	4613      	mov	r3, r2
 8006824:	803b      	strh	r3, [r7, #0]

  if(x0==x1){                                   // If horizontal
 8006826:	88fa      	ldrh	r2, [r7, #6]
 8006828:	887b      	ldrh	r3, [r7, #2]
 800682a:	429a      	cmp	r2, r3
 800682c:	d10a      	bne.n	8006844 <LCD_DrawLine+0x3c>
    if(y0>y1) swap(y0,y1);
 800682e:	88ba      	ldrh	r2, [r7, #4]
 8006830:	883b      	ldrh	r3, [r7, #0]
 8006832:	429a      	cmp	r2, r3
 8006834:	d918      	bls.n	8006868 <LCD_DrawLine+0x60>
 8006836:	88bb      	ldrh	r3, [r7, #4]
 8006838:	81bb      	strh	r3, [r7, #12]
 800683a:	883b      	ldrh	r3, [r7, #0]
 800683c:	80bb      	strh	r3, [r7, #4]
 800683e:	89bb      	ldrh	r3, [r7, #12]
 8006840:	803b      	strh	r3, [r7, #0]
 8006842:	e011      	b.n	8006868 <LCD_DrawLine+0x60>
  }
  else if(y0==y1){                              // If vertical
 8006844:	88ba      	ldrh	r2, [r7, #4]
 8006846:	883b      	ldrh	r3, [r7, #0]
 8006848:	429a      	cmp	r2, r3
 800684a:	d10a      	bne.n	8006862 <LCD_DrawLine+0x5a>
    if(x0>x1) swap(x0,x1);
 800684c:	88fa      	ldrh	r2, [r7, #6]
 800684e:	887b      	ldrh	r3, [r7, #2]
 8006850:	429a      	cmp	r2, r3
 8006852:	d909      	bls.n	8006868 <LCD_DrawLine+0x60>
 8006854:	88fb      	ldrh	r3, [r7, #6]
 8006856:	81fb      	strh	r3, [r7, #14]
 8006858:	887b      	ldrh	r3, [r7, #2]
 800685a:	80fb      	strh	r3, [r7, #6]
 800685c:	89fb      	ldrh	r3, [r7, #14]
 800685e:	807b      	strh	r3, [r7, #2]
 8006860:	e002      	b.n	8006868 <LCD_DrawLine+0x60>
  }
  else{                                         // Else, return fail, draw using software
    return UG_RESULT_FAIL;
 8006862:	f04f 33ff 	mov.w	r3, #4294967295
 8006866:	e009      	b.n	800687c <LCD_DrawLine+0x74>
  }

  LCD_Fill(x0,y0,x1,y1,color);               // Draw using acceleration
 8006868:	883c      	ldrh	r4, [r7, #0]
 800686a:	887a      	ldrh	r2, [r7, #2]
 800686c:	88b9      	ldrh	r1, [r7, #4]
 800686e:	88f8      	ldrh	r0, [r7, #6]
 8006870:	8c3b      	ldrh	r3, [r7, #32]
 8006872:	9300      	str	r3, [sp, #0]
 8006874:	4623      	mov	r3, r4
 8006876:	f7ff ff3b 	bl	80066f0 <LCD_Fill>
  return UG_RESULT_OK;
 800687a:	2300      	movs	r3, #0
}
 800687c:	4618      	mov	r0, r3
 800687e:	3714      	adds	r7, #20
 8006880:	46bd      	mov	sp, r7
 8006882:	bd90      	pop	{r4, r7, pc}

08006884 <LCD_PutStr>:
void LCD_PutChar(uint16_t x, uint16_t y, char ch, UG_FONT* font, uint16_t color, uint16_t bgcolor){
  UG_FontSelect(font);
  UG_PutChar(ch, x, y, color, bgcolor);
}

void LCD_PutStr(uint16_t x, uint16_t y,  char *str, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	60ba      	str	r2, [r7, #8]
 800688c:	607b      	str	r3, [r7, #4]
 800688e:	4603      	mov	r3, r0
 8006890:	81fb      	strh	r3, [r7, #14]
 8006892:	460b      	mov	r3, r1
 8006894:	81bb      	strh	r3, [r7, #12]
  UG_FontSelect(font);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f008 ffa2 	bl	800f7e0 <UG_FontSelect>
  UG_SetForecolor(color);
 800689c:	8b3b      	ldrh	r3, [r7, #24]
 800689e:	4618      	mov	r0, r3
 80068a0:	f009 faea 	bl	800fe78 <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 80068a4:	8bbb      	ldrh	r3, [r7, #28]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f009 faf8 	bl	800fe9c <UG_SetBackcolor>
  UG_PutString(x, y, str);
 80068ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80068b0:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80068b4:	68ba      	ldr	r2, [r7, #8]
 80068b6:	4618      	mov	r0, r3
 80068b8:	f009 fa46 	bl	800fd48 <UG_PutString>
}
 80068bc:	bf00      	nop
 80068be:	3710      	adds	r7, #16
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <LCD_setPower>:
  uint8_t cmd[] = { (tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */) };
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
}

void LCD_setPower(uint8_t power)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	4603      	mov	r3, r0
 80068cc:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { (power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */) };
 80068ce:	79fb      	ldrb	r3, [r7, #7]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d001      	beq.n	80068d8 <LCD_setPower+0x14>
 80068d4:	2329      	movs	r3, #41	; 0x29
 80068d6:	e000      	b.n	80068da <LCD_setPower+0x16>
 80068d8:	2328      	movs	r3, #40	; 0x28
 80068da:	733b      	strb	r3, [r7, #12]
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 80068dc:	f107 030c 	add.w	r3, r7, #12
 80068e0:	2100      	movs	r1, #0
 80068e2:	4618      	mov	r0, r3
 80068e4:	f7ff fd0e 	bl	8006304 <LCD_WriteCommand>
}
 80068e8:	bf00      	nop
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <LCD_Update>:

static void LCD_Update(void)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	af00      	add	r7, sp, #0
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
  #endif
  LCD_WriteData((uint8_t*)fb, LCD_WIDTH*LCD_HEIGHT);
#endif
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 80068f4:	2100      	movs	r1, #0
 80068f6:	2001      	movs	r0, #1
 80068f8:	f7ff fc7a 	bl	80061f0 <setDMAMemMode>
  #else
  setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
  #endif
}
 80068fc:	bf00      	nop
 80068fe:	bd80      	pop	{r7, pc}

08006900 <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b082      	sub	sp, #8
 8006904:	af00      	add	r7, sp, #0
#ifdef LCD_CS
  //LCD_PIN(LCD_CS,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin, GPIO_PIN_SET);
 8006906:	2201      	movs	r2, #1
 8006908:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800690c:	482a      	ldr	r0, [pc, #168]	; (80069b8 <LCD_init+0xb8>)
 800690e:	f003 fe87 	bl	800a620 <HAL_GPIO_WritePin>
#endif
#ifdef LCD_RST
  //LCD_PIN(LCD_RST,RESET);
  HAL_GPIO_WritePin(GPIOB, SPI2_RST_Pin, GPIO_PIN_RESET);
 8006912:	2200      	movs	r2, #0
 8006914:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006918:	4827      	ldr	r0, [pc, #156]	; (80069b8 <LCD_init+0xb8>)
 800691a:	f003 fe81 	bl	800a620 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800691e:	2001      	movs	r0, #1
 8006920:	f000 f8ca 	bl	8006ab8 <HAL_Delay>
  //LCD_PIN(LCD_RST,SET);
  HAL_GPIO_WritePin(GPIOB, SPI2_RST_Pin, GPIO_PIN_SET);
 8006924:	2201      	movs	r2, #1
 8006926:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800692a:	4823      	ldr	r0, [pc, #140]	; (80069b8 <LCD_init+0xb8>)
 800692c:	f003 fe78 	bl	800a620 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8006930:	20c8      	movs	r0, #200	; 0xc8
 8006932:	f000 f8c1 	bl	8006ab8 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 8006936:	4921      	ldr	r1, [pc, #132]	; (80069bc <LCD_init+0xbc>)
 8006938:	4821      	ldr	r0, [pc, #132]	; (80069c0 <LCD_init+0xc0>)
 800693a:	f008 feb7 	bl	800f6ac <UG_Init>
#ifndef LCD_LOCAL_FB
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
 800693e:	4921      	ldr	r1, [pc, #132]	; (80069c4 <LCD_init+0xc4>)
 8006940:	2000      	movs	r0, #0
 8006942:	f00a fb41 	bl	8010fc8 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
 8006946:	4920      	ldr	r1, [pc, #128]	; (80069c8 <LCD_init+0xc8>)
 8006948:	2001      	movs	r0, #1
 800694a:	f00a fb3d 	bl	8010fc8 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
 800694e:	491f      	ldr	r1, [pc, #124]	; (80069cc <LCD_init+0xcc>)
 8006950:	2002      	movs	r0, #2
 8006952:	f00a fb39 	bl	8010fc8 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
 8006956:	491e      	ldr	r1, [pc, #120]	; (80069d0 <LCD_init+0xd0>)
 8006958:	2003      	movs	r0, #3
 800695a:	f00a fb35 	bl	8010fc8 <UG_DriverRegister>
#endif
  UG_FontSetHSpace(0);
 800695e:	2000      	movs	r0, #0
 8006960:	f009 faae 	bl	800fec0 <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 8006964:	2000      	movs	r0, #0
 8006966:	f009 fabf 	bl	800fee8 <UG_FontSetVSpace>
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 800696a:	2300      	movs	r3, #0
 800696c:	80fb      	strh	r3, [r7, #6]
 800696e:	e013      	b.n	8006998 <LCD_init+0x98>
    LCD_WriteCommand((uint8_t*)&init_cmd[i+1], init_cmd[i]);
 8006970:	88fb      	ldrh	r3, [r7, #6]
 8006972:	3301      	adds	r3, #1
 8006974:	4a17      	ldr	r2, [pc, #92]	; (80069d4 <LCD_init+0xd4>)
 8006976:	441a      	add	r2, r3
 8006978:	88fb      	ldrh	r3, [r7, #6]
 800697a:	4916      	ldr	r1, [pc, #88]	; (80069d4 <LCD_init+0xd4>)
 800697c:	5ccb      	ldrb	r3, [r1, r3]
 800697e:	4619      	mov	r1, r3
 8006980:	4610      	mov	r0, r2
 8006982:	f7ff fcbf 	bl	8006304 <LCD_WriteCommand>
    i += init_cmd[i]+2;
 8006986:	88fb      	ldrh	r3, [r7, #6]
 8006988:	4a12      	ldr	r2, [pc, #72]	; (80069d4 <LCD_init+0xd4>)
 800698a:	5cd3      	ldrb	r3, [r2, r3]
 800698c:	b29a      	uxth	r2, r3
 800698e:	88fb      	ldrh	r3, [r7, #6]
 8006990:	4413      	add	r3, r2
 8006992:	b29b      	uxth	r3, r3
 8006994:	3302      	adds	r3, #2
 8006996:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8006998:	88fb      	ldrh	r3, [r7, #6]
 800699a:	2b4b      	cmp	r3, #75	; 0x4b
 800699c:	d9e8      	bls.n	8006970 <LCD_init+0x70>
  }
  UG_FillScreen(C_BLACK);               //  Clear screen
 800699e:	2000      	movs	r0, #0
 80069a0:	f008 ff2e 	bl	800f800 <UG_FillScreen>
  LCD_setPower(ENABLE);
 80069a4:	2001      	movs	r0, #1
 80069a6:	f7ff ff8d 	bl	80068c4 <LCD_setPower>
  UG_Update();
 80069aa:	f00a fb2f 	bl	801100c <UG_Update>
}
 80069ae:	bf00      	nop
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	48000400 	.word	0x48000400
 80069bc:	20000228 	.word	0x20000228
 80069c0:	20002580 	.word	0x20002580
 80069c4:	08006809 	.word	0x08006809
 80069c8:	080066f1 	.word	0x080066f1
 80069cc:	08006681 	.word	0x08006681
 80069d0:	0800675f 	.word	0x0800675f
 80069d4:	080160e8 	.word	0x080160e8

080069d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b082      	sub	sp, #8
 80069dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80069de:	2300      	movs	r3, #0
 80069e0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80069e2:	2003      	movs	r0, #3
 80069e4:	f002 fc80 	bl	80092e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80069e8:	200f      	movs	r0, #15
 80069ea:	f000 f80d 	bl	8006a08 <HAL_InitTick>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d002      	beq.n	80069fa <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	71fb      	strb	r3, [r7, #7]
 80069f8:	e001      	b.n	80069fe <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80069fa:	f7fe fded 	bl	80055d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80069fe:	79fb      	ldrb	r3, [r7, #7]

}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3708      	adds	r7, #8
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}

08006a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006a10:	2300      	movs	r3, #0
 8006a12:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006a14:	4b16      	ldr	r3, [pc, #88]	; (8006a70 <HAL_InitTick+0x68>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d022      	beq.n	8006a62 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006a1c:	4b15      	ldr	r3, [pc, #84]	; (8006a74 <HAL_InitTick+0x6c>)
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	4b13      	ldr	r3, [pc, #76]	; (8006a70 <HAL_InitTick+0x68>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006a28:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a30:	4618      	mov	r0, r3
 8006a32:	f002 fc8c 	bl	800934e <HAL_SYSTICK_Config>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10f      	bne.n	8006a5c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2b0f      	cmp	r3, #15
 8006a40:	d809      	bhi.n	8006a56 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a42:	2200      	movs	r2, #0
 8006a44:	6879      	ldr	r1, [r7, #4]
 8006a46:	f04f 30ff 	mov.w	r0, #4294967295
 8006a4a:	f002 fc58 	bl	80092fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006a4e:	4a0a      	ldr	r2, [pc, #40]	; (8006a78 <HAL_InitTick+0x70>)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6013      	str	r3, [r2, #0]
 8006a54:	e007      	b.n	8006a66 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	73fb      	strb	r3, [r7, #15]
 8006a5a:	e004      	b.n	8006a66 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	73fb      	strb	r3, [r7, #15]
 8006a60:	e001      	b.n	8006a66 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	20000238 	.word	0x20000238
 8006a74:	20000220 	.word	0x20000220
 8006a78:	20000234 	.word	0x20000234

08006a7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006a80:	4b05      	ldr	r3, [pc, #20]	; (8006a98 <HAL_IncTick+0x1c>)
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	4b05      	ldr	r3, [pc, #20]	; (8006a9c <HAL_IncTick+0x20>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4413      	add	r3, r2
 8006a8a:	4a03      	ldr	r2, [pc, #12]	; (8006a98 <HAL_IncTick+0x1c>)
 8006a8c:	6013      	str	r3, [r2, #0]
}
 8006a8e:	bf00      	nop
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr
 8006a98:	200025f4 	.word	0x200025f4
 8006a9c:	20000238 	.word	0x20000238

08006aa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8006aa4:	4b03      	ldr	r3, [pc, #12]	; (8006ab4 <HAL_GetTick+0x14>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	200025f4 	.word	0x200025f4

08006ab8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ac0:	f7ff ffee 	bl	8006aa0 <HAL_GetTick>
 8006ac4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ad0:	d004      	beq.n	8006adc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8006ad2:	4b09      	ldr	r3, [pc, #36]	; (8006af8 <HAL_Delay+0x40>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	4413      	add	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006adc:	bf00      	nop
 8006ade:	f7ff ffdf 	bl	8006aa0 <HAL_GetTick>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	1ad3      	subs	r3, r2, r3
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d8f7      	bhi.n	8006ade <HAL_Delay+0x26>
  {
  }
}
 8006aee:	bf00      	nop
 8006af0:	bf00      	nop
 8006af2:	3710      	adds	r7, #16
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	20000238 	.word	0x20000238

08006afc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	431a      	orrs	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	609a      	str	r2, [r3, #8]
}
 8006b16:	bf00      	nop
 8006b18:	370c      	adds	r7, #12
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr

08006b22 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b083      	sub	sp, #12
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
 8006b2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	431a      	orrs	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	609a      	str	r2, [r3, #8]
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b087      	sub	sp, #28
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
 8006b70:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	3360      	adds	r3, #96	; 0x60
 8006b76:	461a      	mov	r2, r3
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	4413      	add	r3, r2
 8006b7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	4b08      	ldr	r3, [pc, #32]	; (8006ba8 <LL_ADC_SetOffset+0x44>)
 8006b86:	4013      	ands	r3, r2
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8006b8e:	683a      	ldr	r2, [r7, #0]
 8006b90:	430a      	orrs	r2, r1
 8006b92:	4313      	orrs	r3, r2
 8006b94:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006b9c:	bf00      	nop
 8006b9e:	371c      	adds	r7, #28
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba6:	4770      	bx	lr
 8006ba8:	03fff000 	.word	0x03fff000

08006bac <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	3360      	adds	r3, #96	; 0x60
 8006bba:	461a      	mov	r2, r3
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	4413      	add	r3, r2
 8006bc2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3714      	adds	r7, #20
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b087      	sub	sp, #28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	3360      	adds	r3, #96	; 0x60
 8006be8:	461a      	mov	r2, r3
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	4413      	add	r3, r2
 8006bf0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	431a      	orrs	r2, r3
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006c02:	bf00      	nop
 8006c04:	371c      	adds	r7, #28
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr

08006c0e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b087      	sub	sp, #28
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	60f8      	str	r0, [r7, #12]
 8006c16:	60b9      	str	r1, [r7, #8]
 8006c18:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	3360      	adds	r3, #96	; 0x60
 8006c1e:	461a      	mov	r2, r3
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	4413      	add	r3, r2
 8006c26:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	431a      	orrs	r2, r3
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006c38:	bf00      	nop
 8006c3a:	371c      	adds	r7, #28
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b087      	sub	sp, #28
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	3360      	adds	r3, #96	; 0x60
 8006c54:	461a      	mov	r2, r3
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	4413      	add	r3, r2
 8006c5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	431a      	orrs	r2, r3
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006c6e:	bf00      	nop
 8006c70:	371c      	adds	r7, #28
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b083      	sub	sp, #12
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	695b      	ldr	r3, [r3, #20]
 8006c88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	615a      	str	r2, [r3, #20]
}
 8006c94:	bf00      	nop
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e000      	b.n	8006cba <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr

08006cc6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	b087      	sub	sp, #28
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	60f8      	str	r0, [r7, #12]
 8006cce:	60b9      	str	r1, [r7, #8]
 8006cd0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	3330      	adds	r3, #48	; 0x30
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	0a1b      	lsrs	r3, r3, #8
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	f003 030c 	and.w	r3, r3, #12
 8006ce2:	4413      	add	r3, r2
 8006ce4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	f003 031f 	and.w	r3, r3, #31
 8006cf0:	211f      	movs	r1, #31
 8006cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cf6:	43db      	mvns	r3, r3
 8006cf8:	401a      	ands	r2, r3
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	0e9b      	lsrs	r3, r3, #26
 8006cfe:	f003 011f 	and.w	r1, r3, #31
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	f003 031f 	and.w	r3, r3, #31
 8006d08:	fa01 f303 	lsl.w	r3, r1, r3
 8006d0c:	431a      	orrs	r2, r3
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006d12:	bf00      	nop
 8006d14:	371c      	adds	r7, #28
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr

08006d1e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006d1e:	b480      	push	{r7}
 8006d20:	b083      	sub	sp, #12
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d2a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006d32:	2301      	movs	r3, #1
 8006d34:	e000      	b.n	8006d38 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8006d36:	2300      	movs	r3, #0
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	3314      	adds	r3, #20
 8006d54:	461a      	mov	r2, r3
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	0e5b      	lsrs	r3, r3, #25
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	f003 0304 	and.w	r3, r3, #4
 8006d60:	4413      	add	r3, r2
 8006d62:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	0d1b      	lsrs	r3, r3, #20
 8006d6c:	f003 031f 	and.w	r3, r3, #31
 8006d70:	2107      	movs	r1, #7
 8006d72:	fa01 f303 	lsl.w	r3, r1, r3
 8006d76:	43db      	mvns	r3, r3
 8006d78:	401a      	ands	r2, r3
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	0d1b      	lsrs	r3, r3, #20
 8006d7e:	f003 031f 	and.w	r3, r3, #31
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	fa01 f303 	lsl.w	r3, r1, r3
 8006d88:	431a      	orrs	r2, r3
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006d8e:	bf00      	nop
 8006d90:	371c      	adds	r7, #28
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr
	...

08006d9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	60f8      	str	r0, [r7, #12]
 8006da4:	60b9      	str	r1, [r7, #8]
 8006da6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006db4:	43db      	mvns	r3, r3
 8006db6:	401a      	ands	r2, r3
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f003 0318 	and.w	r3, r3, #24
 8006dbe:	4908      	ldr	r1, [pc, #32]	; (8006de0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006dc0:	40d9      	lsrs	r1, r3
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	400b      	ands	r3, r1
 8006dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dca:	431a      	orrs	r2, r3
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006dd2:	bf00      	nop
 8006dd4:	3714      	adds	r7, #20
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr
 8006dde:	bf00      	nop
 8006de0:	0007ffff 	.word	0x0007ffff

08006de4 <LL_ADC_SetAnalogWDMonitChannels>:
  *             On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet
  *             for more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b087      	sub	sp, #28
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	60f8      	str	r0, [r7, #12]
 8006dec:	60b9      	str	r1, [r7, #8]
 8006dee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	330c      	adds	r3, #12
 8006df4:	4618      	mov	r0, r3
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	0d1b      	lsrs	r3, r3, #20
 8006dfa:	f003 0103 	and.w	r1, r3, #3
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	f003 0201 	and.w	r2, r3, #1
 8006e04:	4613      	mov	r3, r2
 8006e06:	00db      	lsls	r3, r3, #3
 8006e08:	4413      	add	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	440b      	add	r3, r1
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	4403      	add	r3, r0
 8006e12:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f023 4302 	bic.w	r3, r3, #2181038080	; 0x82000000
 8006e1e:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 8006e22:	43db      	mvns	r3, r3
 8006e24:	401a      	ands	r2, r3
 8006e26:	6879      	ldr	r1, [r7, #4]
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	400b      	ands	r3, r1
 8006e2c:	431a      	orrs	r2, r3
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 8006e32:	bf00      	nop
 8006e34:	371c      	adds	r7, #28
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr

08006e3e <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b087      	sub	sp, #28
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	60f8      	str	r0, [r7, #12]
 8006e46:	60b9      	str	r1, [r7, #8]
 8006e48:	607a      	str	r2, [r7, #4]
 8006e4a:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	3320      	adds	r3, #32
 8006e50:	461a      	mov	r2, r3
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	0d1b      	lsrs	r3, r3, #20
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	f003 030c 	and.w	r3, r3, #12
 8006e5c:	4413      	add	r3, r2
 8006e5e:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 22f0 	and.w	r2, r3, #4026593280	; 0xf000f000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	0419      	lsls	r1, r3, #16
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	430b      	orrs	r3, r1
 8006e70:	431a      	orrs	r2, r3
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8006e76:	bf00      	nop
 8006e78:	371c      	adds	r7, #28
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr

08006e82 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006e82:	b480      	push	{r7}
 8006e84:	b083      	sub	sp, #12
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f003 031f 	and.w	r3, r3, #31
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	370c      	adds	r7, #12
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr

08006e9e <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b083      	sub	sp, #12
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr

08006eba <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006eba:	b480      	push	{r7}
 8006ebc:	b083      	sub	sp, #12
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006eca:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	6093      	str	r3, [r2, #8]
}
 8006ed2:	bf00      	nop
 8006ed4:	370c      	adds	r7, #12
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr

08006ede <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b083      	sub	sp, #12
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006eee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ef2:	d101      	bne.n	8006ef8 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e000      	b.n	8006efa <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006ef8:	2300      	movs	r3, #0
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	370c      	adds	r7, #12
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr

08006f06 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006f06:	b480      	push	{r7}
 8006f08:	b083      	sub	sp, #12
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006f16:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f1a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b083      	sub	sp, #12
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f42:	d101      	bne.n	8006f48 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006f44:	2301      	movs	r3, #1
 8006f46:	e000      	b.n	8006f4a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	370c      	adds	r7, #12
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr

08006f56 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006f56:	b480      	push	{r7}
 8006f58:	b083      	sub	sp, #12
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f66:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f6a:	f043 0201 	orr.w	r2, r3, #1
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006f72:	bf00      	nop
 8006f74:	370c      	adds	r7, #12
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr

08006f7e <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006f7e:	b480      	push	{r7}
 8006f80:	b083      	sub	sp, #12
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f8e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f92:	f043 0202 	orr.w	r2, r3, #2
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006f9a:	bf00      	nop
 8006f9c:	370c      	adds	r7, #12
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr

08006fa6 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006fa6:	b480      	push	{r7}
 8006fa8:	b083      	sub	sp, #12
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d101      	bne.n	8006fbe <LL_ADC_IsEnabled+0x18>
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e000      	b.n	8006fc0 <LL_ADC_IsEnabled+0x1a>
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	f003 0302 	and.w	r3, r3, #2
 8006fdc:	2b02      	cmp	r3, #2
 8006fde:	d101      	bne.n	8006fe4 <LL_ADC_IsDisableOngoing+0x18>
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e000      	b.n	8006fe6 <LL_ADC_IsDisableOngoing+0x1a>
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006ff2:	b480      	push	{r7}
 8006ff4:	b083      	sub	sp, #12
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007002:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007006:	f043 0204 	orr.w	r2, r3, #4
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800700e:	bf00      	nop
 8007010:	370c      	adds	r7, #12
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800701a:	b480      	push	{r7}
 800701c:	b083      	sub	sp, #12
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800702a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800702e:	f043 0210 	orr.w	r2, r3, #16
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8007036:	bf00      	nop
 8007038:	370c      	adds	r7, #12
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr

08007042 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007042:	b480      	push	{r7}
 8007044:	b083      	sub	sp, #12
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f003 0304 	and.w	r3, r3, #4
 8007052:	2b04      	cmp	r3, #4
 8007054:	d101      	bne.n	800705a <LL_ADC_REG_IsConversionOngoing+0x18>
 8007056:	2301      	movs	r3, #1
 8007058:	e000      	b.n	800705c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800705a:	2300      	movs	r3, #0
}
 800705c:	4618      	mov	r0, r3
 800705e:	370c      	adds	r7, #12
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007078:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800707c:	f043 0220 	orr.w	r2, r3, #32
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	f003 0308 	and.w	r3, r3, #8
 80070a0:	2b08      	cmp	r3, #8
 80070a2:	d101      	bne.n	80070a8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80070a4:	2301      	movs	r3, #1
 80070a6:	e000      	b.n	80070aa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b083      	sub	sp, #12
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2280      	movs	r2, #128	; 0x80
 80070c2:	601a      	str	r2, [r3, #0]
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr

080070d0 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80070de:	601a      	str	r2, [r3, #0]
}
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070fa:	601a      	str	r2, [r3, #0]
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	605a      	str	r2, [r3, #4]
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	605a      	str	r2, [r3, #4]
}
 800713c:	bf00      	nop
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	605a      	str	r2, [r3, #4]
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	605a      	str	r2, [r3, #4]
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	605a      	str	r2, [r3, #4]
}
 800719c:	bf00      	nop
 800719e:	370c      	adds	r7, #12
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr

080071a8 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	605a      	str	r2, [r3, #4]
}
 80071bc:	bf00      	nop
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80071c8:	b590      	push	{r4, r7, lr}
 80071ca:	b089      	sub	sp, #36	; 0x24
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80071d0:	2300      	movs	r3, #0
 80071d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80071d4:	2300      	movs	r3, #0
 80071d6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d101      	bne.n	80071e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e167      	b.n	80074b2 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d109      	bne.n	8007204 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f7fe fa15 	bl	8005620 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff fe68 	bl	8006ede <LL_ADC_IsDeepPowerDownEnabled>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d004      	beq.n	800721e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4618      	mov	r0, r3
 800721a:	f7ff fe4e 	bl	8006eba <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4618      	mov	r0, r3
 8007224:	f7ff fe83 	bl	8006f2e <LL_ADC_IsInternalRegulatorEnabled>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d115      	bne.n	800725a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4618      	mov	r0, r3
 8007234:	f7ff fe67 	bl	8006f06 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007238:	4ba0      	ldr	r3, [pc, #640]	; (80074bc <HAL_ADC_Init+0x2f4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	099b      	lsrs	r3, r3, #6
 800723e:	4aa0      	ldr	r2, [pc, #640]	; (80074c0 <HAL_ADC_Init+0x2f8>)
 8007240:	fba2 2303 	umull	r2, r3, r2, r3
 8007244:	099b      	lsrs	r3, r3, #6
 8007246:	3301      	adds	r3, #1
 8007248:	005b      	lsls	r3, r3, #1
 800724a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800724c:	e002      	b.n	8007254 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	3b01      	subs	r3, #1
 8007252:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1f9      	bne.n	800724e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4618      	mov	r0, r3
 8007260:	f7ff fe65 	bl	8006f2e <LL_ADC_IsInternalRegulatorEnabled>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10d      	bne.n	8007286 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800726e:	f043 0210 	orr.w	r2, r3, #16
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800727a:	f043 0201 	orr.w	r2, r3, #1
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4618      	mov	r0, r3
 800728c:	f7ff fed9 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 8007290:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007296:	f003 0310 	and.w	r3, r3, #16
 800729a:	2b00      	cmp	r3, #0
 800729c:	f040 8100 	bne.w	80074a0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f040 80fc 	bne.w	80074a0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072ac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80072b0:	f043 0202 	orr.w	r2, r3, #2
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4618      	mov	r0, r3
 80072be:	f7ff fe72 	bl	8006fa6 <LL_ADC_IsEnabled>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d111      	bne.n	80072ec <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80072c8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80072cc:	f7ff fe6b 	bl	8006fa6 <LL_ADC_IsEnabled>
 80072d0:	4604      	mov	r4, r0
 80072d2:	487c      	ldr	r0, [pc, #496]	; (80074c4 <HAL_ADC_Init+0x2fc>)
 80072d4:	f7ff fe67 	bl	8006fa6 <LL_ADC_IsEnabled>
 80072d8:	4603      	mov	r3, r0
 80072da:	4323      	orrs	r3, r4
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d105      	bne.n	80072ec <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	4619      	mov	r1, r3
 80072e6:	4878      	ldr	r0, [pc, #480]	; (80074c8 <HAL_ADC_Init+0x300>)
 80072e8:	f7ff fc08 	bl	8006afc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	7f5b      	ldrb	r3, [r3, #29]
 80072f0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80072f6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80072fc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8007302:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800730a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800730c:	4313      	orrs	r3, r2
 800730e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007316:	2b01      	cmp	r3, #1
 8007318:	d106      	bne.n	8007328 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800731e:	3b01      	subs	r3, #1
 8007320:	045b      	lsls	r3, r3, #17
 8007322:	69ba      	ldr	r2, [r7, #24]
 8007324:	4313      	orrs	r3, r2
 8007326:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800732c:	2b00      	cmp	r3, #0
 800732e:	d009      	beq.n	8007344 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007334:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800733e:	69ba      	ldr	r2, [r7, #24]
 8007340:	4313      	orrs	r3, r2
 8007342:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68da      	ldr	r2, [r3, #12]
 800734a:	4b60      	ldr	r3, [pc, #384]	; (80074cc <HAL_ADC_Init+0x304>)
 800734c:	4013      	ands	r3, r2
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	6812      	ldr	r2, [r2, #0]
 8007352:	69b9      	ldr	r1, [r7, #24]
 8007354:	430b      	orrs	r3, r1
 8007356:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	430a      	orrs	r2, r1
 800736c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4618      	mov	r0, r3
 8007374:	f7ff fe8c 	bl	8007090 <LL_ADC_INJ_IsConversionOngoing>
 8007378:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d16d      	bne.n	800745c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d16a      	bne.n	800745c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800738a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007392:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007394:	4313      	orrs	r3, r2
 8007396:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073a2:	f023 0302 	bic.w	r3, r3, #2
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	6812      	ldr	r2, [r2, #0]
 80073aa:	69b9      	ldr	r1, [r7, #24]
 80073ac:	430b      	orrs	r3, r1
 80073ae:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	691b      	ldr	r3, [r3, #16]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d017      	beq.n	80073e8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	691a      	ldr	r2, [r3, #16]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80073c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80073d0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80073d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	6911      	ldr	r1, [r2, #16]
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	6812      	ldr	r2, [r2, #0]
 80073e0:	430b      	orrs	r3, r1
 80073e2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80073e6:	e013      	b.n	8007410 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	691a      	ldr	r2, [r3, #16]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80073f6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007400:	687a      	ldr	r2, [r7, #4]
 8007402:	6812      	ldr	r2, [r2, #0]
 8007404:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8007408:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800740c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007416:	2b01      	cmp	r3, #1
 8007418:	d118      	bne.n	800744c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	691b      	ldr	r3, [r3, #16]
 8007420:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007424:	f023 0304 	bic.w	r3, r3, #4
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007430:	4311      	orrs	r1, r2
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007436:	4311      	orrs	r1, r2
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800743c:	430a      	orrs	r2, r1
 800743e:	431a      	orrs	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f042 0201 	orr.w	r2, r2, #1
 8007448:	611a      	str	r2, [r3, #16]
 800744a:	e007      	b.n	800745c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	691a      	ldr	r2, [r3, #16]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f022 0201 	bic.w	r2, r2, #1
 800745a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	695b      	ldr	r3, [r3, #20]
 8007460:	2b01      	cmp	r3, #1
 8007462:	d10c      	bne.n	800747e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800746a:	f023 010f 	bic.w	r1, r3, #15
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	1e5a      	subs	r2, r3, #1
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	430a      	orrs	r2, r1
 800747a:	631a      	str	r2, [r3, #48]	; 0x30
 800747c:	e007      	b.n	800748e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f022 020f 	bic.w	r2, r2, #15
 800748c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007492:	f023 0303 	bic.w	r3, r3, #3
 8007496:	f043 0201 	orr.w	r2, r3, #1
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	65da      	str	r2, [r3, #92]	; 0x5c
 800749e:	e007      	b.n	80074b0 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074a4:	f043 0210 	orr.w	r2, r3, #16
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80074b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3724      	adds	r7, #36	; 0x24
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd90      	pop	{r4, r7, pc}
 80074ba:	bf00      	nop
 80074bc:	20000220 	.word	0x20000220
 80074c0:	053e2d63 	.word	0x053e2d63
 80074c4:	50000100 	.word	0x50000100
 80074c8:	50000300 	.word	0x50000300
 80074cc:	fff04007 	.word	0xfff04007

080074d0 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80074d8:	4893      	ldr	r0, [pc, #588]	; (8007728 <HAL_ADC_Start_IT+0x258>)
 80074da:	f7ff fcd2 	bl	8006e82 <LL_ADC_GetMultimode>
 80074de:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7ff fdac 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f040 8113 	bne.w	8007718 <HAL_ADC_Start_IT+0x248>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d101      	bne.n	8007500 <HAL_ADC_Start_IT+0x30>
 80074fc:	2302      	movs	r3, #2
 80074fe:	e10e      	b.n	800771e <HAL_ADC_Start_IT+0x24e>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f001 fb19 	bl	8008b40 <ADC_Enable>
 800750e:	4603      	mov	r3, r0
 8007510:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8007512:	7dfb      	ldrb	r3, [r7, #23]
 8007514:	2b00      	cmp	r3, #0
 8007516:	f040 80fa 	bne.w	800770e <HAL_ADC_Start_IT+0x23e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800751e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007522:	f023 0301 	bic.w	r3, r3, #1
 8007526:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a7e      	ldr	r2, [pc, #504]	; (800772c <HAL_ADC_Start_IT+0x25c>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d002      	beq.n	800753e <HAL_ADC_Start_IT+0x6e>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	e001      	b.n	8007542 <HAL_ADC_Start_IT+0x72>
 800753e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	6812      	ldr	r2, [r2, #0]
 8007546:	4293      	cmp	r3, r2
 8007548:	d002      	beq.n	8007550 <HAL_ADC_Start_IT+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d105      	bne.n	800755c <HAL_ADC_Start_IT+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007554:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007560:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007564:	2b00      	cmp	r3, #0
 8007566:	d006      	beq.n	8007576 <HAL_ADC_Start_IT+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800756c:	f023 0206 	bic.w	r2, r3, #6
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	661a      	str	r2, [r3, #96]	; 0x60
 8007574:	e002      	b.n	800757c <HAL_ADC_Start_IT+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	221c      	movs	r2, #28
 8007582:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	685a      	ldr	r2, [r3, #4]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f022 021c 	bic.w	r2, r2, #28
 800759a:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	2b08      	cmp	r3, #8
 80075a2:	d108      	bne.n	80075b6 <HAL_ADC_Start_IT+0xe6>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f042 0208 	orr.w	r2, r2, #8
 80075b2:	605a      	str	r2, [r3, #4]
          break;
 80075b4:	e008      	b.n	80075c8 <HAL_ADC_Start_IT+0xf8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	685a      	ldr	r2, [r3, #4]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f042 0204 	orr.w	r2, r2, #4
 80075c4:	605a      	str	r2, [r3, #4]
          break;
 80075c6:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d107      	bne.n	80075e0 <HAL_ADC_Start_IT+0x110>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	685a      	ldr	r2, [r3, #4]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f042 0210 	orr.w	r2, r2, #16
 80075de:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a51      	ldr	r2, [pc, #324]	; (800772c <HAL_ADC_Start_IT+0x25c>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d002      	beq.n	80075f0 <HAL_ADC_Start_IT+0x120>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	e001      	b.n	80075f4 <HAL_ADC_Start_IT+0x124>
 80075f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	6812      	ldr	r2, [r2, #0]
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d008      	beq.n	800760e <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d005      	beq.n	800760e <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	2b05      	cmp	r3, #5
 8007606:	d002      	beq.n	800760e <HAL_ADC_Start_IT+0x13e>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	2b09      	cmp	r3, #9
 800760c:	d13a      	bne.n	8007684 <HAL_ADC_Start_IT+0x1b4>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007618:	2b00      	cmp	r3, #0
 800761a:	d02d      	beq.n	8007678 <HAL_ADC_Start_IT+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007620:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007624:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	2b08      	cmp	r3, #8
 8007632:	d110      	bne.n	8007656 <HAL_ADC_Start_IT+0x186>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	685a      	ldr	r2, [r3, #4]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f022 0220 	bic.w	r2, r2, #32
 8007642:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	685a      	ldr	r2, [r3, #4]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007652:	605a      	str	r2, [r3, #4]
              break;
 8007654:	e010      	b.n	8007678 <HAL_ADC_Start_IT+0x1a8>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007664:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f042 0220 	orr.w	r2, r2, #32
 8007674:	605a      	str	r2, [r3, #4]
              break;
 8007676:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4618      	mov	r0, r3
 800767e:	f7ff fcb8 	bl	8006ff2 <LL_ADC_REG_StartConversion>
 8007682:	e04b      	b.n	800771c <HAL_ADC_Start_IT+0x24c>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007688:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a25      	ldr	r2, [pc, #148]	; (800772c <HAL_ADC_Start_IT+0x25c>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d002      	beq.n	80076a0 <HAL_ADC_Start_IT+0x1d0>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	e001      	b.n	80076a4 <HAL_ADC_Start_IT+0x1d4>
 80076a0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80076a4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d034      	beq.n	800771c <HAL_ADC_Start_IT+0x24c>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80076ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	65da      	str	r2, [r3, #92]	; 0x5c
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	699b      	ldr	r3, [r3, #24]
 80076c6:	2b08      	cmp	r3, #8
 80076c8:	d110      	bne.n	80076ec <HAL_ADC_Start_IT+0x21c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	685a      	ldr	r2, [r3, #4]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f022 0220 	bic.w	r2, r2, #32
 80076d8:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	685a      	ldr	r2, [r3, #4]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076e8:	605a      	str	r2, [r3, #4]
              break;
 80076ea:	e017      	b.n	800771c <HAL_ADC_Start_IT+0x24c>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	685a      	ldr	r2, [r3, #4]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076fa:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f042 0220 	orr.w	r2, r2, #32
 800770a:	605a      	str	r2, [r3, #4]
              break;
 800770c:	e006      	b.n	800771c <HAL_ADC_Start_IT+0x24c>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8007716:	e001      	b.n	800771c <HAL_ADC_Start_IT+0x24c>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007718:	2302      	movs	r3, #2
 800771a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800771c:	7dfb      	ldrb	r3, [r7, #23]
}
 800771e:	4618      	mov	r0, r3
 8007720:	3718      	adds	r7, #24
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	50000300 	.word	0x50000300
 800772c:	50000100 	.word	0x50000100

08007730 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b086      	sub	sp, #24
 8007734:	af00      	add	r7, sp, #0
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	60b9      	str	r1, [r7, #8]
 800773a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800773c:	4851      	ldr	r0, [pc, #324]	; (8007884 <HAL_ADC_Start_DMA+0x154>)
 800773e:	f7ff fba0 	bl	8006e82 <LL_ADC_GetMultimode>
 8007742:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4618      	mov	r0, r3
 800774a:	f7ff fc7a 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	f040 808f 	bne.w	8007874 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800775c:	2b01      	cmp	r3, #1
 800775e:	d101      	bne.n	8007764 <HAL_ADC_Start_DMA+0x34>
 8007760:	2302      	movs	r3, #2
 8007762:	e08a      	b.n	800787a <HAL_ADC_Start_DMA+0x14a>
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d005      	beq.n	800777e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	2b05      	cmp	r3, #5
 8007776:	d002      	beq.n	800777e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	2b09      	cmp	r3, #9
 800777c:	d173      	bne.n	8007866 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800777e:	68f8      	ldr	r0, [r7, #12]
 8007780:	f001 f9de 	bl	8008b40 <ADC_Enable>
 8007784:	4603      	mov	r3, r0
 8007786:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8007788:	7dfb      	ldrb	r3, [r7, #23]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d166      	bne.n	800785c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007792:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007796:	f023 0301 	bic.w	r3, r3, #1
 800779a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a38      	ldr	r2, [pc, #224]	; (8007888 <HAL_ADC_Start_DMA+0x158>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d002      	beq.n	80077b2 <HAL_ADC_Start_DMA+0x82>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	e001      	b.n	80077b6 <HAL_ADC_Start_DMA+0x86>
 80077b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	6812      	ldr	r2, [r2, #0]
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d002      	beq.n	80077c4 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d105      	bne.n	80077d0 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077c8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d006      	beq.n	80077ea <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077e0:	f023 0206 	bic.w	r2, r3, #6
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	661a      	str	r2, [r3, #96]	; 0x60
 80077e8:	e002      	b.n	80077f0 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077f4:	4a25      	ldr	r2, [pc, #148]	; (800788c <HAL_ADC_Start_DMA+0x15c>)
 80077f6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077fc:	4a24      	ldr	r2, [pc, #144]	; (8007890 <HAL_ADC_Start_DMA+0x160>)
 80077fe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007804:	4a23      	ldr	r2, [pc, #140]	; (8007894 <HAL_ADC_Start_DMA+0x164>)
 8007806:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	221c      	movs	r2, #28
 800780e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2200      	movs	r2, #0
 8007814:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	685a      	ldr	r2, [r3, #4]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f042 0210 	orr.w	r2, r2, #16
 8007826:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68da      	ldr	r2, [r3, #12]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f042 0201 	orr.w	r2, r2, #1
 8007836:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	3340      	adds	r3, #64	; 0x40
 8007842:	4619      	mov	r1, r3
 8007844:	68ba      	ldr	r2, [r7, #8]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f002 f83c 	bl	80098c4 <HAL_DMA_Start_IT>
 800784c:	4603      	mov	r3, r0
 800784e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4618      	mov	r0, r3
 8007856:	f7ff fbcc 	bl	8006ff2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800785a:	e00d      	b.n	8007878 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8007864:	e008      	b.n	8007878 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8007872:	e001      	b.n	8007878 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8007874:	2302      	movs	r3, #2
 8007876:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007878:	7dfb      	ldrb	r3, [r7, #23]
}
 800787a:	4618      	mov	r0, r3
 800787c:	3718      	adds	r7, #24
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	50000300 	.word	0x50000300
 8007888:	50000100 	.word	0x50000100
 800788c:	08008d0b 	.word	0x08008d0b
 8007890:	08008de3 	.word	0x08008de3
 8007894:	08008dff 	.word	0x08008dff

08007898 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d101      	bne.n	80078ae <HAL_ADC_Stop_DMA+0x16>
 80078aa:	2302      	movs	r3, #2
 80078ac:	e051      	b.n	8007952 <HAL_ADC_Stop_DMA+0xba>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80078b6:	2103      	movs	r1, #3
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f001 f885 	bl	80089c8 <ADC_ConversionStop>
 80078be:	4603      	mov	r3, r0
 80078c0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80078c2:	7bfb      	ldrb	r3, [r7, #15]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d13f      	bne.n	8007948 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	68da      	ldr	r2, [r3, #12]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f022 0201 	bic.w	r2, r2, #1
 80078d6:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078dc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d10f      	bne.n	8007906 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ea:	4618      	mov	r0, r3
 80078ec:	f002 f865 	bl	80099ba <HAL_DMA_Abort>
 80078f0:	4603      	mov	r3, r0
 80078f2:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80078f4:	7bfb      	ldrb	r3, [r7, #15]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d005      	beq.n	8007906 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	685a      	ldr	r2, [r3, #4]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f022 0210 	bic.w	r2, r2, #16
 8007914:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8007916:	7bfb      	ldrb	r3, [r7, #15]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d105      	bne.n	8007928 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f001 f995 	bl	8008c4c <ADC_Disable>
 8007922:	4603      	mov	r3, r0
 8007924:	73fb      	strb	r3, [r7, #15]
 8007926:	e002      	b.n	800792e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f001 f98f 	bl	8008c4c <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800792e:	7bfb      	ldrb	r3, [r7, #15]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d109      	bne.n	8007948 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007938:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800793c:	f023 0301 	bic.w	r3, r3, #1
 8007940:	f043 0201 	orr.w	r2, r3, #1
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8007950:	7bfb      	ldrb	r3, [r7, #15]
}
 8007952:	4618      	mov	r0, r3
 8007954:	3710      	adds	r7, #16
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}

0800795a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800795a:	b480      	push	{r7}
 800795c:	b083      	sub	sp, #12
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007968:	4618      	mov	r0, r3
 800796a:	370c      	adds	r7, #12
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b08a      	sub	sp, #40	; 0x28
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800797c:	2300      	movs	r3, #0
 800797e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007990:	4883      	ldr	r0, [pc, #524]	; (8007ba0 <HAL_ADC_IRQHandler+0x22c>)
 8007992:	f7ff fa76 	bl	8006e82 <LL_ADC_GetMultimode>
 8007996:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	f003 0302 	and.w	r3, r3, #2
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d017      	beq.n	80079d2 <HAL_ADC_IRQHandler+0x5e>
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	f003 0302 	and.w	r3, r3, #2
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d012      	beq.n	80079d2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079b0:	f003 0310 	and.w	r3, r3, #16
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d105      	bne.n	80079c4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079bc:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f001 fb11 	bl	8008fec <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2202      	movs	r2, #2
 80079d0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80079d2:	69fb      	ldr	r3, [r7, #28]
 80079d4:	f003 0304 	and.w	r3, r3, #4
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d004      	beq.n	80079e6 <HAL_ADC_IRQHandler+0x72>
 80079dc:	69bb      	ldr	r3, [r7, #24]
 80079de:	f003 0304 	and.w	r3, r3, #4
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d10a      	bne.n	80079fc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 8085 	beq.w	8007afc <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	f003 0308 	and.w	r3, r3, #8
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d07f      	beq.n	8007afc <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a00:	f003 0310 	and.w	r3, r3, #16
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d105      	bne.n	8007a14 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a0c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f7ff f941 	bl	8006ca0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d064      	beq.n	8007aee <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a5e      	ldr	r2, [pc, #376]	; (8007ba4 <HAL_ADC_IRQHandler+0x230>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d002      	beq.n	8007a34 <HAL_ADC_IRQHandler+0xc0>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	e001      	b.n	8007a38 <HAL_ADC_IRQHandler+0xc4>
 8007a34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	6812      	ldr	r2, [r2, #0]
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d008      	beq.n	8007a52 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d005      	beq.n	8007a52 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	2b05      	cmp	r3, #5
 8007a4a:	d002      	beq.n	8007a52 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	2b09      	cmp	r3, #9
 8007a50:	d104      	bne.n	8007a5c <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	623b      	str	r3, [r7, #32]
 8007a5a:	e00d      	b.n	8007a78 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a50      	ldr	r2, [pc, #320]	; (8007ba4 <HAL_ADC_IRQHandler+0x230>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d002      	beq.n	8007a6c <HAL_ADC_IRQHandler+0xf8>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	e001      	b.n	8007a70 <HAL_ADC_IRQHandler+0xfc>
 8007a6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007a70:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8007a78:	6a3b      	ldr	r3, [r7, #32]
 8007a7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d135      	bne.n	8007aee <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f003 0308 	and.w	r3, r3, #8
 8007a8c:	2b08      	cmp	r3, #8
 8007a8e:	d12e      	bne.n	8007aee <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4618      	mov	r0, r3
 8007a96:	f7ff fad4 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d11a      	bne.n	8007ad6 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	685a      	ldr	r2, [r3, #4]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f022 020c 	bic.w	r2, r2, #12
 8007aae:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ab4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ac0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d112      	bne.n	8007aee <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007acc:	f043 0201 	orr.w	r2, r3, #1
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	65da      	str	r2, [r3, #92]	; 0x5c
 8007ad4:	e00b      	b.n	8007aee <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ada:	f043 0210 	orr.w	r2, r3, #16
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ae6:	f043 0201 	orr.w	r2, r3, #1
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7fc f844 	bl	8003b7c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	220c      	movs	r2, #12
 8007afa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	f003 0320 	and.w	r3, r3, #32
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d004      	beq.n	8007b10 <HAL_ADC_IRQHandler+0x19c>
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	f003 0320 	and.w	r3, r3, #32
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d10b      	bne.n	8007b28 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 809e 	beq.w	8007c58 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8007b1c:	69bb      	ldr	r3, [r7, #24]
 8007b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 8098 	beq.w	8007c58 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b2c:	f003 0310 	and.w	r3, r3, #16
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d105      	bne.n	8007b40 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b38:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4618      	mov	r0, r3
 8007b46:	f7ff f8ea 	bl	8006d1e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8007b4a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7ff f8a5 	bl	8006ca0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007b56:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a11      	ldr	r2, [pc, #68]	; (8007ba4 <HAL_ADC_IRQHandler+0x230>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d002      	beq.n	8007b68 <HAL_ADC_IRQHandler+0x1f4>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	e001      	b.n	8007b6c <HAL_ADC_IRQHandler+0x1f8>
 8007b68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007b6c:	687a      	ldr	r2, [r7, #4]
 8007b6e:	6812      	ldr	r2, [r2, #0]
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d008      	beq.n	8007b86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d005      	beq.n	8007b86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	2b06      	cmp	r3, #6
 8007b7e:	d002      	beq.n	8007b86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	2b07      	cmp	r3, #7
 8007b84:	d104      	bne.n	8007b90 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68db      	ldr	r3, [r3, #12]
 8007b8c:	623b      	str	r3, [r7, #32]
 8007b8e:	e011      	b.n	8007bb4 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a03      	ldr	r2, [pc, #12]	; (8007ba4 <HAL_ADC_IRQHandler+0x230>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d006      	beq.n	8007ba8 <HAL_ADC_IRQHandler+0x234>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	e005      	b.n	8007bac <HAL_ADC_IRQHandler+0x238>
 8007ba0:	50000300 	.word	0x50000300
 8007ba4:	50000100 	.word	0x50000100
 8007ba8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8007bac:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d047      	beq.n	8007c4a <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8007bba:	6a3b      	ldr	r3, [r7, #32]
 8007bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d007      	beq.n	8007bd4 <HAL_ADC_IRQHandler+0x260>
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d03f      	beq.n	8007c4a <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8007bca:	6a3b      	ldr	r3, [r7, #32]
 8007bcc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d13a      	bne.n	8007c4a <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bde:	2b40      	cmp	r3, #64	; 0x40
 8007be0:	d133      	bne.n	8007c4a <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8007be2:	6a3b      	ldr	r3, [r7, #32]
 8007be4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d12e      	bne.n	8007c4a <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f7ff fa4d 	bl	8007090 <LL_ADC_INJ_IsConversionOngoing>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d11a      	bne.n	8007c32 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685a      	ldr	r2, [r3, #4]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007c0a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c10:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d112      	bne.n	8007c4a <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c28:	f043 0201 	orr.w	r2, r3, #1
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	65da      	str	r2, [r3, #92]	; 0x5c
 8007c30:	e00b      	b.n	8007c4a <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c36:	f043 0210 	orr.w	r2, r3, #16
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c42:	f043 0201 	orr.w	r2, r3, #1
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f001 f9a6 	bl	8008f9c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2260      	movs	r2, #96	; 0x60
 8007c56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d011      	beq.n	8007c86 <HAL_ADC_IRQHandler+0x312>
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00c      	beq.n	8007c86 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c70:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f7fb ffc9 	bl	8003c10 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2280      	movs	r2, #128	; 0x80
 8007c84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d012      	beq.n	8007cb6 <HAL_ADC_IRQHandler+0x342>
 8007c90:	69bb      	ldr	r3, [r7, #24]
 8007c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00d      	beq.n	8007cb6 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f001 f98c 	bl	8008fc4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007cb4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8007cb6:	69fb      	ldr	r3, [r7, #28]
 8007cb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d012      	beq.n	8007ce6 <HAL_ADC_IRQHandler+0x372>
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00d      	beq.n	8007ce6 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f001 f97e 	bl	8008fd8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ce4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8007ce6:	69fb      	ldr	r3, [r7, #28]
 8007ce8:	f003 0310 	and.w	r3, r3, #16
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d036      	beq.n	8007d5e <HAL_ADC_IRQHandler+0x3ea>
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	f003 0310 	and.w	r3, r3, #16
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d031      	beq.n	8007d5e <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d102      	bne.n	8007d08 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8007d02:	2301      	movs	r3, #1
 8007d04:	627b      	str	r3, [r7, #36]	; 0x24
 8007d06:	e014      	b.n	8007d32 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d008      	beq.n	8007d20 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8007d0e:	4825      	ldr	r0, [pc, #148]	; (8007da4 <HAL_ADC_IRQHandler+0x430>)
 8007d10:	f7ff f8c5 	bl	8006e9e <LL_ADC_GetMultiDMATransfer>
 8007d14:	4603      	mov	r3, r0
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d00b      	beq.n	8007d32 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8007d1e:	e008      	b.n	8007d32 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d001      	beq.n	8007d32 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8007d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d10e      	bne.n	8007d56 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d48:	f043 0202 	orr.w	r2, r3, #2
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f000 f833 	bl	8007dbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	2210      	movs	r2, #16
 8007d5c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d018      	beq.n	8007d9a <HAL_ADC_IRQHandler+0x426>
 8007d68:	69bb      	ldr	r3, [r7, #24]
 8007d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d013      	beq.n	8007d9a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d76:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d82:	f043 0208 	orr.w	r2, r3, #8
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d92:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f001 f90b 	bl	8008fb0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8007d9a:	bf00      	nop
 8007d9c:	3728      	adds	r7, #40	; 0x28
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}
 8007da2:	bf00      	nop
 8007da4:	50000300 	.word	0x50000300

08007da8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b0b6      	sub	sp, #216	; 0xd8
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007de0:	2300      	movs	r3, #0
 8007de2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d101      	bne.n	8007df2 <HAL_ADC_ConfigChannel+0x22>
 8007dee:	2302      	movs	r3, #2
 8007df0:	e3c8      	b.n	8008584 <HAL_ADC_ConfigChannel+0x7b4>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2201      	movs	r2, #1
 8007df6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7ff f91f 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 8007e04:	4603      	mov	r3, r0
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	f040 83ad 	bne.w	8008566 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6818      	ldr	r0, [r3, #0]
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	6859      	ldr	r1, [r3, #4]
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	461a      	mov	r2, r3
 8007e1a:	f7fe ff54 	bl	8006cc6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7ff f90d 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 8007e28:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7ff f92d 	bl	8007090 <LL_ADC_INJ_IsConversionOngoing>
 8007e36:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007e3a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	f040 81d9 	bne.w	80081f6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007e44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f040 81d4 	bne.w	80081f6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	689b      	ldr	r3, [r3, #8]
 8007e52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e56:	d10f      	bne.n	8007e78 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6818      	ldr	r0, [r3, #0]
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2200      	movs	r2, #0
 8007e62:	4619      	mov	r1, r3
 8007e64:	f7fe ff6e 	bl	8006d44 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7fe ff02 	bl	8006c7a <LL_ADC_SetSamplingTimeCommonConfig>
 8007e76:	e00e      	b.n	8007e96 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6818      	ldr	r0, [r3, #0]
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	6819      	ldr	r1, [r3, #0]
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	461a      	mov	r2, r3
 8007e86:	f7fe ff5d 	bl	8006d44 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	2100      	movs	r1, #0
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7fe fef2 	bl	8006c7a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	695a      	ldr	r2, [r3, #20]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	08db      	lsrs	r3, r3, #3
 8007ea2:	f003 0303 	and.w	r3, r3, #3
 8007ea6:	005b      	lsls	r3, r3, #1
 8007ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8007eac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	2b04      	cmp	r3, #4
 8007eb6:	d022      	beq.n	8007efe <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6818      	ldr	r0, [r3, #0]
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	6919      	ldr	r1, [r3, #16]
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007ec8:	f7fe fe4c 	bl	8006b64 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6818      	ldr	r0, [r3, #0]
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	6919      	ldr	r1, [r3, #16]
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	699b      	ldr	r3, [r3, #24]
 8007ed8:	461a      	mov	r2, r3
 8007eda:	f7fe fe98 	bl	8006c0e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6818      	ldr	r0, [r3, #0]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d102      	bne.n	8007ef4 <HAL_ADC_ConfigChannel+0x124>
 8007eee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ef2:	e000      	b.n	8007ef6 <HAL_ADC_ConfigChannel+0x126>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	f7fe fea4 	bl	8006c44 <LL_ADC_SetOffsetSaturation>
 8007efc:	e17b      	b.n	80081f6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	2100      	movs	r1, #0
 8007f04:	4618      	mov	r0, r3
 8007f06:	f7fe fe51 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d10a      	bne.n	8007f2a <HAL_ADC_ConfigChannel+0x15a>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2100      	movs	r1, #0
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f7fe fe46 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8007f20:	4603      	mov	r3, r0
 8007f22:	0e9b      	lsrs	r3, r3, #26
 8007f24:	f003 021f 	and.w	r2, r3, #31
 8007f28:	e01e      	b.n	8007f68 <HAL_ADC_ConfigChannel+0x198>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2100      	movs	r1, #0
 8007f30:	4618      	mov	r0, r3
 8007f32:	f7fe fe3b 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8007f36:	4603      	mov	r3, r0
 8007f38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f3c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007f40:	fa93 f3a3 	rbit	r3, r3
 8007f44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007f48:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007f4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007f50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d101      	bne.n	8007f5c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8007f58:	2320      	movs	r3, #32
 8007f5a:	e004      	b.n	8007f66 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8007f5c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007f60:	fab3 f383 	clz	r3, r3
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d105      	bne.n	8007f80 <HAL_ADC_ConfigChannel+0x1b0>
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	0e9b      	lsrs	r3, r3, #26
 8007f7a:	f003 031f 	and.w	r3, r3, #31
 8007f7e:	e018      	b.n	8007fb2 <HAL_ADC_ConfigChannel+0x1e2>
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f88:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007f8c:	fa93 f3a3 	rbit	r3, r3
 8007f90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8007f94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8007f9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d101      	bne.n	8007fa8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8007fa4:	2320      	movs	r3, #32
 8007fa6:	e004      	b.n	8007fb2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8007fa8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007fac:	fab3 f383 	clz	r3, r3
 8007fb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d106      	bne.n	8007fc4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f7fe fe0a 	bl	8006bd8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2101      	movs	r1, #1
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f7fe fdee 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d10a      	bne.n	8007ff0 <HAL_ADC_ConfigChannel+0x220>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2101      	movs	r1, #1
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f7fe fde3 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	0e9b      	lsrs	r3, r3, #26
 8007fea:	f003 021f 	and.w	r2, r3, #31
 8007fee:	e01e      	b.n	800802e <HAL_ADC_ConfigChannel+0x25e>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2101      	movs	r1, #1
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f7fe fdd8 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008002:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008006:	fa93 f3a3 	rbit	r3, r3
 800800a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800800e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008012:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8008016:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800801a:	2b00      	cmp	r3, #0
 800801c:	d101      	bne.n	8008022 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800801e:	2320      	movs	r3, #32
 8008020:	e004      	b.n	800802c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8008022:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008026:	fab3 f383 	clz	r3, r3
 800802a:	b2db      	uxtb	r3, r3
 800802c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008036:	2b00      	cmp	r3, #0
 8008038:	d105      	bne.n	8008046 <HAL_ADC_ConfigChannel+0x276>
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	0e9b      	lsrs	r3, r3, #26
 8008040:	f003 031f 	and.w	r3, r3, #31
 8008044:	e018      	b.n	8008078 <HAL_ADC_ConfigChannel+0x2a8>
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800804e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008052:	fa93 f3a3 	rbit	r3, r3
 8008056:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800805a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800805e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8008062:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008066:	2b00      	cmp	r3, #0
 8008068:	d101      	bne.n	800806e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800806a:	2320      	movs	r3, #32
 800806c:	e004      	b.n	8008078 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800806e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008072:	fab3 f383 	clz	r3, r3
 8008076:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008078:	429a      	cmp	r2, r3
 800807a:	d106      	bne.n	800808a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2200      	movs	r2, #0
 8008082:	2101      	movs	r1, #1
 8008084:	4618      	mov	r0, r3
 8008086:	f7fe fda7 	bl	8006bd8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2102      	movs	r1, #2
 8008090:	4618      	mov	r0, r3
 8008092:	f7fe fd8b 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8008096:	4603      	mov	r3, r0
 8008098:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10a      	bne.n	80080b6 <HAL_ADC_ConfigChannel+0x2e6>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2102      	movs	r1, #2
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7fe fd80 	bl	8006bac <LL_ADC_GetOffsetChannel>
 80080ac:	4603      	mov	r3, r0
 80080ae:	0e9b      	lsrs	r3, r3, #26
 80080b0:	f003 021f 	and.w	r2, r3, #31
 80080b4:	e01e      	b.n	80080f4 <HAL_ADC_ConfigChannel+0x324>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2102      	movs	r1, #2
 80080bc:	4618      	mov	r0, r3
 80080be:	f7fe fd75 	bl	8006bac <LL_ADC_GetOffsetChannel>
 80080c2:	4603      	mov	r3, r0
 80080c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80080cc:	fa93 f3a3 	rbit	r3, r3
 80080d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80080d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80080d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80080dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d101      	bne.n	80080e8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80080e4:	2320      	movs	r3, #32
 80080e6:	e004      	b.n	80080f2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80080e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80080ec:	fab3 f383 	clz	r3, r3
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d105      	bne.n	800810c <HAL_ADC_ConfigChannel+0x33c>
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	0e9b      	lsrs	r3, r3, #26
 8008106:	f003 031f 	and.w	r3, r3, #31
 800810a:	e016      	b.n	800813a <HAL_ADC_ConfigChannel+0x36a>
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008114:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008118:	fa93 f3a3 	rbit	r3, r3
 800811c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800811e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008120:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8008124:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800812c:	2320      	movs	r3, #32
 800812e:	e004      	b.n	800813a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8008130:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008134:	fab3 f383 	clz	r3, r3
 8008138:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800813a:	429a      	cmp	r2, r3
 800813c:	d106      	bne.n	800814c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2200      	movs	r2, #0
 8008144:	2102      	movs	r1, #2
 8008146:	4618      	mov	r0, r3
 8008148:	f7fe fd46 	bl	8006bd8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2103      	movs	r1, #3
 8008152:	4618      	mov	r0, r3
 8008154:	f7fe fd2a 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8008158:	4603      	mov	r3, r0
 800815a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800815e:	2b00      	cmp	r3, #0
 8008160:	d10a      	bne.n	8008178 <HAL_ADC_ConfigChannel+0x3a8>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2103      	movs	r1, #3
 8008168:	4618      	mov	r0, r3
 800816a:	f7fe fd1f 	bl	8006bac <LL_ADC_GetOffsetChannel>
 800816e:	4603      	mov	r3, r0
 8008170:	0e9b      	lsrs	r3, r3, #26
 8008172:	f003 021f 	and.w	r2, r3, #31
 8008176:	e017      	b.n	80081a8 <HAL_ADC_ConfigChannel+0x3d8>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2103      	movs	r1, #3
 800817e:	4618      	mov	r0, r3
 8008180:	f7fe fd14 	bl	8006bac <LL_ADC_GetOffsetChannel>
 8008184:	4603      	mov	r3, r0
 8008186:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008188:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800818a:	fa93 f3a3 	rbit	r3, r3
 800818e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8008190:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008192:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8008194:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008196:	2b00      	cmp	r3, #0
 8008198:	d101      	bne.n	800819e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800819a:	2320      	movs	r3, #32
 800819c:	e003      	b.n	80081a6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800819e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081a0:	fab3 f383 	clz	r3, r3
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d105      	bne.n	80081c0 <HAL_ADC_ConfigChannel+0x3f0>
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	0e9b      	lsrs	r3, r3, #26
 80081ba:	f003 031f 	and.w	r3, r3, #31
 80081be:	e011      	b.n	80081e4 <HAL_ADC_ConfigChannel+0x414>
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80081c8:	fa93 f3a3 	rbit	r3, r3
 80081cc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80081ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081d0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80081d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d101      	bne.n	80081dc <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80081d8:	2320      	movs	r3, #32
 80081da:	e003      	b.n	80081e4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80081dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081de:	fab3 f383 	clz	r3, r3
 80081e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d106      	bne.n	80081f6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2200      	movs	r2, #0
 80081ee:	2103      	movs	r1, #3
 80081f0:	4618      	mov	r0, r3
 80081f2:	f7fe fcf1 	bl	8006bd8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f7fe fed3 	bl	8006fa6 <LL_ADC_IsEnabled>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	f040 8140 	bne.w	8008488 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6818      	ldr	r0, [r3, #0]
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	6819      	ldr	r1, [r3, #0]
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	461a      	mov	r2, r3
 8008216:	f7fe fdc1 	bl	8006d9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	4a8f      	ldr	r2, [pc, #572]	; (800845c <HAL_ADC_ConfigChannel+0x68c>)
 8008220:	4293      	cmp	r3, r2
 8008222:	f040 8131 	bne.w	8008488 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10b      	bne.n	800824e <HAL_ADC_ConfigChannel+0x47e>
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	0e9b      	lsrs	r3, r3, #26
 800823c:	3301      	adds	r3, #1
 800823e:	f003 031f 	and.w	r3, r3, #31
 8008242:	2b09      	cmp	r3, #9
 8008244:	bf94      	ite	ls
 8008246:	2301      	movls	r3, #1
 8008248:	2300      	movhi	r3, #0
 800824a:	b2db      	uxtb	r3, r3
 800824c:	e019      	b.n	8008282 <HAL_ADC_ConfigChannel+0x4b2>
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008254:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008256:	fa93 f3a3 	rbit	r3, r3
 800825a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800825c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800825e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8008260:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008262:	2b00      	cmp	r3, #0
 8008264:	d101      	bne.n	800826a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8008266:	2320      	movs	r3, #32
 8008268:	e003      	b.n	8008272 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800826a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800826c:	fab3 f383 	clz	r3, r3
 8008270:	b2db      	uxtb	r3, r3
 8008272:	3301      	adds	r3, #1
 8008274:	f003 031f 	and.w	r3, r3, #31
 8008278:	2b09      	cmp	r3, #9
 800827a:	bf94      	ite	ls
 800827c:	2301      	movls	r3, #1
 800827e:	2300      	movhi	r3, #0
 8008280:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008282:	2b00      	cmp	r3, #0
 8008284:	d079      	beq.n	800837a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800828e:	2b00      	cmp	r3, #0
 8008290:	d107      	bne.n	80082a2 <HAL_ADC_ConfigChannel+0x4d2>
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	0e9b      	lsrs	r3, r3, #26
 8008298:	3301      	adds	r3, #1
 800829a:	069b      	lsls	r3, r3, #26
 800829c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80082a0:	e015      	b.n	80082ce <HAL_ADC_ConfigChannel+0x4fe>
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082aa:	fa93 f3a3 	rbit	r3, r3
 80082ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80082b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082b2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80082b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d101      	bne.n	80082be <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80082ba:	2320      	movs	r3, #32
 80082bc:	e003      	b.n	80082c6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80082be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082c0:	fab3 f383 	clz	r3, r3
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	3301      	adds	r3, #1
 80082c8:	069b      	lsls	r3, r3, #26
 80082ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d109      	bne.n	80082ee <HAL_ADC_ConfigChannel+0x51e>
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	0e9b      	lsrs	r3, r3, #26
 80082e0:	3301      	adds	r3, #1
 80082e2:	f003 031f 	and.w	r3, r3, #31
 80082e6:	2101      	movs	r1, #1
 80082e8:	fa01 f303 	lsl.w	r3, r1, r3
 80082ec:	e017      	b.n	800831e <HAL_ADC_ConfigChannel+0x54e>
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082f6:	fa93 f3a3 	rbit	r3, r3
 80082fa:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80082fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082fe:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8008300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008302:	2b00      	cmp	r3, #0
 8008304:	d101      	bne.n	800830a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8008306:	2320      	movs	r3, #32
 8008308:	e003      	b.n	8008312 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800830a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800830c:	fab3 f383 	clz	r3, r3
 8008310:	b2db      	uxtb	r3, r3
 8008312:	3301      	adds	r3, #1
 8008314:	f003 031f 	and.w	r3, r3, #31
 8008318:	2101      	movs	r1, #1
 800831a:	fa01 f303 	lsl.w	r3, r1, r3
 800831e:	ea42 0103 	orr.w	r1, r2, r3
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10a      	bne.n	8008344 <HAL_ADC_ConfigChannel+0x574>
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	0e9b      	lsrs	r3, r3, #26
 8008334:	3301      	adds	r3, #1
 8008336:	f003 021f 	and.w	r2, r3, #31
 800833a:	4613      	mov	r3, r2
 800833c:	005b      	lsls	r3, r3, #1
 800833e:	4413      	add	r3, r2
 8008340:	051b      	lsls	r3, r3, #20
 8008342:	e018      	b.n	8008376 <HAL_ADC_ConfigChannel+0x5a6>
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800834a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800834c:	fa93 f3a3 	rbit	r3, r3
 8008350:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008354:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8008356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008358:	2b00      	cmp	r3, #0
 800835a:	d101      	bne.n	8008360 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800835c:	2320      	movs	r3, #32
 800835e:	e003      	b.n	8008368 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8008360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008362:	fab3 f383 	clz	r3, r3
 8008366:	b2db      	uxtb	r3, r3
 8008368:	3301      	adds	r3, #1
 800836a:	f003 021f 	and.w	r2, r3, #31
 800836e:	4613      	mov	r3, r2
 8008370:	005b      	lsls	r3, r3, #1
 8008372:	4413      	add	r3, r2
 8008374:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008376:	430b      	orrs	r3, r1
 8008378:	e081      	b.n	800847e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008382:	2b00      	cmp	r3, #0
 8008384:	d107      	bne.n	8008396 <HAL_ADC_ConfigChannel+0x5c6>
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	0e9b      	lsrs	r3, r3, #26
 800838c:	3301      	adds	r3, #1
 800838e:	069b      	lsls	r3, r3, #26
 8008390:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008394:	e015      	b.n	80083c2 <HAL_ADC_ConfigChannel+0x5f2>
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800839c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800839e:	fa93 f3a3 	rbit	r3, r3
 80083a2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80083a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80083a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d101      	bne.n	80083b2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80083ae:	2320      	movs	r3, #32
 80083b0:	e003      	b.n	80083ba <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80083b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083b4:	fab3 f383 	clz	r3, r3
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	3301      	adds	r3, #1
 80083bc:	069b      	lsls	r3, r3, #26
 80083be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d109      	bne.n	80083e2 <HAL_ADC_ConfigChannel+0x612>
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	0e9b      	lsrs	r3, r3, #26
 80083d4:	3301      	adds	r3, #1
 80083d6:	f003 031f 	and.w	r3, r3, #31
 80083da:	2101      	movs	r1, #1
 80083dc:	fa01 f303 	lsl.w	r3, r1, r3
 80083e0:	e017      	b.n	8008412 <HAL_ADC_ConfigChannel+0x642>
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083e8:	6a3b      	ldr	r3, [r7, #32]
 80083ea:	fa93 f3a3 	rbit	r3, r3
 80083ee:	61fb      	str	r3, [r7, #28]
  return result;
 80083f0:	69fb      	ldr	r3, [r7, #28]
 80083f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80083f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d101      	bne.n	80083fe <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80083fa:	2320      	movs	r3, #32
 80083fc:	e003      	b.n	8008406 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80083fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008400:	fab3 f383 	clz	r3, r3
 8008404:	b2db      	uxtb	r3, r3
 8008406:	3301      	adds	r3, #1
 8008408:	f003 031f 	and.w	r3, r3, #31
 800840c:	2101      	movs	r1, #1
 800840e:	fa01 f303 	lsl.w	r3, r1, r3
 8008412:	ea42 0103 	orr.w	r1, r2, r3
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800841e:	2b00      	cmp	r3, #0
 8008420:	d10d      	bne.n	800843e <HAL_ADC_ConfigChannel+0x66e>
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	0e9b      	lsrs	r3, r3, #26
 8008428:	3301      	adds	r3, #1
 800842a:	f003 021f 	and.w	r2, r3, #31
 800842e:	4613      	mov	r3, r2
 8008430:	005b      	lsls	r3, r3, #1
 8008432:	4413      	add	r3, r2
 8008434:	3b1e      	subs	r3, #30
 8008436:	051b      	lsls	r3, r3, #20
 8008438:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800843c:	e01e      	b.n	800847c <HAL_ADC_ConfigChannel+0x6ac>
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	fa93 f3a3 	rbit	r3, r3
 800844a:	613b      	str	r3, [r7, #16]
  return result;
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008450:	69bb      	ldr	r3, [r7, #24]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d104      	bne.n	8008460 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8008456:	2320      	movs	r3, #32
 8008458:	e006      	b.n	8008468 <HAL_ADC_ConfigChannel+0x698>
 800845a:	bf00      	nop
 800845c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	fab3 f383 	clz	r3, r3
 8008466:	b2db      	uxtb	r3, r3
 8008468:	3301      	adds	r3, #1
 800846a:	f003 021f 	and.w	r2, r3, #31
 800846e:	4613      	mov	r3, r2
 8008470:	005b      	lsls	r3, r3, #1
 8008472:	4413      	add	r3, r2
 8008474:	3b1e      	subs	r3, #30
 8008476:	051b      	lsls	r3, r3, #20
 8008478:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800847c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800847e:	683a      	ldr	r2, [r7, #0]
 8008480:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008482:	4619      	mov	r1, r3
 8008484:	f7fe fc5e 	bl	8006d44 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	4b3f      	ldr	r3, [pc, #252]	; (800858c <HAL_ADC_ConfigChannel+0x7bc>)
 800848e:	4013      	ands	r3, r2
 8008490:	2b00      	cmp	r3, #0
 8008492:	d071      	beq.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008494:	483e      	ldr	r0, [pc, #248]	; (8008590 <HAL_ADC_ConfigChannel+0x7c0>)
 8008496:	f7fe fb57 	bl	8006b48 <LL_ADC_GetCommonPathInternalCh>
 800849a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a3c      	ldr	r2, [pc, #240]	; (8008594 <HAL_ADC_ConfigChannel+0x7c4>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d004      	beq.n	80084b2 <HAL_ADC_ConfigChannel+0x6e2>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a3a      	ldr	r2, [pc, #232]	; (8008598 <HAL_ADC_ConfigChannel+0x7c8>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d127      	bne.n	8008502 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80084b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80084b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d121      	bne.n	8008502 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80084c6:	d157      	bne.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80084c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80084cc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80084d0:	4619      	mov	r1, r3
 80084d2:	482f      	ldr	r0, [pc, #188]	; (8008590 <HAL_ADC_ConfigChannel+0x7c0>)
 80084d4:	f7fe fb25 	bl	8006b22 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80084d8:	4b30      	ldr	r3, [pc, #192]	; (800859c <HAL_ADC_ConfigChannel+0x7cc>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	099b      	lsrs	r3, r3, #6
 80084de:	4a30      	ldr	r2, [pc, #192]	; (80085a0 <HAL_ADC_ConfigChannel+0x7d0>)
 80084e0:	fba2 2303 	umull	r2, r3, r2, r3
 80084e4:	099b      	lsrs	r3, r3, #6
 80084e6:	1c5a      	adds	r2, r3, #1
 80084e8:	4613      	mov	r3, r2
 80084ea:	005b      	lsls	r3, r3, #1
 80084ec:	4413      	add	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80084f2:	e002      	b.n	80084fa <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	3b01      	subs	r3, #1
 80084f8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d1f9      	bne.n	80084f4 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008500:	e03a      	b.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a27      	ldr	r2, [pc, #156]	; (80085a4 <HAL_ADC_ConfigChannel+0x7d4>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d113      	bne.n	8008534 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800850c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008510:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008514:	2b00      	cmp	r3, #0
 8008516:	d10d      	bne.n	8008534 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a22      	ldr	r2, [pc, #136]	; (80085a8 <HAL_ADC_ConfigChannel+0x7d8>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d02a      	beq.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008522:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008526:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800852a:	4619      	mov	r1, r3
 800852c:	4818      	ldr	r0, [pc, #96]	; (8008590 <HAL_ADC_ConfigChannel+0x7c0>)
 800852e:	f7fe faf8 	bl	8006b22 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008532:	e021      	b.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a1c      	ldr	r2, [pc, #112]	; (80085ac <HAL_ADC_ConfigChannel+0x7dc>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d11c      	bne.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800853e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008546:	2b00      	cmp	r3, #0
 8008548:	d116      	bne.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a16      	ldr	r2, [pc, #88]	; (80085a8 <HAL_ADC_ConfigChannel+0x7d8>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d011      	beq.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008554:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008558:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800855c:	4619      	mov	r1, r3
 800855e:	480c      	ldr	r0, [pc, #48]	; (8008590 <HAL_ADC_ConfigChannel+0x7c0>)
 8008560:	f7fe fadf 	bl	8006b22 <LL_ADC_SetCommonPathInternalCh>
 8008564:	e008      	b.n	8008578 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800856a:	f043 0220 	orr.w	r2, r3, #32
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008580:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8008584:	4618      	mov	r0, r3
 8008586:	37d8      	adds	r7, #216	; 0xd8
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	80080000 	.word	0x80080000
 8008590:	50000300 	.word	0x50000300
 8008594:	c3210000 	.word	0xc3210000
 8008598:	90c00010 	.word	0x90c00010
 800859c:	20000220 	.word	0x20000220
 80085a0:	053e2d63 	.word	0x053e2d63
 80085a4:	c7520000 	.word	0xc7520000
 80085a8:	50000100 	.word	0x50000100
 80085ac:	cb840000 	.word	0xcb840000

080085b0 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b08e      	sub	sp, #56	; 0x38
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80085ba:	2300      	movs	r3, #0
 80085bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(pAnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(pAnalogWDGConfig->WatchdogMode));
  assert_param(IS_ADC_ANALOG_WATCHDOG_FILTERING_MODE(pAnalogWDGConfig->FilteringConfig));
  assert_param(IS_FUNCTIONAL_STATE(pAnalogWDGConfig->ITMode));

  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80085c8:	d003      	beq.n	80085d2 <HAL_ADC_AnalogWDGConfig+0x22>
      (pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	685b      	ldr	r3, [r3, #4]
  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80085ce:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d101      	bne.n	80085e0 <HAL_ADC_AnalogWDGConfig+0x30>
 80085dc:	2302      	movs	r3, #2
 80085de:	e1ea      	b.n	80089b6 <HAL_ADC_AnalogWDGConfig+0x406>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4618      	mov	r0, r3
 80085ee:	f7fe fd28 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 80085f2:	62b8      	str	r0, [r7, #40]	; 0x28
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fe fd49 	bl	8007090 <LL_ADC_INJ_IsConversionOngoing>
 80085fe:	6278      	str	r0, [r7, #36]	; 0x24
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008602:	2b00      	cmp	r3, #0
 8008604:	f040 8175 	bne.w	80088f2 <HAL_ADC_AnalogWDGConfig+0x342>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860a:	2b00      	cmp	r3, #0
 800860c:	f040 8171 	bne.w	80088f2 <HAL_ADC_AnalogWDGConfig+0x342>
     )
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a90      	ldr	r2, [pc, #576]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8008616:	4293      	cmp	r3, r2
 8008618:	f040 808d 	bne.w	8008736 <HAL_ADC_AnalogWDGConfig+0x186>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (pAnalogWDGConfig->WatchdogMode)
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8008624:	d034      	beq.n	8008690 <HAL_ADC_AnalogWDGConfig+0xe0>
 8008626:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 800862a:	d856      	bhi.n	80086da <HAL_ADC_AnalogWDGConfig+0x12a>
 800862c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008630:	d04b      	beq.n	80086ca <HAL_ADC_AnalogWDGConfig+0x11a>
 8008632:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008636:	d850      	bhi.n	80086da <HAL_ADC_AnalogWDGConfig+0x12a>
 8008638:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800863c:	d01b      	beq.n	8008676 <HAL_ADC_AnalogWDGConfig+0xc6>
 800863e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008642:	d84a      	bhi.n	80086da <HAL_ADC_AnalogWDGConfig+0x12a>
 8008644:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008648:	d037      	beq.n	80086ba <HAL_ADC_AnalogWDGConfig+0x10a>
 800864a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800864e:	d844      	bhi.n	80086da <HAL_ADC_AnalogWDGConfig+0x12a>
 8008650:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008654:	d029      	beq.n	80086aa <HAL_ADC_AnalogWDGConfig+0xfa>
 8008656:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800865a:	d13e      	bne.n	80086da <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8008668:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 800866c:	461a      	mov	r2, r3
 800866e:	497a      	ldr	r1, [pc, #488]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8008670:	f7fe fbb8 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 8008674:	e039      	b.n	80086ea <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8008682:	f043 73a0 	orr.w	r3, r3, #20971520	; 0x1400000
 8008686:	461a      	mov	r2, r3
 8008688:	4973      	ldr	r1, [pc, #460]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800868a:	f7fe fbab 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_INJECTED));
          break;
 800868e:	e02c      	b.n	80086ea <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800869c:	f043 73e0 	orr.w	r3, r3, #29360128	; 0x1c00000
 80086a0:	461a      	mov	r2, r3
 80086a2:	496d      	ldr	r1, [pc, #436]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086a4:	f7fe fb9e 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 80086a8:	e01f      	b.n	80086ea <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a6b      	ldr	r2, [pc, #428]	; (800885c <HAL_ADC_AnalogWDGConfig+0x2ac>)
 80086b0:	4969      	ldr	r1, [pc, #420]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086b2:	4618      	mov	r0, r3
 80086b4:	f7fe fb96 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80086b8:	e017      	b.n	80086ea <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a68      	ldr	r2, [pc, #416]	; (8008860 <HAL_ADC_AnalogWDGConfig+0x2b0>)
 80086c0:	4965      	ldr	r1, [pc, #404]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7fe fb8e 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80086c8:	e00f      	b.n	80086ea <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a65      	ldr	r2, [pc, #404]	; (8008864 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 80086d0:	4961      	ldr	r1, [pc, #388]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086d2:	4618      	mov	r0, r3
 80086d4:	f7fe fb86 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80086d8:	e007      	b.n	80086ea <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2200      	movs	r2, #0
 80086e0:	495d      	ldr	r1, [pc, #372]	; (8008858 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7fe fb7e 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80086e8:	bf00      	nop
      }

      /* Set the filtering configuration */
      MODIFY_REG(hadc->Instance->TR1,
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	6a1b      	ldr	r3, [r3, #32]
 80086f0:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	699a      	ldr	r2, [r3, #24]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	430a      	orrs	r2, r1
 80086fe:	621a      	str	r2, [r3, #32]
                 ADC_TR1_AWDFILT,
                 pAnalogWDGConfig->FilteringConfig);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008704:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4618      	mov	r0, r3
 8008712:	f7fe fcd0 	bl	80070b6 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	7b1b      	ldrb	r3, [r3, #12]
 800871a:	2b01      	cmp	r3, #1
 800871c:	d105      	bne.n	800872a <HAL_ADC_AnalogWDGConfig+0x17a>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4618      	mov	r0, r3
 8008724:	f7fe fcf0 	bl	8007108 <LL_ADC_EnableIT_AWD1>
 8008728:	e0e3      	b.n	80088f2 <HAL_ADC_AnalogWDGConfig+0x342>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4618      	mov	r0, r3
 8008730:	f7fe fd1a 	bl	8007168 <LL_ADC_DisableIT_AWD1>
 8008734:	e0dd      	b.n	80088f2 <HAL_ADC_AnalogWDGConfig+0x342>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 800873e:	d01d      	beq.n	800877c <HAL_ADC_AnalogWDGConfig+0x1cc>
 8008740:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8008744:	f200 8092 	bhi.w	800886c <HAL_ADC_AnalogWDGConfig+0x2bc>
 8008748:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800874c:	d07b      	beq.n	8008846 <HAL_ADC_AnalogWDGConfig+0x296>
 800874e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008752:	f200 808b 	bhi.w	800886c <HAL_ADC_AnalogWDGConfig+0x2bc>
 8008756:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800875a:	d00f      	beq.n	800877c <HAL_ADC_AnalogWDGConfig+0x1cc>
 800875c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008760:	f200 8084 	bhi.w	800886c <HAL_ADC_AnalogWDGConfig+0x2bc>
 8008764:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008768:	d06d      	beq.n	8008846 <HAL_ADC_AnalogWDGConfig+0x296>
 800876a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800876e:	d87d      	bhi.n	800886c <HAL_ADC_AnalogWDGConfig+0x2bc>
 8008770:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008774:	d067      	beq.n	8008846 <HAL_ADC_AnalogWDGConfig+0x296>
 8008776:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800877a:	d177      	bne.n	800886c <HAL_ADC_AnalogWDGConfig+0x2bc>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a39      	ldr	r2, [pc, #228]	; (8008868 <HAL_ADC_AnalogWDGConfig+0x2b8>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d12f      	bne.n	80087e6 <HAL_ADC_AnalogWDGConfig+0x236>
          {
            SET_BIT(hadc->Instance->AWD2CR,
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800878e:	2b00      	cmp	r3, #0
 8008790:	d108      	bne.n	80087a4 <HAL_ADC_AnalogWDGConfig+0x1f4>
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	0e9b      	lsrs	r3, r3, #26
 8008798:	f003 031f 	and.w	r3, r3, #31
 800879c:	2201      	movs	r2, #1
 800879e:	fa02 f303 	lsl.w	r3, r2, r3
 80087a2:	e016      	b.n	80087d2 <HAL_ADC_AnalogWDGConfig+0x222>
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	689b      	ldr	r3, [r3, #8]
 80087a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087aa:	69fb      	ldr	r3, [r7, #28]
 80087ac:	fa93 f3a3 	rbit	r3, r3
 80087b0:	61bb      	str	r3, [r7, #24]
  return result;
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80087b6:	6a3b      	ldr	r3, [r7, #32]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d101      	bne.n	80087c0 <HAL_ADC_AnalogWDGConfig+0x210>
    return 32U;
 80087bc:	2320      	movs	r3, #32
 80087be:	e003      	b.n	80087c8 <HAL_ADC_AnalogWDGConfig+0x218>
  return __builtin_clz(value);
 80087c0:	6a3b      	ldr	r3, [r7, #32]
 80087c2:	fab3 f383 	clz	r3, r3
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	f003 031f 	and.w	r3, r3, #31
 80087cc:	2201      	movs	r2, #1
 80087ce:	fa02 f303 	lsl.w	r3, r2, r3
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	6812      	ldr	r2, [r2, #0]
 80087d6:	f8d2 10a0 	ldr.w	r1, [r2, #160]	; 0xa0
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	6812      	ldr	r2, [r2, #0]
 80087de:	430b      	orrs	r3, r1
 80087e0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
          else
          {
            SET_BIT(hadc->Instance->AWD3CR,
                    (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 80087e4:	e04b      	b.n	800887e <HAL_ADC_AnalogWDGConfig+0x2ce>
            SET_BIT(hadc->Instance->AWD3CR,
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d108      	bne.n	8008804 <HAL_ADC_AnalogWDGConfig+0x254>
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	0e9b      	lsrs	r3, r3, #26
 80087f8:	f003 031f 	and.w	r3, r3, #31
 80087fc:	2201      	movs	r2, #1
 80087fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008802:	e016      	b.n	8008832 <HAL_ADC_AnalogWDGConfig+0x282>
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	fa93 f3a3 	rbit	r3, r3
 8008810:	60fb      	str	r3, [r7, #12]
  return result;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d101      	bne.n	8008820 <HAL_ADC_AnalogWDGConfig+0x270>
    return 32U;
 800881c:	2320      	movs	r3, #32
 800881e:	e003      	b.n	8008828 <HAL_ADC_AnalogWDGConfig+0x278>
  return __builtin_clz(value);
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	fab3 f383 	clz	r3, r3
 8008826:	b2db      	uxtb	r3, r3
 8008828:	f003 031f 	and.w	r3, r3, #31
 800882c:	2201      	movs	r2, #1
 800882e:	fa02 f303 	lsl.w	r3, r2, r3
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	6812      	ldr	r2, [r2, #0]
 8008836:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	6812      	ldr	r2, [r2, #0]
 800883e:	430b      	orrs	r3, r1
 8008840:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
          break;
 8008844:	e01b      	b.n	800887e <HAL_ADC_AnalogWDGConfig+0x2ce>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800884e:	4a05      	ldr	r2, [pc, #20]	; (8008864 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 8008850:	4619      	mov	r1, r3
 8008852:	f7fe fac7 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8008856:	e012      	b.n	800887e <HAL_ADC_AnalogWDGConfig+0x2ce>
 8008858:	7dc00000 	.word	0x7dc00000
 800885c:	0087ffff 	.word	0x0087ffff
 8008860:	0107ffff 	.word	0x0107ffff
 8008864:	0187ffff 	.word	0x0187ffff
 8008868:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6818      	ldr	r0, [r3, #0]
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2200      	movs	r2, #0
 8008876:	4619      	mov	r1, r3
 8008878:	f7fe fab4 	bl	8006de4 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800887c:	bf00      	nop
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a4f      	ldr	r2, [pc, #316]	; (80089c0 <HAL_ADC_AnalogWDGConfig+0x410>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d11a      	bne.n	80088be <HAL_ADC_AnalogWDGConfig+0x30e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800888c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4618      	mov	r0, r3
 800889a:	f7fe fc19 	bl	80070d0 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	7b1b      	ldrb	r3, [r3, #12]
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d105      	bne.n	80088b2 <HAL_ADC_AnalogWDGConfig+0x302>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4618      	mov	r0, r3
 80088ac:	f7fe fc3c 	bl	8007128 <LL_ADC_EnableIT_AWD2>
 80088b0:	e01f      	b.n	80088f2 <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4618      	mov	r0, r3
 80088b8:	f7fe fc66 	bl	8007188 <LL_ADC_DisableIT_AWD2>
 80088bc:	e019      	b.n	80088f2 <HAL_ADC_AnalogWDGConfig+0x342>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80088c2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7fe fc0c 	bl	80070ec <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	7b1b      	ldrb	r3, [r3, #12]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d105      	bne.n	80088e8 <HAL_ADC_AnalogWDGConfig+0x338>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4618      	mov	r0, r3
 80088e2:	f7fe fc31 	bl	8007148 <LL_ADC_EnableIT_AWD3>
 80088e6:	e004      	b.n	80088f2 <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7fe fc5b 	bl	80071a8 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a33      	ldr	r2, [pc, #204]	; (80089c4 <HAL_ADC_AnalogWDGConfig+0x414>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d118      	bne.n	800892e <HAL_ADC_AnalogWDGConfig+0x37e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	691a      	ldr	r2, [r3, #16]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	08db      	lsrs	r3, r3, #3
 8008908:	f003 0303 	and.w	r3, r3, #3
 800890c:	005b      	lsls	r3, r3, #1
 800890e:	fa02 f303 	lsl.w	r3, r2, r3
 8008912:	637b      	str	r3, [r7, #52]	; 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	695a      	ldr	r2, [r3, #20]
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	08db      	lsrs	r3, r3, #3
 8008920:	f003 0303 	and.w	r3, r3, #3
 8008924:	005b      	lsls	r3, r3, #1
 8008926:	fa02 f303 	lsl.w	r3, r2, r3
 800892a:	633b      	str	r3, [r7, #48]	; 0x30
 800892c:	e035      	b.n	800899a <HAL_ADC_AnalogWDGConfig+0x3ea>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	f003 0318 	and.w	r3, r3, #24
 8008938:	2b18      	cmp	r3, #24
 800893a:	d00f      	beq.n	800895c <HAL_ADC_AnalogWDGConfig+0x3ac>
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	691a      	ldr	r2, [r3, #16]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	68db      	ldr	r3, [r3, #12]
 8008946:	08db      	lsrs	r3, r3, #3
 8008948:	f003 0303 	and.w	r3, r3, #3
 800894c:	f1c3 0302 	rsb	r3, r3, #2
 8008950:	005b      	lsls	r3, r3, #1
 8008952:	f003 031e 	and.w	r3, r3, #30
 8008956:	fa22 f303 	lsr.w	r3, r2, r3
 800895a:	e002      	b.n	8008962 <HAL_ADC_AnalogWDGConfig+0x3b2>
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	691b      	ldr	r3, [r3, #16]
 8008960:	009b      	lsls	r3, r3, #2
 8008962:	637b      	str	r3, [r7, #52]	; 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68db      	ldr	r3, [r3, #12]
 800896a:	f003 0318 	and.w	r3, r3, #24
 800896e:	2b18      	cmp	r3, #24
 8008970:	d00f      	beq.n	8008992 <HAL_ADC_AnalogWDGConfig+0x3e2>
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	695a      	ldr	r2, [r3, #20]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	68db      	ldr	r3, [r3, #12]
 800897c:	08db      	lsrs	r3, r3, #3
 800897e:	f003 0303 	and.w	r3, r3, #3
 8008982:	f1c3 0302 	rsb	r3, r3, #2
 8008986:	005b      	lsls	r3, r3, #1
 8008988:	f003 031e 	and.w	r3, r3, #30
 800898c:	fa22 f303 	lsr.w	r3, r2, r3
 8008990:	e002      	b.n	8008998 <HAL_ADC_AnalogWDGConfig+0x3e8>
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	633b      	str	r3, [r7, #48]	; 0x30
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6818      	ldr	r0, [r3, #0]
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	6819      	ldr	r1, [r3, #0]
 80089a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80089a6:	f7fe fa4a 	bl	8006e3e <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80089b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3738      	adds	r7, #56	; 0x38
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	0017ffff 	.word	0x0017ffff
 80089c4:	7dc00000 	.word	0x7dc00000

080089c8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b088      	sub	sp, #32
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80089d2:	2300      	movs	r3, #0
 80089d4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4618      	mov	r0, r3
 80089e0:	f7fe fb2f 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 80089e4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fe fb50 	bl	8007090 <LL_ADC_INJ_IsConversionOngoing>
 80089f0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d103      	bne.n	8008a00 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	f000 8098 	beq.w	8008b30 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d02a      	beq.n	8008a64 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	7f5b      	ldrb	r3, [r3, #29]
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d126      	bne.n	8008a64 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	7f1b      	ldrb	r3, [r3, #28]
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d122      	bne.n	8008a64 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008a22:	e014      	b.n	8008a4e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	4a45      	ldr	r2, [pc, #276]	; (8008b3c <ADC_ConversionStop+0x174>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d90d      	bls.n	8008a48 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a30:	f043 0210 	orr.w	r2, r3, #16
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a3c:	f043 0201 	orr.w	r2, r3, #1
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	e074      	b.n	8008b32 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8008a48:	69fb      	ldr	r3, [r7, #28]
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a58:	2b40      	cmp	r3, #64	; 0x40
 8008a5a:	d1e3      	bne.n	8008a24 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2240      	movs	r2, #64	; 0x40
 8008a62:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8008a64:	69bb      	ldr	r3, [r7, #24]
 8008a66:	2b02      	cmp	r3, #2
 8008a68:	d014      	beq.n	8008a94 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f7fe fae7 	bl	8007042 <LL_ADC_REG_IsConversionOngoing>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00c      	beq.n	8008a94 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f7fe faa4 	bl	8006fcc <LL_ADC_IsDisableOngoing>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d104      	bne.n	8008a94 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7fe fac3 	bl	800701a <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	2b01      	cmp	r3, #1
 8008a98:	d014      	beq.n	8008ac4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7fe faf6 	bl	8007090 <LL_ADC_INJ_IsConversionOngoing>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d00c      	beq.n	8008ac4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7fe fa8c 	bl	8006fcc <LL_ADC_IsDisableOngoing>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d104      	bne.n	8008ac4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f7fe fad2 	bl	8007068 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8008ac4:	69bb      	ldr	r3, [r7, #24]
 8008ac6:	2b02      	cmp	r3, #2
 8008ac8:	d005      	beq.n	8008ad6 <ADC_ConversionStop+0x10e>
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	2b03      	cmp	r3, #3
 8008ace:	d105      	bne.n	8008adc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8008ad0:	230c      	movs	r3, #12
 8008ad2:	617b      	str	r3, [r7, #20]
        break;
 8008ad4:	e005      	b.n	8008ae2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8008ad6:	2308      	movs	r3, #8
 8008ad8:	617b      	str	r3, [r7, #20]
        break;
 8008ada:	e002      	b.n	8008ae2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8008adc:	2304      	movs	r3, #4
 8008ade:	617b      	str	r3, [r7, #20]
        break;
 8008ae0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8008ae2:	f7fd ffdd 	bl	8006aa0 <HAL_GetTick>
 8008ae6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008ae8:	e01b      	b.n	8008b22 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8008aea:	f7fd ffd9 	bl	8006aa0 <HAL_GetTick>
 8008aee:	4602      	mov	r2, r0
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	1ad3      	subs	r3, r2, r3
 8008af4:	2b05      	cmp	r3, #5
 8008af6:	d914      	bls.n	8008b22 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	689a      	ldr	r2, [r3, #8]
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	4013      	ands	r3, r2
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00d      	beq.n	8008b22 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b0a:	f043 0210 	orr.w	r2, r3, #16
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b16:	f043 0201 	orr.w	r2, r3, #1
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	e007      	b.n	8008b32 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	689a      	ldr	r2, [r3, #8]
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	4013      	ands	r3, r2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1dc      	bne.n	8008aea <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3720      	adds	r7, #32
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop
 8008b3c:	a33fffff 	.word	0xa33fffff

08008b40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4618      	mov	r0, r3
 8008b52:	f7fe fa28 	bl	8006fa6 <LL_ADC_IsEnabled>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d169      	bne.n	8008c30 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	689a      	ldr	r2, [r3, #8]
 8008b62:	4b36      	ldr	r3, [pc, #216]	; (8008c3c <ADC_Enable+0xfc>)
 8008b64:	4013      	ands	r3, r2
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00d      	beq.n	8008b86 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b6e:	f043 0210 	orr.w	r2, r3, #16
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b7a:	f043 0201 	orr.w	r2, r3, #1
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	e055      	b.n	8008c32 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f7fe f9e3 	bl	8006f56 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008b90:	482b      	ldr	r0, [pc, #172]	; (8008c40 <ADC_Enable+0x100>)
 8008b92:	f7fd ffd9 	bl	8006b48 <LL_ADC_GetCommonPathInternalCh>
 8008b96:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8008b98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d013      	beq.n	8008bc8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008ba0:	4b28      	ldr	r3, [pc, #160]	; (8008c44 <ADC_Enable+0x104>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	099b      	lsrs	r3, r3, #6
 8008ba6:	4a28      	ldr	r2, [pc, #160]	; (8008c48 <ADC_Enable+0x108>)
 8008ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8008bac:	099b      	lsrs	r3, r3, #6
 8008bae:	1c5a      	adds	r2, r3, #1
 8008bb0:	4613      	mov	r3, r2
 8008bb2:	005b      	lsls	r3, r3, #1
 8008bb4:	4413      	add	r3, r2
 8008bb6:	009b      	lsls	r3, r3, #2
 8008bb8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008bba:	e002      	b.n	8008bc2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	3b01      	subs	r3, #1
 8008bc0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d1f9      	bne.n	8008bbc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8008bc8:	f7fd ff6a 	bl	8006aa0 <HAL_GetTick>
 8008bcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008bce:	e028      	b.n	8008c22 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7fe f9e6 	bl	8006fa6 <LL_ADC_IsEnabled>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d104      	bne.n	8008bea <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4618      	mov	r0, r3
 8008be6:	f7fe f9b6 	bl	8006f56 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008bea:	f7fd ff59 	bl	8006aa0 <HAL_GetTick>
 8008bee:	4602      	mov	r2, r0
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	1ad3      	subs	r3, r2, r3
 8008bf4:	2b02      	cmp	r3, #2
 8008bf6:	d914      	bls.n	8008c22 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f003 0301 	and.w	r3, r3, #1
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d00d      	beq.n	8008c22 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c0a:	f043 0210 	orr.w	r2, r3, #16
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c16:	f043 0201 	orr.w	r2, r3, #1
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e007      	b.n	8008c32 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f003 0301 	and.w	r3, r3, #1
 8008c2c:	2b01      	cmp	r3, #1
 8008c2e:	d1cf      	bne.n	8008bd0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	8000003f 	.word	0x8000003f
 8008c40:	50000300 	.word	0x50000300
 8008c44:	20000220 	.word	0x20000220
 8008c48:	053e2d63 	.word	0x053e2d63

08008c4c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b084      	sub	sp, #16
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7fe f9b7 	bl	8006fcc <LL_ADC_IsDisableOngoing>
 8008c5e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7fe f99e 	bl	8006fa6 <LL_ADC_IsEnabled>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d047      	beq.n	8008d00 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d144      	bne.n	8008d00 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	689b      	ldr	r3, [r3, #8]
 8008c7c:	f003 030d 	and.w	r3, r3, #13
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d10c      	bne.n	8008c9e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f7fe f978 	bl	8006f7e <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	2203      	movs	r2, #3
 8008c94:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8008c96:	f7fd ff03 	bl	8006aa0 <HAL_GetTick>
 8008c9a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008c9c:	e029      	b.n	8008cf2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ca2:	f043 0210 	orr.w	r2, r3, #16
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cae:	f043 0201 	orr.w	r2, r3, #1
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	e023      	b.n	8008d02 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008cba:	f7fd fef1 	bl	8006aa0 <HAL_GetTick>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	1ad3      	subs	r3, r2, r3
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d914      	bls.n	8008cf2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	f003 0301 	and.w	r3, r3, #1
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d00d      	beq.n	8008cf2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cda:	f043 0210 	orr.w	r2, r3, #16
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ce6:	f043 0201 	orr.w	r2, r3, #1
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e007      	b.n	8008d02 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	f003 0301 	and.w	r3, r3, #1
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d1dc      	bne.n	8008cba <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8008d00:	2300      	movs	r3, #0
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}

08008d0a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b084      	sub	sp, #16
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d16:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d1c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d14b      	bne.n	8008dbc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d28:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 0308 	and.w	r3, r3, #8
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d021      	beq.n	8008d82 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7fd ffac 	bl	8006ca0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d032      	beq.n	8008db4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	68db      	ldr	r3, [r3, #12]
 8008d54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d12b      	bne.n	8008db4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d11f      	bne.n	8008db4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d78:	f043 0201 	orr.w	r2, r3, #1
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	65da      	str	r2, [r3, #92]	; 0x5c
 8008d80:	e018      	b.n	8008db4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	f003 0302 	and.w	r3, r3, #2
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d111      	bne.n	8008db4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008da0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d105      	bne.n	8008db4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008dac:	f043 0201 	orr.w	r2, r3, #1
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008db4:	68f8      	ldr	r0, [r7, #12]
 8008db6:	f7fa fee1 	bl	8003b7c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008dba:	e00e      	b.n	8008dda <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008dc0:	f003 0310 	and.w	r3, r3, #16
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d003      	beq.n	8008dd0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8008dc8:	68f8      	ldr	r0, [r7, #12]
 8008dca:	f7fe fff7 	bl	8007dbc <HAL_ADC_ErrorCallback>
}
 8008dce:	e004      	b.n	8008dda <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	4798      	blx	r3
}
 8008dda:	bf00      	nop
 8008ddc:	3710      	adds	r7, #16
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}

08008de2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008de2:	b580      	push	{r7, lr}
 8008de4:	b084      	sub	sp, #16
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dee:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f7fe ffd9 	bl	8007da8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008df6:	bf00      	nop
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b084      	sub	sp, #16
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e0a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e10:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e1c:	f043 0204 	orr.w	r2, r3, #4
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008e24:	68f8      	ldr	r0, [r7, #12]
 8008e26:	f7fe ffc9 	bl	8007dbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008e2a:	bf00      	nop
 8008e2c:	3710      	adds	r7, #16
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}

08008e32 <LL_ADC_IsEnabled>:
{
 8008e32:	b480      	push	{r7}
 8008e34:	b083      	sub	sp, #12
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	f003 0301 	and.w	r3, r3, #1
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	d101      	bne.n	8008e4a <LL_ADC_IsEnabled+0x18>
 8008e46:	2301      	movs	r3, #1
 8008e48:	e000      	b.n	8008e4c <LL_ADC_IsEnabled+0x1a>
 8008e4a:	2300      	movs	r3, #0
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	370c      	adds	r7, #12
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <LL_ADC_StartCalibration>:
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	689b      	ldr	r3, [r3, #8]
 8008e66:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8008e6a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008e6e:	683a      	ldr	r2, [r7, #0]
 8008e70:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008e74:	4313      	orrs	r3, r2
 8008e76:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	609a      	str	r2, [r3, #8]
}
 8008e7e:	bf00      	nop
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <LL_ADC_IsCalibrationOnGoing>:
{
 8008e8a:	b480      	push	{r7}
 8008e8c:	b083      	sub	sp, #12
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e9e:	d101      	bne.n	8008ea4 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e000      	b.n	8008ea6 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	370c      	adds	r7, #12
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb0:	4770      	bx	lr

08008eb2 <LL_ADC_REG_IsConversionOngoing>:
{
 8008eb2:	b480      	push	{r7}
 8008eb4:	b083      	sub	sp, #12
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	689b      	ldr	r3, [r3, #8]
 8008ebe:	f003 0304 	and.w	r3, r3, #4
 8008ec2:	2b04      	cmp	r3, #4
 8008ec4:	d101      	bne.n	8008eca <LL_ADC_REG_IsConversionOngoing+0x18>
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e000      	b.n	8008ecc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008eca:	2300      	movs	r3, #0
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d101      	bne.n	8008ef4 <HAL_ADCEx_Calibration_Start+0x1c>
 8008ef0:	2302      	movs	r3, #2
 8008ef2:	e04d      	b.n	8008f90 <HAL_ADCEx_Calibration_Start+0xb8>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f7ff fea5 	bl	8008c4c <ADC_Disable>
 8008f02:	4603      	mov	r3, r0
 8008f04:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008f06:	7bfb      	ldrb	r3, [r7, #15]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d136      	bne.n	8008f7a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f10:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008f14:	f023 0302 	bic.w	r3, r3, #2
 8008f18:	f043 0202 	orr.w	r2, r3, #2
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	6839      	ldr	r1, [r7, #0]
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7ff ff96 	bl	8008e58 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008f2c:	e014      	b.n	8008f58 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	3301      	adds	r3, #1
 8008f32:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	4a18      	ldr	r2, [pc, #96]	; (8008f98 <HAL_ADCEx_Calibration_Start+0xc0>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d90d      	bls.n	8008f58 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f40:	f023 0312 	bic.w	r3, r3, #18
 8008f44:	f043 0210 	orr.w	r2, r3, #16
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8008f54:	2301      	movs	r3, #1
 8008f56:	e01b      	b.n	8008f90 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7ff ff94 	bl	8008e8a <LL_ADC_IsCalibrationOnGoing>
 8008f62:	4603      	mov	r3, r0
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d1e2      	bne.n	8008f2e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f6c:	f023 0303 	bic.w	r3, r3, #3
 8008f70:	f043 0201 	orr.w	r2, r3, #1
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	65da      	str	r2, [r3, #92]	; 0x5c
 8008f78:	e005      	b.n	8008f86 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f7e:	f043 0210 	orr.w	r2, r3, #16
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3710      	adds	r7, #16
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	0004de01 	.word	0x0004de01

08008f9c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8008fa4:	bf00      	nop
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8008fcc:	bf00      	nop
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b083      	sub	sp, #12
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8008fe0:	bf00      	nop
 8008fe2:	370c      	adds	r7, #12
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fea:	4770      	bx	lr

08008fec <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b083      	sub	sp, #12
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8008ff4:	bf00      	nop
 8008ff6:	370c      	adds	r7, #12
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8009000:	b590      	push	{r4, r7, lr}
 8009002:	b0a1      	sub	sp, #132	; 0x84
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8009016:	2b01      	cmp	r3, #1
 8009018:	d101      	bne.n	800901e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800901a:	2302      	movs	r3, #2
 800901c:	e08b      	b.n	8009136 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2201      	movs	r2, #1
 8009022:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8009026:	2300      	movs	r3, #0
 8009028:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800902a:	2300      	movs	r3, #0
 800902c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009036:	d102      	bne.n	800903e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009038:	4b41      	ldr	r3, [pc, #260]	; (8009140 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800903a:	60bb      	str	r3, [r7, #8]
 800903c:	e001      	b.n	8009042 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800903e:	2300      	movs	r3, #0
 8009040:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d10b      	bne.n	8009060 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800904c:	f043 0220 	orr.w	r2, r3, #32
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800905c:	2301      	movs	r3, #1
 800905e:	e06a      	b.n	8009136 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	4618      	mov	r0, r3
 8009064:	f7ff ff25 	bl	8008eb2 <LL_ADC_REG_IsConversionOngoing>
 8009068:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4618      	mov	r0, r3
 8009070:	f7ff ff1f 	bl	8008eb2 <LL_ADC_REG_IsConversionOngoing>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d14c      	bne.n	8009114 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800907a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800907c:	2b00      	cmp	r3, #0
 800907e:	d149      	bne.n	8009114 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009080:	4b30      	ldr	r3, [pc, #192]	; (8009144 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8009082:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d028      	beq.n	80090de <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800908c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	6859      	ldr	r1, [r3, #4]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800909e:	035b      	lsls	r3, r3, #13
 80090a0:	430b      	orrs	r3, r1
 80090a2:	431a      	orrs	r2, r3
 80090a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80090a8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80090ac:	f7ff fec1 	bl	8008e32 <LL_ADC_IsEnabled>
 80090b0:	4604      	mov	r4, r0
 80090b2:	4823      	ldr	r0, [pc, #140]	; (8009140 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80090b4:	f7ff febd 	bl	8008e32 <LL_ADC_IsEnabled>
 80090b8:	4603      	mov	r3, r0
 80090ba:	4323      	orrs	r3, r4
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d133      	bne.n	8009128 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80090c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80090c8:	f023 030f 	bic.w	r3, r3, #15
 80090cc:	683a      	ldr	r2, [r7, #0]
 80090ce:	6811      	ldr	r1, [r2, #0]
 80090d0:	683a      	ldr	r2, [r7, #0]
 80090d2:	6892      	ldr	r2, [r2, #8]
 80090d4:	430a      	orrs	r2, r1
 80090d6:	431a      	orrs	r2, r3
 80090d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090da:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80090dc:	e024      	b.n	8009128 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80090de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80090e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090e8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80090ea:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80090ee:	f7ff fea0 	bl	8008e32 <LL_ADC_IsEnabled>
 80090f2:	4604      	mov	r4, r0
 80090f4:	4812      	ldr	r0, [pc, #72]	; (8009140 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80090f6:	f7ff fe9c 	bl	8008e32 <LL_ADC_IsEnabled>
 80090fa:	4603      	mov	r3, r0
 80090fc:	4323      	orrs	r3, r4
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d112      	bne.n	8009128 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009102:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800910a:	f023 030f 	bic.w	r3, r3, #15
 800910e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009110:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009112:	e009      	b.n	8009128 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009118:	f043 0220 	orr.w	r2, r3, #32
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8009120:	2301      	movs	r3, #1
 8009122:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8009126:	e000      	b.n	800912a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009128:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8009132:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8009136:	4618      	mov	r0, r3
 8009138:	3784      	adds	r7, #132	; 0x84
 800913a:	46bd      	mov	sp, r7
 800913c:	bd90      	pop	{r4, r7, pc}
 800913e:	bf00      	nop
 8009140:	50000100 	.word	0x50000100
 8009144:	50000300 	.word	0x50000300

08009148 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009148:	b480      	push	{r7}
 800914a:	b085      	sub	sp, #20
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f003 0307 	and.w	r3, r3, #7
 8009156:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009158:	4b0c      	ldr	r3, [pc, #48]	; (800918c <__NVIC_SetPriorityGrouping+0x44>)
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009164:	4013      	ands	r3, r2
 8009166:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009170:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009174:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009178:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800917a:	4a04      	ldr	r2, [pc, #16]	; (800918c <__NVIC_SetPriorityGrouping+0x44>)
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	60d3      	str	r3, [r2, #12]
}
 8009180:	bf00      	nop
 8009182:	3714      	adds	r7, #20
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr
 800918c:	e000ed00 	.word	0xe000ed00

08009190 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009190:	b480      	push	{r7}
 8009192:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009194:	4b04      	ldr	r3, [pc, #16]	; (80091a8 <__NVIC_GetPriorityGrouping+0x18>)
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	0a1b      	lsrs	r3, r3, #8
 800919a:	f003 0307 	and.w	r3, r3, #7
}
 800919e:	4618      	mov	r0, r3
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr
 80091a8:	e000ed00 	.word	0xe000ed00

080091ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	4603      	mov	r3, r0
 80091b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	db0b      	blt.n	80091d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80091be:	79fb      	ldrb	r3, [r7, #7]
 80091c0:	f003 021f 	and.w	r2, r3, #31
 80091c4:	4907      	ldr	r1, [pc, #28]	; (80091e4 <__NVIC_EnableIRQ+0x38>)
 80091c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091ca:	095b      	lsrs	r3, r3, #5
 80091cc:	2001      	movs	r0, #1
 80091ce:	fa00 f202 	lsl.w	r2, r0, r2
 80091d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80091d6:	bf00      	nop
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr
 80091e2:	bf00      	nop
 80091e4:	e000e100 	.word	0xe000e100

080091e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	4603      	mov	r3, r0
 80091f0:	6039      	str	r1, [r7, #0]
 80091f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	db0a      	blt.n	8009212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	b2da      	uxtb	r2, r3
 8009200:	490c      	ldr	r1, [pc, #48]	; (8009234 <__NVIC_SetPriority+0x4c>)
 8009202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009206:	0112      	lsls	r2, r2, #4
 8009208:	b2d2      	uxtb	r2, r2
 800920a:	440b      	add	r3, r1
 800920c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009210:	e00a      	b.n	8009228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	b2da      	uxtb	r2, r3
 8009216:	4908      	ldr	r1, [pc, #32]	; (8009238 <__NVIC_SetPriority+0x50>)
 8009218:	79fb      	ldrb	r3, [r7, #7]
 800921a:	f003 030f 	and.w	r3, r3, #15
 800921e:	3b04      	subs	r3, #4
 8009220:	0112      	lsls	r2, r2, #4
 8009222:	b2d2      	uxtb	r2, r2
 8009224:	440b      	add	r3, r1
 8009226:	761a      	strb	r2, [r3, #24]
}
 8009228:	bf00      	nop
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr
 8009234:	e000e100 	.word	0xe000e100
 8009238:	e000ed00 	.word	0xe000ed00

0800923c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800923c:	b480      	push	{r7}
 800923e:	b089      	sub	sp, #36	; 0x24
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f003 0307 	and.w	r3, r3, #7
 800924e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009250:	69fb      	ldr	r3, [r7, #28]
 8009252:	f1c3 0307 	rsb	r3, r3, #7
 8009256:	2b04      	cmp	r3, #4
 8009258:	bf28      	it	cs
 800925a:	2304      	movcs	r3, #4
 800925c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	3304      	adds	r3, #4
 8009262:	2b06      	cmp	r3, #6
 8009264:	d902      	bls.n	800926c <NVIC_EncodePriority+0x30>
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	3b03      	subs	r3, #3
 800926a:	e000      	b.n	800926e <NVIC_EncodePriority+0x32>
 800926c:	2300      	movs	r3, #0
 800926e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009270:	f04f 32ff 	mov.w	r2, #4294967295
 8009274:	69bb      	ldr	r3, [r7, #24]
 8009276:	fa02 f303 	lsl.w	r3, r2, r3
 800927a:	43da      	mvns	r2, r3
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	401a      	ands	r2, r3
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009284:	f04f 31ff 	mov.w	r1, #4294967295
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	fa01 f303 	lsl.w	r3, r1, r3
 800928e:	43d9      	mvns	r1, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009294:	4313      	orrs	r3, r2
         );
}
 8009296:	4618      	mov	r0, r3
 8009298:	3724      	adds	r7, #36	; 0x24
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
	...

080092a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b082      	sub	sp, #8
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	3b01      	subs	r3, #1
 80092b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80092b4:	d301      	bcc.n	80092ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80092b6:	2301      	movs	r3, #1
 80092b8:	e00f      	b.n	80092da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80092ba:	4a0a      	ldr	r2, [pc, #40]	; (80092e4 <SysTick_Config+0x40>)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	3b01      	subs	r3, #1
 80092c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80092c2:	210f      	movs	r1, #15
 80092c4:	f04f 30ff 	mov.w	r0, #4294967295
 80092c8:	f7ff ff8e 	bl	80091e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80092cc:	4b05      	ldr	r3, [pc, #20]	; (80092e4 <SysTick_Config+0x40>)
 80092ce:	2200      	movs	r2, #0
 80092d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80092d2:	4b04      	ldr	r3, [pc, #16]	; (80092e4 <SysTick_Config+0x40>)
 80092d4:	2207      	movs	r2, #7
 80092d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80092d8:	2300      	movs	r3, #0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3708      	adds	r7, #8
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	e000e010 	.word	0xe000e010

080092e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b082      	sub	sp, #8
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f7ff ff29 	bl	8009148 <__NVIC_SetPriorityGrouping>
}
 80092f6:	bf00      	nop
 80092f8:	3708      	adds	r7, #8
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}

080092fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80092fe:	b580      	push	{r7, lr}
 8009300:	b086      	sub	sp, #24
 8009302:	af00      	add	r7, sp, #0
 8009304:	4603      	mov	r3, r0
 8009306:	60b9      	str	r1, [r7, #8]
 8009308:	607a      	str	r2, [r7, #4]
 800930a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800930c:	f7ff ff40 	bl	8009190 <__NVIC_GetPriorityGrouping>
 8009310:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	68b9      	ldr	r1, [r7, #8]
 8009316:	6978      	ldr	r0, [r7, #20]
 8009318:	f7ff ff90 	bl	800923c <NVIC_EncodePriority>
 800931c:	4602      	mov	r2, r0
 800931e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009322:	4611      	mov	r1, r2
 8009324:	4618      	mov	r0, r3
 8009326:	f7ff ff5f 	bl	80091e8 <__NVIC_SetPriority>
}
 800932a:	bf00      	nop
 800932c:	3718      	adds	r7, #24
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}

08009332 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009332:	b580      	push	{r7, lr}
 8009334:	b082      	sub	sp, #8
 8009336:	af00      	add	r7, sp, #0
 8009338:	4603      	mov	r3, r0
 800933a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800933c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009340:	4618      	mov	r0, r3
 8009342:	f7ff ff33 	bl	80091ac <__NVIC_EnableIRQ>
}
 8009346:	bf00      	nop
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b082      	sub	sp, #8
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f7ff ffa4 	bl	80092a4 <SysTick_Config>
 800935c:	4603      	mov	r3, r0
}
 800935e:	4618      	mov	r0, r3
 8009360:	3708      	adds	r7, #8
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
	...

08009368 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d101      	bne.n	800937a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	e054      	b.n	8009424 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	7f5b      	ldrb	r3, [r3, #29]
 800937e:	b2db      	uxtb	r3, r3
 8009380:	2b00      	cmp	r3, #0
 8009382:	d105      	bne.n	8009390 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f7fc fa46 	bl	800581c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2202      	movs	r2, #2
 8009394:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	791b      	ldrb	r3, [r3, #4]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d10c      	bne.n	80093b8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a22      	ldr	r2, [pc, #136]	; (800942c <HAL_CRC_Init+0xc4>)
 80093a4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	689a      	ldr	r2, [r3, #8]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f022 0218 	bic.w	r2, r2, #24
 80093b4:	609a      	str	r2, [r3, #8]
 80093b6:	e00c      	b.n	80093d2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6899      	ldr	r1, [r3, #8]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	68db      	ldr	r3, [r3, #12]
 80093c0:	461a      	mov	r2, r3
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 f948 	bl	8009658 <HAL_CRCEx_Polynomial_Set>
 80093c8:	4603      	mov	r3, r0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d001      	beq.n	80093d2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	e028      	b.n	8009424 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	795b      	ldrb	r3, [r3, #5]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d105      	bne.n	80093e6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f04f 32ff 	mov.w	r2, #4294967295
 80093e2:	611a      	str	r2, [r3, #16]
 80093e4:	e004      	b.n	80093f0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	687a      	ldr	r2, [r7, #4]
 80093ec:	6912      	ldr	r2, [r2, #16]
 80093ee:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	695a      	ldr	r2, [r3, #20]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	430a      	orrs	r2, r1
 8009404:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	699a      	ldr	r2, [r3, #24]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	430a      	orrs	r2, r1
 800941a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2201      	movs	r2, #1
 8009420:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8009422:	2300      	movs	r3, #0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3708      	adds	r7, #8
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}
 800942c:	04c11db7 	.word	0x04c11db7

08009430 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b086      	sub	sp, #24
 8009434:	af00      	add	r7, sp, #0
 8009436:	60f8      	str	r0, [r7, #12]
 8009438:	60b9      	str	r1, [r7, #8]
 800943a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800943c:	2300      	movs	r3, #0
 800943e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2202      	movs	r2, #2
 8009444:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	689a      	ldr	r2, [r3, #8]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f042 0201 	orr.w	r2, r2, #1
 8009454:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	6a1b      	ldr	r3, [r3, #32]
 800945a:	2b03      	cmp	r3, #3
 800945c:	d006      	beq.n	800946c <HAL_CRC_Calculate+0x3c>
 800945e:	2b03      	cmp	r3, #3
 8009460:	d829      	bhi.n	80094b6 <HAL_CRC_Calculate+0x86>
 8009462:	2b01      	cmp	r3, #1
 8009464:	d019      	beq.n	800949a <HAL_CRC_Calculate+0x6a>
 8009466:	2b02      	cmp	r3, #2
 8009468:	d01e      	beq.n	80094a8 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800946a:	e024      	b.n	80094b6 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800946c:	2300      	movs	r3, #0
 800946e:	617b      	str	r3, [r7, #20]
 8009470:	e00a      	b.n	8009488 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	009b      	lsls	r3, r3, #2
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	441a      	add	r2, r3
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6812      	ldr	r2, [r2, #0]
 8009480:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	3301      	adds	r3, #1
 8009486:	617b      	str	r3, [r7, #20]
 8009488:	697a      	ldr	r2, [r7, #20]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	429a      	cmp	r2, r3
 800948e:	d3f0      	bcc.n	8009472 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	613b      	str	r3, [r7, #16]
      break;
 8009498:	e00e      	b.n	80094b8 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800949a:	687a      	ldr	r2, [r7, #4]
 800949c:	68b9      	ldr	r1, [r7, #8]
 800949e:	68f8      	ldr	r0, [r7, #12]
 80094a0:	f000 f812 	bl	80094c8 <CRC_Handle_8>
 80094a4:	6138      	str	r0, [r7, #16]
      break;
 80094a6:	e007      	b.n	80094b8 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80094a8:	687a      	ldr	r2, [r7, #4]
 80094aa:	68b9      	ldr	r1, [r7, #8]
 80094ac:	68f8      	ldr	r0, [r7, #12]
 80094ae:	f000 f899 	bl	80095e4 <CRC_Handle_16>
 80094b2:	6138      	str	r0, [r7, #16]
      break;
 80094b4:	e000      	b.n	80094b8 <HAL_CRC_Calculate+0x88>
      break;
 80094b6:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2201      	movs	r2, #1
 80094bc:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80094be:	693b      	ldr	r3, [r7, #16]
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3718      	adds	r7, #24
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b089      	sub	sp, #36	; 0x24
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80094d4:	2300      	movs	r3, #0
 80094d6:	61fb      	str	r3, [r7, #28]
 80094d8:	e023      	b.n	8009522 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	68ba      	ldr	r2, [r7, #8]
 80094e0:	4413      	add	r3, r2
 80094e2:	781b      	ldrb	r3, [r3, #0]
 80094e4:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80094e6:	69fb      	ldr	r3, [r7, #28]
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	3301      	adds	r3, #1
 80094ec:	68b9      	ldr	r1, [r7, #8]
 80094ee:	440b      	add	r3, r1
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80094f4:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80094f6:	69fb      	ldr	r3, [r7, #28]
 80094f8:	009b      	lsls	r3, r3, #2
 80094fa:	3302      	adds	r3, #2
 80094fc:	68b9      	ldr	r1, [r7, #8]
 80094fe:	440b      	add	r3, r1
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8009504:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8009506:	69fb      	ldr	r3, [r7, #28]
 8009508:	009b      	lsls	r3, r3, #2
 800950a:	3303      	adds	r3, #3
 800950c:	68b9      	ldr	r1, [r7, #8]
 800950e:	440b      	add	r3, r1
 8009510:	781b      	ldrb	r3, [r3, #0]
 8009512:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8009518:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800951a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	3301      	adds	r3, #1
 8009520:	61fb      	str	r3, [r7, #28]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	089b      	lsrs	r3, r3, #2
 8009526:	69fa      	ldr	r2, [r7, #28]
 8009528:	429a      	cmp	r2, r3
 800952a:	d3d6      	bcc.n	80094da <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f003 0303 	and.w	r3, r3, #3
 8009532:	2b00      	cmp	r3, #0
 8009534:	d04d      	beq.n	80095d2 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f003 0303 	and.w	r3, r3, #3
 800953c:	2b01      	cmp	r3, #1
 800953e:	d107      	bne.n	8009550 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8009540:	69fb      	ldr	r3, [r7, #28]
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	68ba      	ldr	r2, [r7, #8]
 8009546:	4413      	add	r3, r2
 8009548:	68fa      	ldr	r2, [r7, #12]
 800954a:	6812      	ldr	r2, [r2, #0]
 800954c:	781b      	ldrb	r3, [r3, #0]
 800954e:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f003 0303 	and.w	r3, r3, #3
 8009556:	2b02      	cmp	r3, #2
 8009558:	d116      	bne.n	8009588 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800955a:	69fb      	ldr	r3, [r7, #28]
 800955c:	009b      	lsls	r3, r3, #2
 800955e:	68ba      	ldr	r2, [r7, #8]
 8009560:	4413      	add	r3, r2
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	021b      	lsls	r3, r3, #8
 8009566:	b21a      	sxth	r2, r3
 8009568:	69fb      	ldr	r3, [r7, #28]
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	3301      	adds	r3, #1
 800956e:	68b9      	ldr	r1, [r7, #8]
 8009570:	440b      	add	r3, r1
 8009572:	781b      	ldrb	r3, [r3, #0]
 8009574:	b21b      	sxth	r3, r3
 8009576:	4313      	orrs	r3, r2
 8009578:	b21b      	sxth	r3, r3
 800957a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	8b7a      	ldrh	r2, [r7, #26]
 8009586:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f003 0303 	and.w	r3, r3, #3
 800958e:	2b03      	cmp	r3, #3
 8009590:	d11f      	bne.n	80095d2 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	4413      	add	r3, r2
 800959a:	781b      	ldrb	r3, [r3, #0]
 800959c:	021b      	lsls	r3, r3, #8
 800959e:	b21a      	sxth	r2, r3
 80095a0:	69fb      	ldr	r3, [r7, #28]
 80095a2:	009b      	lsls	r3, r3, #2
 80095a4:	3301      	adds	r3, #1
 80095a6:	68b9      	ldr	r1, [r7, #8]
 80095a8:	440b      	add	r3, r1
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	b21b      	sxth	r3, r3
 80095ae:	4313      	orrs	r3, r2
 80095b0:	b21b      	sxth	r3, r3
 80095b2:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	8b7a      	ldrh	r2, [r7, #26]
 80095be:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	3302      	adds	r3, #2
 80095c6:	68ba      	ldr	r2, [r7, #8]
 80095c8:	4413      	add	r3, r2
 80095ca:	68fa      	ldr	r2, [r7, #12]
 80095cc:	6812      	ldr	r2, [r2, #0]
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	681b      	ldr	r3, [r3, #0]
}
 80095d8:	4618      	mov	r0, r3
 80095da:	3724      	adds	r7, #36	; 0x24
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr

080095e4 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b087      	sub	sp, #28
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80095f0:	2300      	movs	r3, #0
 80095f2:	617b      	str	r3, [r7, #20]
 80095f4:	e013      	b.n	800961e <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	009b      	lsls	r3, r3, #2
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	4413      	add	r3, r2
 80095fe:	881b      	ldrh	r3, [r3, #0]
 8009600:	041a      	lsls	r2, r3, #16
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	3302      	adds	r3, #2
 8009608:	68b9      	ldr	r1, [r7, #8]
 800960a:	440b      	add	r3, r1
 800960c:	881b      	ldrh	r3, [r3, #0]
 800960e:	4619      	mov	r1, r3
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	430a      	orrs	r2, r1
 8009616:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	3301      	adds	r3, #1
 800961c:	617b      	str	r3, [r7, #20]
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	085b      	lsrs	r3, r3, #1
 8009622:	697a      	ldr	r2, [r7, #20]
 8009624:	429a      	cmp	r2, r3
 8009626:	d3e6      	bcc.n	80095f6 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f003 0301 	and.w	r3, r3, #1
 800962e:	2b00      	cmp	r3, #0
 8009630:	d009      	beq.n	8009646 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	68ba      	ldr	r2, [r7, #8]
 800963e:	4413      	add	r3, r2
 8009640:	881a      	ldrh	r2, [r3, #0]
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681b      	ldr	r3, [r3, #0]
}
 800964c:	4618      	mov	r0, r3
 800964e:	371c      	adds	r7, #28
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8009658:	b480      	push	{r7}
 800965a:	b087      	sub	sp, #28
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009664:	2300      	movs	r3, #0
 8009666:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8009668:	231f      	movs	r3, #31
 800966a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	f003 0301 	and.w	r3, r3, #1
 8009672:	2b00      	cmp	r3, #0
 8009674:	d102      	bne.n	800967c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	75fb      	strb	r3, [r7, #23]
 800967a:	e063      	b.n	8009744 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800967c:	bf00      	nop
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	1e5a      	subs	r2, r3, #1
 8009682:	613a      	str	r2, [r7, #16]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d009      	beq.n	800969c <HAL_CRCEx_Polynomial_Set+0x44>
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	f003 031f 	and.w	r3, r3, #31
 800968e:	68ba      	ldr	r2, [r7, #8]
 8009690:	fa22 f303 	lsr.w	r3, r2, r3
 8009694:	f003 0301 	and.w	r3, r3, #1
 8009698:	2b00      	cmp	r3, #0
 800969a:	d0f0      	beq.n	800967e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2b18      	cmp	r3, #24
 80096a0:	d846      	bhi.n	8009730 <HAL_CRCEx_Polynomial_Set+0xd8>
 80096a2:	a201      	add	r2, pc, #4	; (adr r2, 80096a8 <HAL_CRCEx_Polynomial_Set+0x50>)
 80096a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096a8:	08009737 	.word	0x08009737
 80096ac:	08009731 	.word	0x08009731
 80096b0:	08009731 	.word	0x08009731
 80096b4:	08009731 	.word	0x08009731
 80096b8:	08009731 	.word	0x08009731
 80096bc:	08009731 	.word	0x08009731
 80096c0:	08009731 	.word	0x08009731
 80096c4:	08009731 	.word	0x08009731
 80096c8:	08009725 	.word	0x08009725
 80096cc:	08009731 	.word	0x08009731
 80096d0:	08009731 	.word	0x08009731
 80096d4:	08009731 	.word	0x08009731
 80096d8:	08009731 	.word	0x08009731
 80096dc:	08009731 	.word	0x08009731
 80096e0:	08009731 	.word	0x08009731
 80096e4:	08009731 	.word	0x08009731
 80096e8:	08009719 	.word	0x08009719
 80096ec:	08009731 	.word	0x08009731
 80096f0:	08009731 	.word	0x08009731
 80096f4:	08009731 	.word	0x08009731
 80096f8:	08009731 	.word	0x08009731
 80096fc:	08009731 	.word	0x08009731
 8009700:	08009731 	.word	0x08009731
 8009704:	08009731 	.word	0x08009731
 8009708:	0800970d 	.word	0x0800970d
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	2b06      	cmp	r3, #6
 8009710:	d913      	bls.n	800973a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009716:	e010      	b.n	800973a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	2b07      	cmp	r3, #7
 800971c:	d90f      	bls.n	800973e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8009722:	e00c      	b.n	800973e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	2b0f      	cmp	r3, #15
 8009728:	d90b      	bls.n	8009742 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800972a:	2301      	movs	r3, #1
 800972c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800972e:	e008      	b.n	8009742 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8009730:	2301      	movs	r3, #1
 8009732:	75fb      	strb	r3, [r7, #23]
        break;
 8009734:	e006      	b.n	8009744 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009736:	bf00      	nop
 8009738:	e004      	b.n	8009744 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800973a:	bf00      	nop
 800973c:	e002      	b.n	8009744 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800973e:	bf00      	nop
 8009740:	e000      	b.n	8009744 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8009742:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8009744:	7dfb      	ldrb	r3, [r7, #23]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d10d      	bne.n	8009766 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	68ba      	ldr	r2, [r7, #8]
 8009750:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	f023 0118 	bic.w	r1, r3, #24
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	430a      	orrs	r2, r1
 8009764:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8009766:	7dfb      	ldrb	r3, [r7, #23]
}
 8009768:	4618      	mov	r0, r3
 800976a:	371c      	adds	r7, #28
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d101      	bne.n	8009786 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009782:	2301      	movs	r3, #1
 8009784:	e08d      	b.n	80098a2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	461a      	mov	r2, r3
 800978c:	4b47      	ldr	r3, [pc, #284]	; (80098ac <HAL_DMA_Init+0x138>)
 800978e:	429a      	cmp	r2, r3
 8009790:	d80f      	bhi.n	80097b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	461a      	mov	r2, r3
 8009798:	4b45      	ldr	r3, [pc, #276]	; (80098b0 <HAL_DMA_Init+0x13c>)
 800979a:	4413      	add	r3, r2
 800979c:	4a45      	ldr	r2, [pc, #276]	; (80098b4 <HAL_DMA_Init+0x140>)
 800979e:	fba2 2303 	umull	r2, r3, r2, r3
 80097a2:	091b      	lsrs	r3, r3, #4
 80097a4:	009a      	lsls	r2, r3, #2
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a42      	ldr	r2, [pc, #264]	; (80098b8 <HAL_DMA_Init+0x144>)
 80097ae:	641a      	str	r2, [r3, #64]	; 0x40
 80097b0:	e00e      	b.n	80097d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	461a      	mov	r2, r3
 80097b8:	4b40      	ldr	r3, [pc, #256]	; (80098bc <HAL_DMA_Init+0x148>)
 80097ba:	4413      	add	r3, r2
 80097bc:	4a3d      	ldr	r2, [pc, #244]	; (80098b4 <HAL_DMA_Init+0x140>)
 80097be:	fba2 2303 	umull	r2, r3, r2, r3
 80097c2:	091b      	lsrs	r3, r3, #4
 80097c4:	009a      	lsls	r2, r3, #2
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a3c      	ldr	r2, [pc, #240]	; (80098c0 <HAL_DMA_Init+0x14c>)
 80097ce:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2202      	movs	r2, #2
 80097d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80097e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80097f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	691b      	ldr	r3, [r3, #16]
 80097fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009800:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	699b      	ldr	r3, [r3, #24]
 8009806:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800980c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6a1b      	ldr	r3, [r3, #32]
 8009812:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009814:	68fa      	ldr	r2, [r7, #12]
 8009816:	4313      	orrs	r3, r2
 8009818:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	68fa      	ldr	r2, [r7, #12]
 8009820:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 fa84 	bl	8009d30 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	689b      	ldr	r3, [r3, #8]
 800982c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009830:	d102      	bne.n	8009838 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	685a      	ldr	r2, [r3, #4]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009840:	b2d2      	uxtb	r2, r2
 8009842:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800984c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d010      	beq.n	8009878 <HAL_DMA_Init+0x104>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	2b04      	cmp	r3, #4
 800985c:	d80c      	bhi.n	8009878 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 faa4 	bl	8009dac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009868:	2200      	movs	r2, #0
 800986a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009874:	605a      	str	r2, [r3, #4]
 8009876:	e008      	b.n	800988a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2200      	movs	r2, #0
 8009882:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2200      	movs	r2, #0
 800988e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80098a0:	2300      	movs	r3, #0
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3710      	adds	r7, #16
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	bf00      	nop
 80098ac:	40020407 	.word	0x40020407
 80098b0:	bffdfff8 	.word	0xbffdfff8
 80098b4:	cccccccd 	.word	0xcccccccd
 80098b8:	40020000 	.word	0x40020000
 80098bc:	bffdfbf8 	.word	0xbffdfbf8
 80098c0:	40020400 	.word	0x40020400

080098c4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b086      	sub	sp, #24
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	60f8      	str	r0, [r7, #12]
 80098cc:	60b9      	str	r1, [r7, #8]
 80098ce:	607a      	str	r2, [r7, #4]
 80098d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098d2:	2300      	movs	r3, #0
 80098d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d101      	bne.n	80098e4 <HAL_DMA_Start_IT+0x20>
 80098e0:	2302      	movs	r3, #2
 80098e2:	e066      	b.n	80099b2 <HAL_DMA_Start_IT+0xee>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2201      	movs	r2, #1
 80098e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d155      	bne.n	80099a4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2202      	movs	r2, #2
 80098fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2200      	movs	r2, #0
 8009904:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f022 0201 	bic.w	r2, r2, #1
 8009914:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	68b9      	ldr	r1, [r7, #8]
 800991c:	68f8      	ldr	r0, [r7, #12]
 800991e:	f000 f9c9 	bl	8009cb4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009926:	2b00      	cmp	r3, #0
 8009928:	d008      	beq.n	800993c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	681a      	ldr	r2, [r3, #0]
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f042 020e 	orr.w	r2, r2, #14
 8009938:	601a      	str	r2, [r3, #0]
 800993a:	e00f      	b.n	800995c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	681a      	ldr	r2, [r3, #0]
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f022 0204 	bic.w	r2, r2, #4
 800994a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f042 020a 	orr.w	r2, r2, #10
 800995a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009966:	2b00      	cmp	r3, #0
 8009968:	d007      	beq.n	800997a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009974:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009978:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800997e:	2b00      	cmp	r3, #0
 8009980:	d007      	beq.n	8009992 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009986:	681a      	ldr	r2, [r3, #0]
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800998c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009990:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f042 0201 	orr.w	r2, r2, #1
 80099a0:	601a      	str	r2, [r3, #0]
 80099a2:	e005      	b.n	80099b0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2200      	movs	r2, #0
 80099a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80099ac:	2302      	movs	r3, #2
 80099ae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80099b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3718      	adds	r7, #24
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}

080099ba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80099ba:	b480      	push	{r7}
 80099bc:	b085      	sub	sp, #20
 80099be:	af00      	add	r7, sp, #0
 80099c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099c2:	2300      	movs	r3, #0
 80099c4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d005      	beq.n	80099de <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2204      	movs	r2, #4
 80099d6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80099d8:	2301      	movs	r3, #1
 80099da:	73fb      	strb	r3, [r7, #15]
 80099dc:	e037      	b.n	8009a4e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 020e 	bic.w	r2, r2, #14
 80099ec:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80099fc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	681a      	ldr	r2, [r3, #0]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f022 0201 	bic.w	r2, r2, #1
 8009a0c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a12:	f003 021f 	and.w	r2, r3, #31
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a1a:	2101      	movs	r1, #1
 8009a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8009a20:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a26:	687a      	ldr	r2, [r7, #4]
 8009a28:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009a2a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d00c      	beq.n	8009a4e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009a42:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a48:	687a      	ldr	r2, [r7, #4]
 8009a4a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009a4c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2201      	movs	r2, #1
 8009a52:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8009a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3714      	adds	r7, #20
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b084      	sub	sp, #16
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a74:	2300      	movs	r3, #0
 8009a76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	2b02      	cmp	r3, #2
 8009a82:	d00d      	beq.n	8009aa0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2204      	movs	r2, #4
 8009a88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2201      	movs	r2, #1
 8009a8e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2200      	movs	r2, #0
 8009a96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	73fb      	strb	r3, [r7, #15]
 8009a9e:	e047      	b.n	8009b30 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	681a      	ldr	r2, [r3, #0]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f022 020e 	bic.w	r2, r2, #14
 8009aae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	681a      	ldr	r2, [r3, #0]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f022 0201 	bic.w	r2, r2, #1
 8009abe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ac4:	681a      	ldr	r2, [r3, #0]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009aca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ace:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ad4:	f003 021f 	and.w	r2, r3, #31
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009adc:	2101      	movs	r1, #1
 8009ade:	fa01 f202 	lsl.w	r2, r1, r2
 8009ae2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ae8:	687a      	ldr	r2, [r7, #4]
 8009aea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009aec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d00c      	beq.n	8009b10 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009b04:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009b0e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2201      	movs	r2, #1
 8009b14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d003      	beq.n	8009b30 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	4798      	blx	r3
    }
  }
  return status;
 8009b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3710      	adds	r7, #16
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}

08009b3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009b3a:	b580      	push	{r7, lr}
 8009b3c:	b084      	sub	sp, #16
 8009b3e:	af00      	add	r7, sp, #0
 8009b40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b56:	f003 031f 	and.w	r3, r3, #31
 8009b5a:	2204      	movs	r2, #4
 8009b5c:	409a      	lsls	r2, r3
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	4013      	ands	r3, r2
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d026      	beq.n	8009bb4 <HAL_DMA_IRQHandler+0x7a>
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	f003 0304 	and.w	r3, r3, #4
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d021      	beq.n	8009bb4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f003 0320 	and.w	r3, r3, #32
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d107      	bne.n	8009b8e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	681a      	ldr	r2, [r3, #0]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f022 0204 	bic.w	r2, r2, #4
 8009b8c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b92:	f003 021f 	and.w	r2, r3, #31
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b9a:	2104      	movs	r1, #4
 8009b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8009ba0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d071      	beq.n	8009c8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009bb2:	e06c      	b.n	8009c8e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bb8:	f003 031f 	and.w	r3, r3, #31
 8009bbc:	2202      	movs	r2, #2
 8009bbe:	409a      	lsls	r2, r3
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	4013      	ands	r3, r2
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d02e      	beq.n	8009c26 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	f003 0302 	and.w	r3, r3, #2
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d029      	beq.n	8009c26 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f003 0320 	and.w	r3, r3, #32
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d10b      	bne.n	8009bf8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	681a      	ldr	r2, [r3, #0]
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	f022 020a 	bic.w	r2, r2, #10
 8009bee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bfc:	f003 021f 	and.w	r2, r3, #31
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c04:	2102      	movs	r1, #2
 8009c06:	fa01 f202 	lsl.w	r2, r1, r2
 8009c0a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d038      	beq.n	8009c8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009c24:	e033      	b.n	8009c8e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c2a:	f003 031f 	and.w	r3, r3, #31
 8009c2e:	2208      	movs	r2, #8
 8009c30:	409a      	lsls	r2, r3
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	4013      	ands	r3, r2
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d02a      	beq.n	8009c90 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	f003 0308 	and.w	r3, r3, #8
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d025      	beq.n	8009c90 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	681a      	ldr	r2, [r3, #0]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f022 020e 	bic.w	r2, r2, #14
 8009c52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c58:	f003 021f 	and.w	r2, r3, #31
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c60:	2101      	movs	r1, #1
 8009c62:	fa01 f202 	lsl.w	r2, r1, r2
 8009c66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2201      	movs	r2, #1
 8009c72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d004      	beq.n	8009c90 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8009c8e:	bf00      	nop
 8009c90:	bf00      	nop
}
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009ca6:	b2db      	uxtb	r3, r3
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	370c      	adds	r7, #12
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b085      	sub	sp, #20
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]
 8009cc0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8009cca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d004      	beq.n	8009cde <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8009cdc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ce2:	f003 021f 	and.w	r2, r3, #31
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cea:	2101      	movs	r1, #1
 8009cec:	fa01 f202 	lsl.w	r2, r1, r2
 8009cf0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	683a      	ldr	r2, [r7, #0]
 8009cf8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	2b10      	cmp	r3, #16
 8009d00:	d108      	bne.n	8009d14 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68ba      	ldr	r2, [r7, #8]
 8009d10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8009d12:	e007      	b.n	8009d24 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	68ba      	ldr	r2, [r7, #8]
 8009d1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	687a      	ldr	r2, [r7, #4]
 8009d22:	60da      	str	r2, [r3, #12]
}
 8009d24:	bf00      	nop
 8009d26:	3714      	adds	r7, #20
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b087      	sub	sp, #28
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	4b16      	ldr	r3, [pc, #88]	; (8009d98 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d802      	bhi.n	8009d4a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8009d44:	4b15      	ldr	r3, [pc, #84]	; (8009d9c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8009d46:	617b      	str	r3, [r7, #20]
 8009d48:	e001      	b.n	8009d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8009d4a:	4b15      	ldr	r3, [pc, #84]	; (8009da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8009d4c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	3b08      	subs	r3, #8
 8009d5a:	4a12      	ldr	r2, [pc, #72]	; (8009da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8009d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8009d60:	091b      	lsrs	r3, r3, #4
 8009d62:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d68:	089b      	lsrs	r3, r3, #2
 8009d6a:	009a      	lsls	r2, r3, #2
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	4413      	add	r3, r2
 8009d70:	461a      	mov	r2, r3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	4a0b      	ldr	r2, [pc, #44]	; (8009da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8009d7a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f003 031f 	and.w	r3, r3, #31
 8009d82:	2201      	movs	r2, #1
 8009d84:	409a      	lsls	r2, r3
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	651a      	str	r2, [r3, #80]	; 0x50
}
 8009d8a:	bf00      	nop
 8009d8c:	371c      	adds	r7, #28
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr
 8009d96:	bf00      	nop
 8009d98:	40020407 	.word	0x40020407
 8009d9c:	40020800 	.word	0x40020800
 8009da0:	40020820 	.word	0x40020820
 8009da4:	cccccccd 	.word	0xcccccccd
 8009da8:	40020880 	.word	0x40020880

08009dac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b085      	sub	sp, #20
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	4b0b      	ldr	r3, [pc, #44]	; (8009dec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8009dc0:	4413      	add	r3, r2
 8009dc2:	009b      	lsls	r3, r3, #2
 8009dc4:	461a      	mov	r2, r3
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a08      	ldr	r2, [pc, #32]	; (8009df0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8009dce:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	3b01      	subs	r3, #1
 8009dd4:	f003 031f 	and.w	r3, r3, #31
 8009dd8:	2201      	movs	r2, #1
 8009dda:	409a      	lsls	r2, r3
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8009de0:	bf00      	nop
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr
 8009dec:	1000823f 	.word	0x1000823f
 8009df0:	40020940 	.word	0x40020940

08009df4 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b086      	sub	sp, #24
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	60b9      	str	r1, [r7, #8]
 8009dfe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8009e02:	2300      	movs	r3, #0
 8009e04:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8009e06:	4b2f      	ldr	r3, [pc, #188]	; (8009ec4 <HAL_FLASH_Program+0xd0>)
 8009e08:	781b      	ldrb	r3, [r3, #0]
 8009e0a:	2b01      	cmp	r3, #1
 8009e0c:	d101      	bne.n	8009e12 <HAL_FLASH_Program+0x1e>
 8009e0e:	2302      	movs	r3, #2
 8009e10:	e053      	b.n	8009eba <HAL_FLASH_Program+0xc6>
 8009e12:	4b2c      	ldr	r3, [pc, #176]	; (8009ec4 <HAL_FLASH_Program+0xd0>)
 8009e14:	2201      	movs	r2, #1
 8009e16:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009e1c:	f000 f892 	bl	8009f44 <FLASH_WaitForLastOperation>
 8009e20:	4603      	mov	r3, r0
 8009e22:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8009e24:	7dfb      	ldrb	r3, [r7, #23]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d143      	bne.n	8009eb2 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009e2a:	4b26      	ldr	r3, [pc, #152]	; (8009ec4 <HAL_FLASH_Program+0xd0>)
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8009e30:	4b25      	ldr	r3, [pc, #148]	; (8009ec8 <HAL_FLASH_Program+0xd4>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d009      	beq.n	8009e50 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8009e3c:	4b22      	ldr	r3, [pc, #136]	; (8009ec8 <HAL_FLASH_Program+0xd4>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a21      	ldr	r2, [pc, #132]	; (8009ec8 <HAL_FLASH_Program+0xd4>)
 8009e42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009e46:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8009e48:	4b1e      	ldr	r3, [pc, #120]	; (8009ec4 <HAL_FLASH_Program+0xd0>)
 8009e4a:	2202      	movs	r2, #2
 8009e4c:	771a      	strb	r2, [r3, #28]
 8009e4e:	e002      	b.n	8009e56 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8009e50:	4b1c      	ldr	r3, [pc, #112]	; (8009ec4 <HAL_FLASH_Program+0xd0>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	771a      	strb	r2, [r3, #28]
    }
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d107      	bne.n	8009e6c <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8009e5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e60:	68b8      	ldr	r0, [r7, #8]
 8009e62:	f000 f8c3 	bl	8009fec <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8009e66:	2301      	movs	r3, #1
 8009e68:	613b      	str	r3, [r7, #16]
 8009e6a:	e010      	b.n	8009e8e <HAL_FLASH_Program+0x9a>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	2b01      	cmp	r3, #1
 8009e70:	d002      	beq.n	8009e78 <HAL_FLASH_Program+0x84>
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2b02      	cmp	r3, #2
 8009e76:	d10a      	bne.n	8009e8e <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	4619      	mov	r1, r3
 8009e7c:	68b8      	ldr	r0, [r7, #8]
 8009e7e:	f000 f8db 	bl	800a038 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	d102      	bne.n	8009e8e <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8009e88:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009e8c:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009e92:	f000 f857 	bl	8009f44 <FLASH_WaitForLastOperation>
 8009e96:	4603      	mov	r3, r0
 8009e98:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d006      	beq.n	8009eae <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8009ea0:	4b09      	ldr	r3, [pc, #36]	; (8009ec8 <HAL_FLASH_Program+0xd4>)
 8009ea2:	695a      	ldr	r2, [r3, #20]
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	43db      	mvns	r3, r3
 8009ea8:	4907      	ldr	r1, [pc, #28]	; (8009ec8 <HAL_FLASH_Program+0xd4>)
 8009eaa:	4013      	ands	r3, r2
 8009eac:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8009eae:	f000 f9d3 	bl	800a258 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8009eb2:	4b04      	ldr	r3, [pc, #16]	; (8009ec4 <HAL_FLASH_Program+0xd0>)
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8009eb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3718      	adds	r7, #24
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	2000023c 	.word	0x2000023c
 8009ec8:	40022000 	.word	0x40022000

08009ecc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b083      	sub	sp, #12
 8009ed0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8009ed6:	4b0b      	ldr	r3, [pc, #44]	; (8009f04 <HAL_FLASH_Unlock+0x38>)
 8009ed8:	695b      	ldr	r3, [r3, #20]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	da0b      	bge.n	8009ef6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8009ede:	4b09      	ldr	r3, [pc, #36]	; (8009f04 <HAL_FLASH_Unlock+0x38>)
 8009ee0:	4a09      	ldr	r2, [pc, #36]	; (8009f08 <HAL_FLASH_Unlock+0x3c>)
 8009ee2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8009ee4:	4b07      	ldr	r3, [pc, #28]	; (8009f04 <HAL_FLASH_Unlock+0x38>)
 8009ee6:	4a09      	ldr	r2, [pc, #36]	; (8009f0c <HAL_FLASH_Unlock+0x40>)
 8009ee8:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8009eea:	4b06      	ldr	r3, [pc, #24]	; (8009f04 <HAL_FLASH_Unlock+0x38>)
 8009eec:	695b      	ldr	r3, [r3, #20]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	da01      	bge.n	8009ef6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8009ef6:	79fb      	ldrb	r3, [r7, #7]
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	370c      	adds	r7, #12
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr
 8009f04:	40022000 	.word	0x40022000
 8009f08:	45670123 	.word	0x45670123
 8009f0c:	cdef89ab 	.word	0xcdef89ab

08009f10 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b083      	sub	sp, #12
 8009f14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8009f16:	2301      	movs	r3, #1
 8009f18:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8009f1a:	4b09      	ldr	r3, [pc, #36]	; (8009f40 <HAL_FLASH_Lock+0x30>)
 8009f1c:	695b      	ldr	r3, [r3, #20]
 8009f1e:	4a08      	ldr	r2, [pc, #32]	; (8009f40 <HAL_FLASH_Lock+0x30>)
 8009f20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009f24:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8009f26:	4b06      	ldr	r3, [pc, #24]	; (8009f40 <HAL_FLASH_Lock+0x30>)
 8009f28:	695b      	ldr	r3, [r3, #20]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	da01      	bge.n	8009f32 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8009f32:	79fb      	ldrb	r3, [r7, #7]
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	370c      	adds	r7, #12
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr
 8009f40:	40022000 	.word	0x40022000

08009f44 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b084      	sub	sp, #16
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8009f4c:	f7fc fda8 	bl	8006aa0 <HAL_GetTick>
 8009f50:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8009f52:	e009      	b.n	8009f68 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8009f54:	f7fc fda4 	bl	8006aa0 <HAL_GetTick>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	1ad3      	subs	r3, r2, r3
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d201      	bcs.n	8009f68 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8009f64:	2303      	movs	r3, #3
 8009f66:	e038      	b.n	8009fda <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8009f68:	4b1e      	ldr	r3, [pc, #120]	; (8009fe4 <FLASH_WaitForLastOperation+0xa0>)
 8009f6a:	691b      	ldr	r3, [r3, #16]
 8009f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009f70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f74:	d0ee      	beq.n	8009f54 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8009f76:	4b1b      	ldr	r3, [pc, #108]	; (8009fe4 <FLASH_WaitForLastOperation+0xa0>)
 8009f78:	691a      	ldr	r2, [r3, #16]
 8009f7a:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8009f7e:	4013      	ands	r3, r2
 8009f80:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d01e      	beq.n	8009fc6 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8009f88:	4b17      	ldr	r3, [pc, #92]	; (8009fe8 <FLASH_WaitForLastOperation+0xa4>)
 8009f8a:	685a      	ldr	r2, [r3, #4]
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	4a15      	ldr	r2, [pc, #84]	; (8009fe8 <FLASH_WaitForLastOperation+0xa4>)
 8009f92:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d007      	beq.n	8009fae <FLASH_WaitForLastOperation+0x6a>
 8009f9e:	4b11      	ldr	r3, [pc, #68]	; (8009fe4 <FLASH_WaitForLastOperation+0xa0>)
 8009fa0:	699a      	ldr	r2, [r3, #24]
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8009fa8:	490e      	ldr	r1, [pc, #56]	; (8009fe4 <FLASH_WaitForLastOperation+0xa0>)
 8009faa:	4313      	orrs	r3, r2
 8009fac:	618b      	str	r3, [r1, #24]
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d004      	beq.n	8009fc2 <FLASH_WaitForLastOperation+0x7e>
 8009fb8:	4a0a      	ldr	r2, [pc, #40]	; (8009fe4 <FLASH_WaitForLastOperation+0xa0>)
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8009fc0:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	e009      	b.n	8009fda <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8009fc6:	4b07      	ldr	r3, [pc, #28]	; (8009fe4 <FLASH_WaitForLastOperation+0xa0>)
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	f003 0301 	and.w	r3, r3, #1
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d102      	bne.n	8009fd8 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009fd2:	4b04      	ldr	r3, [pc, #16]	; (8009fe4 <FLASH_WaitForLastOperation+0xa0>)
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	40022000 	.word	0x40022000
 8009fe8:	2000023c 	.word	0x2000023c

08009fec <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b085      	sub	sp, #20
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009ff8:	4b0e      	ldr	r3, [pc, #56]	; (800a034 <FLASH_Program_DoubleWord+0x48>)
 8009ffa:	695b      	ldr	r3, [r3, #20]
 8009ffc:	4a0d      	ldr	r2, [pc, #52]	; (800a034 <FLASH_Program_DoubleWord+0x48>)
 8009ffe:	f043 0301 	orr.w	r3, r3, #1
 800a002:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	683a      	ldr	r2, [r7, #0]
 800a008:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800a00a:	f3bf 8f6f 	isb	sy
}
 800a00e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800a010:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a014:	f04f 0200 	mov.w	r2, #0
 800a018:	f04f 0300 	mov.w	r3, #0
 800a01c:	000a      	movs	r2, r1
 800a01e:	2300      	movs	r3, #0
 800a020:	68f9      	ldr	r1, [r7, #12]
 800a022:	3104      	adds	r1, #4
 800a024:	4613      	mov	r3, r2
 800a026:	600b      	str	r3, [r1, #0]
}
 800a028:	bf00      	nop
 800a02a:	3714      	adds	r7, #20
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr
 800a034:	40022000 	.word	0x40022000

0800a038 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 800a038:	b480      	push	{r7}
 800a03a:	b089      	sub	sp, #36	; 0x24
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800a042:	2340      	movs	r3, #64	; 0x40
 800a044:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800a04e:	4b14      	ldr	r3, [pc, #80]	; (800a0a0 <FLASH_Program_Fast+0x68>)
 800a050:	695b      	ldr	r3, [r3, #20]
 800a052:	4a13      	ldr	r2, [pc, #76]	; (800a0a0 <FLASH_Program_Fast+0x68>)
 800a054:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a058:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a05a:	f3ef 8310 	mrs	r3, PRIMASK
 800a05e:	60fb      	str	r3, [r7, #12]
  return(result);
 800a060:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800a062:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800a064:	b672      	cpsid	i
}
 800a066:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	69bb      	ldr	r3, [r7, #24]
 800a06e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	3304      	adds	r3, #4
 800a074:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	3304      	adds	r3, #4
 800a07a:	617b      	str	r3, [r7, #20]
    row_index--;
 800a07c:	7ffb      	ldrb	r3, [r7, #31]
 800a07e:	3b01      	subs	r3, #1
 800a080:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800a082:	7ffb      	ldrb	r3, [r7, #31]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d1ef      	bne.n	800a068 <FLASH_Program_Fast+0x30>
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	f383 8810 	msr	PRIMASK, r3
}
 800a092:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800a094:	bf00      	nop
 800a096:	3724      	adds	r7, #36	; 0x24
 800a098:	46bd      	mov	sp, r7
 800a09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09e:	4770      	bx	lr
 800a0a0:	40022000 	.word	0x40022000

0800a0a4 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a0ae:	4b47      	ldr	r3, [pc, #284]	; (800a1cc <HAL_FLASHEx_Erase+0x128>)
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d101      	bne.n	800a0ba <HAL_FLASHEx_Erase+0x16>
 800a0b6:	2302      	movs	r3, #2
 800a0b8:	e083      	b.n	800a1c2 <HAL_FLASHEx_Erase+0x11e>
 800a0ba:	4b44      	ldr	r3, [pc, #272]	; (800a1cc <HAL_FLASHEx_Erase+0x128>)
 800a0bc:	2201      	movs	r2, #1
 800a0be:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a0c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a0c4:	f7ff ff3e 	bl	8009f44 <FLASH_WaitForLastOperation>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800a0cc:	7bfb      	ldrb	r3, [r7, #15]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d173      	bne.n	800a1ba <HAL_FLASHEx_Erase+0x116>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800a0d2:	4b3e      	ldr	r3, [pc, #248]	; (800a1cc <HAL_FLASHEx_Erase+0x128>)
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800a0d8:	4b3d      	ldr	r3, [pc, #244]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d013      	beq.n	800a10c <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800a0e4:	4b3a      	ldr	r3, [pc, #232]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d009      	beq.n	800a104 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800a0f0:	4b37      	ldr	r3, [pc, #220]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a36      	ldr	r2, [pc, #216]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a0f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a0fa:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800a0fc:	4b33      	ldr	r3, [pc, #204]	; (800a1cc <HAL_FLASHEx_Erase+0x128>)
 800a0fe:	2203      	movs	r2, #3
 800a100:	771a      	strb	r2, [r3, #28]
 800a102:	e016      	b.n	800a132 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800a104:	4b31      	ldr	r3, [pc, #196]	; (800a1cc <HAL_FLASHEx_Erase+0x128>)
 800a106:	2201      	movs	r2, #1
 800a108:	771a      	strb	r2, [r3, #28]
 800a10a:	e012      	b.n	800a132 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800a10c:	4b30      	ldr	r3, [pc, #192]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a114:	2b00      	cmp	r3, #0
 800a116:	d009      	beq.n	800a12c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800a118:	4b2d      	ldr	r3, [pc, #180]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a2c      	ldr	r2, [pc, #176]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a11e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a122:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800a124:	4b29      	ldr	r3, [pc, #164]	; (800a1cc <HAL_FLASHEx_Erase+0x128>)
 800a126:	2202      	movs	r2, #2
 800a128:	771a      	strb	r2, [r3, #28]
 800a12a:	e002      	b.n	800a132 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800a12c:	4b27      	ldr	r3, [pc, #156]	; (800a1cc <HAL_FLASHEx_Erase+0x128>)
 800a12e:	2200      	movs	r2, #0
 800a130:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2b01      	cmp	r3, #1
 800a138:	d111      	bne.n	800a15e <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	685b      	ldr	r3, [r3, #4]
 800a13e:	4618      	mov	r0, r3
 800a140:	f000 f848 	bl	800a1d4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a144:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a148:	f7ff fefc 	bl	8009f44 <FLASH_WaitForLastOperation>
 800a14c:	4603      	mov	r3, r0
 800a14e:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 800a150:	4b1f      	ldr	r3, [pc, #124]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a152:	695b      	ldr	r3, [r3, #20]
 800a154:	4a1e      	ldr	r2, [pc, #120]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a156:	f023 0304 	bic.w	r3, r3, #4
 800a15a:	6153      	str	r3, [r2, #20]
 800a15c:	e02b      	b.n	800a1b6 <HAL_FLASHEx_Erase+0x112>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	f04f 32ff 	mov.w	r2, #4294967295
 800a164:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	689b      	ldr	r3, [r3, #8]
 800a16a:	60bb      	str	r3, [r7, #8]
 800a16c:	e01b      	b.n	800a1a6 <HAL_FLASHEx_Erase+0x102>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	4619      	mov	r1, r3
 800a174:	68b8      	ldr	r0, [r7, #8]
 800a176:	f000 f84b 	bl	800a210 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800a17a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a17e:	f7ff fee1 	bl	8009f44 <FLASH_WaitForLastOperation>
 800a182:	4603      	mov	r3, r0
 800a184:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800a186:	4b12      	ldr	r3, [pc, #72]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a188:	695b      	ldr	r3, [r3, #20]
 800a18a:	4a11      	ldr	r2, [pc, #68]	; (800a1d0 <HAL_FLASHEx_Erase+0x12c>)
 800a18c:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 800a190:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 800a192:	7bfb      	ldrb	r3, [r7, #15]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d003      	beq.n	800a1a0 <HAL_FLASHEx_Erase+0xfc>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	68ba      	ldr	r2, [r7, #8]
 800a19c:	601a      	str	r2, [r3, #0]
          break;
 800a19e:	e00a      	b.n	800a1b6 <HAL_FLASHEx_Erase+0x112>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	60bb      	str	r3, [r7, #8]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	689a      	ldr	r2, [r3, #8]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	68db      	ldr	r3, [r3, #12]
 800a1ae:	4413      	add	r3, r2
 800a1b0:	68ba      	ldr	r2, [r7, #8]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d3db      	bcc.n	800a16e <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800a1b6:	f000 f84f 	bl	800a258 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800a1ba:	4b04      	ldr	r3, [pc, #16]	; (800a1cc <HAL_FLASHEx_Erase+0x128>)
 800a1bc:	2200      	movs	r2, #0
 800a1be:	701a      	strb	r2, [r3, #0]

  return status;
 800a1c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
 800a1ca:	bf00      	nop
 800a1cc:	2000023c 	.word	0x2000023c
 800a1d0:	40022000 	.word	0x40022000

0800a1d4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b083      	sub	sp, #12
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f003 0301 	and.w	r3, r3, #1
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d005      	beq.n	800a1f2 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800a1e6:	4b09      	ldr	r3, [pc, #36]	; (800a20c <FLASH_MassErase+0x38>)
 800a1e8:	695b      	ldr	r3, [r3, #20]
 800a1ea:	4a08      	ldr	r2, [pc, #32]	; (800a20c <FLASH_MassErase+0x38>)
 800a1ec:	f043 0304 	orr.w	r3, r3, #4
 800a1f0:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800a1f2:	4b06      	ldr	r3, [pc, #24]	; (800a20c <FLASH_MassErase+0x38>)
 800a1f4:	695b      	ldr	r3, [r3, #20]
 800a1f6:	4a05      	ldr	r2, [pc, #20]	; (800a20c <FLASH_MassErase+0x38>)
 800a1f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a1fc:	6153      	str	r3, [r2, #20]
}
 800a1fe:	bf00      	nop
 800a200:	370c      	adds	r7, #12
 800a202:	46bd      	mov	sp, r7
 800a204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a208:	4770      	bx	lr
 800a20a:	bf00      	nop
 800a20c:	40022000 	.word	0x40022000

0800a210 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800a21a:	4b0e      	ldr	r3, [pc, #56]	; (800a254 <FLASH_PageErase+0x44>)
 800a21c:	695b      	ldr	r3, [r3, #20]
 800a21e:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	00db      	lsls	r3, r3, #3
 800a226:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800a22a:	490a      	ldr	r1, [pc, #40]	; (800a254 <FLASH_PageErase+0x44>)
 800a22c:	4313      	orrs	r3, r2
 800a22e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800a230:	4b08      	ldr	r3, [pc, #32]	; (800a254 <FLASH_PageErase+0x44>)
 800a232:	695b      	ldr	r3, [r3, #20]
 800a234:	4a07      	ldr	r2, [pc, #28]	; (800a254 <FLASH_PageErase+0x44>)
 800a236:	f043 0302 	orr.w	r3, r3, #2
 800a23a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800a23c:	4b05      	ldr	r3, [pc, #20]	; (800a254 <FLASH_PageErase+0x44>)
 800a23e:	695b      	ldr	r3, [r3, #20]
 800a240:	4a04      	ldr	r2, [pc, #16]	; (800a254 <FLASH_PageErase+0x44>)
 800a242:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a246:	6153      	str	r3, [r2, #20]
}
 800a248:	bf00      	nop
 800a24a:	370c      	adds	r7, #12
 800a24c:	46bd      	mov	sp, r7
 800a24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a252:	4770      	bx	lr
 800a254:	40022000 	.word	0x40022000

0800a258 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800a25e:	4b21      	ldr	r3, [pc, #132]	; (800a2e4 <FLASH_FlushCaches+0x8c>)
 800a260:	7f1b      	ldrb	r3, [r3, #28]
 800a262:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800a264:	79fb      	ldrb	r3, [r7, #7]
 800a266:	2b01      	cmp	r3, #1
 800a268:	d002      	beq.n	800a270 <FLASH_FlushCaches+0x18>
 800a26a:	79fb      	ldrb	r3, [r7, #7]
 800a26c:	2b03      	cmp	r3, #3
 800a26e:	d117      	bne.n	800a2a0 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800a270:	4b1d      	ldr	r3, [pc, #116]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a1c      	ldr	r2, [pc, #112]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a276:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a27a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800a27c:	4b1a      	ldr	r3, [pc, #104]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a19      	ldr	r2, [pc, #100]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a282:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a286:	6013      	str	r3, [r2, #0]
 800a288:	4b17      	ldr	r3, [pc, #92]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	4a16      	ldr	r2, [pc, #88]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a28e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a292:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800a294:	4b14      	ldr	r3, [pc, #80]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	4a13      	ldr	r2, [pc, #76]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a29a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a29e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800a2a0:	79fb      	ldrb	r3, [r7, #7]
 800a2a2:	2b02      	cmp	r3, #2
 800a2a4:	d002      	beq.n	800a2ac <FLASH_FlushCaches+0x54>
 800a2a6:	79fb      	ldrb	r3, [r7, #7]
 800a2a8:	2b03      	cmp	r3, #3
 800a2aa:	d111      	bne.n	800a2d0 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800a2ac:	4b0e      	ldr	r3, [pc, #56]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a0d      	ldr	r2, [pc, #52]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a2b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a2b6:	6013      	str	r3, [r2, #0]
 800a2b8:	4b0b      	ldr	r3, [pc, #44]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a0a      	ldr	r2, [pc, #40]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a2be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2c2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800a2c4:	4b08      	ldr	r3, [pc, #32]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a07      	ldr	r2, [pc, #28]	; (800a2e8 <FLASH_FlushCaches+0x90>)
 800a2ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a2ce:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800a2d0:	4b04      	ldr	r3, [pc, #16]	; (800a2e4 <FLASH_FlushCaches+0x8c>)
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	771a      	strb	r2, [r3, #28]
}
 800a2d6:	bf00      	nop
 800a2d8:	370c      	adds	r7, #12
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop
 800a2e4:	2000023c 	.word	0x2000023c
 800a2e8:	40022000 	.word	0x40022000

0800a2ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b087      	sub	sp, #28
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a2fa:	e15a      	b.n	800a5b2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	681a      	ldr	r2, [r3, #0]
 800a300:	2101      	movs	r1, #1
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	fa01 f303 	lsl.w	r3, r1, r3
 800a308:	4013      	ands	r3, r2
 800a30a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	f000 814c 	beq.w	800a5ac <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	f003 0303 	and.w	r3, r3, #3
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d005      	beq.n	800a32c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a320:	683b      	ldr	r3, [r7, #0]
 800a322:	685b      	ldr	r3, [r3, #4]
 800a324:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a328:	2b02      	cmp	r3, #2
 800a32a:	d130      	bne.n	800a38e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	005b      	lsls	r3, r3, #1
 800a336:	2203      	movs	r2, #3
 800a338:	fa02 f303 	lsl.w	r3, r2, r3
 800a33c:	43db      	mvns	r3, r3
 800a33e:	693a      	ldr	r2, [r7, #16]
 800a340:	4013      	ands	r3, r2
 800a342:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	68da      	ldr	r2, [r3, #12]
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	005b      	lsls	r3, r3, #1
 800a34c:	fa02 f303 	lsl.w	r3, r2, r3
 800a350:	693a      	ldr	r2, [r7, #16]
 800a352:	4313      	orrs	r3, r2
 800a354:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	693a      	ldr	r2, [r7, #16]
 800a35a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a362:	2201      	movs	r2, #1
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	fa02 f303 	lsl.w	r3, r2, r3
 800a36a:	43db      	mvns	r3, r3
 800a36c:	693a      	ldr	r2, [r7, #16]
 800a36e:	4013      	ands	r3, r2
 800a370:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	091b      	lsrs	r3, r3, #4
 800a378:	f003 0201 	and.w	r2, r3, #1
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	fa02 f303 	lsl.w	r3, r2, r3
 800a382:	693a      	ldr	r2, [r7, #16]
 800a384:	4313      	orrs	r3, r2
 800a386:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	693a      	ldr	r2, [r7, #16]
 800a38c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	f003 0303 	and.w	r3, r3, #3
 800a396:	2b03      	cmp	r3, #3
 800a398:	d017      	beq.n	800a3ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	68db      	ldr	r3, [r3, #12]
 800a39e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	005b      	lsls	r3, r3, #1
 800a3a4:	2203      	movs	r2, #3
 800a3a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a3aa:	43db      	mvns	r3, r3
 800a3ac:	693a      	ldr	r2, [r7, #16]
 800a3ae:	4013      	ands	r3, r2
 800a3b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	689a      	ldr	r2, [r3, #8]
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	005b      	lsls	r3, r3, #1
 800a3ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a3be:	693a      	ldr	r2, [r7, #16]
 800a3c0:	4313      	orrs	r3, r2
 800a3c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	693a      	ldr	r2, [r7, #16]
 800a3c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	685b      	ldr	r3, [r3, #4]
 800a3ce:	f003 0303 	and.w	r3, r3, #3
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	d123      	bne.n	800a41e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	08da      	lsrs	r2, r3, #3
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	3208      	adds	r2, #8
 800a3de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	f003 0307 	and.w	r3, r3, #7
 800a3ea:	009b      	lsls	r3, r3, #2
 800a3ec:	220f      	movs	r2, #15
 800a3ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a3f2:	43db      	mvns	r3, r3
 800a3f4:	693a      	ldr	r2, [r7, #16]
 800a3f6:	4013      	ands	r3, r2
 800a3f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	691a      	ldr	r2, [r3, #16]
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	f003 0307 	and.w	r3, r3, #7
 800a404:	009b      	lsls	r3, r3, #2
 800a406:	fa02 f303 	lsl.w	r3, r2, r3
 800a40a:	693a      	ldr	r2, [r7, #16]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	08da      	lsrs	r2, r3, #3
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	3208      	adds	r2, #8
 800a418:	6939      	ldr	r1, [r7, #16]
 800a41a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a424:	697b      	ldr	r3, [r7, #20]
 800a426:	005b      	lsls	r3, r3, #1
 800a428:	2203      	movs	r2, #3
 800a42a:	fa02 f303 	lsl.w	r3, r2, r3
 800a42e:	43db      	mvns	r3, r3
 800a430:	693a      	ldr	r2, [r7, #16]
 800a432:	4013      	ands	r3, r2
 800a434:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	f003 0203 	and.w	r2, r3, #3
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	005b      	lsls	r3, r3, #1
 800a442:	fa02 f303 	lsl.w	r3, r2, r3
 800a446:	693a      	ldr	r2, [r7, #16]
 800a448:	4313      	orrs	r3, r2
 800a44a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	693a      	ldr	r2, [r7, #16]
 800a450:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	685b      	ldr	r3, [r3, #4]
 800a456:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	f000 80a6 	beq.w	800a5ac <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a460:	4b5b      	ldr	r3, [pc, #364]	; (800a5d0 <HAL_GPIO_Init+0x2e4>)
 800a462:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a464:	4a5a      	ldr	r2, [pc, #360]	; (800a5d0 <HAL_GPIO_Init+0x2e4>)
 800a466:	f043 0301 	orr.w	r3, r3, #1
 800a46a:	6613      	str	r3, [r2, #96]	; 0x60
 800a46c:	4b58      	ldr	r3, [pc, #352]	; (800a5d0 <HAL_GPIO_Init+0x2e4>)
 800a46e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a470:	f003 0301 	and.w	r3, r3, #1
 800a474:	60bb      	str	r3, [r7, #8]
 800a476:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a478:	4a56      	ldr	r2, [pc, #344]	; (800a5d4 <HAL_GPIO_Init+0x2e8>)
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	089b      	lsrs	r3, r3, #2
 800a47e:	3302      	adds	r3, #2
 800a480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a484:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	f003 0303 	and.w	r3, r3, #3
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	220f      	movs	r2, #15
 800a490:	fa02 f303 	lsl.w	r3, r2, r3
 800a494:	43db      	mvns	r3, r3
 800a496:	693a      	ldr	r2, [r7, #16]
 800a498:	4013      	ands	r3, r2
 800a49a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a4a2:	d01f      	beq.n	800a4e4 <HAL_GPIO_Init+0x1f8>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4a4c      	ldr	r2, [pc, #304]	; (800a5d8 <HAL_GPIO_Init+0x2ec>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d019      	beq.n	800a4e0 <HAL_GPIO_Init+0x1f4>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4a4b      	ldr	r2, [pc, #300]	; (800a5dc <HAL_GPIO_Init+0x2f0>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d013      	beq.n	800a4dc <HAL_GPIO_Init+0x1f0>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4a4a      	ldr	r2, [pc, #296]	; (800a5e0 <HAL_GPIO_Init+0x2f4>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d00d      	beq.n	800a4d8 <HAL_GPIO_Init+0x1ec>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4a49      	ldr	r2, [pc, #292]	; (800a5e4 <HAL_GPIO_Init+0x2f8>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d007      	beq.n	800a4d4 <HAL_GPIO_Init+0x1e8>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	4a48      	ldr	r2, [pc, #288]	; (800a5e8 <HAL_GPIO_Init+0x2fc>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d101      	bne.n	800a4d0 <HAL_GPIO_Init+0x1e4>
 800a4cc:	2305      	movs	r3, #5
 800a4ce:	e00a      	b.n	800a4e6 <HAL_GPIO_Init+0x1fa>
 800a4d0:	2306      	movs	r3, #6
 800a4d2:	e008      	b.n	800a4e6 <HAL_GPIO_Init+0x1fa>
 800a4d4:	2304      	movs	r3, #4
 800a4d6:	e006      	b.n	800a4e6 <HAL_GPIO_Init+0x1fa>
 800a4d8:	2303      	movs	r3, #3
 800a4da:	e004      	b.n	800a4e6 <HAL_GPIO_Init+0x1fa>
 800a4dc:	2302      	movs	r3, #2
 800a4de:	e002      	b.n	800a4e6 <HAL_GPIO_Init+0x1fa>
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e000      	b.n	800a4e6 <HAL_GPIO_Init+0x1fa>
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	697a      	ldr	r2, [r7, #20]
 800a4e8:	f002 0203 	and.w	r2, r2, #3
 800a4ec:	0092      	lsls	r2, r2, #2
 800a4ee:	4093      	lsls	r3, r2
 800a4f0:	693a      	ldr	r2, [r7, #16]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a4f6:	4937      	ldr	r1, [pc, #220]	; (800a5d4 <HAL_GPIO_Init+0x2e8>)
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	089b      	lsrs	r3, r3, #2
 800a4fc:	3302      	adds	r3, #2
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a504:	4b39      	ldr	r3, [pc, #228]	; (800a5ec <HAL_GPIO_Init+0x300>)
 800a506:	689b      	ldr	r3, [r3, #8]
 800a508:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	43db      	mvns	r3, r3
 800a50e:	693a      	ldr	r2, [r7, #16]
 800a510:	4013      	ands	r3, r2
 800a512:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d003      	beq.n	800a528 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a520:	693a      	ldr	r2, [r7, #16]
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	4313      	orrs	r3, r2
 800a526:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a528:	4a30      	ldr	r2, [pc, #192]	; (800a5ec <HAL_GPIO_Init+0x300>)
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a52e:	4b2f      	ldr	r3, [pc, #188]	; (800a5ec <HAL_GPIO_Init+0x300>)
 800a530:	68db      	ldr	r3, [r3, #12]
 800a532:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	43db      	mvns	r3, r3
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	4013      	ands	r3, r2
 800a53c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a546:	2b00      	cmp	r3, #0
 800a548:	d003      	beq.n	800a552 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a54a:	693a      	ldr	r2, [r7, #16]
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	4313      	orrs	r3, r2
 800a550:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a552:	4a26      	ldr	r2, [pc, #152]	; (800a5ec <HAL_GPIO_Init+0x300>)
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a558:	4b24      	ldr	r3, [pc, #144]	; (800a5ec <HAL_GPIO_Init+0x300>)
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	43db      	mvns	r3, r3
 800a562:	693a      	ldr	r2, [r7, #16]
 800a564:	4013      	ands	r3, r2
 800a566:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a568:	683b      	ldr	r3, [r7, #0]
 800a56a:	685b      	ldr	r3, [r3, #4]
 800a56c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a570:	2b00      	cmp	r3, #0
 800a572:	d003      	beq.n	800a57c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a574:	693a      	ldr	r2, [r7, #16]
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	4313      	orrs	r3, r2
 800a57a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a57c:	4a1b      	ldr	r2, [pc, #108]	; (800a5ec <HAL_GPIO_Init+0x300>)
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a582:	4b1a      	ldr	r3, [pc, #104]	; (800a5ec <HAL_GPIO_Init+0x300>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	43db      	mvns	r3, r3
 800a58c:	693a      	ldr	r2, [r7, #16]
 800a58e:	4013      	ands	r3, r2
 800a590:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d003      	beq.n	800a5a6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a59e:	693a      	ldr	r2, [r7, #16]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a5a6:	4a11      	ldr	r2, [pc, #68]	; (800a5ec <HAL_GPIO_Init+0x300>)
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	681a      	ldr	r2, [r3, #0]
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	fa22 f303 	lsr.w	r3, r2, r3
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	f47f ae9d 	bne.w	800a2fc <HAL_GPIO_Init+0x10>
  }
}
 800a5c2:	bf00      	nop
 800a5c4:	bf00      	nop
 800a5c6:	371c      	adds	r7, #28
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr
 800a5d0:	40021000 	.word	0x40021000
 800a5d4:	40010000 	.word	0x40010000
 800a5d8:	48000400 	.word	0x48000400
 800a5dc:	48000800 	.word	0x48000800
 800a5e0:	48000c00 	.word	0x48000c00
 800a5e4:	48001000 	.word	0x48001000
 800a5e8:	48001400 	.word	0x48001400
 800a5ec:	40010400 	.word	0x40010400

0800a5f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b085      	sub	sp, #20
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	691a      	ldr	r2, [r3, #16]
 800a600:	887b      	ldrh	r3, [r7, #2]
 800a602:	4013      	ands	r3, r2
 800a604:	2b00      	cmp	r3, #0
 800a606:	d002      	beq.n	800a60e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a608:	2301      	movs	r3, #1
 800a60a:	73fb      	strb	r3, [r7, #15]
 800a60c:	e001      	b.n	800a612 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a60e:	2300      	movs	r3, #0
 800a610:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a612:	7bfb      	ldrb	r3, [r7, #15]
}
 800a614:	4618      	mov	r0, r3
 800a616:	3714      	adds	r7, #20
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr

0800a620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a620:	b480      	push	{r7}
 800a622:	b083      	sub	sp, #12
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	460b      	mov	r3, r1
 800a62a:	807b      	strh	r3, [r7, #2]
 800a62c:	4613      	mov	r3, r2
 800a62e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a630:	787b      	ldrb	r3, [r7, #1]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d003      	beq.n	800a63e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a636:	887a      	ldrh	r2, [r7, #2]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a63c:	e002      	b.n	800a644 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a63e:	887a      	ldrh	r2, [r7, #2]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a644:	bf00      	nop
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b082      	sub	sp, #8
 800a654:	af00      	add	r7, sp, #0
 800a656:	4603      	mov	r3, r0
 800a658:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800a65a:	4b08      	ldr	r3, [pc, #32]	; (800a67c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a65c:	695a      	ldr	r2, [r3, #20]
 800a65e:	88fb      	ldrh	r3, [r7, #6]
 800a660:	4013      	ands	r3, r2
 800a662:	2b00      	cmp	r3, #0
 800a664:	d006      	beq.n	800a674 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a666:	4a05      	ldr	r2, [pc, #20]	; (800a67c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a668:	88fb      	ldrh	r3, [r7, #6]
 800a66a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a66c:	88fb      	ldrh	r3, [r7, #6]
 800a66e:	4618      	mov	r0, r3
 800a670:	f7f9 f9a0 	bl	80039b4 <HAL_GPIO_EXTI_Callback>
  }
}
 800a674:	bf00      	nop
 800a676:	3708      	adds	r7, #8
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}
 800a67c:	40010400 	.word	0x40010400

0800a680 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b082      	sub	sp, #8
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d101      	bne.n	800a692 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a68e:	2301      	movs	r3, #1
 800a690:	e08d      	b.n	800a7ae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a698:	b2db      	uxtb	r3, r3
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d106      	bne.n	800a6ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f7fb f8d8 	bl	800585c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2224      	movs	r2, #36	; 0x24
 800a6b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	681a      	ldr	r2, [r3, #0]
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f022 0201 	bic.w	r2, r2, #1
 800a6c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	685a      	ldr	r2, [r3, #4]
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a6d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	689a      	ldr	r2, [r3, #8]
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a6e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	68db      	ldr	r3, [r3, #12]
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d107      	bne.n	800a6fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	689a      	ldr	r2, [r3, #8]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a6f6:	609a      	str	r2, [r3, #8]
 800a6f8:	e006      	b.n	800a708 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	689a      	ldr	r2, [r3, #8]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800a706:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	68db      	ldr	r3, [r3, #12]
 800a70c:	2b02      	cmp	r3, #2
 800a70e:	d108      	bne.n	800a722 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	685a      	ldr	r2, [r3, #4]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a71e:	605a      	str	r2, [r3, #4]
 800a720:	e007      	b.n	800a732 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	685a      	ldr	r2, [r3, #4]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a730:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	6812      	ldr	r2, [r2, #0]
 800a73c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a740:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a744:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	68da      	ldr	r2, [r3, #12]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a754:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	691a      	ldr	r2, [r3, #16]
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	695b      	ldr	r3, [r3, #20]
 800a75e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	699b      	ldr	r3, [r3, #24]
 800a766:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	430a      	orrs	r2, r1
 800a76e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	69d9      	ldr	r1, [r3, #28]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6a1a      	ldr	r2, [r3, #32]
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	430a      	orrs	r2, r1
 800a77e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f042 0201 	orr.w	r2, r2, #1
 800a78e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2220      	movs	r2, #32
 800a79a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800a7ac:	2300      	movs	r3, #0
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3708      	adds	r7, #8
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}

0800a7b6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a7b6:	b480      	push	{r7}
 800a7b8:	b083      	sub	sp, #12
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
 800a7be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a7c6:	b2db      	uxtb	r3, r3
 800a7c8:	2b20      	cmp	r3, #32
 800a7ca:	d138      	bne.n	800a83e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d101      	bne.n	800a7da <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a7d6:	2302      	movs	r3, #2
 800a7d8:	e032      	b.n	800a840 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2201      	movs	r2, #1
 800a7de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2224      	movs	r2, #36	; 0x24
 800a7e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681a      	ldr	r2, [r3, #0]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f022 0201 	bic.w	r2, r2, #1
 800a7f8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	681a      	ldr	r2, [r3, #0]
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a808:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	6819      	ldr	r1, [r3, #0]
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	683a      	ldr	r2, [r7, #0]
 800a816:	430a      	orrs	r2, r1
 800a818:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	681a      	ldr	r2, [r3, #0]
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f042 0201 	orr.w	r2, r2, #1
 800a828:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2220      	movs	r2, #32
 800a82e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a83a:	2300      	movs	r3, #0
 800a83c:	e000      	b.n	800a840 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a83e:	2302      	movs	r3, #2
  }
}
 800a840:	4618      	mov	r0, r3
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b085      	sub	sp, #20
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	2b20      	cmp	r3, #32
 800a860:	d139      	bne.n	800a8d6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d101      	bne.n	800a870 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a86c:	2302      	movs	r3, #2
 800a86e:	e033      	b.n	800a8d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2224      	movs	r2, #36	; 0x24
 800a87c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	681a      	ldr	r2, [r3, #0]
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f022 0201 	bic.w	r2, r2, #1
 800a88e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a89e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	021b      	lsls	r3, r3, #8
 800a8a4:	68fa      	ldr	r2, [r7, #12]
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	681a      	ldr	r2, [r3, #0]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f042 0201 	orr.w	r2, r2, #1
 800a8c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2220      	movs	r2, #32
 800a8c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	e000      	b.n	800a8d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a8d6:	2302      	movs	r3, #2
  }
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3714      	adds	r7, #20
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e2:	4770      	bx	lr

0800a8e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b085      	sub	sp, #20
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d141      	bne.n	800a976 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a8f2:	4b4b      	ldr	r3, [pc, #300]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a8fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a8fe:	d131      	bne.n	800a964 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a900:	4b47      	ldr	r3, [pc, #284]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a902:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a906:	4a46      	ldr	r2, [pc, #280]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a908:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a90c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a910:	4b43      	ldr	r3, [pc, #268]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a918:	4a41      	ldr	r2, [pc, #260]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a91a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a91e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a920:	4b40      	ldr	r3, [pc, #256]	; (800aa24 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	2232      	movs	r2, #50	; 0x32
 800a926:	fb02 f303 	mul.w	r3, r2, r3
 800a92a:	4a3f      	ldr	r2, [pc, #252]	; (800aa28 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a92c:	fba2 2303 	umull	r2, r3, r2, r3
 800a930:	0c9b      	lsrs	r3, r3, #18
 800a932:	3301      	adds	r3, #1
 800a934:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a936:	e002      	b.n	800a93e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	3b01      	subs	r3, #1
 800a93c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a93e:	4b38      	ldr	r3, [pc, #224]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a940:	695b      	ldr	r3, [r3, #20]
 800a942:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a946:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a94a:	d102      	bne.n	800a952 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d1f2      	bne.n	800a938 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a952:	4b33      	ldr	r3, [pc, #204]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a954:	695b      	ldr	r3, [r3, #20]
 800a956:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a95a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a95e:	d158      	bne.n	800aa12 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a960:	2303      	movs	r3, #3
 800a962:	e057      	b.n	800aa14 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a964:	4b2e      	ldr	r3, [pc, #184]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a966:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a96a:	4a2d      	ldr	r2, [pc, #180]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a96c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a970:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800a974:	e04d      	b.n	800aa12 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a97c:	d141      	bne.n	800aa02 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a97e:	4b28      	ldr	r3, [pc, #160]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a986:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a98a:	d131      	bne.n	800a9f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a98c:	4b24      	ldr	r3, [pc, #144]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a98e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a992:	4a23      	ldr	r2, [pc, #140]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a998:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a99c:	4b20      	ldr	r3, [pc, #128]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a9a4:	4a1e      	ldr	r2, [pc, #120]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a9aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a9ac:	4b1d      	ldr	r3, [pc, #116]	; (800aa24 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2232      	movs	r2, #50	; 0x32
 800a9b2:	fb02 f303 	mul.w	r3, r2, r3
 800a9b6:	4a1c      	ldr	r2, [pc, #112]	; (800aa28 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a9b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a9bc:	0c9b      	lsrs	r3, r3, #18
 800a9be:	3301      	adds	r3, #1
 800a9c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a9c2:	e002      	b.n	800a9ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a9ca:	4b15      	ldr	r3, [pc, #84]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9cc:	695b      	ldr	r3, [r3, #20]
 800a9ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a9d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9d6:	d102      	bne.n	800a9de <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d1f2      	bne.n	800a9c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a9de:	4b10      	ldr	r3, [pc, #64]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9e0:	695b      	ldr	r3, [r3, #20]
 800a9e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a9e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9ea:	d112      	bne.n	800aa12 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	e011      	b.n	800aa14 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a9f0:	4b0b      	ldr	r3, [pc, #44]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a9f6:	4a0a      	ldr	r2, [pc, #40]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a9f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800aa00:	e007      	b.n	800aa12 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800aa02:	4b07      	ldr	r3, [pc, #28]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800aa0a:	4a05      	ldr	r2, [pc, #20]	; (800aa20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800aa0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800aa10:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800aa12:	2300      	movs	r3, #0
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3714      	adds	r7, #20
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1e:	4770      	bx	lr
 800aa20:	40007000 	.word	0x40007000
 800aa24:	20000220 	.word	0x20000220
 800aa28:	431bde83 	.word	0x431bde83

0800aa2c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800aa30:	4b05      	ldr	r3, [pc, #20]	; (800aa48 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	4a04      	ldr	r2, [pc, #16]	; (800aa48 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800aa36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aa3a:	6093      	str	r3, [r2, #8]
}
 800aa3c:	bf00      	nop
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa44:	4770      	bx	lr
 800aa46:	bf00      	nop
 800aa48:	40007000 	.word	0x40007000

0800aa4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b088      	sub	sp, #32
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d101      	bne.n	800aa5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e2fe      	b.n	800b05c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f003 0301 	and.w	r3, r3, #1
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d075      	beq.n	800ab56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa6a:	4b97      	ldr	r3, [pc, #604]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aa6c:	689b      	ldr	r3, [r3, #8]
 800aa6e:	f003 030c 	and.w	r3, r3, #12
 800aa72:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800aa74:	4b94      	ldr	r3, [pc, #592]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aa76:	68db      	ldr	r3, [r3, #12]
 800aa78:	f003 0303 	and.w	r3, r3, #3
 800aa7c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800aa7e:	69bb      	ldr	r3, [r7, #24]
 800aa80:	2b0c      	cmp	r3, #12
 800aa82:	d102      	bne.n	800aa8a <HAL_RCC_OscConfig+0x3e>
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	2b03      	cmp	r3, #3
 800aa88:	d002      	beq.n	800aa90 <HAL_RCC_OscConfig+0x44>
 800aa8a:	69bb      	ldr	r3, [r7, #24]
 800aa8c:	2b08      	cmp	r3, #8
 800aa8e:	d10b      	bne.n	800aaa8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aa90:	4b8d      	ldr	r3, [pc, #564]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d05b      	beq.n	800ab54 <HAL_RCC_OscConfig+0x108>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d157      	bne.n	800ab54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	e2d9      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aab0:	d106      	bne.n	800aac0 <HAL_RCC_OscConfig+0x74>
 800aab2:	4b85      	ldr	r3, [pc, #532]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	4a84      	ldr	r2, [pc, #528]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aabc:	6013      	str	r3, [r2, #0]
 800aabe:	e01d      	b.n	800aafc <HAL_RCC_OscConfig+0xb0>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800aac8:	d10c      	bne.n	800aae4 <HAL_RCC_OscConfig+0x98>
 800aaca:	4b7f      	ldr	r3, [pc, #508]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a7e      	ldr	r2, [pc, #504]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aad0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800aad4:	6013      	str	r3, [r2, #0]
 800aad6:	4b7c      	ldr	r3, [pc, #496]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	4a7b      	ldr	r2, [pc, #492]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aadc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aae0:	6013      	str	r3, [r2, #0]
 800aae2:	e00b      	b.n	800aafc <HAL_RCC_OscConfig+0xb0>
 800aae4:	4b78      	ldr	r3, [pc, #480]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a77      	ldr	r2, [pc, #476]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aaea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aaee:	6013      	str	r3, [r2, #0]
 800aaf0:	4b75      	ldr	r3, [pc, #468]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a74      	ldr	r2, [pc, #464]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aaf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aafa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	685b      	ldr	r3, [r3, #4]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d013      	beq.n	800ab2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab04:	f7fb ffcc 	bl	8006aa0 <HAL_GetTick>
 800ab08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ab0a:	e008      	b.n	800ab1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab0c:	f7fb ffc8 	bl	8006aa0 <HAL_GetTick>
 800ab10:	4602      	mov	r2, r0
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	1ad3      	subs	r3, r2, r3
 800ab16:	2b64      	cmp	r3, #100	; 0x64
 800ab18:	d901      	bls.n	800ab1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ab1a:	2303      	movs	r3, #3
 800ab1c:	e29e      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ab1e:	4b6a      	ldr	r3, [pc, #424]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d0f0      	beq.n	800ab0c <HAL_RCC_OscConfig+0xc0>
 800ab2a:	e014      	b.n	800ab56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab2c:	f7fb ffb8 	bl	8006aa0 <HAL_GetTick>
 800ab30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ab32:	e008      	b.n	800ab46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ab34:	f7fb ffb4 	bl	8006aa0 <HAL_GetTick>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	693b      	ldr	r3, [r7, #16]
 800ab3c:	1ad3      	subs	r3, r2, r3
 800ab3e:	2b64      	cmp	r3, #100	; 0x64
 800ab40:	d901      	bls.n	800ab46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ab42:	2303      	movs	r3, #3
 800ab44:	e28a      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800ab46:	4b60      	ldr	r3, [pc, #384]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1f0      	bne.n	800ab34 <HAL_RCC_OscConfig+0xe8>
 800ab52:	e000      	b.n	800ab56 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ab54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	f003 0302 	and.w	r3, r3, #2
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d075      	beq.n	800ac4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab62:	4b59      	ldr	r3, [pc, #356]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	f003 030c 	and.w	r3, r3, #12
 800ab6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ab6c:	4b56      	ldr	r3, [pc, #344]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ab6e:	68db      	ldr	r3, [r3, #12]
 800ab70:	f003 0303 	and.w	r3, r3, #3
 800ab74:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	2b0c      	cmp	r3, #12
 800ab7a:	d102      	bne.n	800ab82 <HAL_RCC_OscConfig+0x136>
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	2b02      	cmp	r3, #2
 800ab80:	d002      	beq.n	800ab88 <HAL_RCC_OscConfig+0x13c>
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	2b04      	cmp	r3, #4
 800ab86:	d11f      	bne.n	800abc8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab88:	4b4f      	ldr	r3, [pc, #316]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d005      	beq.n	800aba0 <HAL_RCC_OscConfig+0x154>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	68db      	ldr	r3, [r3, #12]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d101      	bne.n	800aba0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	e25d      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aba0:	4b49      	ldr	r3, [pc, #292]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aba2:	685b      	ldr	r3, [r3, #4]
 800aba4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	691b      	ldr	r3, [r3, #16]
 800abac:	061b      	lsls	r3, r3, #24
 800abae:	4946      	ldr	r1, [pc, #280]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800abb0:	4313      	orrs	r3, r2
 800abb2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800abb4:	4b45      	ldr	r3, [pc, #276]	; (800accc <HAL_RCC_OscConfig+0x280>)
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	4618      	mov	r0, r3
 800abba:	f7fb ff25 	bl	8006a08 <HAL_InitTick>
 800abbe:	4603      	mov	r3, r0
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d043      	beq.n	800ac4c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800abc4:	2301      	movs	r3, #1
 800abc6:	e249      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	68db      	ldr	r3, [r3, #12]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d023      	beq.n	800ac18 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800abd0:	4b3d      	ldr	r3, [pc, #244]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	4a3c      	ldr	r2, [pc, #240]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800abd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800abda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abdc:	f7fb ff60 	bl	8006aa0 <HAL_GetTick>
 800abe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800abe2:	e008      	b.n	800abf6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800abe4:	f7fb ff5c 	bl	8006aa0 <HAL_GetTick>
 800abe8:	4602      	mov	r2, r0
 800abea:	693b      	ldr	r3, [r7, #16]
 800abec:	1ad3      	subs	r3, r2, r3
 800abee:	2b02      	cmp	r3, #2
 800abf0:	d901      	bls.n	800abf6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800abf2:	2303      	movs	r3, #3
 800abf4:	e232      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800abf6:	4b34      	ldr	r3, [pc, #208]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d0f0      	beq.n	800abe4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ac02:	4b31      	ldr	r3, [pc, #196]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	691b      	ldr	r3, [r3, #16]
 800ac0e:	061b      	lsls	r3, r3, #24
 800ac10:	492d      	ldr	r1, [pc, #180]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac12:	4313      	orrs	r3, r2
 800ac14:	604b      	str	r3, [r1, #4]
 800ac16:	e01a      	b.n	800ac4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ac18:	4b2b      	ldr	r3, [pc, #172]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a2a      	ldr	r2, [pc, #168]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ac22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac24:	f7fb ff3c 	bl	8006aa0 <HAL_GetTick>
 800ac28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ac2a:	e008      	b.n	800ac3e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ac2c:	f7fb ff38 	bl	8006aa0 <HAL_GetTick>
 800ac30:	4602      	mov	r2, r0
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	1ad3      	subs	r3, r2, r3
 800ac36:	2b02      	cmp	r3, #2
 800ac38:	d901      	bls.n	800ac3e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ac3a:	2303      	movs	r3, #3
 800ac3c:	e20e      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ac3e:	4b22      	ldr	r3, [pc, #136]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d1f0      	bne.n	800ac2c <HAL_RCC_OscConfig+0x1e0>
 800ac4a:	e000      	b.n	800ac4e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ac4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f003 0308 	and.w	r3, r3, #8
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d041      	beq.n	800acde <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	695b      	ldr	r3, [r3, #20]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d01c      	beq.n	800ac9c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ac62:	4b19      	ldr	r3, [pc, #100]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac68:	4a17      	ldr	r2, [pc, #92]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac6a:	f043 0301 	orr.w	r3, r3, #1
 800ac6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac72:	f7fb ff15 	bl	8006aa0 <HAL_GetTick>
 800ac76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ac78:	e008      	b.n	800ac8c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac7a:	f7fb ff11 	bl	8006aa0 <HAL_GetTick>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	1ad3      	subs	r3, r2, r3
 800ac84:	2b02      	cmp	r3, #2
 800ac86:	d901      	bls.n	800ac8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800ac88:	2303      	movs	r3, #3
 800ac8a:	e1e7      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ac8c:	4b0e      	ldr	r3, [pc, #56]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac92:	f003 0302 	and.w	r3, r3, #2
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d0ef      	beq.n	800ac7a <HAL_RCC_OscConfig+0x22e>
 800ac9a:	e020      	b.n	800acde <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac9c:	4b0a      	ldr	r3, [pc, #40]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800ac9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aca2:	4a09      	ldr	r2, [pc, #36]	; (800acc8 <HAL_RCC_OscConfig+0x27c>)
 800aca4:	f023 0301 	bic.w	r3, r3, #1
 800aca8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acac:	f7fb fef8 	bl	8006aa0 <HAL_GetTick>
 800acb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800acb2:	e00d      	b.n	800acd0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800acb4:	f7fb fef4 	bl	8006aa0 <HAL_GetTick>
 800acb8:	4602      	mov	r2, r0
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	1ad3      	subs	r3, r2, r3
 800acbe:	2b02      	cmp	r3, #2
 800acc0:	d906      	bls.n	800acd0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800acc2:	2303      	movs	r3, #3
 800acc4:	e1ca      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
 800acc6:	bf00      	nop
 800acc8:	40021000 	.word	0x40021000
 800accc:	20000234 	.word	0x20000234
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800acd0:	4b8c      	ldr	r3, [pc, #560]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800acd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800acd6:	f003 0302 	and.w	r3, r3, #2
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d1ea      	bne.n	800acb4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f003 0304 	and.w	r3, r3, #4
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	f000 80a6 	beq.w	800ae38 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800acec:	2300      	movs	r3, #0
 800acee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800acf0:	4b84      	ldr	r3, [pc, #528]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800acf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d101      	bne.n	800ad00 <HAL_RCC_OscConfig+0x2b4>
 800acfc:	2301      	movs	r3, #1
 800acfe:	e000      	b.n	800ad02 <HAL_RCC_OscConfig+0x2b6>
 800ad00:	2300      	movs	r3, #0
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d00d      	beq.n	800ad22 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ad06:	4b7f      	ldr	r3, [pc, #508]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad0a:	4a7e      	ldr	r2, [pc, #504]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad10:	6593      	str	r3, [r2, #88]	; 0x58
 800ad12:	4b7c      	ldr	r3, [pc, #496]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad1a:	60fb      	str	r3, [r7, #12]
 800ad1c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ad1e:	2301      	movs	r3, #1
 800ad20:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad22:	4b79      	ldr	r3, [pc, #484]	; (800af08 <HAL_RCC_OscConfig+0x4bc>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d118      	bne.n	800ad60 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ad2e:	4b76      	ldr	r3, [pc, #472]	; (800af08 <HAL_RCC_OscConfig+0x4bc>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	4a75      	ldr	r2, [pc, #468]	; (800af08 <HAL_RCC_OscConfig+0x4bc>)
 800ad34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ad3a:	f7fb feb1 	bl	8006aa0 <HAL_GetTick>
 800ad3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad40:	e008      	b.n	800ad54 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ad42:	f7fb fead 	bl	8006aa0 <HAL_GetTick>
 800ad46:	4602      	mov	r2, r0
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	1ad3      	subs	r3, r2, r3
 800ad4c:	2b02      	cmp	r3, #2
 800ad4e:	d901      	bls.n	800ad54 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800ad50:	2303      	movs	r3, #3
 800ad52:	e183      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ad54:	4b6c      	ldr	r3, [pc, #432]	; (800af08 <HAL_RCC_OscConfig+0x4bc>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d0f0      	beq.n	800ad42 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	689b      	ldr	r3, [r3, #8]
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	d108      	bne.n	800ad7a <HAL_RCC_OscConfig+0x32e>
 800ad68:	4b66      	ldr	r3, [pc, #408]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad6e:	4a65      	ldr	r2, [pc, #404]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad70:	f043 0301 	orr.w	r3, r3, #1
 800ad74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ad78:	e024      	b.n	800adc4 <HAL_RCC_OscConfig+0x378>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	2b05      	cmp	r3, #5
 800ad80:	d110      	bne.n	800ada4 <HAL_RCC_OscConfig+0x358>
 800ad82:	4b60      	ldr	r3, [pc, #384]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad88:	4a5e      	ldr	r2, [pc, #376]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad8a:	f043 0304 	orr.w	r3, r3, #4
 800ad8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ad92:	4b5c      	ldr	r3, [pc, #368]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad98:	4a5a      	ldr	r2, [pc, #360]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ad9a:	f043 0301 	orr.w	r3, r3, #1
 800ad9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ada2:	e00f      	b.n	800adc4 <HAL_RCC_OscConfig+0x378>
 800ada4:	4b57      	ldr	r3, [pc, #348]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ada6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adaa:	4a56      	ldr	r2, [pc, #344]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800adac:	f023 0301 	bic.w	r3, r3, #1
 800adb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800adb4:	4b53      	ldr	r3, [pc, #332]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800adb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adba:	4a52      	ldr	r2, [pc, #328]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800adbc:	f023 0304 	bic.w	r3, r3, #4
 800adc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d016      	beq.n	800adfa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adcc:	f7fb fe68 	bl	8006aa0 <HAL_GetTick>
 800add0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800add2:	e00a      	b.n	800adea <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800add4:	f7fb fe64 	bl	8006aa0 <HAL_GetTick>
 800add8:	4602      	mov	r2, r0
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	1ad3      	subs	r3, r2, r3
 800adde:	f241 3288 	movw	r2, #5000	; 0x1388
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d901      	bls.n	800adea <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800ade6:	2303      	movs	r3, #3
 800ade8:	e138      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800adea:	4b46      	ldr	r3, [pc, #280]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800adec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adf0:	f003 0302 	and.w	r3, r3, #2
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d0ed      	beq.n	800add4 <HAL_RCC_OscConfig+0x388>
 800adf8:	e015      	b.n	800ae26 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adfa:	f7fb fe51 	bl	8006aa0 <HAL_GetTick>
 800adfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ae00:	e00a      	b.n	800ae18 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae02:	f7fb fe4d 	bl	8006aa0 <HAL_GetTick>
 800ae06:	4602      	mov	r2, r0
 800ae08:	693b      	ldr	r3, [r7, #16]
 800ae0a:	1ad3      	subs	r3, r2, r3
 800ae0c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d901      	bls.n	800ae18 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800ae14:	2303      	movs	r3, #3
 800ae16:	e121      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ae18:	4b3a      	ldr	r3, [pc, #232]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ae1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae1e:	f003 0302 	and.w	r3, r3, #2
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d1ed      	bne.n	800ae02 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ae26:	7ffb      	ldrb	r3, [r7, #31]
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d105      	bne.n	800ae38 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ae2c:	4b35      	ldr	r3, [pc, #212]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ae2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae30:	4a34      	ldr	r2, [pc, #208]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ae32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ae36:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f003 0320 	and.w	r3, r3, #32
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d03c      	beq.n	800aebe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	699b      	ldr	r3, [r3, #24]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d01c      	beq.n	800ae86 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ae4c:	4b2d      	ldr	r3, [pc, #180]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ae4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae52:	4a2c      	ldr	r2, [pc, #176]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ae54:	f043 0301 	orr.w	r3, r3, #1
 800ae58:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae5c:	f7fb fe20 	bl	8006aa0 <HAL_GetTick>
 800ae60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ae62:	e008      	b.n	800ae76 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ae64:	f7fb fe1c 	bl	8006aa0 <HAL_GetTick>
 800ae68:	4602      	mov	r2, r0
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	1ad3      	subs	r3, r2, r3
 800ae6e:	2b02      	cmp	r3, #2
 800ae70:	d901      	bls.n	800ae76 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ae72:	2303      	movs	r3, #3
 800ae74:	e0f2      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ae76:	4b23      	ldr	r3, [pc, #140]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ae78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae7c:	f003 0302 	and.w	r3, r3, #2
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d0ef      	beq.n	800ae64 <HAL_RCC_OscConfig+0x418>
 800ae84:	e01b      	b.n	800aebe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ae86:	4b1f      	ldr	r3, [pc, #124]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ae88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae8c:	4a1d      	ldr	r2, [pc, #116]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800ae8e:	f023 0301 	bic.w	r3, r3, #1
 800ae92:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae96:	f7fb fe03 	bl	8006aa0 <HAL_GetTick>
 800ae9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ae9c:	e008      	b.n	800aeb0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ae9e:	f7fb fdff 	bl	8006aa0 <HAL_GetTick>
 800aea2:	4602      	mov	r2, r0
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	1ad3      	subs	r3, r2, r3
 800aea8:	2b02      	cmp	r3, #2
 800aeaa:	d901      	bls.n	800aeb0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800aeac:	2303      	movs	r3, #3
 800aeae:	e0d5      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800aeb0:	4b14      	ldr	r3, [pc, #80]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800aeb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800aeb6:	f003 0302 	and.w	r3, r3, #2
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1ef      	bne.n	800ae9e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	69db      	ldr	r3, [r3, #28]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	f000 80c9 	beq.w	800b05a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aec8:	4b0e      	ldr	r3, [pc, #56]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800aeca:	689b      	ldr	r3, [r3, #8]
 800aecc:	f003 030c 	and.w	r3, r3, #12
 800aed0:	2b0c      	cmp	r3, #12
 800aed2:	f000 8083 	beq.w	800afdc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	69db      	ldr	r3, [r3, #28]
 800aeda:	2b02      	cmp	r3, #2
 800aedc:	d15e      	bne.n	800af9c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aede:	4b09      	ldr	r3, [pc, #36]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a08      	ldr	r2, [pc, #32]	; (800af04 <HAL_RCC_OscConfig+0x4b8>)
 800aee4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aee8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aeea:	f7fb fdd9 	bl	8006aa0 <HAL_GetTick>
 800aeee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aef0:	e00c      	b.n	800af0c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aef2:	f7fb fdd5 	bl	8006aa0 <HAL_GetTick>
 800aef6:	4602      	mov	r2, r0
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	1ad3      	subs	r3, r2, r3
 800aefc:	2b02      	cmp	r3, #2
 800aefe:	d905      	bls.n	800af0c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800af00:	2303      	movs	r3, #3
 800af02:	e0ab      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
 800af04:	40021000 	.word	0x40021000
 800af08:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800af0c:	4b55      	ldr	r3, [pc, #340]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1ec      	bne.n	800aef2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800af18:	4b52      	ldr	r3, [pc, #328]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af1a:	68da      	ldr	r2, [r3, #12]
 800af1c:	4b52      	ldr	r3, [pc, #328]	; (800b068 <HAL_RCC_OscConfig+0x61c>)
 800af1e:	4013      	ands	r3, r2
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	6a11      	ldr	r1, [r2, #32]
 800af24:	687a      	ldr	r2, [r7, #4]
 800af26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800af28:	3a01      	subs	r2, #1
 800af2a:	0112      	lsls	r2, r2, #4
 800af2c:	4311      	orrs	r1, r2
 800af2e:	687a      	ldr	r2, [r7, #4]
 800af30:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800af32:	0212      	lsls	r2, r2, #8
 800af34:	4311      	orrs	r1, r2
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800af3a:	0852      	lsrs	r2, r2, #1
 800af3c:	3a01      	subs	r2, #1
 800af3e:	0552      	lsls	r2, r2, #21
 800af40:	4311      	orrs	r1, r2
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800af46:	0852      	lsrs	r2, r2, #1
 800af48:	3a01      	subs	r2, #1
 800af4a:	0652      	lsls	r2, r2, #25
 800af4c:	4311      	orrs	r1, r2
 800af4e:	687a      	ldr	r2, [r7, #4]
 800af50:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800af52:	06d2      	lsls	r2, r2, #27
 800af54:	430a      	orrs	r2, r1
 800af56:	4943      	ldr	r1, [pc, #268]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af58:	4313      	orrs	r3, r2
 800af5a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800af5c:	4b41      	ldr	r3, [pc, #260]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	4a40      	ldr	r2, [pc, #256]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af66:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800af68:	4b3e      	ldr	r3, [pc, #248]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af6a:	68db      	ldr	r3, [r3, #12]
 800af6c:	4a3d      	ldr	r2, [pc, #244]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af72:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af74:	f7fb fd94 	bl	8006aa0 <HAL_GetTick>
 800af78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af7a:	e008      	b.n	800af8e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af7c:	f7fb fd90 	bl	8006aa0 <HAL_GetTick>
 800af80:	4602      	mov	r2, r0
 800af82:	693b      	ldr	r3, [r7, #16]
 800af84:	1ad3      	subs	r3, r2, r3
 800af86:	2b02      	cmp	r3, #2
 800af88:	d901      	bls.n	800af8e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800af8a:	2303      	movs	r3, #3
 800af8c:	e066      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af8e:	4b35      	ldr	r3, [pc, #212]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af96:	2b00      	cmp	r3, #0
 800af98:	d0f0      	beq.n	800af7c <HAL_RCC_OscConfig+0x530>
 800af9a:	e05e      	b.n	800b05a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af9c:	4b31      	ldr	r3, [pc, #196]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	4a30      	ldr	r2, [pc, #192]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800afa2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800afa6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afa8:	f7fb fd7a 	bl	8006aa0 <HAL_GetTick>
 800afac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afae:	e008      	b.n	800afc2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afb0:	f7fb fd76 	bl	8006aa0 <HAL_GetTick>
 800afb4:	4602      	mov	r2, r0
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	1ad3      	subs	r3, r2, r3
 800afba:	2b02      	cmp	r3, #2
 800afbc:	d901      	bls.n	800afc2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800afbe:	2303      	movs	r3, #3
 800afc0:	e04c      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afc2:	4b28      	ldr	r3, [pc, #160]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d1f0      	bne.n	800afb0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800afce:	4b25      	ldr	r3, [pc, #148]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800afd0:	68da      	ldr	r2, [r3, #12]
 800afd2:	4924      	ldr	r1, [pc, #144]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800afd4:	4b25      	ldr	r3, [pc, #148]	; (800b06c <HAL_RCC_OscConfig+0x620>)
 800afd6:	4013      	ands	r3, r2
 800afd8:	60cb      	str	r3, [r1, #12]
 800afda:	e03e      	b.n	800b05a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	69db      	ldr	r3, [r3, #28]
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d101      	bne.n	800afe8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800afe4:	2301      	movs	r3, #1
 800afe6:	e039      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800afe8:	4b1e      	ldr	r3, [pc, #120]	; (800b064 <HAL_RCC_OscConfig+0x618>)
 800afea:	68db      	ldr	r3, [r3, #12]
 800afec:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	f003 0203 	and.w	r2, r3, #3
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6a1b      	ldr	r3, [r3, #32]
 800aff8:	429a      	cmp	r2, r3
 800affa:	d12c      	bne.n	800b056 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b006:	3b01      	subs	r3, #1
 800b008:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b00a:	429a      	cmp	r2, r3
 800b00c:	d123      	bne.n	800b056 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b00e:	697b      	ldr	r3, [r7, #20]
 800b010:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b018:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b01a:	429a      	cmp	r2, r3
 800b01c:	d11b      	bne.n	800b056 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b028:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b02a:	429a      	cmp	r2, r3
 800b02c:	d113      	bne.n	800b056 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b038:	085b      	lsrs	r3, r3, #1
 800b03a:	3b01      	subs	r3, #1
 800b03c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b03e:	429a      	cmp	r2, r3
 800b040:	d109      	bne.n	800b056 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b042:	697b      	ldr	r3, [r7, #20]
 800b044:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b04c:	085b      	lsrs	r3, r3, #1
 800b04e:	3b01      	subs	r3, #1
 800b050:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b052:	429a      	cmp	r2, r3
 800b054:	d001      	beq.n	800b05a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800b056:	2301      	movs	r3, #1
 800b058:	e000      	b.n	800b05c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800b05a:	2300      	movs	r3, #0
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3720      	adds	r7, #32
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}
 800b064:	40021000 	.word	0x40021000
 800b068:	019f800c 	.word	0x019f800c
 800b06c:	feeefffc 	.word	0xfeeefffc

0800b070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b070:	b580      	push	{r7, lr}
 800b072:	b086      	sub	sp, #24
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b07a:	2300      	movs	r3, #0
 800b07c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d101      	bne.n	800b088 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b084:	2301      	movs	r3, #1
 800b086:	e11e      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b088:	4b91      	ldr	r3, [pc, #580]	; (800b2d0 <HAL_RCC_ClockConfig+0x260>)
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	f003 030f 	and.w	r3, r3, #15
 800b090:	683a      	ldr	r2, [r7, #0]
 800b092:	429a      	cmp	r2, r3
 800b094:	d910      	bls.n	800b0b8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b096:	4b8e      	ldr	r3, [pc, #568]	; (800b2d0 <HAL_RCC_ClockConfig+0x260>)
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f023 020f 	bic.w	r2, r3, #15
 800b09e:	498c      	ldr	r1, [pc, #560]	; (800b2d0 <HAL_RCC_ClockConfig+0x260>)
 800b0a0:	683b      	ldr	r3, [r7, #0]
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b0a6:	4b8a      	ldr	r3, [pc, #552]	; (800b2d0 <HAL_RCC_ClockConfig+0x260>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f003 030f 	and.w	r3, r3, #15
 800b0ae:	683a      	ldr	r2, [r7, #0]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d001      	beq.n	800b0b8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	e106      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	f003 0301 	and.w	r3, r3, #1
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d073      	beq.n	800b1ac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	685b      	ldr	r3, [r3, #4]
 800b0c8:	2b03      	cmp	r3, #3
 800b0ca:	d129      	bne.n	800b120 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b0cc:	4b81      	ldr	r3, [pc, #516]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d101      	bne.n	800b0dc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	e0f4      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b0dc:	f000 f99e 	bl	800b41c <RCC_GetSysClockFreqFromPLLSource>
 800b0e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b0e2:	693b      	ldr	r3, [r7, #16]
 800b0e4:	4a7c      	ldr	r2, [pc, #496]	; (800b2d8 <HAL_RCC_ClockConfig+0x268>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d93f      	bls.n	800b16a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b0ea:	4b7a      	ldr	r3, [pc, #488]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d009      	beq.n	800b10a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d033      	beq.n	800b16a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b106:	2b00      	cmp	r3, #0
 800b108:	d12f      	bne.n	800b16a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b10a:	4b72      	ldr	r3, [pc, #456]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b112:	4a70      	ldr	r2, [pc, #448]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b118:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b11a:	2380      	movs	r3, #128	; 0x80
 800b11c:	617b      	str	r3, [r7, #20]
 800b11e:	e024      	b.n	800b16a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	2b02      	cmp	r3, #2
 800b126:	d107      	bne.n	800b138 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b128:	4b6a      	ldr	r3, [pc, #424]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b130:	2b00      	cmp	r3, #0
 800b132:	d109      	bne.n	800b148 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b134:	2301      	movs	r3, #1
 800b136:	e0c6      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b138:	4b66      	ldr	r3, [pc, #408]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b140:	2b00      	cmp	r3, #0
 800b142:	d101      	bne.n	800b148 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	e0be      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b148:	f000 f8ce 	bl	800b2e8 <HAL_RCC_GetSysClockFreq>
 800b14c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	4a61      	ldr	r2, [pc, #388]	; (800b2d8 <HAL_RCC_ClockConfig+0x268>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d909      	bls.n	800b16a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b156:	4b5f      	ldr	r3, [pc, #380]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b158:	689b      	ldr	r3, [r3, #8]
 800b15a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b15e:	4a5d      	ldr	r2, [pc, #372]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b164:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b166:	2380      	movs	r3, #128	; 0x80
 800b168:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b16a:	4b5a      	ldr	r3, [pc, #360]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b16c:	689b      	ldr	r3, [r3, #8]
 800b16e:	f023 0203 	bic.w	r2, r3, #3
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	685b      	ldr	r3, [r3, #4]
 800b176:	4957      	ldr	r1, [pc, #348]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b178:	4313      	orrs	r3, r2
 800b17a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b17c:	f7fb fc90 	bl	8006aa0 <HAL_GetTick>
 800b180:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b182:	e00a      	b.n	800b19a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b184:	f7fb fc8c 	bl	8006aa0 <HAL_GetTick>
 800b188:	4602      	mov	r2, r0
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	1ad3      	subs	r3, r2, r3
 800b18e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b192:	4293      	cmp	r3, r2
 800b194:	d901      	bls.n	800b19a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b196:	2303      	movs	r3, #3
 800b198:	e095      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b19a:	4b4e      	ldr	r3, [pc, #312]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b19c:	689b      	ldr	r3, [r3, #8]
 800b19e:	f003 020c 	and.w	r2, r3, #12
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	685b      	ldr	r3, [r3, #4]
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d1eb      	bne.n	800b184 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f003 0302 	and.w	r3, r3, #2
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d023      	beq.n	800b200 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f003 0304 	and.w	r3, r3, #4
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d005      	beq.n	800b1d0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b1c4:	4b43      	ldr	r3, [pc, #268]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b1c6:	689b      	ldr	r3, [r3, #8]
 800b1c8:	4a42      	ldr	r2, [pc, #264]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b1ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b1ce:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f003 0308 	and.w	r3, r3, #8
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d007      	beq.n	800b1ec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b1dc:	4b3d      	ldr	r3, [pc, #244]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b1de:	689b      	ldr	r3, [r3, #8]
 800b1e0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b1e4:	4a3b      	ldr	r2, [pc, #236]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b1e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b1ea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b1ec:	4b39      	ldr	r3, [pc, #228]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b1ee:	689b      	ldr	r3, [r3, #8]
 800b1f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	4936      	ldr	r1, [pc, #216]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	608b      	str	r3, [r1, #8]
 800b1fe:	e008      	b.n	800b212 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b200:	697b      	ldr	r3, [r7, #20]
 800b202:	2b80      	cmp	r3, #128	; 0x80
 800b204:	d105      	bne.n	800b212 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b206:	4b33      	ldr	r3, [pc, #204]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b208:	689b      	ldr	r3, [r3, #8]
 800b20a:	4a32      	ldr	r2, [pc, #200]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b20c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b210:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b212:	4b2f      	ldr	r3, [pc, #188]	; (800b2d0 <HAL_RCC_ClockConfig+0x260>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f003 030f 	and.w	r3, r3, #15
 800b21a:	683a      	ldr	r2, [r7, #0]
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d21d      	bcs.n	800b25c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b220:	4b2b      	ldr	r3, [pc, #172]	; (800b2d0 <HAL_RCC_ClockConfig+0x260>)
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f023 020f 	bic.w	r2, r3, #15
 800b228:	4929      	ldr	r1, [pc, #164]	; (800b2d0 <HAL_RCC_ClockConfig+0x260>)
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	4313      	orrs	r3, r2
 800b22e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b230:	f7fb fc36 	bl	8006aa0 <HAL_GetTick>
 800b234:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b236:	e00a      	b.n	800b24e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b238:	f7fb fc32 	bl	8006aa0 <HAL_GetTick>
 800b23c:	4602      	mov	r2, r0
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	1ad3      	subs	r3, r2, r3
 800b242:	f241 3288 	movw	r2, #5000	; 0x1388
 800b246:	4293      	cmp	r3, r2
 800b248:	d901      	bls.n	800b24e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b24a:	2303      	movs	r3, #3
 800b24c:	e03b      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b24e:	4b20      	ldr	r3, [pc, #128]	; (800b2d0 <HAL_RCC_ClockConfig+0x260>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f003 030f 	and.w	r3, r3, #15
 800b256:	683a      	ldr	r2, [r7, #0]
 800b258:	429a      	cmp	r2, r3
 800b25a:	d1ed      	bne.n	800b238 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f003 0304 	and.w	r3, r3, #4
 800b264:	2b00      	cmp	r3, #0
 800b266:	d008      	beq.n	800b27a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b268:	4b1a      	ldr	r3, [pc, #104]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b26a:	689b      	ldr	r3, [r3, #8]
 800b26c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	68db      	ldr	r3, [r3, #12]
 800b274:	4917      	ldr	r1, [pc, #92]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b276:	4313      	orrs	r3, r2
 800b278:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f003 0308 	and.w	r3, r3, #8
 800b282:	2b00      	cmp	r3, #0
 800b284:	d009      	beq.n	800b29a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b286:	4b13      	ldr	r3, [pc, #76]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b288:	689b      	ldr	r3, [r3, #8]
 800b28a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	691b      	ldr	r3, [r3, #16]
 800b292:	00db      	lsls	r3, r3, #3
 800b294:	490f      	ldr	r1, [pc, #60]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b296:	4313      	orrs	r3, r2
 800b298:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b29a:	f000 f825 	bl	800b2e8 <HAL_RCC_GetSysClockFreq>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	4b0c      	ldr	r3, [pc, #48]	; (800b2d4 <HAL_RCC_ClockConfig+0x264>)
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	091b      	lsrs	r3, r3, #4
 800b2a6:	f003 030f 	and.w	r3, r3, #15
 800b2aa:	490c      	ldr	r1, [pc, #48]	; (800b2dc <HAL_RCC_ClockConfig+0x26c>)
 800b2ac:	5ccb      	ldrb	r3, [r1, r3]
 800b2ae:	f003 031f 	and.w	r3, r3, #31
 800b2b2:	fa22 f303 	lsr.w	r3, r2, r3
 800b2b6:	4a0a      	ldr	r2, [pc, #40]	; (800b2e0 <HAL_RCC_ClockConfig+0x270>)
 800b2b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b2ba:	4b0a      	ldr	r3, [pc, #40]	; (800b2e4 <HAL_RCC_ClockConfig+0x274>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f7fb fba2 	bl	8006a08 <HAL_InitTick>
 800b2c4:	4603      	mov	r3, r0
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3718      	adds	r7, #24
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
 800b2ce:	bf00      	nop
 800b2d0:	40022000 	.word	0x40022000
 800b2d4:	40021000 	.word	0x40021000
 800b2d8:	04c4b400 	.word	0x04c4b400
 800b2dc:	080160d0 	.word	0x080160d0
 800b2e0:	20000220 	.word	0x20000220
 800b2e4:	20000234 	.word	0x20000234

0800b2e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b087      	sub	sp, #28
 800b2ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b2ee:	4b2c      	ldr	r3, [pc, #176]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b2f0:	689b      	ldr	r3, [r3, #8]
 800b2f2:	f003 030c 	and.w	r3, r3, #12
 800b2f6:	2b04      	cmp	r3, #4
 800b2f8:	d102      	bne.n	800b300 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b2fa:	4b2a      	ldr	r3, [pc, #168]	; (800b3a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b2fc:	613b      	str	r3, [r7, #16]
 800b2fe:	e047      	b.n	800b390 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b300:	4b27      	ldr	r3, [pc, #156]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b302:	689b      	ldr	r3, [r3, #8]
 800b304:	f003 030c 	and.w	r3, r3, #12
 800b308:	2b08      	cmp	r3, #8
 800b30a:	d102      	bne.n	800b312 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b30c:	4b26      	ldr	r3, [pc, #152]	; (800b3a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b30e:	613b      	str	r3, [r7, #16]
 800b310:	e03e      	b.n	800b390 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b312:	4b23      	ldr	r3, [pc, #140]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b314:	689b      	ldr	r3, [r3, #8]
 800b316:	f003 030c 	and.w	r3, r3, #12
 800b31a:	2b0c      	cmp	r3, #12
 800b31c:	d136      	bne.n	800b38c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b31e:	4b20      	ldr	r3, [pc, #128]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b320:	68db      	ldr	r3, [r3, #12]
 800b322:	f003 0303 	and.w	r3, r3, #3
 800b326:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b328:	4b1d      	ldr	r3, [pc, #116]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b32a:	68db      	ldr	r3, [r3, #12]
 800b32c:	091b      	lsrs	r3, r3, #4
 800b32e:	f003 030f 	and.w	r3, r3, #15
 800b332:	3301      	adds	r3, #1
 800b334:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2b03      	cmp	r3, #3
 800b33a:	d10c      	bne.n	800b356 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b33c:	4a1a      	ldr	r2, [pc, #104]	; (800b3a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b33e:	68bb      	ldr	r3, [r7, #8]
 800b340:	fbb2 f3f3 	udiv	r3, r2, r3
 800b344:	4a16      	ldr	r2, [pc, #88]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b346:	68d2      	ldr	r2, [r2, #12]
 800b348:	0a12      	lsrs	r2, r2, #8
 800b34a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b34e:	fb02 f303 	mul.w	r3, r2, r3
 800b352:	617b      	str	r3, [r7, #20]
      break;
 800b354:	e00c      	b.n	800b370 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b356:	4a13      	ldr	r2, [pc, #76]	; (800b3a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b35e:	4a10      	ldr	r2, [pc, #64]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b360:	68d2      	ldr	r2, [r2, #12]
 800b362:	0a12      	lsrs	r2, r2, #8
 800b364:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b368:	fb02 f303 	mul.w	r3, r2, r3
 800b36c:	617b      	str	r3, [r7, #20]
      break;
 800b36e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b370:	4b0b      	ldr	r3, [pc, #44]	; (800b3a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b372:	68db      	ldr	r3, [r3, #12]
 800b374:	0e5b      	lsrs	r3, r3, #25
 800b376:	f003 0303 	and.w	r3, r3, #3
 800b37a:	3301      	adds	r3, #1
 800b37c:	005b      	lsls	r3, r3, #1
 800b37e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b380:	697a      	ldr	r2, [r7, #20]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	fbb2 f3f3 	udiv	r3, r2, r3
 800b388:	613b      	str	r3, [r7, #16]
 800b38a:	e001      	b.n	800b390 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b38c:	2300      	movs	r3, #0
 800b38e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b390:	693b      	ldr	r3, [r7, #16]
}
 800b392:	4618      	mov	r0, r3
 800b394:	371c      	adds	r7, #28
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr
 800b39e:	bf00      	nop
 800b3a0:	40021000 	.word	0x40021000
 800b3a4:	00f42400 	.word	0x00f42400
 800b3a8:	007a1200 	.word	0x007a1200

0800b3ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b3b0:	4b03      	ldr	r3, [pc, #12]	; (800b3c0 <HAL_RCC_GetHCLKFreq+0x14>)
 800b3b2:	681b      	ldr	r3, [r3, #0]
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3bc:	4770      	bx	lr
 800b3be:	bf00      	nop
 800b3c0:	20000220 	.word	0x20000220

0800b3c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b3c8:	f7ff fff0 	bl	800b3ac <HAL_RCC_GetHCLKFreq>
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	4b06      	ldr	r3, [pc, #24]	; (800b3e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b3d0:	689b      	ldr	r3, [r3, #8]
 800b3d2:	0a1b      	lsrs	r3, r3, #8
 800b3d4:	f003 0307 	and.w	r3, r3, #7
 800b3d8:	4904      	ldr	r1, [pc, #16]	; (800b3ec <HAL_RCC_GetPCLK1Freq+0x28>)
 800b3da:	5ccb      	ldrb	r3, [r1, r3]
 800b3dc:	f003 031f 	and.w	r3, r3, #31
 800b3e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	bd80      	pop	{r7, pc}
 800b3e8:	40021000 	.word	0x40021000
 800b3ec:	080160e0 	.word	0x080160e0

0800b3f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b3f4:	f7ff ffda 	bl	800b3ac <HAL_RCC_GetHCLKFreq>
 800b3f8:	4602      	mov	r2, r0
 800b3fa:	4b06      	ldr	r3, [pc, #24]	; (800b414 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b3fc:	689b      	ldr	r3, [r3, #8]
 800b3fe:	0adb      	lsrs	r3, r3, #11
 800b400:	f003 0307 	and.w	r3, r3, #7
 800b404:	4904      	ldr	r1, [pc, #16]	; (800b418 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b406:	5ccb      	ldrb	r3, [r1, r3]
 800b408:	f003 031f 	and.w	r3, r3, #31
 800b40c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b410:	4618      	mov	r0, r3
 800b412:	bd80      	pop	{r7, pc}
 800b414:	40021000 	.word	0x40021000
 800b418:	080160e0 	.word	0x080160e0

0800b41c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b41c:	b480      	push	{r7}
 800b41e:	b087      	sub	sp, #28
 800b420:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b422:	4b1e      	ldr	r3, [pc, #120]	; (800b49c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b424:	68db      	ldr	r3, [r3, #12]
 800b426:	f003 0303 	and.w	r3, r3, #3
 800b42a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b42c:	4b1b      	ldr	r3, [pc, #108]	; (800b49c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b42e:	68db      	ldr	r3, [r3, #12]
 800b430:	091b      	lsrs	r3, r3, #4
 800b432:	f003 030f 	and.w	r3, r3, #15
 800b436:	3301      	adds	r3, #1
 800b438:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b43a:	693b      	ldr	r3, [r7, #16]
 800b43c:	2b03      	cmp	r3, #3
 800b43e:	d10c      	bne.n	800b45a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b440:	4a17      	ldr	r2, [pc, #92]	; (800b4a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	fbb2 f3f3 	udiv	r3, r2, r3
 800b448:	4a14      	ldr	r2, [pc, #80]	; (800b49c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b44a:	68d2      	ldr	r2, [r2, #12]
 800b44c:	0a12      	lsrs	r2, r2, #8
 800b44e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b452:	fb02 f303 	mul.w	r3, r2, r3
 800b456:	617b      	str	r3, [r7, #20]
    break;
 800b458:	e00c      	b.n	800b474 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b45a:	4a12      	ldr	r2, [pc, #72]	; (800b4a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b462:	4a0e      	ldr	r2, [pc, #56]	; (800b49c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b464:	68d2      	ldr	r2, [r2, #12]
 800b466:	0a12      	lsrs	r2, r2, #8
 800b468:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b46c:	fb02 f303 	mul.w	r3, r2, r3
 800b470:	617b      	str	r3, [r7, #20]
    break;
 800b472:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b474:	4b09      	ldr	r3, [pc, #36]	; (800b49c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b476:	68db      	ldr	r3, [r3, #12]
 800b478:	0e5b      	lsrs	r3, r3, #25
 800b47a:	f003 0303 	and.w	r3, r3, #3
 800b47e:	3301      	adds	r3, #1
 800b480:	005b      	lsls	r3, r3, #1
 800b482:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b484:	697a      	ldr	r2, [r7, #20]
 800b486:	68bb      	ldr	r3, [r7, #8]
 800b488:	fbb2 f3f3 	udiv	r3, r2, r3
 800b48c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b48e:	687b      	ldr	r3, [r7, #4]
}
 800b490:	4618      	mov	r0, r3
 800b492:	371c      	adds	r7, #28
 800b494:	46bd      	mov	sp, r7
 800b496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49a:	4770      	bx	lr
 800b49c:	40021000 	.word	0x40021000
 800b4a0:	007a1200 	.word	0x007a1200
 800b4a4:	00f42400 	.word	0x00f42400

0800b4a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b086      	sub	sp, #24
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	f000 8098 	beq.w	800b5f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b4ca:	4b43      	ldr	r3, [pc, #268]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10d      	bne.n	800b4f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b4d6:	4b40      	ldr	r3, [pc, #256]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4da:	4a3f      	ldr	r2, [pc, #252]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b4e0:	6593      	str	r3, [r2, #88]	; 0x58
 800b4e2:	4b3d      	ldr	r3, [pc, #244]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b4e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b4ea:	60bb      	str	r3, [r7, #8]
 800b4ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b4f2:	4b3a      	ldr	r3, [pc, #232]	; (800b5dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	4a39      	ldr	r2, [pc, #228]	; (800b5dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b4f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b4fe:	f7fb facf 	bl	8006aa0 <HAL_GetTick>
 800b502:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b504:	e009      	b.n	800b51a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b506:	f7fb facb 	bl	8006aa0 <HAL_GetTick>
 800b50a:	4602      	mov	r2, r0
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	1ad3      	subs	r3, r2, r3
 800b510:	2b02      	cmp	r3, #2
 800b512:	d902      	bls.n	800b51a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b514:	2303      	movs	r3, #3
 800b516:	74fb      	strb	r3, [r7, #19]
        break;
 800b518:	e005      	b.n	800b526 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b51a:	4b30      	ldr	r3, [pc, #192]	; (800b5dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b522:	2b00      	cmp	r3, #0
 800b524:	d0ef      	beq.n	800b506 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b526:	7cfb      	ldrb	r3, [r7, #19]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d159      	bne.n	800b5e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b52c:	4b2a      	ldr	r3, [pc, #168]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b52e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b532:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b536:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b538:	697b      	ldr	r3, [r7, #20]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d01e      	beq.n	800b57c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b542:	697a      	ldr	r2, [r7, #20]
 800b544:	429a      	cmp	r2, r3
 800b546:	d019      	beq.n	800b57c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b548:	4b23      	ldr	r3, [pc, #140]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b54a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b54e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b552:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b554:	4b20      	ldr	r3, [pc, #128]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b55a:	4a1f      	ldr	r2, [pc, #124]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b55c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b560:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b564:	4b1c      	ldr	r3, [pc, #112]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b56a:	4a1b      	ldr	r2, [pc, #108]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b56c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b570:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b574:	4a18      	ldr	r2, [pc, #96]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	f003 0301 	and.w	r3, r3, #1
 800b582:	2b00      	cmp	r3, #0
 800b584:	d016      	beq.n	800b5b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b586:	f7fb fa8b 	bl	8006aa0 <HAL_GetTick>
 800b58a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b58c:	e00b      	b.n	800b5a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b58e:	f7fb fa87 	bl	8006aa0 <HAL_GetTick>
 800b592:	4602      	mov	r2, r0
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	1ad3      	subs	r3, r2, r3
 800b598:	f241 3288 	movw	r2, #5000	; 0x1388
 800b59c:	4293      	cmp	r3, r2
 800b59e:	d902      	bls.n	800b5a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b5a0:	2303      	movs	r3, #3
 800b5a2:	74fb      	strb	r3, [r7, #19]
            break;
 800b5a4:	e006      	b.n	800b5b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b5a6:	4b0c      	ldr	r3, [pc, #48]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b5a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5ac:	f003 0302 	and.w	r3, r3, #2
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d0ec      	beq.n	800b58e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b5b4:	7cfb      	ldrb	r3, [r7, #19]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d10b      	bne.n	800b5d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b5ba:	4b07      	ldr	r3, [pc, #28]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b5bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5c8:	4903      	ldr	r1, [pc, #12]	; (800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b5ca:	4313      	orrs	r3, r2
 800b5cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b5d0:	e008      	b.n	800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b5d2:	7cfb      	ldrb	r3, [r7, #19]
 800b5d4:	74bb      	strb	r3, [r7, #18]
 800b5d6:	e005      	b.n	800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b5d8:	40021000 	.word	0x40021000
 800b5dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5e0:	7cfb      	ldrb	r3, [r7, #19]
 800b5e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b5e4:	7c7b      	ldrb	r3, [r7, #17]
 800b5e6:	2b01      	cmp	r3, #1
 800b5e8:	d105      	bne.n	800b5f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b5ea:	4ba6      	ldr	r3, [pc, #664]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b5ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5ee:	4aa5      	ldr	r2, [pc, #660]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b5f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b5f4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	f003 0301 	and.w	r3, r3, #1
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d00a      	beq.n	800b618 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b602:	4ba0      	ldr	r3, [pc, #640]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b608:	f023 0203 	bic.w	r2, r3, #3
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	685b      	ldr	r3, [r3, #4]
 800b610:	499c      	ldr	r1, [pc, #624]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b612:	4313      	orrs	r3, r2
 800b614:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f003 0302 	and.w	r3, r3, #2
 800b620:	2b00      	cmp	r3, #0
 800b622:	d00a      	beq.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b624:	4b97      	ldr	r3, [pc, #604]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b626:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b62a:	f023 020c 	bic.w	r2, r3, #12
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	689b      	ldr	r3, [r3, #8]
 800b632:	4994      	ldr	r1, [pc, #592]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b634:	4313      	orrs	r3, r2
 800b636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f003 0304 	and.w	r3, r3, #4
 800b642:	2b00      	cmp	r3, #0
 800b644:	d00a      	beq.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b646:	4b8f      	ldr	r3, [pc, #572]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b648:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b64c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	68db      	ldr	r3, [r3, #12]
 800b654:	498b      	ldr	r1, [pc, #556]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b656:	4313      	orrs	r3, r2
 800b658:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f003 0308 	and.w	r3, r3, #8
 800b664:	2b00      	cmp	r3, #0
 800b666:	d00a      	beq.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b668:	4b86      	ldr	r3, [pc, #536]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b66a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b66e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	691b      	ldr	r3, [r3, #16]
 800b676:	4983      	ldr	r1, [pc, #524]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b678:	4313      	orrs	r3, r2
 800b67a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f003 0320 	and.w	r3, r3, #32
 800b686:	2b00      	cmp	r3, #0
 800b688:	d00a      	beq.n	800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b68a:	4b7e      	ldr	r3, [pc, #504]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b68c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b690:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	695b      	ldr	r3, [r3, #20]
 800b698:	497a      	ldr	r1, [pc, #488]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b69a:	4313      	orrs	r3, r2
 800b69c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d00a      	beq.n	800b6c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b6ac:	4b75      	ldr	r3, [pc, #468]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6b2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	699b      	ldr	r3, [r3, #24]
 800b6ba:	4972      	ldr	r1, [pc, #456]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d00a      	beq.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b6ce:	4b6d      	ldr	r3, [pc, #436]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	69db      	ldr	r3, [r3, #28]
 800b6dc:	4969      	ldr	r1, [pc, #420]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6de:	4313      	orrs	r3, r2
 800b6e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d00a      	beq.n	800b706 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b6f0:	4b64      	ldr	r3, [pc, #400]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b6f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6a1b      	ldr	r3, [r3, #32]
 800b6fe:	4961      	ldr	r1, [pc, #388]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b700:	4313      	orrs	r3, r2
 800b702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d00a      	beq.n	800b728 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b712:	4b5c      	ldr	r3, [pc, #368]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b718:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b720:	4958      	ldr	r1, [pc, #352]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b722:	4313      	orrs	r3, r2
 800b724:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b730:	2b00      	cmp	r3, #0
 800b732:	d015      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b734:	4b53      	ldr	r3, [pc, #332]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b73a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b742:	4950      	ldr	r1, [pc, #320]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b744:	4313      	orrs	r3, r2
 800b746:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b74e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b752:	d105      	bne.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b754:	4b4b      	ldr	r3, [pc, #300]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b756:	68db      	ldr	r3, [r3, #12]
 800b758:	4a4a      	ldr	r2, [pc, #296]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b75a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b75e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d015      	beq.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b76c:	4b45      	ldr	r3, [pc, #276]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b76e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b772:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b77a:	4942      	ldr	r1, [pc, #264]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b77c:	4313      	orrs	r3, r2
 800b77e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b786:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b78a:	d105      	bne.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b78c:	4b3d      	ldr	r3, [pc, #244]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	4a3c      	ldr	r2, [pc, #240]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b792:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b796:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d015      	beq.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b7a4:	4b37      	ldr	r3, [pc, #220]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7aa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7b2:	4934      	ldr	r1, [pc, #208]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7b4:	4313      	orrs	r3, r2
 800b7b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b7c2:	d105      	bne.n	800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b7c4:	4b2f      	ldr	r3, [pc, #188]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7c6:	68db      	ldr	r3, [r3, #12]
 800b7c8:	4a2e      	ldr	r2, [pc, #184]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b7ce:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d015      	beq.n	800b808 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b7dc:	4b29      	ldr	r3, [pc, #164]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7ea:	4926      	ldr	r1, [pc, #152]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b7fa:	d105      	bne.n	800b808 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b7fc:	4b21      	ldr	r3, [pc, #132]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b7fe:	68db      	ldr	r3, [r3, #12]
 800b800:	4a20      	ldr	r2, [pc, #128]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b802:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b806:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b810:	2b00      	cmp	r3, #0
 800b812:	d015      	beq.n	800b840 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b814:	4b1b      	ldr	r3, [pc, #108]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b81a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b822:	4918      	ldr	r1, [pc, #96]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b824:	4313      	orrs	r3, r2
 800b826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b82e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b832:	d105      	bne.n	800b840 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b834:	4b13      	ldr	r3, [pc, #76]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b836:	68db      	ldr	r3, [r3, #12]
 800b838:	4a12      	ldr	r2, [pc, #72]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b83a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b83e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d015      	beq.n	800b878 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b84c:	4b0d      	ldr	r3, [pc, #52]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b84e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b852:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b85a:	490a      	ldr	r1, [pc, #40]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b85c:	4313      	orrs	r3, r2
 800b85e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b866:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b86a:	d105      	bne.n	800b878 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b86c:	4b05      	ldr	r3, [pc, #20]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b86e:	68db      	ldr	r3, [r3, #12]
 800b870:	4a04      	ldr	r2, [pc, #16]	; (800b884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b872:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b876:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b878:	7cbb      	ldrb	r3, [r7, #18]
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	3718      	adds	r7, #24
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	40021000 	.word	0x40021000

0800b888 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b084      	sub	sp, #16
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d101      	bne.n	800b89a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b896:	2301      	movs	r3, #1
 800b898:	e09d      	b.n	800b9d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d108      	bne.n	800b8b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	685b      	ldr	r3, [r3, #4]
 800b8a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b8aa:	d009      	beq.n	800b8c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	61da      	str	r2, [r3, #28]
 800b8b2:	e005      	b.n	800b8c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d106      	bne.n	800b8e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f7fa f836 	bl	800594c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2202      	movs	r2, #2
 800b8e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	681a      	ldr	r2, [r3, #0]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b900:	d902      	bls.n	800b908 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b902:	2300      	movs	r3, #0
 800b904:	60fb      	str	r3, [r7, #12]
 800b906:	e002      	b.n	800b90e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b90c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	68db      	ldr	r3, [r3, #12]
 800b912:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b916:	d007      	beq.n	800b928 <HAL_SPI_Init+0xa0>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	68db      	ldr	r3, [r3, #12]
 800b91c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b920:	d002      	beq.n	800b928 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	2200      	movs	r2, #0
 800b926:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	685b      	ldr	r3, [r3, #4]
 800b92c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	689b      	ldr	r3, [r3, #8]
 800b934:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b938:	431a      	orrs	r2, r3
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	691b      	ldr	r3, [r3, #16]
 800b93e:	f003 0302 	and.w	r3, r3, #2
 800b942:	431a      	orrs	r2, r3
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	695b      	ldr	r3, [r3, #20]
 800b948:	f003 0301 	and.w	r3, r3, #1
 800b94c:	431a      	orrs	r2, r3
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	699b      	ldr	r3, [r3, #24]
 800b952:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b956:	431a      	orrs	r2, r3
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	69db      	ldr	r3, [r3, #28]
 800b95c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b960:	431a      	orrs	r2, r3
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6a1b      	ldr	r3, [r3, #32]
 800b966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b96a:	ea42 0103 	orr.w	r1, r2, r3
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b972:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	430a      	orrs	r2, r1
 800b97c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	699b      	ldr	r3, [r3, #24]
 800b982:	0c1b      	lsrs	r3, r3, #16
 800b984:	f003 0204 	and.w	r2, r3, #4
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b98c:	f003 0310 	and.w	r3, r3, #16
 800b990:	431a      	orrs	r2, r3
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b996:	f003 0308 	and.w	r3, r3, #8
 800b99a:	431a      	orrs	r2, r3
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	68db      	ldr	r3, [r3, #12]
 800b9a0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b9a4:	ea42 0103 	orr.w	r1, r2, r3
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	430a      	orrs	r2, r1
 800b9b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	69da      	ldr	r2, [r3, #28]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b9c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2201      	movs	r2, #1
 800b9d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b9d4:	2300      	movs	r3, #0
}
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	3710      	adds	r7, #16
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}

0800b9de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9de:	b580      	push	{r7, lr}
 800b9e0:	b088      	sub	sp, #32
 800b9e2:	af00      	add	r7, sp, #0
 800b9e4:	60f8      	str	r0, [r7, #12]
 800b9e6:	60b9      	str	r1, [r7, #8]
 800b9e8:	603b      	str	r3, [r7, #0]
 800b9ea:	4613      	mov	r3, r2
 800b9ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b9f8:	2b01      	cmp	r3, #1
 800b9fa:	d101      	bne.n	800ba00 <HAL_SPI_Transmit+0x22>
 800b9fc:	2302      	movs	r3, #2
 800b9fe:	e15f      	b.n	800bcc0 <HAL_SPI_Transmit+0x2e2>
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	2201      	movs	r2, #1
 800ba04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba08:	f7fb f84a 	bl	8006aa0 <HAL_GetTick>
 800ba0c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ba0e:	88fb      	ldrh	r3, [r7, #6]
 800ba10:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ba18:	b2db      	uxtb	r3, r3
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	d002      	beq.n	800ba24 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800ba1e:	2302      	movs	r3, #2
 800ba20:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ba22:	e148      	b.n	800bcb6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d002      	beq.n	800ba30 <HAL_SPI_Transmit+0x52>
 800ba2a:	88fb      	ldrh	r3, [r7, #6]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d102      	bne.n	800ba36 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ba30:	2301      	movs	r3, #1
 800ba32:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ba34:	e13f      	b.n	800bcb6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	2203      	movs	r2, #3
 800ba3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2200      	movs	r2, #0
 800ba42:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	68ba      	ldr	r2, [r7, #8]
 800ba48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	88fa      	ldrh	r2, [r7, #6]
 800ba4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	88fa      	ldrh	r2, [r7, #6]
 800ba54:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	2200      	movs	r2, #0
 800ba5a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	2200      	movs	r2, #0
 800ba60:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2200      	movs	r2, #0
 800ba68:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	2200      	movs	r2, #0
 800ba70:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	2200      	movs	r2, #0
 800ba76:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	689b      	ldr	r3, [r3, #8]
 800ba7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba80:	d10f      	bne.n	800baa2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	681a      	ldr	r2, [r3, #0]
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	681a      	ldr	r2, [r3, #0]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800baa0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baac:	2b40      	cmp	r3, #64	; 0x40
 800baae:	d007      	beq.n	800bac0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800babe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	68db      	ldr	r3, [r3, #12]
 800bac4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bac8:	d94f      	bls.n	800bb6a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	685b      	ldr	r3, [r3, #4]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d002      	beq.n	800bad8 <HAL_SPI_Transmit+0xfa>
 800bad2:	8afb      	ldrh	r3, [r7, #22]
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	d142      	bne.n	800bb5e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800badc:	881a      	ldrh	r2, [r3, #0]
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bae8:	1c9a      	adds	r2, r3, #2
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800baf2:	b29b      	uxth	r3, r3
 800baf4:	3b01      	subs	r3, #1
 800baf6:	b29a      	uxth	r2, r3
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bafc:	e02f      	b.n	800bb5e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	689b      	ldr	r3, [r3, #8]
 800bb04:	f003 0302 	and.w	r3, r3, #2
 800bb08:	2b02      	cmp	r3, #2
 800bb0a:	d112      	bne.n	800bb32 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb10:	881a      	ldrh	r2, [r3, #0]
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb1c:	1c9a      	adds	r2, r3, #2
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb26:	b29b      	uxth	r3, r3
 800bb28:	3b01      	subs	r3, #1
 800bb2a:	b29a      	uxth	r2, r3
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb30:	e015      	b.n	800bb5e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb32:	f7fa ffb5 	bl	8006aa0 <HAL_GetTick>
 800bb36:	4602      	mov	r2, r0
 800bb38:	69bb      	ldr	r3, [r7, #24]
 800bb3a:	1ad3      	subs	r3, r2, r3
 800bb3c:	683a      	ldr	r2, [r7, #0]
 800bb3e:	429a      	cmp	r2, r3
 800bb40:	d803      	bhi.n	800bb4a <HAL_SPI_Transmit+0x16c>
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb48:	d102      	bne.n	800bb50 <HAL_SPI_Transmit+0x172>
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d106      	bne.n	800bb5e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800bb50:	2303      	movs	r3, #3
 800bb52:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2201      	movs	r2, #1
 800bb58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800bb5c:	e0ab      	b.n	800bcb6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb62:	b29b      	uxth	r3, r3
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d1ca      	bne.n	800bafe <HAL_SPI_Transmit+0x120>
 800bb68:	e080      	b.n	800bc6c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	685b      	ldr	r3, [r3, #4]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d002      	beq.n	800bb78 <HAL_SPI_Transmit+0x19a>
 800bb72:	8afb      	ldrh	r3, [r7, #22]
 800bb74:	2b01      	cmp	r3, #1
 800bb76:	d174      	bne.n	800bc62 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb7c:	b29b      	uxth	r3, r3
 800bb7e:	2b01      	cmp	r3, #1
 800bb80:	d912      	bls.n	800bba8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb86:	881a      	ldrh	r2, [r3, #0]
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb92:	1c9a      	adds	r2, r3, #2
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb9c:	b29b      	uxth	r3, r3
 800bb9e:	3b02      	subs	r3, #2
 800bba0:	b29a      	uxth	r2, r3
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bba6:	e05c      	b.n	800bc62 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	330c      	adds	r3, #12
 800bbb2:	7812      	ldrb	r2, [r2, #0]
 800bbb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbba:	1c5a      	adds	r2, r3, #1
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	3b01      	subs	r3, #1
 800bbc8:	b29a      	uxth	r2, r3
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800bbce:	e048      	b.n	800bc62 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	689b      	ldr	r3, [r3, #8]
 800bbd6:	f003 0302 	and.w	r3, r3, #2
 800bbda:	2b02      	cmp	r3, #2
 800bbdc:	d12b      	bne.n	800bc36 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbe2:	b29b      	uxth	r3, r3
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	d912      	bls.n	800bc0e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbec:	881a      	ldrh	r2, [r3, #0]
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbf8:	1c9a      	adds	r2, r3, #2
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc02:	b29b      	uxth	r3, r3
 800bc04:	3b02      	subs	r3, #2
 800bc06:	b29a      	uxth	r2, r3
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bc0c:	e029      	b.n	800bc62 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	330c      	adds	r3, #12
 800bc18:	7812      	ldrb	r2, [r2, #0]
 800bc1a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc20:	1c5a      	adds	r2, r3, #1
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	3b01      	subs	r3, #1
 800bc2e:	b29a      	uxth	r2, r3
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bc34:	e015      	b.n	800bc62 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc36:	f7fa ff33 	bl	8006aa0 <HAL_GetTick>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	69bb      	ldr	r3, [r7, #24]
 800bc3e:	1ad3      	subs	r3, r2, r3
 800bc40:	683a      	ldr	r2, [r7, #0]
 800bc42:	429a      	cmp	r2, r3
 800bc44:	d803      	bhi.n	800bc4e <HAL_SPI_Transmit+0x270>
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc4c:	d102      	bne.n	800bc54 <HAL_SPI_Transmit+0x276>
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d106      	bne.n	800bc62 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800bc54:	2303      	movs	r3, #3
 800bc56:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2201      	movs	r2, #1
 800bc5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800bc60:	e029      	b.n	800bcb6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d1b1      	bne.n	800bbd0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bc6c:	69ba      	ldr	r2, [r7, #24]
 800bc6e:	6839      	ldr	r1, [r7, #0]
 800bc70:	68f8      	ldr	r0, [r7, #12]
 800bc72:	f000 fad7 	bl	800c224 <SPI_EndRxTxTransaction>
 800bc76:	4603      	mov	r3, r0
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d002      	beq.n	800bc82 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	2220      	movs	r2, #32
 800bc80:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	689b      	ldr	r3, [r3, #8]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d10a      	bne.n	800bca0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	613b      	str	r3, [r7, #16]
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	68db      	ldr	r3, [r3, #12]
 800bc94:	613b      	str	r3, [r7, #16]
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	689b      	ldr	r3, [r3, #8]
 800bc9c:	613b      	str	r3, [r7, #16]
 800bc9e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d002      	beq.n	800bcae <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800bca8:	2301      	movs	r3, #1
 800bcaa:	77fb      	strb	r3, [r7, #31]
 800bcac:	e003      	b.n	800bcb6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	2201      	movs	r2, #1
 800bcb2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	2200      	movs	r2, #0
 800bcba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bcbe:	7ffb      	ldrb	r3, [r7, #31]
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3720      	adds	r7, #32
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b086      	sub	sp, #24
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	60f8      	str	r0, [r7, #12]
 800bcd0:	60b9      	str	r1, [r7, #8]
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bce0:	2b01      	cmp	r3, #1
 800bce2:	d101      	bne.n	800bce8 <HAL_SPI_Transmit_DMA+0x20>
 800bce4:	2302      	movs	r3, #2
 800bce6:	e0d4      	b.n	800be92 <HAL_SPI_Transmit_DMA+0x1ca>
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	2201      	movs	r2, #1
 800bcec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bcf6:	b2db      	uxtb	r3, r3
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	d002      	beq.n	800bd02 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800bcfc:	2302      	movs	r3, #2
 800bcfe:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd00:	e0c2      	b.n	800be88 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d002      	beq.n	800bd0e <HAL_SPI_Transmit_DMA+0x46>
 800bd08:	88fb      	ldrh	r3, [r7, #6]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d102      	bne.n	800bd14 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800bd0e:	2301      	movs	r3, #1
 800bd10:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd12:	e0b9      	b.n	800be88 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2203      	movs	r2, #3
 800bd18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	68ba      	ldr	r2, [r7, #8]
 800bd26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	88fa      	ldrh	r2, [r7, #6]
 800bd2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	88fa      	ldrh	r2, [r7, #6]
 800bd32:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2200      	movs	r2, #0
 800bd38:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	2200      	movs	r2, #0
 800bd44:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2200      	movs	r2, #0
 800bd52:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	689b      	ldr	r3, [r3, #8]
 800bd5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bd5e:	d10f      	bne.n	800bd80 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	681a      	ldr	r2, [r3, #0]
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd6e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	681a      	ldr	r2, [r3, #0]
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bd7e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd84:	4a45      	ldr	r2, [pc, #276]	; (800be9c <HAL_SPI_Transmit_DMA+0x1d4>)
 800bd86:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd8c:	4a44      	ldr	r2, [pc, #272]	; (800bea0 <HAL_SPI_Transmit_DMA+0x1d8>)
 800bd8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd94:	4a43      	ldr	r2, [pc, #268]	; (800bea4 <HAL_SPI_Transmit_DMA+0x1dc>)
 800bd96:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	685a      	ldr	r2, [r3, #4]
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bdae:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	68db      	ldr	r3, [r3, #12]
 800bdb4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bdb8:	d82d      	bhi.n	800be16 <HAL_SPI_Transmit_DMA+0x14e>
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdbe:	699b      	ldr	r3, [r3, #24]
 800bdc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdc4:	d127      	bne.n	800be16 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdca:	b29b      	uxth	r3, r3
 800bdcc:	f003 0301 	and.w	r3, r3, #1
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d10f      	bne.n	800bdf4 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	685a      	ldr	r2, [r3, #4]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bde2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	085b      	lsrs	r3, r3, #1
 800bdec:	b29a      	uxth	r2, r3
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bdf2:	e010      	b.n	800be16 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	685a      	ldr	r2, [r3, #4]
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800be02:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be08:	b29b      	uxth	r3, r3
 800be0a:	085b      	lsrs	r3, r3, #1
 800be0c:	b29b      	uxth	r3, r3
 800be0e:	3301      	adds	r3, #1
 800be10:	b29a      	uxth	r2, r3
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be1e:	4619      	mov	r1, r3
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	330c      	adds	r3, #12
 800be26:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be2c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800be2e:	f7fd fd49 	bl	80098c4 <HAL_DMA_Start_IT>
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d008      	beq.n	800be4a <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be3c:	f043 0210 	orr.w	r2, r3, #16
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800be44:	2301      	movs	r3, #1
 800be46:	75fb      	strb	r3, [r7, #23]

    goto error;
 800be48:	e01e      	b.n	800be88 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be54:	2b40      	cmp	r3, #64	; 0x40
 800be56:	d007      	beq.n	800be68 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	681a      	ldr	r2, [r3, #0]
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be66:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	685a      	ldr	r2, [r3, #4]
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f042 0220 	orr.w	r2, r2, #32
 800be76:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	685a      	ldr	r2, [r3, #4]
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	f042 0202 	orr.w	r2, r2, #2
 800be86:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	2200      	movs	r2, #0
 800be8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800be90:	7dfb      	ldrb	r3, [r7, #23]
}
 800be92:	4618      	mov	r0, r3
 800be94:	3718      	adds	r7, #24
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
 800be9a:	bf00      	nop
 800be9c:	0800bf8b 	.word	0x0800bf8b
 800bea0:	0800bee5 	.word	0x0800bee5
 800bea4:	0800bfa7 	.word	0x0800bfa7

0800bea8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b083      	sub	sp, #12
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800beb0:	bf00      	nop
 800beb2:	370c      	adds	r7, #12
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr

0800bebc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b083      	sub	sp, #12
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800bec4:	bf00      	nop
 800bec6:	370c      	adds	r7, #12
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr

0800bed0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800bed0:	b480      	push	{r7}
 800bed2:	b083      	sub	sp, #12
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bed8:	bf00      	nop
 800beda:	370c      	adds	r7, #12
 800bedc:	46bd      	mov	sp, r7
 800bede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee2:	4770      	bx	lr

0800bee4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b086      	sub	sp, #24
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bef0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bef2:	f7fa fdd5 	bl	8006aa0 <HAL_GetTick>
 800bef6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f003 0320 	and.w	r3, r3, #32
 800bf02:	2b20      	cmp	r3, #32
 800bf04:	d03b      	beq.n	800bf7e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	685a      	ldr	r2, [r3, #4]
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	f022 0220 	bic.w	r2, r2, #32
 800bf14:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800bf16:	697b      	ldr	r3, [r7, #20]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	685a      	ldr	r2, [r3, #4]
 800bf1c:	697b      	ldr	r3, [r7, #20]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f022 0202 	bic.w	r2, r2, #2
 800bf24:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bf26:	693a      	ldr	r2, [r7, #16]
 800bf28:	2164      	movs	r1, #100	; 0x64
 800bf2a:	6978      	ldr	r0, [r7, #20]
 800bf2c:	f000 f97a 	bl	800c224 <SPI_EndRxTxTransaction>
 800bf30:	4603      	mov	r3, r0
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d005      	beq.n	800bf42 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf3a:	f043 0220 	orr.w	r2, r3, #32
 800bf3e:	697b      	ldr	r3, [r7, #20]
 800bf40:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	689b      	ldr	r3, [r3, #8]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d10a      	bne.n	800bf60 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	60fb      	str	r3, [r7, #12]
 800bf4e:	697b      	ldr	r3, [r7, #20]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	68db      	ldr	r3, [r3, #12]
 800bf54:	60fb      	str	r3, [r7, #12]
 800bf56:	697b      	ldr	r3, [r7, #20]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	689b      	ldr	r3, [r3, #8]
 800bf5c:	60fb      	str	r3, [r7, #12]
 800bf5e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800bf60:	697b      	ldr	r3, [r7, #20]
 800bf62:	2200      	movs	r2, #0
 800bf64:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	2201      	movs	r2, #1
 800bf6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf6e:	697b      	ldr	r3, [r7, #20]
 800bf70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d003      	beq.n	800bf7e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bf76:	6978      	ldr	r0, [r7, #20]
 800bf78:	f7ff ffaa 	bl	800bed0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bf7c:	e002      	b.n	800bf84 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800bf7e:	6978      	ldr	r0, [r7, #20]
 800bf80:	f7ff ff92 	bl	800bea8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf84:	3718      	adds	r7, #24
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b084      	sub	sp, #16
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf96:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800bf98:	68f8      	ldr	r0, [r7, #12]
 800bf9a:	f7ff ff8f 	bl	800bebc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bf9e:	bf00      	nop
 800bfa0:	3710      	adds	r7, #16
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}

0800bfa6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800bfa6:	b580      	push	{r7, lr}
 800bfa8:	b084      	sub	sp, #16
 800bfaa:	af00      	add	r7, sp, #0
 800bfac:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfb2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	685a      	ldr	r2, [r3, #4]
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	f022 0203 	bic.w	r2, r2, #3
 800bfc2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfc8:	f043 0210 	orr.w	r2, r3, #16
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	2201      	movs	r2, #1
 800bfd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bfd8:	68f8      	ldr	r0, [r7, #12]
 800bfda:	f7ff ff79 	bl	800bed0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bfde:	bf00      	nop
 800bfe0:	3710      	adds	r7, #16
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}
	...

0800bfe8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b088      	sub	sp, #32
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	60f8      	str	r0, [r7, #12]
 800bff0:	60b9      	str	r1, [r7, #8]
 800bff2:	603b      	str	r3, [r7, #0]
 800bff4:	4613      	mov	r3, r2
 800bff6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bff8:	f7fa fd52 	bl	8006aa0 <HAL_GetTick>
 800bffc:	4602      	mov	r2, r0
 800bffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c000:	1a9b      	subs	r3, r3, r2
 800c002:	683a      	ldr	r2, [r7, #0]
 800c004:	4413      	add	r3, r2
 800c006:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c008:	f7fa fd4a 	bl	8006aa0 <HAL_GetTick>
 800c00c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c00e:	4b39      	ldr	r3, [pc, #228]	; (800c0f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	015b      	lsls	r3, r3, #5
 800c014:	0d1b      	lsrs	r3, r3, #20
 800c016:	69fa      	ldr	r2, [r7, #28]
 800c018:	fb02 f303 	mul.w	r3, r2, r3
 800c01c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c01e:	e054      	b.n	800c0ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c026:	d050      	beq.n	800c0ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c028:	f7fa fd3a 	bl	8006aa0 <HAL_GetTick>
 800c02c:	4602      	mov	r2, r0
 800c02e:	69bb      	ldr	r3, [r7, #24]
 800c030:	1ad3      	subs	r3, r2, r3
 800c032:	69fa      	ldr	r2, [r7, #28]
 800c034:	429a      	cmp	r2, r3
 800c036:	d902      	bls.n	800c03e <SPI_WaitFlagStateUntilTimeout+0x56>
 800c038:	69fb      	ldr	r3, [r7, #28]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d13d      	bne.n	800c0ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	685a      	ldr	r2, [r3, #4]
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c04c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	685b      	ldr	r3, [r3, #4]
 800c052:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c056:	d111      	bne.n	800c07c <SPI_WaitFlagStateUntilTimeout+0x94>
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	689b      	ldr	r3, [r3, #8]
 800c05c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c060:	d004      	beq.n	800c06c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	689b      	ldr	r3, [r3, #8]
 800c066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c06a:	d107      	bne.n	800c07c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	681a      	ldr	r2, [r3, #0]
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c07a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c080:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c084:	d10f      	bne.n	800c0a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	681a      	ldr	r2, [r3, #0]
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c094:	601a      	str	r2, [r3, #0]
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	681a      	ldr	r2, [r3, #0]
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c0a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c0b6:	2303      	movs	r3, #3
 800c0b8:	e017      	b.n	800c0ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c0ba:	697b      	ldr	r3, [r7, #20]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d101      	bne.n	800c0c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	3b01      	subs	r3, #1
 800c0c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	689a      	ldr	r2, [r3, #8]
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	4013      	ands	r3, r2
 800c0d4:	68ba      	ldr	r2, [r7, #8]
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	bf0c      	ite	eq
 800c0da:	2301      	moveq	r3, #1
 800c0dc:	2300      	movne	r3, #0
 800c0de:	b2db      	uxtb	r3, r3
 800c0e0:	461a      	mov	r2, r3
 800c0e2:	79fb      	ldrb	r3, [r7, #7]
 800c0e4:	429a      	cmp	r2, r3
 800c0e6:	d19b      	bne.n	800c020 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c0e8:	2300      	movs	r3, #0
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3720      	adds	r7, #32
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	20000220 	.word	0x20000220

0800c0f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b08a      	sub	sp, #40	; 0x28
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	60b9      	str	r1, [r7, #8]
 800c102:	607a      	str	r2, [r7, #4]
 800c104:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c106:	2300      	movs	r3, #0
 800c108:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c10a:	f7fa fcc9 	bl	8006aa0 <HAL_GetTick>
 800c10e:	4602      	mov	r2, r0
 800c110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c112:	1a9b      	subs	r3, r3, r2
 800c114:	683a      	ldr	r2, [r7, #0]
 800c116:	4413      	add	r3, r2
 800c118:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c11a:	f7fa fcc1 	bl	8006aa0 <HAL_GetTick>
 800c11e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	330c      	adds	r3, #12
 800c126:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c128:	4b3d      	ldr	r3, [pc, #244]	; (800c220 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c12a:	681a      	ldr	r2, [r3, #0]
 800c12c:	4613      	mov	r3, r2
 800c12e:	009b      	lsls	r3, r3, #2
 800c130:	4413      	add	r3, r2
 800c132:	00da      	lsls	r2, r3, #3
 800c134:	1ad3      	subs	r3, r2, r3
 800c136:	0d1b      	lsrs	r3, r3, #20
 800c138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c13a:	fb02 f303 	mul.w	r3, r2, r3
 800c13e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c140:	e060      	b.n	800c204 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c148:	d107      	bne.n	800c15a <SPI_WaitFifoStateUntilTimeout+0x62>
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d104      	bne.n	800c15a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c150:	69fb      	ldr	r3, [r7, #28]
 800c152:	781b      	ldrb	r3, [r3, #0]
 800c154:	b2db      	uxtb	r3, r3
 800c156:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c158:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c160:	d050      	beq.n	800c204 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c162:	f7fa fc9d 	bl	8006aa0 <HAL_GetTick>
 800c166:	4602      	mov	r2, r0
 800c168:	6a3b      	ldr	r3, [r7, #32]
 800c16a:	1ad3      	subs	r3, r2, r3
 800c16c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c16e:	429a      	cmp	r2, r3
 800c170:	d902      	bls.n	800c178 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c174:	2b00      	cmp	r3, #0
 800c176:	d13d      	bne.n	800c1f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	685a      	ldr	r2, [r3, #4]
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c186:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c190:	d111      	bne.n	800c1b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c19a:	d004      	beq.n	800c1a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	689b      	ldr	r3, [r3, #8]
 800c1a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1a4:	d107      	bne.n	800c1b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	681a      	ldr	r2, [r3, #0]
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c1b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c1be:	d10f      	bne.n	800c1e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c1ce:	601a      	str	r2, [r3, #0]
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	681a      	ldr	r2, [r3, #0]
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c1de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c1f0:	2303      	movs	r3, #3
 800c1f2:	e010      	b.n	800c216 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c1f4:	69bb      	ldr	r3, [r7, #24]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d101      	bne.n	800c1fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800c1fe:	69bb      	ldr	r3, [r7, #24]
 800c200:	3b01      	subs	r3, #1
 800c202:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	689a      	ldr	r2, [r3, #8]
 800c20a:	68bb      	ldr	r3, [r7, #8]
 800c20c:	4013      	ands	r3, r2
 800c20e:	687a      	ldr	r2, [r7, #4]
 800c210:	429a      	cmp	r2, r3
 800c212:	d196      	bne.n	800c142 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c214:	2300      	movs	r3, #0
}
 800c216:	4618      	mov	r0, r3
 800c218:	3728      	adds	r7, #40	; 0x28
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}
 800c21e:	bf00      	nop
 800c220:	20000220 	.word	0x20000220

0800c224 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b086      	sub	sp, #24
 800c228:	af02      	add	r7, sp, #8
 800c22a:	60f8      	str	r0, [r7, #12]
 800c22c:	60b9      	str	r1, [r7, #8]
 800c22e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	9300      	str	r3, [sp, #0]
 800c234:	68bb      	ldr	r3, [r7, #8]
 800c236:	2200      	movs	r2, #0
 800c238:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c23c:	68f8      	ldr	r0, [r7, #12]
 800c23e:	f7ff ff5b 	bl	800c0f8 <SPI_WaitFifoStateUntilTimeout>
 800c242:	4603      	mov	r3, r0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d007      	beq.n	800c258 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c24c:	f043 0220 	orr.w	r2, r3, #32
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c254:	2303      	movs	r3, #3
 800c256:	e027      	b.n	800c2a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	9300      	str	r3, [sp, #0]
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	2200      	movs	r2, #0
 800c260:	2180      	movs	r1, #128	; 0x80
 800c262:	68f8      	ldr	r0, [r7, #12]
 800c264:	f7ff fec0 	bl	800bfe8 <SPI_WaitFlagStateUntilTimeout>
 800c268:	4603      	mov	r3, r0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d007      	beq.n	800c27e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c272:	f043 0220 	orr.w	r2, r3, #32
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c27a:	2303      	movs	r3, #3
 800c27c:	e014      	b.n	800c2a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	9300      	str	r3, [sp, #0]
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	2200      	movs	r2, #0
 800c286:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c28a:	68f8      	ldr	r0, [r7, #12]
 800c28c:	f7ff ff34 	bl	800c0f8 <SPI_WaitFifoStateUntilTimeout>
 800c290:	4603      	mov	r3, r0
 800c292:	2b00      	cmp	r3, #0
 800c294:	d007      	beq.n	800c2a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c29a:	f043 0220 	orr.w	r2, r3, #32
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c2a2:	2303      	movs	r3, #3
 800c2a4:	e000      	b.n	800c2a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c2a6:	2300      	movs	r3, #0
}
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	3710      	adds	r7, #16
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}

0800c2b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b082      	sub	sp, #8
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d101      	bne.n	800c2c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c2be:	2301      	movs	r3, #1
 800c2c0:	e049      	b.n	800c356 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c2c8:	b2db      	uxtb	r3, r3
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d106      	bne.n	800c2dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f7f9 fc5a 	bl	8005b90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2202      	movs	r2, #2
 800c2e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681a      	ldr	r2, [r3, #0]
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	3304      	adds	r3, #4
 800c2ec:	4619      	mov	r1, r3
 800c2ee:	4610      	mov	r0, r2
 800c2f0:	f000 ff72 	bl	800d1d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2201      	movs	r2, #1
 800c300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2201      	movs	r2, #1
 800c308:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2201      	movs	r2, #1
 800c310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2201      	movs	r2, #1
 800c320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2201      	movs	r2, #1
 800c328:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2201      	movs	r2, #1
 800c330:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2201      	movs	r2, #1
 800c338:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2201      	movs	r2, #1
 800c340:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2201      	movs	r2, #1
 800c348:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2201      	movs	r2, #1
 800c350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c354:	2300      	movs	r3, #0
}
 800c356:	4618      	mov	r0, r3
 800c358:	3708      	adds	r7, #8
 800c35a:	46bd      	mov	sp, r7
 800c35c:	bd80      	pop	{r7, pc}
	...

0800c360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c360:	b480      	push	{r7}
 800c362:	b085      	sub	sp, #20
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c36e:	b2db      	uxtb	r3, r3
 800c370:	2b01      	cmp	r3, #1
 800c372:	d001      	beq.n	800c378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c374:	2301      	movs	r3, #1
 800c376:	e04a      	b.n	800c40e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2202      	movs	r2, #2
 800c37c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	68da      	ldr	r2, [r3, #12]
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	f042 0201 	orr.w	r2, r2, #1
 800c38e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	4a21      	ldr	r2, [pc, #132]	; (800c41c <HAL_TIM_Base_Start_IT+0xbc>)
 800c396:	4293      	cmp	r3, r2
 800c398:	d018      	beq.n	800c3cc <HAL_TIM_Base_Start_IT+0x6c>
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3a2:	d013      	beq.n	800c3cc <HAL_TIM_Base_Start_IT+0x6c>
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4a1d      	ldr	r2, [pc, #116]	; (800c420 <HAL_TIM_Base_Start_IT+0xc0>)
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d00e      	beq.n	800c3cc <HAL_TIM_Base_Start_IT+0x6c>
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	4a1c      	ldr	r2, [pc, #112]	; (800c424 <HAL_TIM_Base_Start_IT+0xc4>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d009      	beq.n	800c3cc <HAL_TIM_Base_Start_IT+0x6c>
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	4a1a      	ldr	r2, [pc, #104]	; (800c428 <HAL_TIM_Base_Start_IT+0xc8>)
 800c3be:	4293      	cmp	r3, r2
 800c3c0:	d004      	beq.n	800c3cc <HAL_TIM_Base_Start_IT+0x6c>
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a19      	ldr	r2, [pc, #100]	; (800c42c <HAL_TIM_Base_Start_IT+0xcc>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d115      	bne.n	800c3f8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	689a      	ldr	r2, [r3, #8]
 800c3d2:	4b17      	ldr	r3, [pc, #92]	; (800c430 <HAL_TIM_Base_Start_IT+0xd0>)
 800c3d4:	4013      	ands	r3, r2
 800c3d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	2b06      	cmp	r3, #6
 800c3dc:	d015      	beq.n	800c40a <HAL_TIM_Base_Start_IT+0xaa>
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c3e4:	d011      	beq.n	800c40a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	f042 0201 	orr.w	r2, r2, #1
 800c3f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3f6:	e008      	b.n	800c40a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	681a      	ldr	r2, [r3, #0]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f042 0201 	orr.w	r2, r2, #1
 800c406:	601a      	str	r2, [r3, #0]
 800c408:	e000      	b.n	800c40c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c40a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c40c:	2300      	movs	r3, #0
}
 800c40e:	4618      	mov	r0, r3
 800c410:	3714      	adds	r7, #20
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	40012c00 	.word	0x40012c00
 800c420:	40000400 	.word	0x40000400
 800c424:	40000800 	.word	0x40000800
 800c428:	40013400 	.word	0x40013400
 800c42c:	40014000 	.word	0x40014000
 800c430:	00010007 	.word	0x00010007

0800c434 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c434:	b480      	push	{r7}
 800c436:	b083      	sub	sp, #12
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	68da      	ldr	r2, [r3, #12]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f022 0201 	bic.w	r2, r2, #1
 800c44a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	6a1a      	ldr	r2, [r3, #32]
 800c452:	f241 1311 	movw	r3, #4369	; 0x1111
 800c456:	4013      	ands	r3, r2
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d10f      	bne.n	800c47c <HAL_TIM_Base_Stop_IT+0x48>
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	6a1a      	ldr	r2, [r3, #32]
 800c462:	f244 4344 	movw	r3, #17476	; 0x4444
 800c466:	4013      	ands	r3, r2
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d107      	bne.n	800c47c <HAL_TIM_Base_Stop_IT+0x48>
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	681a      	ldr	r2, [r3, #0]
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f022 0201 	bic.w	r2, r2, #1
 800c47a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	2201      	movs	r2, #1
 800c480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c484:	2300      	movs	r3, #0
}
 800c486:	4618      	mov	r0, r3
 800c488:	370c      	adds	r7, #12
 800c48a:	46bd      	mov	sp, r7
 800c48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c490:	4770      	bx	lr

0800c492 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c492:	b580      	push	{r7, lr}
 800c494:	b082      	sub	sp, #8
 800c496:	af00      	add	r7, sp, #0
 800c498:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d101      	bne.n	800c4a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e049      	b.n	800c538 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4aa:	b2db      	uxtb	r3, r3
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d106      	bne.n	800c4be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c4b8:	6878      	ldr	r0, [r7, #4]
 800c4ba:	f7f9 fab9 	bl	8005a30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2202      	movs	r2, #2
 800c4c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681a      	ldr	r2, [r3, #0]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	3304      	adds	r3, #4
 800c4ce:	4619      	mov	r1, r3
 800c4d0:	4610      	mov	r0, r2
 800c4d2:	f000 fe81 	bl	800d1d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	2201      	movs	r2, #1
 800c4da:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	2201      	movs	r2, #1
 800c4e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2201      	movs	r2, #1
 800c4ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2201      	movs	r2, #1
 800c4f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	2201      	movs	r2, #1
 800c4fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	2201      	movs	r2, #1
 800c502:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2201      	movs	r2, #1
 800c50a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	2201      	movs	r2, #1
 800c512:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2201      	movs	r2, #1
 800c51a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2201      	movs	r2, #1
 800c522:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2201      	movs	r2, #1
 800c52a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	2201      	movs	r2, #1
 800c532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c536:	2300      	movs	r3, #0
}
 800c538:	4618      	mov	r0, r3
 800c53a:	3708      	adds	r7, #8
 800c53c:	46bd      	mov	sp, r7
 800c53e:	bd80      	pop	{r7, pc}

0800c540 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b084      	sub	sp, #16
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
 800c548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c54a:	2300      	movs	r3, #0
 800c54c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d109      	bne.n	800c568 <HAL_TIM_PWM_Start_IT+0x28>
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c55a:	b2db      	uxtb	r3, r3
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	bf14      	ite	ne
 800c560:	2301      	movne	r3, #1
 800c562:	2300      	moveq	r3, #0
 800c564:	b2db      	uxtb	r3, r3
 800c566:	e03c      	b.n	800c5e2 <HAL_TIM_PWM_Start_IT+0xa2>
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	2b04      	cmp	r3, #4
 800c56c:	d109      	bne.n	800c582 <HAL_TIM_PWM_Start_IT+0x42>
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c574:	b2db      	uxtb	r3, r3
 800c576:	2b01      	cmp	r3, #1
 800c578:	bf14      	ite	ne
 800c57a:	2301      	movne	r3, #1
 800c57c:	2300      	moveq	r3, #0
 800c57e:	b2db      	uxtb	r3, r3
 800c580:	e02f      	b.n	800c5e2 <HAL_TIM_PWM_Start_IT+0xa2>
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	2b08      	cmp	r3, #8
 800c586:	d109      	bne.n	800c59c <HAL_TIM_PWM_Start_IT+0x5c>
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c58e:	b2db      	uxtb	r3, r3
 800c590:	2b01      	cmp	r3, #1
 800c592:	bf14      	ite	ne
 800c594:	2301      	movne	r3, #1
 800c596:	2300      	moveq	r3, #0
 800c598:	b2db      	uxtb	r3, r3
 800c59a:	e022      	b.n	800c5e2 <HAL_TIM_PWM_Start_IT+0xa2>
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	2b0c      	cmp	r3, #12
 800c5a0:	d109      	bne.n	800c5b6 <HAL_TIM_PWM_Start_IT+0x76>
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c5a8:	b2db      	uxtb	r3, r3
 800c5aa:	2b01      	cmp	r3, #1
 800c5ac:	bf14      	ite	ne
 800c5ae:	2301      	movne	r3, #1
 800c5b0:	2300      	moveq	r3, #0
 800c5b2:	b2db      	uxtb	r3, r3
 800c5b4:	e015      	b.n	800c5e2 <HAL_TIM_PWM_Start_IT+0xa2>
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	2b10      	cmp	r3, #16
 800c5ba:	d109      	bne.n	800c5d0 <HAL_TIM_PWM_Start_IT+0x90>
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c5c2:	b2db      	uxtb	r3, r3
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	bf14      	ite	ne
 800c5c8:	2301      	movne	r3, #1
 800c5ca:	2300      	moveq	r3, #0
 800c5cc:	b2db      	uxtb	r3, r3
 800c5ce:	e008      	b.n	800c5e2 <HAL_TIM_PWM_Start_IT+0xa2>
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c5d6:	b2db      	uxtb	r3, r3
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	bf14      	ite	ne
 800c5dc:	2301      	movne	r3, #1
 800c5de:	2300      	moveq	r3, #0
 800c5e0:	b2db      	uxtb	r3, r3
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d001      	beq.n	800c5ea <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	e0e2      	b.n	800c7b0 <HAL_TIM_PWM_Start_IT+0x270>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d104      	bne.n	800c5fa <HAL_TIM_PWM_Start_IT+0xba>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2202      	movs	r2, #2
 800c5f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c5f8:	e023      	b.n	800c642 <HAL_TIM_PWM_Start_IT+0x102>
 800c5fa:	683b      	ldr	r3, [r7, #0]
 800c5fc:	2b04      	cmp	r3, #4
 800c5fe:	d104      	bne.n	800c60a <HAL_TIM_PWM_Start_IT+0xca>
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2202      	movs	r2, #2
 800c604:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c608:	e01b      	b.n	800c642 <HAL_TIM_PWM_Start_IT+0x102>
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	2b08      	cmp	r3, #8
 800c60e:	d104      	bne.n	800c61a <HAL_TIM_PWM_Start_IT+0xda>
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2202      	movs	r2, #2
 800c614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c618:	e013      	b.n	800c642 <HAL_TIM_PWM_Start_IT+0x102>
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	2b0c      	cmp	r3, #12
 800c61e:	d104      	bne.n	800c62a <HAL_TIM_PWM_Start_IT+0xea>
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2202      	movs	r2, #2
 800c624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c628:	e00b      	b.n	800c642 <HAL_TIM_PWM_Start_IT+0x102>
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	2b10      	cmp	r3, #16
 800c62e:	d104      	bne.n	800c63a <HAL_TIM_PWM_Start_IT+0xfa>
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2202      	movs	r2, #2
 800c634:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c638:	e003      	b.n	800c642 <HAL_TIM_PWM_Start_IT+0x102>
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	2202      	movs	r2, #2
 800c63e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	2b0c      	cmp	r3, #12
 800c646:	d841      	bhi.n	800c6cc <HAL_TIM_PWM_Start_IT+0x18c>
 800c648:	a201      	add	r2, pc, #4	; (adr r2, 800c650 <HAL_TIM_PWM_Start_IT+0x110>)
 800c64a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c64e:	bf00      	nop
 800c650:	0800c685 	.word	0x0800c685
 800c654:	0800c6cd 	.word	0x0800c6cd
 800c658:	0800c6cd 	.word	0x0800c6cd
 800c65c:	0800c6cd 	.word	0x0800c6cd
 800c660:	0800c697 	.word	0x0800c697
 800c664:	0800c6cd 	.word	0x0800c6cd
 800c668:	0800c6cd 	.word	0x0800c6cd
 800c66c:	0800c6cd 	.word	0x0800c6cd
 800c670:	0800c6a9 	.word	0x0800c6a9
 800c674:	0800c6cd 	.word	0x0800c6cd
 800c678:	0800c6cd 	.word	0x0800c6cd
 800c67c:	0800c6cd 	.word	0x0800c6cd
 800c680:	0800c6bb 	.word	0x0800c6bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	68da      	ldr	r2, [r3, #12]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f042 0202 	orr.w	r2, r2, #2
 800c692:	60da      	str	r2, [r3, #12]
      break;
 800c694:	e01d      	b.n	800c6d2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	68da      	ldr	r2, [r3, #12]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f042 0204 	orr.w	r2, r2, #4
 800c6a4:	60da      	str	r2, [r3, #12]
      break;
 800c6a6:	e014      	b.n	800c6d2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	68da      	ldr	r2, [r3, #12]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f042 0208 	orr.w	r2, r2, #8
 800c6b6:	60da      	str	r2, [r3, #12]
      break;
 800c6b8:	e00b      	b.n	800c6d2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	68da      	ldr	r2, [r3, #12]
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f042 0210 	orr.w	r2, r2, #16
 800c6c8:	60da      	str	r2, [r3, #12]
      break;
 800c6ca:	e002      	b.n	800c6d2 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	73fb      	strb	r3, [r7, #15]
      break;
 800c6d0:	bf00      	nop
  }

  if (status == HAL_OK)
 800c6d2:	7bfb      	ldrb	r3, [r7, #15]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d16a      	bne.n	800c7ae <HAL_TIM_PWM_Start_IT+0x26e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	2201      	movs	r2, #1
 800c6de:	6839      	ldr	r1, [r7, #0]
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	f001 f90b 	bl	800d8fc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	4a33      	ldr	r2, [pc, #204]	; (800c7b8 <HAL_TIM_PWM_Start_IT+0x278>)
 800c6ec:	4293      	cmp	r3, r2
 800c6ee:	d013      	beq.n	800c718 <HAL_TIM_PWM_Start_IT+0x1d8>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	4a31      	ldr	r2, [pc, #196]	; (800c7bc <HAL_TIM_PWM_Start_IT+0x27c>)
 800c6f6:	4293      	cmp	r3, r2
 800c6f8:	d00e      	beq.n	800c718 <HAL_TIM_PWM_Start_IT+0x1d8>
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	4a30      	ldr	r2, [pc, #192]	; (800c7c0 <HAL_TIM_PWM_Start_IT+0x280>)
 800c700:	4293      	cmp	r3, r2
 800c702:	d009      	beq.n	800c718 <HAL_TIM_PWM_Start_IT+0x1d8>
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	4a2e      	ldr	r2, [pc, #184]	; (800c7c4 <HAL_TIM_PWM_Start_IT+0x284>)
 800c70a:	4293      	cmp	r3, r2
 800c70c:	d004      	beq.n	800c718 <HAL_TIM_PWM_Start_IT+0x1d8>
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	4a2d      	ldr	r2, [pc, #180]	; (800c7c8 <HAL_TIM_PWM_Start_IT+0x288>)
 800c714:	4293      	cmp	r3, r2
 800c716:	d101      	bne.n	800c71c <HAL_TIM_PWM_Start_IT+0x1dc>
 800c718:	2301      	movs	r3, #1
 800c71a:	e000      	b.n	800c71e <HAL_TIM_PWM_Start_IT+0x1de>
 800c71c:	2300      	movs	r3, #0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d007      	beq.n	800c732 <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c730:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	4a20      	ldr	r2, [pc, #128]	; (800c7b8 <HAL_TIM_PWM_Start_IT+0x278>)
 800c738:	4293      	cmp	r3, r2
 800c73a:	d018      	beq.n	800c76e <HAL_TIM_PWM_Start_IT+0x22e>
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c744:	d013      	beq.n	800c76e <HAL_TIM_PWM_Start_IT+0x22e>
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	4a20      	ldr	r2, [pc, #128]	; (800c7cc <HAL_TIM_PWM_Start_IT+0x28c>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d00e      	beq.n	800c76e <HAL_TIM_PWM_Start_IT+0x22e>
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	4a1e      	ldr	r2, [pc, #120]	; (800c7d0 <HAL_TIM_PWM_Start_IT+0x290>)
 800c756:	4293      	cmp	r3, r2
 800c758:	d009      	beq.n	800c76e <HAL_TIM_PWM_Start_IT+0x22e>
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	4a17      	ldr	r2, [pc, #92]	; (800c7bc <HAL_TIM_PWM_Start_IT+0x27c>)
 800c760:	4293      	cmp	r3, r2
 800c762:	d004      	beq.n	800c76e <HAL_TIM_PWM_Start_IT+0x22e>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	4a15      	ldr	r2, [pc, #84]	; (800c7c0 <HAL_TIM_PWM_Start_IT+0x280>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d115      	bne.n	800c79a <HAL_TIM_PWM_Start_IT+0x25a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	689a      	ldr	r2, [r3, #8]
 800c774:	4b17      	ldr	r3, [pc, #92]	; (800c7d4 <HAL_TIM_PWM_Start_IT+0x294>)
 800c776:	4013      	ands	r3, r2
 800c778:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c77a:	68bb      	ldr	r3, [r7, #8]
 800c77c:	2b06      	cmp	r3, #6
 800c77e:	d015      	beq.n	800c7ac <HAL_TIM_PWM_Start_IT+0x26c>
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c786:	d011      	beq.n	800c7ac <HAL_TIM_PWM_Start_IT+0x26c>
      {
        __HAL_TIM_ENABLE(htim);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	681a      	ldr	r2, [r3, #0]
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f042 0201 	orr.w	r2, r2, #1
 800c796:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c798:	e008      	b.n	800c7ac <HAL_TIM_PWM_Start_IT+0x26c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	681a      	ldr	r2, [r3, #0]
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f042 0201 	orr.w	r2, r2, #1
 800c7a8:	601a      	str	r2, [r3, #0]
 800c7aa:	e000      	b.n	800c7ae <HAL_TIM_PWM_Start_IT+0x26e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7ac:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c7ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	3710      	adds	r7, #16
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}
 800c7b8:	40012c00 	.word	0x40012c00
 800c7bc:	40013400 	.word	0x40013400
 800c7c0:	40014000 	.word	0x40014000
 800c7c4:	40014400 	.word	0x40014400
 800c7c8:	40014800 	.word	0x40014800
 800c7cc:	40000400 	.word	0x40000400
 800c7d0:	40000800 	.word	0x40000800
 800c7d4:	00010007 	.word	0x00010007

0800c7d8 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b084      	sub	sp, #16
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
 800c7e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	2b0c      	cmp	r3, #12
 800c7ea:	d841      	bhi.n	800c870 <HAL_TIM_PWM_Stop_IT+0x98>
 800c7ec:	a201      	add	r2, pc, #4	; (adr r2, 800c7f4 <HAL_TIM_PWM_Stop_IT+0x1c>)
 800c7ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f2:	bf00      	nop
 800c7f4:	0800c829 	.word	0x0800c829
 800c7f8:	0800c871 	.word	0x0800c871
 800c7fc:	0800c871 	.word	0x0800c871
 800c800:	0800c871 	.word	0x0800c871
 800c804:	0800c83b 	.word	0x0800c83b
 800c808:	0800c871 	.word	0x0800c871
 800c80c:	0800c871 	.word	0x0800c871
 800c810:	0800c871 	.word	0x0800c871
 800c814:	0800c84d 	.word	0x0800c84d
 800c818:	0800c871 	.word	0x0800c871
 800c81c:	0800c871 	.word	0x0800c871
 800c820:	0800c871 	.word	0x0800c871
 800c824:	0800c85f 	.word	0x0800c85f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	68da      	ldr	r2, [r3, #12]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f022 0202 	bic.w	r2, r2, #2
 800c836:	60da      	str	r2, [r3, #12]
      break;
 800c838:	e01d      	b.n	800c876 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	68da      	ldr	r2, [r3, #12]
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f022 0204 	bic.w	r2, r2, #4
 800c848:	60da      	str	r2, [r3, #12]
      break;
 800c84a:	e014      	b.n	800c876 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	68da      	ldr	r2, [r3, #12]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f022 0208 	bic.w	r2, r2, #8
 800c85a:	60da      	str	r2, [r3, #12]
      break;
 800c85c:	e00b      	b.n	800c876 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	68da      	ldr	r2, [r3, #12]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f022 0210 	bic.w	r2, r2, #16
 800c86c:	60da      	str	r2, [r3, #12]
      break;
 800c86e:	e002      	b.n	800c876 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800c870:	2301      	movs	r3, #1
 800c872:	73fb      	strb	r3, [r7, #15]
      break;
 800c874:	bf00      	nop
  }

  if (status == HAL_OK)
 800c876:	7bfb      	ldrb	r3, [r7, #15]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	f040 8081 	bne.w	800c980 <HAL_TIM_PWM_Stop_IT+0x1a8>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	2200      	movs	r2, #0
 800c884:	6839      	ldr	r1, [r7, #0]
 800c886:	4618      	mov	r0, r3
 800c888:	f001 f838 	bl	800d8fc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4a3e      	ldr	r2, [pc, #248]	; (800c98c <HAL_TIM_PWM_Stop_IT+0x1b4>)
 800c892:	4293      	cmp	r3, r2
 800c894:	d013      	beq.n	800c8be <HAL_TIM_PWM_Stop_IT+0xe6>
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	4a3d      	ldr	r2, [pc, #244]	; (800c990 <HAL_TIM_PWM_Stop_IT+0x1b8>)
 800c89c:	4293      	cmp	r3, r2
 800c89e:	d00e      	beq.n	800c8be <HAL_TIM_PWM_Stop_IT+0xe6>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	4a3b      	ldr	r2, [pc, #236]	; (800c994 <HAL_TIM_PWM_Stop_IT+0x1bc>)
 800c8a6:	4293      	cmp	r3, r2
 800c8a8:	d009      	beq.n	800c8be <HAL_TIM_PWM_Stop_IT+0xe6>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	4a3a      	ldr	r2, [pc, #232]	; (800c998 <HAL_TIM_PWM_Stop_IT+0x1c0>)
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d004      	beq.n	800c8be <HAL_TIM_PWM_Stop_IT+0xe6>
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	4a38      	ldr	r2, [pc, #224]	; (800c99c <HAL_TIM_PWM_Stop_IT+0x1c4>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d101      	bne.n	800c8c2 <HAL_TIM_PWM_Stop_IT+0xea>
 800c8be:	2301      	movs	r3, #1
 800c8c0:	e000      	b.n	800c8c4 <HAL_TIM_PWM_Stop_IT+0xec>
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d017      	beq.n	800c8f8 <HAL_TIM_PWM_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	6a1a      	ldr	r2, [r3, #32]
 800c8ce:	f241 1311 	movw	r3, #4369	; 0x1111
 800c8d2:	4013      	ands	r3, r2
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d10f      	bne.n	800c8f8 <HAL_TIM_PWM_Stop_IT+0x120>
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	6a1a      	ldr	r2, [r3, #32]
 800c8de:	f244 4344 	movw	r3, #17476	; 0x4444
 800c8e2:	4013      	ands	r3, r2
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d107      	bne.n	800c8f8 <HAL_TIM_PWM_Stop_IT+0x120>
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c8f6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	6a1a      	ldr	r2, [r3, #32]
 800c8fe:	f241 1311 	movw	r3, #4369	; 0x1111
 800c902:	4013      	ands	r3, r2
 800c904:	2b00      	cmp	r3, #0
 800c906:	d10f      	bne.n	800c928 <HAL_TIM_PWM_Stop_IT+0x150>
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	6a1a      	ldr	r2, [r3, #32]
 800c90e:	f244 4344 	movw	r3, #17476	; 0x4444
 800c912:	4013      	ands	r3, r2
 800c914:	2b00      	cmp	r3, #0
 800c916:	d107      	bne.n	800c928 <HAL_TIM_PWM_Stop_IT+0x150>
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	681a      	ldr	r2, [r3, #0]
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f022 0201 	bic.w	r2, r2, #1
 800c926:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d104      	bne.n	800c938 <HAL_TIM_PWM_Stop_IT+0x160>
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2201      	movs	r2, #1
 800c932:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c936:	e023      	b.n	800c980 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	2b04      	cmp	r3, #4
 800c93c:	d104      	bne.n	800c948 <HAL_TIM_PWM_Stop_IT+0x170>
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2201      	movs	r2, #1
 800c942:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c946:	e01b      	b.n	800c980 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	2b08      	cmp	r3, #8
 800c94c:	d104      	bne.n	800c958 <HAL_TIM_PWM_Stop_IT+0x180>
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2201      	movs	r2, #1
 800c952:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c956:	e013      	b.n	800c980 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	2b0c      	cmp	r3, #12
 800c95c:	d104      	bne.n	800c968 <HAL_TIM_PWM_Stop_IT+0x190>
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2201      	movs	r2, #1
 800c962:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c966:	e00b      	b.n	800c980 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	2b10      	cmp	r3, #16
 800c96c:	d104      	bne.n	800c978 <HAL_TIM_PWM_Stop_IT+0x1a0>
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	2201      	movs	r2, #1
 800c972:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c976:	e003      	b.n	800c980 <HAL_TIM_PWM_Stop_IT+0x1a8>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	2201      	movs	r2, #1
 800c97c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 800c980:	7bfb      	ldrb	r3, [r7, #15]
}
 800c982:	4618      	mov	r0, r3
 800c984:	3710      	adds	r7, #16
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}
 800c98a:	bf00      	nop
 800c98c:	40012c00 	.word	0x40012c00
 800c990:	40013400 	.word	0x40013400
 800c994:	40014000 	.word	0x40014000
 800c998:	40014400 	.word	0x40014400
 800c99c:	40014800 	.word	0x40014800

0800c9a0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b082      	sub	sp, #8
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
 800c9a8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d101      	bne.n	800c9b4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	e041      	b.n	800ca38 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c9ba:	b2db      	uxtb	r3, r3
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d106      	bne.n	800c9ce <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800c9c8:	6878      	ldr	r0, [r7, #4]
 800c9ca:	f7f9 f95b 	bl	8005c84 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2202      	movs	r2, #2
 800c9d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	681a      	ldr	r2, [r3, #0]
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	3304      	adds	r3, #4
 800c9de:	4619      	mov	r1, r3
 800c9e0:	4610      	mov	r0, r2
 800c9e2:	f000 fbf9 	bl	800d1d8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	681a      	ldr	r2, [r3, #0]
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f022 0208 	bic.w	r2, r2, #8
 800c9f4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	6819      	ldr	r1, [r3, #0]
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	683a      	ldr	r2, [r7, #0]
 800ca02:	430a      	orrs	r2, r1
 800ca04:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2201      	movs	r2, #1
 800ca0a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2201      	movs	r2, #1
 800ca12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2201      	movs	r2, #1
 800ca1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2201      	movs	r2, #1
 800ca22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2201      	movs	r2, #1
 800ca2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2201      	movs	r2, #1
 800ca32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ca36:	2300      	movs	r3, #0
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	3708      	adds	r7, #8
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	bd80      	pop	{r7, pc}

0800ca40 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b086      	sub	sp, #24
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
 800ca48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d101      	bne.n	800ca54 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ca50:	2301      	movs	r3, #1
 800ca52:	e097      	b.n	800cb84 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca5a:	b2db      	uxtb	r3, r3
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d106      	bne.n	800ca6e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2200      	movs	r2, #0
 800ca64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ca68:	6878      	ldr	r0, [r7, #4]
 800ca6a:	f7f9 f833 	bl	8005ad4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2202      	movs	r2, #2
 800ca72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	689b      	ldr	r3, [r3, #8]
 800ca7c:	687a      	ldr	r2, [r7, #4]
 800ca7e:	6812      	ldr	r2, [r2, #0]
 800ca80:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800ca84:	f023 0307 	bic.w	r3, r3, #7
 800ca88:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681a      	ldr	r2, [r3, #0]
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	3304      	adds	r3, #4
 800ca92:	4619      	mov	r1, r3
 800ca94:	4610      	mov	r0, r2
 800ca96:	f000 fb9f 	bl	800d1d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	689b      	ldr	r3, [r3, #8]
 800caa0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	699b      	ldr	r3, [r3, #24]
 800caa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	6a1b      	ldr	r3, [r3, #32]
 800cab0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	697a      	ldr	r2, [r7, #20]
 800cab8:	4313      	orrs	r3, r2
 800caba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800cabc:	693b      	ldr	r3, [r7, #16]
 800cabe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cac2:	f023 0303 	bic.w	r3, r3, #3
 800cac6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	689a      	ldr	r2, [r3, #8]
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	699b      	ldr	r3, [r3, #24]
 800cad0:	021b      	lsls	r3, r3, #8
 800cad2:	4313      	orrs	r3, r2
 800cad4:	693a      	ldr	r2, [r7, #16]
 800cad6:	4313      	orrs	r3, r2
 800cad8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800cada:	693b      	ldr	r3, [r7, #16]
 800cadc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800cae0:	f023 030c 	bic.w	r3, r3, #12
 800cae4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800caec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800caf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	68da      	ldr	r2, [r3, #12]
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	69db      	ldr	r3, [r3, #28]
 800cafa:	021b      	lsls	r3, r3, #8
 800cafc:	4313      	orrs	r3, r2
 800cafe:	693a      	ldr	r2, [r7, #16]
 800cb00:	4313      	orrs	r3, r2
 800cb02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	691b      	ldr	r3, [r3, #16]
 800cb08:	011a      	lsls	r2, r3, #4
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	6a1b      	ldr	r3, [r3, #32]
 800cb0e:	031b      	lsls	r3, r3, #12
 800cb10:	4313      	orrs	r3, r2
 800cb12:	693a      	ldr	r2, [r7, #16]
 800cb14:	4313      	orrs	r3, r2
 800cb16:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800cb1e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800cb26:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	685a      	ldr	r2, [r3, #4]
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	695b      	ldr	r3, [r3, #20]
 800cb30:	011b      	lsls	r3, r3, #4
 800cb32:	4313      	orrs	r3, r2
 800cb34:	68fa      	ldr	r2, [r7, #12]
 800cb36:	4313      	orrs	r3, r2
 800cb38:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	697a      	ldr	r2, [r7, #20]
 800cb40:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	693a      	ldr	r2, [r7, #16]
 800cb48:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	68fa      	ldr	r2, [r7, #12]
 800cb50:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2201      	movs	r2, #1
 800cb56:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2201      	movs	r2, #1
 800cb5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2201      	movs	r2, #1
 800cb66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2201      	movs	r2, #1
 800cb6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2201      	movs	r2, #1
 800cb76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2201      	movs	r2, #1
 800cb7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cb82:	2300      	movs	r3, #0
}
 800cb84:	4618      	mov	r0, r3
 800cb86:	3718      	adds	r7, #24
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}

0800cb8c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cb8c:	b580      	push	{r7, lr}
 800cb8e:	b084      	sub	sp, #16
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
 800cb94:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cb9c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800cba4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cbac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cbb4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d110      	bne.n	800cbde <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cbbc:	7bfb      	ldrb	r3, [r7, #15]
 800cbbe:	2b01      	cmp	r3, #1
 800cbc0:	d102      	bne.n	800cbc8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800cbc2:	7b7b      	ldrb	r3, [r7, #13]
 800cbc4:	2b01      	cmp	r3, #1
 800cbc6:	d001      	beq.n	800cbcc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800cbc8:	2301      	movs	r3, #1
 800cbca:	e089      	b.n	800cce0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	2202      	movs	r2, #2
 800cbd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	2202      	movs	r2, #2
 800cbd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cbdc:	e031      	b.n	800cc42 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	2b04      	cmp	r3, #4
 800cbe2:	d110      	bne.n	800cc06 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800cbe4:	7bbb      	ldrb	r3, [r7, #14]
 800cbe6:	2b01      	cmp	r3, #1
 800cbe8:	d102      	bne.n	800cbf0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cbea:	7b3b      	ldrb	r3, [r7, #12]
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	d001      	beq.n	800cbf4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	e075      	b.n	800cce0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2202      	movs	r2, #2
 800cbf8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2202      	movs	r2, #2
 800cc00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cc04:	e01d      	b.n	800cc42 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cc06:	7bfb      	ldrb	r3, [r7, #15]
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d108      	bne.n	800cc1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800cc0c:	7bbb      	ldrb	r3, [r7, #14]
 800cc0e:	2b01      	cmp	r3, #1
 800cc10:	d105      	bne.n	800cc1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cc12:	7b7b      	ldrb	r3, [r7, #13]
 800cc14:	2b01      	cmp	r3, #1
 800cc16:	d102      	bne.n	800cc1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cc18:	7b3b      	ldrb	r3, [r7, #12]
 800cc1a:	2b01      	cmp	r3, #1
 800cc1c:	d001      	beq.n	800cc22 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800cc1e:	2301      	movs	r3, #1
 800cc20:	e05e      	b.n	800cce0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	2202      	movs	r2, #2
 800cc26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2202      	movs	r2, #2
 800cc2e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	2202      	movs	r2, #2
 800cc36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	2202      	movs	r2, #2
 800cc3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d003      	beq.n	800cc50 <HAL_TIM_Encoder_Start_IT+0xc4>
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	2b04      	cmp	r3, #4
 800cc4c:	d010      	beq.n	800cc70 <HAL_TIM_Encoder_Start_IT+0xe4>
 800cc4e:	e01f      	b.n	800cc90 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	2201      	movs	r2, #1
 800cc56:	2100      	movs	r1, #0
 800cc58:	4618      	mov	r0, r3
 800cc5a:	f000 fe4f 	bl	800d8fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	68da      	ldr	r2, [r3, #12]
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f042 0202 	orr.w	r2, r2, #2
 800cc6c:	60da      	str	r2, [r3, #12]
      break;
 800cc6e:	e02e      	b.n	800ccce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	2201      	movs	r2, #1
 800cc76:	2104      	movs	r1, #4
 800cc78:	4618      	mov	r0, r3
 800cc7a:	f000 fe3f 	bl	800d8fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	68da      	ldr	r2, [r3, #12]
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	f042 0204 	orr.w	r2, r2, #4
 800cc8c:	60da      	str	r2, [r3, #12]
      break;
 800cc8e:	e01e      	b.n	800ccce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	2201      	movs	r2, #1
 800cc96:	2100      	movs	r1, #0
 800cc98:	4618      	mov	r0, r3
 800cc9a:	f000 fe2f 	bl	800d8fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	2201      	movs	r2, #1
 800cca4:	2104      	movs	r1, #4
 800cca6:	4618      	mov	r0, r3
 800cca8:	f000 fe28 	bl	800d8fc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	68da      	ldr	r2, [r3, #12]
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	f042 0202 	orr.w	r2, r2, #2
 800ccba:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	68da      	ldr	r2, [r3, #12]
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	f042 0204 	orr.w	r2, r2, #4
 800ccca:	60da      	str	r2, [r3, #12]
      break;
 800cccc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	681a      	ldr	r2, [r3, #0]
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	f042 0201 	orr.w	r2, r2, #1
 800ccdc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ccde:	2300      	movs	r3, #0
}
 800cce0:	4618      	mov	r0, r3
 800cce2:	3710      	adds	r7, #16
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}

0800cce8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b084      	sub	sp, #16
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	68db      	ldr	r3, [r3, #12]
 800ccf6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	691b      	ldr	r3, [r3, #16]
 800ccfe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cd00:	68bb      	ldr	r3, [r7, #8]
 800cd02:	f003 0302 	and.w	r3, r3, #2
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d020      	beq.n	800cd4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f003 0302 	and.w	r3, r3, #2
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d01b      	beq.n	800cd4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	f06f 0202 	mvn.w	r2, #2
 800cd1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2201      	movs	r2, #1
 800cd22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	699b      	ldr	r3, [r3, #24]
 800cd2a:	f003 0303 	and.w	r3, r3, #3
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d003      	beq.n	800cd3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f7f6 fe60 	bl	80039f8 <HAL_TIM_IC_CaptureCallback>
 800cd38:	e005      	b.n	800cd46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd3a:	6878      	ldr	r0, [r7, #4]
 800cd3c:	f000 fa38 	bl	800d1b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f7f6 fe6b 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	f003 0304 	and.w	r3, r3, #4
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d020      	beq.n	800cd98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	f003 0304 	and.w	r3, r3, #4
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d01b      	beq.n	800cd98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f06f 0204 	mvn.w	r2, #4
 800cd68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2202      	movs	r2, #2
 800cd6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	699b      	ldr	r3, [r3, #24]
 800cd76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d003      	beq.n	800cd86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f7f6 fe3a 	bl	80039f8 <HAL_TIM_IC_CaptureCallback>
 800cd84:	e005      	b.n	800cd92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f000 fa12 	bl	800d1b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f7f6 fe45 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2200      	movs	r2, #0
 800cd96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cd98:	68bb      	ldr	r3, [r7, #8]
 800cd9a:	f003 0308 	and.w	r3, r3, #8
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d020      	beq.n	800cde4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	f003 0308 	and.w	r3, r3, #8
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d01b      	beq.n	800cde4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	f06f 0208 	mvn.w	r2, #8
 800cdb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	2204      	movs	r2, #4
 800cdba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	69db      	ldr	r3, [r3, #28]
 800cdc2:	f003 0303 	and.w	r3, r3, #3
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d003      	beq.n	800cdd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f7f6 fe14 	bl	80039f8 <HAL_TIM_IC_CaptureCallback>
 800cdd0:	e005      	b.n	800cdde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f000 f9ec 	bl	800d1b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f7f6 fe1f 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	2200      	movs	r2, #0
 800cde2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cde4:	68bb      	ldr	r3, [r7, #8]
 800cde6:	f003 0310 	and.w	r3, r3, #16
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d020      	beq.n	800ce30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	f003 0310 	and.w	r3, r3, #16
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d01b      	beq.n	800ce30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	f06f 0210 	mvn.w	r2, #16
 800ce00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	2208      	movs	r2, #8
 800ce06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	69db      	ldr	r3, [r3, #28]
 800ce0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d003      	beq.n	800ce1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f7f6 fdee 	bl	80039f8 <HAL_TIM_IC_CaptureCallback>
 800ce1c:	e005      	b.n	800ce2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f000 f9c6 	bl	800d1b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce24:	6878      	ldr	r0, [r7, #4]
 800ce26:	f7f6 fdf9 	bl	8003a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	f003 0301 	and.w	r3, r3, #1
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d00c      	beq.n	800ce54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	f003 0301 	and.w	r3, r3, #1
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d007      	beq.n	800ce54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	f06f 0201 	mvn.w	r2, #1
 800ce4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f7f6 fe0a 	bl	8003a68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d104      	bne.n	800ce68 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d00c      	beq.n	800ce82 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d007      	beq.n	800ce82 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800ce7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ce7c:	6878      	ldr	r0, [r7, #4]
 800ce7e:	f000 ff83 	bl	800dd88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ce82:	68bb      	ldr	r3, [r7, #8]
 800ce84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d00c      	beq.n	800cea6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d007      	beq.n	800cea6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ce9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cea0:	6878      	ldr	r0, [r7, #4]
 800cea2:	f000 ff7b 	bl	800dd9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d00c      	beq.n	800ceca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d007      	beq.n	800ceca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cec2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cec4:	6878      	ldr	r0, [r7, #4]
 800cec6:	f000 f97d 	bl	800d1c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ceca:	68bb      	ldr	r3, [r7, #8]
 800cecc:	f003 0320 	and.w	r3, r3, #32
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d00c      	beq.n	800ceee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	f003 0320 	and.w	r3, r3, #32
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d007      	beq.n	800ceee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f06f 0220 	mvn.w	r2, #32
 800cee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f000 ff43 	bl	800dd74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d00c      	beq.n	800cf12 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d007      	beq.n	800cf12 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800cf0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800cf0c:	6878      	ldr	r0, [r7, #4]
 800cf0e:	f000 ff4f 	bl	800ddb0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d00c      	beq.n	800cf36 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d007      	beq.n	800cf36 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800cf2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f000 ff47 	bl	800ddc4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d00c      	beq.n	800cf5a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d007      	beq.n	800cf5a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800cf52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f000 ff3f 	bl	800ddd8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d00c      	beq.n	800cf7e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d007      	beq.n	800cf7e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800cf76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800cf78:	6878      	ldr	r0, [r7, #4]
 800cf7a:	f000 ff37 	bl	800ddec <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cf7e:	bf00      	nop
 800cf80:	3710      	adds	r7, #16
 800cf82:	46bd      	mov	sp, r7
 800cf84:	bd80      	pop	{r7, pc}
	...

0800cf88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b086      	sub	sp, #24
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	60f8      	str	r0, [r7, #12]
 800cf90:	60b9      	str	r1, [r7, #8]
 800cf92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cf94:	2300      	movs	r3, #0
 800cf96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf9e:	2b01      	cmp	r3, #1
 800cfa0:	d101      	bne.n	800cfa6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cfa2:	2302      	movs	r3, #2
 800cfa4:	e0ff      	b.n	800d1a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2b14      	cmp	r3, #20
 800cfb2:	f200 80f0 	bhi.w	800d196 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800cfb6:	a201      	add	r2, pc, #4	; (adr r2, 800cfbc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cfb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfbc:	0800d011 	.word	0x0800d011
 800cfc0:	0800d197 	.word	0x0800d197
 800cfc4:	0800d197 	.word	0x0800d197
 800cfc8:	0800d197 	.word	0x0800d197
 800cfcc:	0800d051 	.word	0x0800d051
 800cfd0:	0800d197 	.word	0x0800d197
 800cfd4:	0800d197 	.word	0x0800d197
 800cfd8:	0800d197 	.word	0x0800d197
 800cfdc:	0800d093 	.word	0x0800d093
 800cfe0:	0800d197 	.word	0x0800d197
 800cfe4:	0800d197 	.word	0x0800d197
 800cfe8:	0800d197 	.word	0x0800d197
 800cfec:	0800d0d3 	.word	0x0800d0d3
 800cff0:	0800d197 	.word	0x0800d197
 800cff4:	0800d197 	.word	0x0800d197
 800cff8:	0800d197 	.word	0x0800d197
 800cffc:	0800d115 	.word	0x0800d115
 800d000:	0800d197 	.word	0x0800d197
 800d004:	0800d197 	.word	0x0800d197
 800d008:	0800d197 	.word	0x0800d197
 800d00c:	0800d155 	.word	0x0800d155
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	68b9      	ldr	r1, [r7, #8]
 800d016:	4618      	mov	r0, r3
 800d018:	f000 f97a 	bl	800d310 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	699a      	ldr	r2, [r3, #24]
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f042 0208 	orr.w	r2, r2, #8
 800d02a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	699a      	ldr	r2, [r3, #24]
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	f022 0204 	bic.w	r2, r2, #4
 800d03a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	6999      	ldr	r1, [r3, #24]
 800d042:	68bb      	ldr	r3, [r7, #8]
 800d044:	691a      	ldr	r2, [r3, #16]
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	430a      	orrs	r2, r1
 800d04c:	619a      	str	r2, [r3, #24]
      break;
 800d04e:	e0a5      	b.n	800d19c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	68b9      	ldr	r1, [r7, #8]
 800d056:	4618      	mov	r0, r3
 800d058:	f000 f9ea 	bl	800d430 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	699a      	ldr	r2, [r3, #24]
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d06a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	699a      	ldr	r2, [r3, #24]
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d07a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	6999      	ldr	r1, [r3, #24]
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	691b      	ldr	r3, [r3, #16]
 800d086:	021a      	lsls	r2, r3, #8
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	430a      	orrs	r2, r1
 800d08e:	619a      	str	r2, [r3, #24]
      break;
 800d090:	e084      	b.n	800d19c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	68b9      	ldr	r1, [r7, #8]
 800d098:	4618      	mov	r0, r3
 800d09a:	f000 fa53 	bl	800d544 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	69da      	ldr	r2, [r3, #28]
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	f042 0208 	orr.w	r2, r2, #8
 800d0ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	69da      	ldr	r2, [r3, #28]
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f022 0204 	bic.w	r2, r2, #4
 800d0bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	69d9      	ldr	r1, [r3, #28]
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	691a      	ldr	r2, [r3, #16]
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	430a      	orrs	r2, r1
 800d0ce:	61da      	str	r2, [r3, #28]
      break;
 800d0d0:	e064      	b.n	800d19c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	68b9      	ldr	r1, [r7, #8]
 800d0d8:	4618      	mov	r0, r3
 800d0da:	f000 fabb 	bl	800d654 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	69da      	ldr	r2, [r3, #28]
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d0ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	69da      	ldr	r2, [r3, #28]
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d0fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	69d9      	ldr	r1, [r3, #28]
 800d104:	68bb      	ldr	r3, [r7, #8]
 800d106:	691b      	ldr	r3, [r3, #16]
 800d108:	021a      	lsls	r2, r3, #8
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	430a      	orrs	r2, r1
 800d110:	61da      	str	r2, [r3, #28]
      break;
 800d112:	e043      	b.n	800d19c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	68b9      	ldr	r1, [r7, #8]
 800d11a:	4618      	mov	r0, r3
 800d11c:	f000 fb24 	bl	800d768 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f042 0208 	orr.w	r2, r2, #8
 800d12e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	f022 0204 	bic.w	r2, r2, #4
 800d13e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	691a      	ldr	r2, [r3, #16]
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	430a      	orrs	r2, r1
 800d150:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800d152:	e023      	b.n	800d19c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	68b9      	ldr	r1, [r7, #8]
 800d15a:	4618      	mov	r0, r3
 800d15c:	f000 fb68 	bl	800d830 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d16e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d17e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800d186:	68bb      	ldr	r3, [r7, #8]
 800d188:	691b      	ldr	r3, [r3, #16]
 800d18a:	021a      	lsls	r2, r3, #8
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	430a      	orrs	r2, r1
 800d192:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800d194:	e002      	b.n	800d19c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d196:	2301      	movs	r3, #1
 800d198:	75fb      	strb	r3, [r7, #23]
      break;
 800d19a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	2200      	movs	r2, #0
 800d1a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d1a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3718      	adds	r7, #24
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
 800d1ae:	bf00      	nop

0800d1b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b083      	sub	sp, #12
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d1b8:	bf00      	nop
 800d1ba:	370c      	adds	r7, #12
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c2:	4770      	bx	lr

0800d1c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1c4:	b480      	push	{r7}
 800d1c6:	b083      	sub	sp, #12
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1cc:	bf00      	nop
 800d1ce:	370c      	adds	r7, #12
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d6:	4770      	bx	lr

0800d1d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	4a42      	ldr	r2, [pc, #264]	; (800d2f4 <TIM_Base_SetConfig+0x11c>)
 800d1ec:	4293      	cmp	r3, r2
 800d1ee:	d00f      	beq.n	800d210 <TIM_Base_SetConfig+0x38>
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d1f6:	d00b      	beq.n	800d210 <TIM_Base_SetConfig+0x38>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	4a3f      	ldr	r2, [pc, #252]	; (800d2f8 <TIM_Base_SetConfig+0x120>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d007      	beq.n	800d210 <TIM_Base_SetConfig+0x38>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	4a3e      	ldr	r2, [pc, #248]	; (800d2fc <TIM_Base_SetConfig+0x124>)
 800d204:	4293      	cmp	r3, r2
 800d206:	d003      	beq.n	800d210 <TIM_Base_SetConfig+0x38>
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4a3d      	ldr	r2, [pc, #244]	; (800d300 <TIM_Base_SetConfig+0x128>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d108      	bne.n	800d222 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d216:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	68fa      	ldr	r2, [r7, #12]
 800d21e:	4313      	orrs	r3, r2
 800d220:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	4a33      	ldr	r2, [pc, #204]	; (800d2f4 <TIM_Base_SetConfig+0x11c>)
 800d226:	4293      	cmp	r3, r2
 800d228:	d01b      	beq.n	800d262 <TIM_Base_SetConfig+0x8a>
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d230:	d017      	beq.n	800d262 <TIM_Base_SetConfig+0x8a>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	4a30      	ldr	r2, [pc, #192]	; (800d2f8 <TIM_Base_SetConfig+0x120>)
 800d236:	4293      	cmp	r3, r2
 800d238:	d013      	beq.n	800d262 <TIM_Base_SetConfig+0x8a>
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	4a2f      	ldr	r2, [pc, #188]	; (800d2fc <TIM_Base_SetConfig+0x124>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d00f      	beq.n	800d262 <TIM_Base_SetConfig+0x8a>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	4a2e      	ldr	r2, [pc, #184]	; (800d300 <TIM_Base_SetConfig+0x128>)
 800d246:	4293      	cmp	r3, r2
 800d248:	d00b      	beq.n	800d262 <TIM_Base_SetConfig+0x8a>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4a2d      	ldr	r2, [pc, #180]	; (800d304 <TIM_Base_SetConfig+0x12c>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d007      	beq.n	800d262 <TIM_Base_SetConfig+0x8a>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a2c      	ldr	r2, [pc, #176]	; (800d308 <TIM_Base_SetConfig+0x130>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d003      	beq.n	800d262 <TIM_Base_SetConfig+0x8a>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a2b      	ldr	r2, [pc, #172]	; (800d30c <TIM_Base_SetConfig+0x134>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d108      	bne.n	800d274 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	68db      	ldr	r3, [r3, #12]
 800d26e:	68fa      	ldr	r2, [r7, #12]
 800d270:	4313      	orrs	r3, r2
 800d272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d27a:	683b      	ldr	r3, [r7, #0]
 800d27c:	695b      	ldr	r3, [r3, #20]
 800d27e:	4313      	orrs	r3, r2
 800d280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	68fa      	ldr	r2, [r7, #12]
 800d286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	689a      	ldr	r2, [r3, #8]
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	681a      	ldr	r2, [r3, #0]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	4a16      	ldr	r2, [pc, #88]	; (800d2f4 <TIM_Base_SetConfig+0x11c>)
 800d29c:	4293      	cmp	r3, r2
 800d29e:	d00f      	beq.n	800d2c0 <TIM_Base_SetConfig+0xe8>
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	4a17      	ldr	r2, [pc, #92]	; (800d300 <TIM_Base_SetConfig+0x128>)
 800d2a4:	4293      	cmp	r3, r2
 800d2a6:	d00b      	beq.n	800d2c0 <TIM_Base_SetConfig+0xe8>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	4a16      	ldr	r2, [pc, #88]	; (800d304 <TIM_Base_SetConfig+0x12c>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d007      	beq.n	800d2c0 <TIM_Base_SetConfig+0xe8>
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	4a15      	ldr	r2, [pc, #84]	; (800d308 <TIM_Base_SetConfig+0x130>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d003      	beq.n	800d2c0 <TIM_Base_SetConfig+0xe8>
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	4a14      	ldr	r2, [pc, #80]	; (800d30c <TIM_Base_SetConfig+0x134>)
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d103      	bne.n	800d2c8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	691a      	ldr	r2, [r3, #16]
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	2201      	movs	r2, #1
 800d2cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	691b      	ldr	r3, [r3, #16]
 800d2d2:	f003 0301 	and.w	r3, r3, #1
 800d2d6:	2b01      	cmp	r3, #1
 800d2d8:	d105      	bne.n	800d2e6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	691b      	ldr	r3, [r3, #16]
 800d2de:	f023 0201 	bic.w	r2, r3, #1
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	611a      	str	r2, [r3, #16]
  }
}
 800d2e6:	bf00      	nop
 800d2e8:	3714      	adds	r7, #20
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f0:	4770      	bx	lr
 800d2f2:	bf00      	nop
 800d2f4:	40012c00 	.word	0x40012c00
 800d2f8:	40000400 	.word	0x40000400
 800d2fc:	40000800 	.word	0x40000800
 800d300:	40013400 	.word	0x40013400
 800d304:	40014000 	.word	0x40014000
 800d308:	40014400 	.word	0x40014400
 800d30c:	40014800 	.word	0x40014800

0800d310 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d310:	b480      	push	{r7}
 800d312:	b087      	sub	sp, #28
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
 800d318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	6a1b      	ldr	r3, [r3, #32]
 800d31e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	6a1b      	ldr	r3, [r3, #32]
 800d324:	f023 0201 	bic.w	r2, r3, #1
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	685b      	ldr	r3, [r3, #4]
 800d330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	699b      	ldr	r3, [r3, #24]
 800d336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d33e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	f023 0303 	bic.w	r3, r3, #3
 800d34a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	68fa      	ldr	r2, [r7, #12]
 800d352:	4313      	orrs	r3, r2
 800d354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d356:	697b      	ldr	r3, [r7, #20]
 800d358:	f023 0302 	bic.w	r3, r3, #2
 800d35c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	689b      	ldr	r3, [r3, #8]
 800d362:	697a      	ldr	r2, [r7, #20]
 800d364:	4313      	orrs	r3, r2
 800d366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	4a2c      	ldr	r2, [pc, #176]	; (800d41c <TIM_OC1_SetConfig+0x10c>)
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d00f      	beq.n	800d390 <TIM_OC1_SetConfig+0x80>
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	4a2b      	ldr	r2, [pc, #172]	; (800d420 <TIM_OC1_SetConfig+0x110>)
 800d374:	4293      	cmp	r3, r2
 800d376:	d00b      	beq.n	800d390 <TIM_OC1_SetConfig+0x80>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	4a2a      	ldr	r2, [pc, #168]	; (800d424 <TIM_OC1_SetConfig+0x114>)
 800d37c:	4293      	cmp	r3, r2
 800d37e:	d007      	beq.n	800d390 <TIM_OC1_SetConfig+0x80>
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	4a29      	ldr	r2, [pc, #164]	; (800d428 <TIM_OC1_SetConfig+0x118>)
 800d384:	4293      	cmp	r3, r2
 800d386:	d003      	beq.n	800d390 <TIM_OC1_SetConfig+0x80>
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	4a28      	ldr	r2, [pc, #160]	; (800d42c <TIM_OC1_SetConfig+0x11c>)
 800d38c:	4293      	cmp	r3, r2
 800d38e:	d10c      	bne.n	800d3aa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d390:	697b      	ldr	r3, [r7, #20]
 800d392:	f023 0308 	bic.w	r3, r3, #8
 800d396:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	68db      	ldr	r3, [r3, #12]
 800d39c:	697a      	ldr	r2, [r7, #20]
 800d39e:	4313      	orrs	r3, r2
 800d3a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	f023 0304 	bic.w	r3, r3, #4
 800d3a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	4a1b      	ldr	r2, [pc, #108]	; (800d41c <TIM_OC1_SetConfig+0x10c>)
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d00f      	beq.n	800d3d2 <TIM_OC1_SetConfig+0xc2>
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	4a1a      	ldr	r2, [pc, #104]	; (800d420 <TIM_OC1_SetConfig+0x110>)
 800d3b6:	4293      	cmp	r3, r2
 800d3b8:	d00b      	beq.n	800d3d2 <TIM_OC1_SetConfig+0xc2>
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	4a19      	ldr	r2, [pc, #100]	; (800d424 <TIM_OC1_SetConfig+0x114>)
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	d007      	beq.n	800d3d2 <TIM_OC1_SetConfig+0xc2>
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	4a18      	ldr	r2, [pc, #96]	; (800d428 <TIM_OC1_SetConfig+0x118>)
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	d003      	beq.n	800d3d2 <TIM_OC1_SetConfig+0xc2>
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	4a17      	ldr	r2, [pc, #92]	; (800d42c <TIM_OC1_SetConfig+0x11c>)
 800d3ce:	4293      	cmp	r3, r2
 800d3d0:	d111      	bne.n	800d3f6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d3d2:	693b      	ldr	r3, [r7, #16]
 800d3d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d3d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d3e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d3e2:	683b      	ldr	r3, [r7, #0]
 800d3e4:	695b      	ldr	r3, [r3, #20]
 800d3e6:	693a      	ldr	r2, [r7, #16]
 800d3e8:	4313      	orrs	r3, r2
 800d3ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	699b      	ldr	r3, [r3, #24]
 800d3f0:	693a      	ldr	r2, [r7, #16]
 800d3f2:	4313      	orrs	r3, r2
 800d3f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	693a      	ldr	r2, [r7, #16]
 800d3fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	68fa      	ldr	r2, [r7, #12]
 800d400:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	685a      	ldr	r2, [r3, #4]
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	697a      	ldr	r2, [r7, #20]
 800d40e:	621a      	str	r2, [r3, #32]
}
 800d410:	bf00      	nop
 800d412:	371c      	adds	r7, #28
 800d414:	46bd      	mov	sp, r7
 800d416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41a:	4770      	bx	lr
 800d41c:	40012c00 	.word	0x40012c00
 800d420:	40013400 	.word	0x40013400
 800d424:	40014000 	.word	0x40014000
 800d428:	40014400 	.word	0x40014400
 800d42c:	40014800 	.word	0x40014800

0800d430 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d430:	b480      	push	{r7}
 800d432:	b087      	sub	sp, #28
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
 800d438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6a1b      	ldr	r3, [r3, #32]
 800d43e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6a1b      	ldr	r3, [r3, #32]
 800d444:	f023 0210 	bic.w	r2, r3, #16
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	685b      	ldr	r3, [r3, #4]
 800d450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	699b      	ldr	r3, [r3, #24]
 800d456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d45e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d46a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d46c:	683b      	ldr	r3, [r7, #0]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	021b      	lsls	r3, r3, #8
 800d472:	68fa      	ldr	r2, [r7, #12]
 800d474:	4313      	orrs	r3, r2
 800d476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d478:	697b      	ldr	r3, [r7, #20]
 800d47a:	f023 0320 	bic.w	r3, r3, #32
 800d47e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d480:	683b      	ldr	r3, [r7, #0]
 800d482:	689b      	ldr	r3, [r3, #8]
 800d484:	011b      	lsls	r3, r3, #4
 800d486:	697a      	ldr	r2, [r7, #20]
 800d488:	4313      	orrs	r3, r2
 800d48a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	4a28      	ldr	r2, [pc, #160]	; (800d530 <TIM_OC2_SetConfig+0x100>)
 800d490:	4293      	cmp	r3, r2
 800d492:	d003      	beq.n	800d49c <TIM_OC2_SetConfig+0x6c>
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	4a27      	ldr	r2, [pc, #156]	; (800d534 <TIM_OC2_SetConfig+0x104>)
 800d498:	4293      	cmp	r3, r2
 800d49a:	d10d      	bne.n	800d4b8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d49c:	697b      	ldr	r3, [r7, #20]
 800d49e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	68db      	ldr	r3, [r3, #12]
 800d4a8:	011b      	lsls	r3, r3, #4
 800d4aa:	697a      	ldr	r2, [r7, #20]
 800d4ac:	4313      	orrs	r3, r2
 800d4ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d4b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	4a1d      	ldr	r2, [pc, #116]	; (800d530 <TIM_OC2_SetConfig+0x100>)
 800d4bc:	4293      	cmp	r3, r2
 800d4be:	d00f      	beq.n	800d4e0 <TIM_OC2_SetConfig+0xb0>
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	4a1c      	ldr	r2, [pc, #112]	; (800d534 <TIM_OC2_SetConfig+0x104>)
 800d4c4:	4293      	cmp	r3, r2
 800d4c6:	d00b      	beq.n	800d4e0 <TIM_OC2_SetConfig+0xb0>
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	4a1b      	ldr	r2, [pc, #108]	; (800d538 <TIM_OC2_SetConfig+0x108>)
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d007      	beq.n	800d4e0 <TIM_OC2_SetConfig+0xb0>
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	4a1a      	ldr	r2, [pc, #104]	; (800d53c <TIM_OC2_SetConfig+0x10c>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d003      	beq.n	800d4e0 <TIM_OC2_SetConfig+0xb0>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	4a19      	ldr	r2, [pc, #100]	; (800d540 <TIM_OC2_SetConfig+0x110>)
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d113      	bne.n	800d508 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d4e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d4ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	695b      	ldr	r3, [r3, #20]
 800d4f4:	009b      	lsls	r3, r3, #2
 800d4f6:	693a      	ldr	r2, [r7, #16]
 800d4f8:	4313      	orrs	r3, r2
 800d4fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	699b      	ldr	r3, [r3, #24]
 800d500:	009b      	lsls	r3, r3, #2
 800d502:	693a      	ldr	r2, [r7, #16]
 800d504:	4313      	orrs	r3, r2
 800d506:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	693a      	ldr	r2, [r7, #16]
 800d50c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	68fa      	ldr	r2, [r7, #12]
 800d512:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	685a      	ldr	r2, [r3, #4]
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	697a      	ldr	r2, [r7, #20]
 800d520:	621a      	str	r2, [r3, #32]
}
 800d522:	bf00      	nop
 800d524:	371c      	adds	r7, #28
 800d526:	46bd      	mov	sp, r7
 800d528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52c:	4770      	bx	lr
 800d52e:	bf00      	nop
 800d530:	40012c00 	.word	0x40012c00
 800d534:	40013400 	.word	0x40013400
 800d538:	40014000 	.word	0x40014000
 800d53c:	40014400 	.word	0x40014400
 800d540:	40014800 	.word	0x40014800

0800d544 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d544:	b480      	push	{r7}
 800d546:	b087      	sub	sp, #28
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	6a1b      	ldr	r3, [r3, #32]
 800d552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6a1b      	ldr	r3, [r3, #32]
 800d558:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	685b      	ldr	r3, [r3, #4]
 800d564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	69db      	ldr	r3, [r3, #28]
 800d56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	f023 0303 	bic.w	r3, r3, #3
 800d57e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d580:	683b      	ldr	r3, [r7, #0]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	68fa      	ldr	r2, [r7, #12]
 800d586:	4313      	orrs	r3, r2
 800d588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d58a:	697b      	ldr	r3, [r7, #20]
 800d58c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d590:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	689b      	ldr	r3, [r3, #8]
 800d596:	021b      	lsls	r3, r3, #8
 800d598:	697a      	ldr	r2, [r7, #20]
 800d59a:	4313      	orrs	r3, r2
 800d59c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	4a27      	ldr	r2, [pc, #156]	; (800d640 <TIM_OC3_SetConfig+0xfc>)
 800d5a2:	4293      	cmp	r3, r2
 800d5a4:	d003      	beq.n	800d5ae <TIM_OC3_SetConfig+0x6a>
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	4a26      	ldr	r2, [pc, #152]	; (800d644 <TIM_OC3_SetConfig+0x100>)
 800d5aa:	4293      	cmp	r3, r2
 800d5ac:	d10d      	bne.n	800d5ca <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d5ae:	697b      	ldr	r3, [r7, #20]
 800d5b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d5b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	68db      	ldr	r3, [r3, #12]
 800d5ba:	021b      	lsls	r3, r3, #8
 800d5bc:	697a      	ldr	r2, [r7, #20]
 800d5be:	4313      	orrs	r3, r2
 800d5c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d5c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	4a1c      	ldr	r2, [pc, #112]	; (800d640 <TIM_OC3_SetConfig+0xfc>)
 800d5ce:	4293      	cmp	r3, r2
 800d5d0:	d00f      	beq.n	800d5f2 <TIM_OC3_SetConfig+0xae>
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	4a1b      	ldr	r2, [pc, #108]	; (800d644 <TIM_OC3_SetConfig+0x100>)
 800d5d6:	4293      	cmp	r3, r2
 800d5d8:	d00b      	beq.n	800d5f2 <TIM_OC3_SetConfig+0xae>
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	4a1a      	ldr	r2, [pc, #104]	; (800d648 <TIM_OC3_SetConfig+0x104>)
 800d5de:	4293      	cmp	r3, r2
 800d5e0:	d007      	beq.n	800d5f2 <TIM_OC3_SetConfig+0xae>
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	4a19      	ldr	r2, [pc, #100]	; (800d64c <TIM_OC3_SetConfig+0x108>)
 800d5e6:	4293      	cmp	r3, r2
 800d5e8:	d003      	beq.n	800d5f2 <TIM_OC3_SetConfig+0xae>
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	4a18      	ldr	r2, [pc, #96]	; (800d650 <TIM_OC3_SetConfig+0x10c>)
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	d113      	bne.n	800d61a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d5f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d5fa:	693b      	ldr	r3, [r7, #16]
 800d5fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d600:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	695b      	ldr	r3, [r3, #20]
 800d606:	011b      	lsls	r3, r3, #4
 800d608:	693a      	ldr	r2, [r7, #16]
 800d60a:	4313      	orrs	r3, r2
 800d60c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	699b      	ldr	r3, [r3, #24]
 800d612:	011b      	lsls	r3, r3, #4
 800d614:	693a      	ldr	r2, [r7, #16]
 800d616:	4313      	orrs	r3, r2
 800d618:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	693a      	ldr	r2, [r7, #16]
 800d61e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	68fa      	ldr	r2, [r7, #12]
 800d624:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	685a      	ldr	r2, [r3, #4]
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	697a      	ldr	r2, [r7, #20]
 800d632:	621a      	str	r2, [r3, #32]
}
 800d634:	bf00      	nop
 800d636:	371c      	adds	r7, #28
 800d638:	46bd      	mov	sp, r7
 800d63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63e:	4770      	bx	lr
 800d640:	40012c00 	.word	0x40012c00
 800d644:	40013400 	.word	0x40013400
 800d648:	40014000 	.word	0x40014000
 800d64c:	40014400 	.word	0x40014400
 800d650:	40014800 	.word	0x40014800

0800d654 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800d654:	b480      	push	{r7}
 800d656:	b087      	sub	sp, #28
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	6a1b      	ldr	r3, [r3, #32]
 800d662:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	6a1b      	ldr	r3, [r3, #32]
 800d668:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	685b      	ldr	r3, [r3, #4]
 800d674:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	69db      	ldr	r3, [r3, #28]
 800d67a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d682:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d68e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	021b      	lsls	r3, r3, #8
 800d696:	68fa      	ldr	r2, [r7, #12]
 800d698:	4313      	orrs	r3, r2
 800d69a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d6a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	689b      	ldr	r3, [r3, #8]
 800d6a8:	031b      	lsls	r3, r3, #12
 800d6aa:	697a      	ldr	r2, [r7, #20]
 800d6ac:	4313      	orrs	r3, r2
 800d6ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	4a28      	ldr	r2, [pc, #160]	; (800d754 <TIM_OC4_SetConfig+0x100>)
 800d6b4:	4293      	cmp	r3, r2
 800d6b6:	d003      	beq.n	800d6c0 <TIM_OC4_SetConfig+0x6c>
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	4a27      	ldr	r2, [pc, #156]	; (800d758 <TIM_OC4_SetConfig+0x104>)
 800d6bc:	4293      	cmp	r3, r2
 800d6be:	d10d      	bne.n	800d6dc <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800d6c0:	697b      	ldr	r3, [r7, #20]
 800d6c2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d6c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	68db      	ldr	r3, [r3, #12]
 800d6cc:	031b      	lsls	r3, r3, #12
 800d6ce:	697a      	ldr	r2, [r7, #20]
 800d6d0:	4313      	orrs	r3, r2
 800d6d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800d6d4:	697b      	ldr	r3, [r7, #20]
 800d6d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d6da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	4a1d      	ldr	r2, [pc, #116]	; (800d754 <TIM_OC4_SetConfig+0x100>)
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d00f      	beq.n	800d704 <TIM_OC4_SetConfig+0xb0>
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	4a1c      	ldr	r2, [pc, #112]	; (800d758 <TIM_OC4_SetConfig+0x104>)
 800d6e8:	4293      	cmp	r3, r2
 800d6ea:	d00b      	beq.n	800d704 <TIM_OC4_SetConfig+0xb0>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	4a1b      	ldr	r2, [pc, #108]	; (800d75c <TIM_OC4_SetConfig+0x108>)
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	d007      	beq.n	800d704 <TIM_OC4_SetConfig+0xb0>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	4a1a      	ldr	r2, [pc, #104]	; (800d760 <TIM_OC4_SetConfig+0x10c>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	d003      	beq.n	800d704 <TIM_OC4_SetConfig+0xb0>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	4a19      	ldr	r2, [pc, #100]	; (800d764 <TIM_OC4_SetConfig+0x110>)
 800d700:	4293      	cmp	r3, r2
 800d702:	d113      	bne.n	800d72c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d70a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800d70c:	693b      	ldr	r3, [r7, #16]
 800d70e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d712:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	695b      	ldr	r3, [r3, #20]
 800d718:	019b      	lsls	r3, r3, #6
 800d71a:	693a      	ldr	r2, [r7, #16]
 800d71c:	4313      	orrs	r3, r2
 800d71e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800d720:	683b      	ldr	r3, [r7, #0]
 800d722:	699b      	ldr	r3, [r3, #24]
 800d724:	019b      	lsls	r3, r3, #6
 800d726:	693a      	ldr	r2, [r7, #16]
 800d728:	4313      	orrs	r3, r2
 800d72a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	693a      	ldr	r2, [r7, #16]
 800d730:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	68fa      	ldr	r2, [r7, #12]
 800d736:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	685a      	ldr	r2, [r3, #4]
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	697a      	ldr	r2, [r7, #20]
 800d744:	621a      	str	r2, [r3, #32]
}
 800d746:	bf00      	nop
 800d748:	371c      	adds	r7, #28
 800d74a:	46bd      	mov	sp, r7
 800d74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d750:	4770      	bx	lr
 800d752:	bf00      	nop
 800d754:	40012c00 	.word	0x40012c00
 800d758:	40013400 	.word	0x40013400
 800d75c:	40014000 	.word	0x40014000
 800d760:	40014400 	.word	0x40014400
 800d764:	40014800 	.word	0x40014800

0800d768 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d768:	b480      	push	{r7}
 800d76a:	b087      	sub	sp, #28
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
 800d770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	6a1b      	ldr	r3, [r3, #32]
 800d776:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	6a1b      	ldr	r3, [r3, #32]
 800d77c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	685b      	ldr	r3, [r3, #4]
 800d788:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d78e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d79a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d79c:	683b      	ldr	r3, [r7, #0]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	68fa      	ldr	r2, [r7, #12]
 800d7a2:	4313      	orrs	r3, r2
 800d7a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d7ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	689b      	ldr	r3, [r3, #8]
 800d7b2:	041b      	lsls	r3, r3, #16
 800d7b4:	693a      	ldr	r2, [r7, #16]
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	4a17      	ldr	r2, [pc, #92]	; (800d81c <TIM_OC5_SetConfig+0xb4>)
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d00f      	beq.n	800d7e2 <TIM_OC5_SetConfig+0x7a>
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	4a16      	ldr	r2, [pc, #88]	; (800d820 <TIM_OC5_SetConfig+0xb8>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d00b      	beq.n	800d7e2 <TIM_OC5_SetConfig+0x7a>
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	4a15      	ldr	r2, [pc, #84]	; (800d824 <TIM_OC5_SetConfig+0xbc>)
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	d007      	beq.n	800d7e2 <TIM_OC5_SetConfig+0x7a>
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	4a14      	ldr	r2, [pc, #80]	; (800d828 <TIM_OC5_SetConfig+0xc0>)
 800d7d6:	4293      	cmp	r3, r2
 800d7d8:	d003      	beq.n	800d7e2 <TIM_OC5_SetConfig+0x7a>
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	4a13      	ldr	r2, [pc, #76]	; (800d82c <TIM_OC5_SetConfig+0xc4>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	d109      	bne.n	800d7f6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d7e2:	697b      	ldr	r3, [r7, #20]
 800d7e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d7e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	695b      	ldr	r3, [r3, #20]
 800d7ee:	021b      	lsls	r3, r3, #8
 800d7f0:	697a      	ldr	r2, [r7, #20]
 800d7f2:	4313      	orrs	r3, r2
 800d7f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	697a      	ldr	r2, [r7, #20]
 800d7fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	68fa      	ldr	r2, [r7, #12]
 800d800:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	685a      	ldr	r2, [r3, #4]
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	693a      	ldr	r2, [r7, #16]
 800d80e:	621a      	str	r2, [r3, #32]
}
 800d810:	bf00      	nop
 800d812:	371c      	adds	r7, #28
 800d814:	46bd      	mov	sp, r7
 800d816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81a:	4770      	bx	lr
 800d81c:	40012c00 	.word	0x40012c00
 800d820:	40013400 	.word	0x40013400
 800d824:	40014000 	.word	0x40014000
 800d828:	40014400 	.word	0x40014400
 800d82c:	40014800 	.word	0x40014800

0800d830 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800d830:	b480      	push	{r7}
 800d832:	b087      	sub	sp, #28
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
 800d838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6a1b      	ldr	r3, [r3, #32]
 800d83e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6a1b      	ldr	r3, [r3, #32]
 800d844:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	685b      	ldr	r3, [r3, #4]
 800d850:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d85e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	021b      	lsls	r3, r3, #8
 800d86a:	68fa      	ldr	r2, [r7, #12]
 800d86c:	4313      	orrs	r3, r2
 800d86e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d876:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	689b      	ldr	r3, [r3, #8]
 800d87c:	051b      	lsls	r3, r3, #20
 800d87e:	693a      	ldr	r2, [r7, #16]
 800d880:	4313      	orrs	r3, r2
 800d882:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	4a18      	ldr	r2, [pc, #96]	; (800d8e8 <TIM_OC6_SetConfig+0xb8>)
 800d888:	4293      	cmp	r3, r2
 800d88a:	d00f      	beq.n	800d8ac <TIM_OC6_SetConfig+0x7c>
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	4a17      	ldr	r2, [pc, #92]	; (800d8ec <TIM_OC6_SetConfig+0xbc>)
 800d890:	4293      	cmp	r3, r2
 800d892:	d00b      	beq.n	800d8ac <TIM_OC6_SetConfig+0x7c>
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	4a16      	ldr	r2, [pc, #88]	; (800d8f0 <TIM_OC6_SetConfig+0xc0>)
 800d898:	4293      	cmp	r3, r2
 800d89a:	d007      	beq.n	800d8ac <TIM_OC6_SetConfig+0x7c>
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	4a15      	ldr	r2, [pc, #84]	; (800d8f4 <TIM_OC6_SetConfig+0xc4>)
 800d8a0:	4293      	cmp	r3, r2
 800d8a2:	d003      	beq.n	800d8ac <TIM_OC6_SetConfig+0x7c>
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	4a14      	ldr	r2, [pc, #80]	; (800d8f8 <TIM_OC6_SetConfig+0xc8>)
 800d8a8:	4293      	cmp	r3, r2
 800d8aa:	d109      	bne.n	800d8c0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d8b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	695b      	ldr	r3, [r3, #20]
 800d8b8:	029b      	lsls	r3, r3, #10
 800d8ba:	697a      	ldr	r2, [r7, #20]
 800d8bc:	4313      	orrs	r3, r2
 800d8be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	697a      	ldr	r2, [r7, #20]
 800d8c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	68fa      	ldr	r2, [r7, #12]
 800d8ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d8cc:	683b      	ldr	r3, [r7, #0]
 800d8ce:	685a      	ldr	r2, [r3, #4]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	693a      	ldr	r2, [r7, #16]
 800d8d8:	621a      	str	r2, [r3, #32]
}
 800d8da:	bf00      	nop
 800d8dc:	371c      	adds	r7, #28
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e4:	4770      	bx	lr
 800d8e6:	bf00      	nop
 800d8e8:	40012c00 	.word	0x40012c00
 800d8ec:	40013400 	.word	0x40013400
 800d8f0:	40014000 	.word	0x40014000
 800d8f4:	40014400 	.word	0x40014400
 800d8f8:	40014800 	.word	0x40014800

0800d8fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	b087      	sub	sp, #28
 800d900:	af00      	add	r7, sp, #0
 800d902:	60f8      	str	r0, [r7, #12]
 800d904:	60b9      	str	r1, [r7, #8]
 800d906:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	f003 031f 	and.w	r3, r3, #31
 800d90e:	2201      	movs	r2, #1
 800d910:	fa02 f303 	lsl.w	r3, r2, r3
 800d914:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	6a1a      	ldr	r2, [r3, #32]
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	43db      	mvns	r3, r3
 800d91e:	401a      	ands	r2, r3
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	6a1a      	ldr	r2, [r3, #32]
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	f003 031f 	and.w	r3, r3, #31
 800d92e:	6879      	ldr	r1, [r7, #4]
 800d930:	fa01 f303 	lsl.w	r3, r1, r3
 800d934:	431a      	orrs	r2, r3
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	621a      	str	r2, [r3, #32]
}
 800d93a:	bf00      	nop
 800d93c:	371c      	adds	r7, #28
 800d93e:	46bd      	mov	sp, r7
 800d940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d944:	4770      	bx	lr
	...

0800d948 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b084      	sub	sp, #16
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
 800d950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d952:	2300      	movs	r3, #0
 800d954:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d109      	bne.n	800d970 <HAL_TIMEx_PWMN_Start_IT+0x28>
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d962:	b2db      	uxtb	r3, r3
 800d964:	2b01      	cmp	r3, #1
 800d966:	bf14      	ite	ne
 800d968:	2301      	movne	r3, #1
 800d96a:	2300      	moveq	r3, #0
 800d96c:	b2db      	uxtb	r3, r3
 800d96e:	e022      	b.n	800d9b6 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800d970:	683b      	ldr	r3, [r7, #0]
 800d972:	2b04      	cmp	r3, #4
 800d974:	d109      	bne.n	800d98a <HAL_TIMEx_PWMN_Start_IT+0x42>
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d97c:	b2db      	uxtb	r3, r3
 800d97e:	2b01      	cmp	r3, #1
 800d980:	bf14      	ite	ne
 800d982:	2301      	movne	r3, #1
 800d984:	2300      	moveq	r3, #0
 800d986:	b2db      	uxtb	r3, r3
 800d988:	e015      	b.n	800d9b6 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	2b08      	cmp	r3, #8
 800d98e:	d109      	bne.n	800d9a4 <HAL_TIMEx_PWMN_Start_IT+0x5c>
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d996:	b2db      	uxtb	r3, r3
 800d998:	2b01      	cmp	r3, #1
 800d99a:	bf14      	ite	ne
 800d99c:	2301      	movne	r3, #1
 800d99e:	2300      	moveq	r3, #0
 800d9a0:	b2db      	uxtb	r3, r3
 800d9a2:	e008      	b.n	800d9b6 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d9aa:	b2db      	uxtb	r3, r3
 800d9ac:	2b01      	cmp	r3, #1
 800d9ae:	bf14      	ite	ne
 800d9b0:	2301      	movne	r3, #1
 800d9b2:	2300      	moveq	r3, #0
 800d9b4:	b2db      	uxtb	r3, r3
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d001      	beq.n	800d9be <HAL_TIMEx_PWMN_Start_IT+0x76>
  {
    return HAL_ERROR;
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	e0bc      	b.n	800db38 <HAL_TIMEx_PWMN_Start_IT+0x1f0>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d104      	bne.n	800d9ce <HAL_TIMEx_PWMN_Start_IT+0x86>
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2202      	movs	r2, #2
 800d9c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d9cc:	e013      	b.n	800d9f6 <HAL_TIMEx_PWMN_Start_IT+0xae>
 800d9ce:	683b      	ldr	r3, [r7, #0]
 800d9d0:	2b04      	cmp	r3, #4
 800d9d2:	d104      	bne.n	800d9de <HAL_TIMEx_PWMN_Start_IT+0x96>
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	2202      	movs	r2, #2
 800d9d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d9dc:	e00b      	b.n	800d9f6 <HAL_TIMEx_PWMN_Start_IT+0xae>
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	2b08      	cmp	r3, #8
 800d9e2:	d104      	bne.n	800d9ee <HAL_TIMEx_PWMN_Start_IT+0xa6>
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2202      	movs	r2, #2
 800d9e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d9ec:	e003      	b.n	800d9f6 <HAL_TIMEx_PWMN_Start_IT+0xae>
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2202      	movs	r2, #2
 800d9f2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	2b0c      	cmp	r3, #12
 800d9fa:	d841      	bhi.n	800da80 <HAL_TIMEx_PWMN_Start_IT+0x138>
 800d9fc:	a201      	add	r2, pc, #4	; (adr r2, 800da04 <HAL_TIMEx_PWMN_Start_IT+0xbc>)
 800d9fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da02:	bf00      	nop
 800da04:	0800da39 	.word	0x0800da39
 800da08:	0800da81 	.word	0x0800da81
 800da0c:	0800da81 	.word	0x0800da81
 800da10:	0800da81 	.word	0x0800da81
 800da14:	0800da4b 	.word	0x0800da4b
 800da18:	0800da81 	.word	0x0800da81
 800da1c:	0800da81 	.word	0x0800da81
 800da20:	0800da81 	.word	0x0800da81
 800da24:	0800da5d 	.word	0x0800da5d
 800da28:	0800da81 	.word	0x0800da81
 800da2c:	0800da81 	.word	0x0800da81
 800da30:	0800da81 	.word	0x0800da81
 800da34:	0800da6f 	.word	0x0800da6f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	68da      	ldr	r2, [r3, #12]
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	f042 0202 	orr.w	r2, r2, #2
 800da46:	60da      	str	r2, [r3, #12]
      break;
 800da48:	e01d      	b.n	800da86 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	68da      	ldr	r2, [r3, #12]
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	f042 0204 	orr.w	r2, r2, #4
 800da58:	60da      	str	r2, [r3, #12]
      break;
 800da5a:	e014      	b.n	800da86 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	68da      	ldr	r2, [r3, #12]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	f042 0208 	orr.w	r2, r2, #8
 800da6a:	60da      	str	r2, [r3, #12]
      break;
 800da6c:	e00b      	b.n	800da86 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	68da      	ldr	r2, [r3, #12]
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f042 0210 	orr.w	r2, r2, #16
 800da7c:	60da      	str	r2, [r3, #12]
      break;
 800da7e:	e002      	b.n	800da86 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800da80:	2301      	movs	r3, #1
 800da82:	73fb      	strb	r3, [r7, #15]
      break;
 800da84:	bf00      	nop
  }

  if (status == HAL_OK)
 800da86:	7bfb      	ldrb	r3, [r7, #15]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d154      	bne.n	800db36 <HAL_TIMEx_PWMN_Start_IT+0x1ee>
  {
    /* Enable the TIM Break interrupt */
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	68da      	ldr	r2, [r3, #12]
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800da9a:	60da      	str	r2, [r3, #12]

    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	2204      	movs	r2, #4
 800daa2:	6839      	ldr	r1, [r7, #0]
 800daa4:	4618      	mov	r0, r3
 800daa6:	f000 f9ab 	bl	800de00 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dab8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4a20      	ldr	r2, [pc, #128]	; (800db40 <HAL_TIMEx_PWMN_Start_IT+0x1f8>)
 800dac0:	4293      	cmp	r3, r2
 800dac2:	d018      	beq.n	800daf6 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dacc:	d013      	beq.n	800daf6 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	4a1c      	ldr	r2, [pc, #112]	; (800db44 <HAL_TIMEx_PWMN_Start_IT+0x1fc>)
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d00e      	beq.n	800daf6 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	4a1a      	ldr	r2, [pc, #104]	; (800db48 <HAL_TIMEx_PWMN_Start_IT+0x200>)
 800dade:	4293      	cmp	r3, r2
 800dae0:	d009      	beq.n	800daf6 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	4a19      	ldr	r2, [pc, #100]	; (800db4c <HAL_TIMEx_PWMN_Start_IT+0x204>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d004      	beq.n	800daf6 <HAL_TIMEx_PWMN_Start_IT+0x1ae>
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	4a17      	ldr	r2, [pc, #92]	; (800db50 <HAL_TIMEx_PWMN_Start_IT+0x208>)
 800daf2:	4293      	cmp	r3, r2
 800daf4:	d115      	bne.n	800db22 <HAL_TIMEx_PWMN_Start_IT+0x1da>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	689a      	ldr	r2, [r3, #8]
 800dafc:	4b15      	ldr	r3, [pc, #84]	; (800db54 <HAL_TIMEx_PWMN_Start_IT+0x20c>)
 800dafe:	4013      	ands	r3, r2
 800db00:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	2b06      	cmp	r3, #6
 800db06:	d015      	beq.n	800db34 <HAL_TIMEx_PWMN_Start_IT+0x1ec>
 800db08:	68bb      	ldr	r3, [r7, #8]
 800db0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db0e:	d011      	beq.n	800db34 <HAL_TIMEx_PWMN_Start_IT+0x1ec>
      {
        __HAL_TIM_ENABLE(htim);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	681a      	ldr	r2, [r3, #0]
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	f042 0201 	orr.w	r2, r2, #1
 800db1e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db20:	e008      	b.n	800db34 <HAL_TIMEx_PWMN_Start_IT+0x1ec>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	681a      	ldr	r2, [r3, #0]
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	f042 0201 	orr.w	r2, r2, #1
 800db30:	601a      	str	r2, [r3, #0]
 800db32:	e000      	b.n	800db36 <HAL_TIMEx_PWMN_Start_IT+0x1ee>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db34:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800db36:	7bfb      	ldrb	r3, [r7, #15]
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3710      	adds	r7, #16
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}
 800db40:	40012c00 	.word	0x40012c00
 800db44:	40000400 	.word	0x40000400
 800db48:	40000800 	.word	0x40000800
 800db4c:	40013400 	.word	0x40013400
 800db50:	40014000 	.word	0x40014000
 800db54:	00010007 	.word	0x00010007

0800db58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800db58:	b480      	push	{r7}
 800db5a:	b085      	sub	sp, #20
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
 800db60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800db68:	2b01      	cmp	r3, #1
 800db6a:	d101      	bne.n	800db70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800db6c:	2302      	movs	r3, #2
 800db6e:	e065      	b.n	800dc3c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	2201      	movs	r2, #1
 800db74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	2202      	movs	r2, #2
 800db7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	685b      	ldr	r3, [r3, #4]
 800db86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	689b      	ldr	r3, [r3, #8]
 800db8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	4a2c      	ldr	r2, [pc, #176]	; (800dc48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800db96:	4293      	cmp	r3, r2
 800db98:	d004      	beq.n	800dba4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	4a2b      	ldr	r2, [pc, #172]	; (800dc4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d108      	bne.n	800dbb6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800dbaa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	685b      	ldr	r3, [r3, #4]
 800dbb0:	68fa      	ldr	r2, [r7, #12]
 800dbb2:	4313      	orrs	r3, r2
 800dbb4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800dbbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dbc0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	68fa      	ldr	r2, [r7, #12]
 800dbc8:	4313      	orrs	r3, r2
 800dbca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	68fa      	ldr	r2, [r7, #12]
 800dbd2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	4a1b      	ldr	r2, [pc, #108]	; (800dc48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800dbda:	4293      	cmp	r3, r2
 800dbdc:	d018      	beq.n	800dc10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dbe6:	d013      	beq.n	800dc10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	4a18      	ldr	r2, [pc, #96]	; (800dc50 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800dbee:	4293      	cmp	r3, r2
 800dbf0:	d00e      	beq.n	800dc10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	4a17      	ldr	r2, [pc, #92]	; (800dc54 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800dbf8:	4293      	cmp	r3, r2
 800dbfa:	d009      	beq.n	800dc10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	4a12      	ldr	r2, [pc, #72]	; (800dc4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800dc02:	4293      	cmp	r3, r2
 800dc04:	d004      	beq.n	800dc10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	4a13      	ldr	r2, [pc, #76]	; (800dc58 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dc0c:	4293      	cmp	r3, r2
 800dc0e:	d10c      	bne.n	800dc2a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dc10:	68bb      	ldr	r3, [r7, #8]
 800dc12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dc16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	689b      	ldr	r3, [r3, #8]
 800dc1c:	68ba      	ldr	r2, [r7, #8]
 800dc1e:	4313      	orrs	r3, r2
 800dc20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	68ba      	ldr	r2, [r7, #8]
 800dc28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2201      	movs	r2, #1
 800dc2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	2200      	movs	r2, #0
 800dc36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dc3a:	2300      	movs	r3, #0
}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	3714      	adds	r7, #20
 800dc40:	46bd      	mov	sp, r7
 800dc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc46:	4770      	bx	lr
 800dc48:	40012c00 	.word	0x40012c00
 800dc4c:	40013400 	.word	0x40013400
 800dc50:	40000400 	.word	0x40000400
 800dc54:	40000800 	.word	0x40000800
 800dc58:	40014000 	.word	0x40014000

0800dc5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dc5c:	b480      	push	{r7}
 800dc5e:	b085      	sub	sp, #20
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
 800dc64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dc66:	2300      	movs	r3, #0
 800dc68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dc70:	2b01      	cmp	r3, #1
 800dc72:	d101      	bne.n	800dc78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dc74:	2302      	movs	r3, #2
 800dc76:	e073      	b.n	800dd60 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	2201      	movs	r2, #1
 800dc7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	68db      	ldr	r3, [r3, #12]
 800dc8a:	4313      	orrs	r3, r2
 800dc8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	689b      	ldr	r3, [r3, #8]
 800dc98:	4313      	orrs	r3, r2
 800dc9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	685b      	ldr	r3, [r3, #4]
 800dca6:	4313      	orrs	r3, r2
 800dca8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	4313      	orrs	r3, r2
 800dcb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	691b      	ldr	r3, [r3, #16]
 800dcc2:	4313      	orrs	r3, r2
 800dcc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	695b      	ldr	r3, [r3, #20]
 800dcd0:	4313      	orrs	r3, r2
 800dcd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcde:	4313      	orrs	r3, r2
 800dce0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	699b      	ldr	r3, [r3, #24]
 800dcec:	041b      	lsls	r3, r3, #16
 800dcee:	4313      	orrs	r3, r2
 800dcf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	69db      	ldr	r3, [r3, #28]
 800dcfc:	4313      	orrs	r3, r2
 800dcfe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	4a19      	ldr	r2, [pc, #100]	; (800dd6c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800dd06:	4293      	cmp	r3, r2
 800dd08:	d004      	beq.n	800dd14 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	4a18      	ldr	r2, [pc, #96]	; (800dd70 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800dd10:	4293      	cmp	r3, r2
 800dd12:	d11c      	bne.n	800dd4e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd1e:	051b      	lsls	r3, r3, #20
 800dd20:	4313      	orrs	r3, r2
 800dd22:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	6a1b      	ldr	r3, [r3, #32]
 800dd2e:	4313      	orrs	r3, r2
 800dd30:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd3c:	4313      	orrs	r3, r2
 800dd3e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd4a:	4313      	orrs	r3, r2
 800dd4c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	68fa      	ldr	r2, [r7, #12]
 800dd54:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	2200      	movs	r2, #0
 800dd5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dd5e:	2300      	movs	r3, #0
}
 800dd60:	4618      	mov	r0, r3
 800dd62:	3714      	adds	r7, #20
 800dd64:	46bd      	mov	sp, r7
 800dd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6a:	4770      	bx	lr
 800dd6c:	40012c00 	.word	0x40012c00
 800dd70:	40013400 	.word	0x40013400

0800dd74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dd74:	b480      	push	{r7}
 800dd76:	b083      	sub	sp, #12
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dd7c:	bf00      	nop
 800dd7e:	370c      	adds	r7, #12
 800dd80:	46bd      	mov	sp, r7
 800dd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd86:	4770      	bx	lr

0800dd88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dd88:	b480      	push	{r7}
 800dd8a:	b083      	sub	sp, #12
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dd90:	bf00      	nop
 800dd92:	370c      	adds	r7, #12
 800dd94:	46bd      	mov	sp, r7
 800dd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9a:	4770      	bx	lr

0800dd9c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dd9c:	b480      	push	{r7}
 800dd9e:	b083      	sub	sp, #12
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dda4:	bf00      	nop
 800dda6:	370c      	adds	r7, #12
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddae:	4770      	bx	lr

0800ddb0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ddb0:	b480      	push	{r7}
 800ddb2:	b083      	sub	sp, #12
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ddb8:	bf00      	nop
 800ddba:	370c      	adds	r7, #12
 800ddbc:	46bd      	mov	sp, r7
 800ddbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc2:	4770      	bx	lr

0800ddc4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b083      	sub	sp, #12
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ddcc:	bf00      	nop
 800ddce:	370c      	adds	r7, #12
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd6:	4770      	bx	lr

0800ddd8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ddd8:	b480      	push	{r7}
 800ddda:	b083      	sub	sp, #12
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800dde0:	bf00      	nop
 800dde2:	370c      	adds	r7, #12
 800dde4:	46bd      	mov	sp, r7
 800dde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddea:	4770      	bx	lr

0800ddec <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ddec:	b480      	push	{r7}
 800ddee:	b083      	sub	sp, #12
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ddf4:	bf00      	nop
 800ddf6:	370c      	adds	r7, #12
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddfe:	4770      	bx	lr

0800de00 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800de00:	b480      	push	{r7}
 800de02:	b087      	sub	sp, #28
 800de04:	af00      	add	r7, sp, #0
 800de06:	60f8      	str	r0, [r7, #12]
 800de08:	60b9      	str	r1, [r7, #8]
 800de0a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800de0c:	68bb      	ldr	r3, [r7, #8]
 800de0e:	f003 030f 	and.w	r3, r3, #15
 800de12:	2204      	movs	r2, #4
 800de14:	fa02 f303 	lsl.w	r3, r2, r3
 800de18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	6a1a      	ldr	r2, [r3, #32]
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	43db      	mvns	r3, r3
 800de22:	401a      	ands	r2, r3
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	6a1a      	ldr	r2, [r3, #32]
 800de2c:	68bb      	ldr	r3, [r7, #8]
 800de2e:	f003 030f 	and.w	r3, r3, #15
 800de32:	6879      	ldr	r1, [r7, #4]
 800de34:	fa01 f303 	lsl.w	r3, r1, r3
 800de38:	431a      	orrs	r2, r3
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	621a      	str	r2, [r3, #32]
}
 800de3e:	bf00      	nop
 800de40:	371c      	adds	r7, #28
 800de42:	46bd      	mov	sp, r7
 800de44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de48:	4770      	bx	lr

0800de4a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800de4a:	b580      	push	{r7, lr}
 800de4c:	b082      	sub	sp, #8
 800de4e:	af00      	add	r7, sp, #0
 800de50:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2b00      	cmp	r3, #0
 800de56:	d101      	bne.n	800de5c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800de58:	2301      	movs	r3, #1
 800de5a:	e042      	b.n	800dee2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de62:	2b00      	cmp	r3, #0
 800de64:	d106      	bne.n	800de74 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	2200      	movs	r2, #0
 800de6a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f7f7 ff86 	bl	8005d80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	2224      	movs	r2, #36	; 0x24
 800de78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	681a      	ldr	r2, [r3, #0]
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	f022 0201 	bic.w	r2, r2, #1
 800de8a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de90:	2b00      	cmp	r3, #0
 800de92:	d002      	beq.n	800de9a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800de94:	6878      	ldr	r0, [r7, #4]
 800de96:	f000 fecd 	bl	800ec34 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800de9a:	6878      	ldr	r0, [r7, #4]
 800de9c:	f000 fbfe 	bl	800e69c <UART_SetConfig>
 800dea0:	4603      	mov	r3, r0
 800dea2:	2b01      	cmp	r3, #1
 800dea4:	d101      	bne.n	800deaa <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800dea6:	2301      	movs	r3, #1
 800dea8:	e01b      	b.n	800dee2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	685a      	ldr	r2, [r3, #4]
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800deb8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	689a      	ldr	r2, [r3, #8]
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dec8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	681a      	ldr	r2, [r3, #0]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	f042 0201 	orr.w	r2, r2, #1
 800ded8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800deda:	6878      	ldr	r0, [r7, #4]
 800dedc:	f000 ff4c 	bl	800ed78 <UART_CheckIdleState>
 800dee0:	4603      	mov	r3, r0
}
 800dee2:	4618      	mov	r0, r3
 800dee4:	3708      	adds	r7, #8
 800dee6:	46bd      	mov	sp, r7
 800dee8:	bd80      	pop	{r7, pc}
	...

0800deec <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800deec:	b480      	push	{r7}
 800deee:	b091      	sub	sp, #68	; 0x44
 800def0:	af00      	add	r7, sp, #0
 800def2:	60f8      	str	r0, [r7, #12]
 800def4:	60b9      	str	r1, [r7, #8]
 800def6:	4613      	mov	r3, r2
 800def8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df00:	2b20      	cmp	r3, #32
 800df02:	d178      	bne.n	800dff6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d002      	beq.n	800df10 <HAL_UART_Transmit_IT+0x24>
 800df0a:	88fb      	ldrh	r3, [r7, #6]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d101      	bne.n	800df14 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800df10:	2301      	movs	r3, #1
 800df12:	e071      	b.n	800dff8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	68ba      	ldr	r2, [r7, #8]
 800df18:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	88fa      	ldrh	r2, [r7, #6]
 800df1e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	88fa      	ldrh	r2, [r7, #6]
 800df26:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	2200      	movs	r2, #0
 800df2e:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	2200      	movs	r2, #0
 800df34:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	2221      	movs	r2, #33	; 0x21
 800df3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800df48:	d12a      	bne.n	800dfa0 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	689b      	ldr	r3, [r3, #8]
 800df4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df52:	d107      	bne.n	800df64 <HAL_UART_Transmit_IT+0x78>
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	691b      	ldr	r3, [r3, #16]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d103      	bne.n	800df64 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	4a29      	ldr	r2, [pc, #164]	; (800e004 <HAL_UART_Transmit_IT+0x118>)
 800df60:	679a      	str	r2, [r3, #120]	; 0x78
 800df62:	e002      	b.n	800df6a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	4a28      	ldr	r2, [pc, #160]	; (800e008 <HAL_UART_Transmit_IT+0x11c>)
 800df68:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	681b      	ldr	r3, [r3, #0]
 800df6e:	3308      	adds	r3, #8
 800df70:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df74:	e853 3f00 	ldrex	r3, [r3]
 800df78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800df7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df7c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800df80:	63bb      	str	r3, [r7, #56]	; 0x38
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	3308      	adds	r3, #8
 800df88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800df8a:	637a      	str	r2, [r7, #52]	; 0x34
 800df8c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df8e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800df90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800df92:	e841 2300 	strex	r3, r2, [r1]
 800df96:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800df98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d1e5      	bne.n	800df6a <HAL_UART_Transmit_IT+0x7e>
 800df9e:	e028      	b.n	800dff2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	689b      	ldr	r3, [r3, #8]
 800dfa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dfa8:	d107      	bne.n	800dfba <HAL_UART_Transmit_IT+0xce>
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	691b      	ldr	r3, [r3, #16]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d103      	bne.n	800dfba <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	4a15      	ldr	r2, [pc, #84]	; (800e00c <HAL_UART_Transmit_IT+0x120>)
 800dfb6:	679a      	str	r2, [r3, #120]	; 0x78
 800dfb8:	e002      	b.n	800dfc0 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	4a14      	ldr	r2, [pc, #80]	; (800e010 <HAL_UART_Transmit_IT+0x124>)
 800dfbe:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfc6:	697b      	ldr	r3, [r7, #20]
 800dfc8:	e853 3f00 	ldrex	r3, [r3]
 800dfcc:	613b      	str	r3, [r7, #16]
   return(result);
 800dfce:	693b      	ldr	r3, [r7, #16]
 800dfd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	461a      	mov	r2, r3
 800dfdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dfde:	623b      	str	r3, [r7, #32]
 800dfe0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfe2:	69f9      	ldr	r1, [r7, #28]
 800dfe4:	6a3a      	ldr	r2, [r7, #32]
 800dfe6:	e841 2300 	strex	r3, r2, [r1]
 800dfea:	61bb      	str	r3, [r7, #24]
   return(result);
 800dfec:	69bb      	ldr	r3, [r7, #24]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d1e6      	bne.n	800dfc0 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800dff2:	2300      	movs	r3, #0
 800dff4:	e000      	b.n	800dff8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800dff6:	2302      	movs	r3, #2
  }
}
 800dff8:	4618      	mov	r0, r3
 800dffa:	3744      	adds	r7, #68	; 0x44
 800dffc:	46bd      	mov	sp, r7
 800dffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e002:	4770      	bx	lr
 800e004:	0800f2f9 	.word	0x0800f2f9
 800e008:	0800f219 	.word	0x0800f219
 800e00c:	0800f157 	.word	0x0800f157
 800e010:	0800f09f 	.word	0x0800f09f

0800e014 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b0ba      	sub	sp, #232	; 0xe8
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	69db      	ldr	r3, [r3, #28]
 800e022:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	689b      	ldr	r3, [r3, #8]
 800e036:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e03a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800e03e:	f640 030f 	movw	r3, #2063	; 0x80f
 800e042:	4013      	ands	r3, r2
 800e044:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800e048:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d11b      	bne.n	800e088 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e054:	f003 0320 	and.w	r3, r3, #32
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d015      	beq.n	800e088 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e05c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e060:	f003 0320 	and.w	r3, r3, #32
 800e064:	2b00      	cmp	r3, #0
 800e066:	d105      	bne.n	800e074 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e068:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e06c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e070:	2b00      	cmp	r3, #0
 800e072:	d009      	beq.n	800e088 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e078:	2b00      	cmp	r3, #0
 800e07a:	f000 82e3 	beq.w	800e644 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	4798      	blx	r3
      }
      return;
 800e086:	e2dd      	b.n	800e644 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e088:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	f000 8123 	beq.w	800e2d8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e092:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e096:	4b8d      	ldr	r3, [pc, #564]	; (800e2cc <HAL_UART_IRQHandler+0x2b8>)
 800e098:	4013      	ands	r3, r2
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d106      	bne.n	800e0ac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e09e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800e0a2:	4b8b      	ldr	r3, [pc, #556]	; (800e2d0 <HAL_UART_IRQHandler+0x2bc>)
 800e0a4:	4013      	ands	r3, r2
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	f000 8116 	beq.w	800e2d8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e0ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0b0:	f003 0301 	and.w	r3, r3, #1
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d011      	beq.n	800e0dc <HAL_UART_IRQHandler+0xc8>
 800e0b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e0bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d00b      	beq.n	800e0dc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	2201      	movs	r2, #1
 800e0ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e0d2:	f043 0201 	orr.w	r2, r3, #1
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e0dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e0e0:	f003 0302 	and.w	r3, r3, #2
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d011      	beq.n	800e10c <HAL_UART_IRQHandler+0xf8>
 800e0e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e0ec:	f003 0301 	and.w	r3, r3, #1
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d00b      	beq.n	800e10c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	2202      	movs	r2, #2
 800e0fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e102:	f043 0204 	orr.w	r2, r3, #4
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e10c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e110:	f003 0304 	and.w	r3, r3, #4
 800e114:	2b00      	cmp	r3, #0
 800e116:	d011      	beq.n	800e13c <HAL_UART_IRQHandler+0x128>
 800e118:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e11c:	f003 0301 	and.w	r3, r3, #1
 800e120:	2b00      	cmp	r3, #0
 800e122:	d00b      	beq.n	800e13c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	2204      	movs	r2, #4
 800e12a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e132:	f043 0202 	orr.w	r2, r3, #2
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e13c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e140:	f003 0308 	and.w	r3, r3, #8
 800e144:	2b00      	cmp	r3, #0
 800e146:	d017      	beq.n	800e178 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e14c:	f003 0320 	and.w	r3, r3, #32
 800e150:	2b00      	cmp	r3, #0
 800e152:	d105      	bne.n	800e160 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e154:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800e158:	4b5c      	ldr	r3, [pc, #368]	; (800e2cc <HAL_UART_IRQHandler+0x2b8>)
 800e15a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d00b      	beq.n	800e178 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	2208      	movs	r2, #8
 800e166:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e16e:	f043 0208 	orr.w	r2, r3, #8
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e17c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e180:	2b00      	cmp	r3, #0
 800e182:	d012      	beq.n	800e1aa <HAL_UART_IRQHandler+0x196>
 800e184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e188:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d00c      	beq.n	800e1aa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e198:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e1a0:	f043 0220 	orr.w	r2, r3, #32
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	f000 8249 	beq.w	800e648 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e1b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e1ba:	f003 0320 	and.w	r3, r3, #32
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d013      	beq.n	800e1ea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e1c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e1c6:	f003 0320 	and.w	r3, r3, #32
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d105      	bne.n	800e1da <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e1ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e1d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d007      	beq.n	800e1ea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d003      	beq.n	800e1ea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1e6:	6878      	ldr	r0, [r7, #4]
 800e1e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e1f0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	689b      	ldr	r3, [r3, #8]
 800e1fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1fe:	2b40      	cmp	r3, #64	; 0x40
 800e200:	d005      	beq.n	800e20e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e202:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800e206:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d054      	beq.n	800e2b8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e20e:	6878      	ldr	r0, [r7, #4]
 800e210:	f000 fec9 	bl	800efa6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	689b      	ldr	r3, [r3, #8]
 800e21a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e21e:	2b40      	cmp	r3, #64	; 0x40
 800e220:	d146      	bne.n	800e2b0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	3308      	adds	r3, #8
 800e228:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e22c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800e230:	e853 3f00 	ldrex	r3, [r3]
 800e234:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800e238:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800e23c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e240:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	3308      	adds	r3, #8
 800e24a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800e24e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800e252:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e256:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e25a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e25e:	e841 2300 	strex	r3, r2, [r1]
 800e262:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e266:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d1d9      	bne.n	800e222 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e274:	2b00      	cmp	r3, #0
 800e276:	d017      	beq.n	800e2a8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e27e:	4a15      	ldr	r2, [pc, #84]	; (800e2d4 <HAL_UART_IRQHandler+0x2c0>)
 800e280:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e288:	4618      	mov	r0, r3
 800e28a:	f7fb fbef 	bl	8009a6c <HAL_DMA_Abort_IT>
 800e28e:	4603      	mov	r3, r0
 800e290:	2b00      	cmp	r3, #0
 800e292:	d019      	beq.n	800e2c8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e29a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e29c:	687a      	ldr	r2, [r7, #4]
 800e29e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800e2a2:	4610      	mov	r0, r2
 800e2a4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2a6:	e00f      	b.n	800e2c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f000 f9e1 	bl	800e670 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2ae:	e00b      	b.n	800e2c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e2b0:	6878      	ldr	r0, [r7, #4]
 800e2b2:	f000 f9dd 	bl	800e670 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2b6:	e007      	b.n	800e2c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e2b8:	6878      	ldr	r0, [r7, #4]
 800e2ba:	f000 f9d9 	bl	800e670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800e2c6:	e1bf      	b.n	800e648 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2c8:	bf00      	nop
    return;
 800e2ca:	e1bd      	b.n	800e648 <HAL_UART_IRQHandler+0x634>
 800e2cc:	10000001 	.word	0x10000001
 800e2d0:	04000120 	.word	0x04000120
 800e2d4:	0800f073 	.word	0x0800f073

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e2dc:	2b01      	cmp	r3, #1
 800e2de:	f040 8153 	bne.w	800e588 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e2e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e2e6:	f003 0310 	and.w	r3, r3, #16
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	f000 814c 	beq.w	800e588 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e2f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e2f4:	f003 0310 	and.w	r3, r3, #16
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	f000 8145 	beq.w	800e588 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	2210      	movs	r2, #16
 800e304:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	689b      	ldr	r3, [r3, #8]
 800e30c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e310:	2b40      	cmp	r3, #64	; 0x40
 800e312:	f040 80bb 	bne.w	800e48c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	685b      	ldr	r3, [r3, #4]
 800e320:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e324:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e328:	2b00      	cmp	r3, #0
 800e32a:	f000 818f 	beq.w	800e64c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e334:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e338:	429a      	cmp	r2, r3
 800e33a:	f080 8187 	bcs.w	800e64c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e344:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	f003 0320 	and.w	r3, r3, #32
 800e356:	2b00      	cmp	r3, #0
 800e358:	f040 8087 	bne.w	800e46a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e364:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e368:	e853 3f00 	ldrex	r3, [r3]
 800e36c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e370:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e378:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	461a      	mov	r2, r3
 800e382:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e386:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e38a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e38e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e392:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e396:	e841 2300 	strex	r3, r2, [r1]
 800e39a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e39e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d1da      	bne.n	800e35c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	3308      	adds	r3, #8
 800e3ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e3b0:	e853 3f00 	ldrex	r3, [r3]
 800e3b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e3b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e3b8:	f023 0301 	bic.w	r3, r3, #1
 800e3bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	3308      	adds	r3, #8
 800e3c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e3ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e3ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e3d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e3d6:	e841 2300 	strex	r3, r2, [r1]
 800e3da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e3dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d1e1      	bne.n	800e3a6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	3308      	adds	r3, #8
 800e3e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e3ec:	e853 3f00 	ldrex	r3, [r3]
 800e3f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e3f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e3f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e3f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	3308      	adds	r3, #8
 800e402:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e406:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e408:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e40a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e40c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e40e:	e841 2300 	strex	r3, r2, [r1]
 800e412:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e414:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e416:	2b00      	cmp	r3, #0
 800e418:	d1e3      	bne.n	800e3e2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	2220      	movs	r2, #32
 800e41e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	2200      	movs	r2, #0
 800e426:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e42e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e430:	e853 3f00 	ldrex	r3, [r3]
 800e434:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e436:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e438:	f023 0310 	bic.w	r3, r3, #16
 800e43c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	461a      	mov	r2, r3
 800e446:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e44a:	65bb      	str	r3, [r7, #88]	; 0x58
 800e44c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e44e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e450:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e452:	e841 2300 	strex	r3, r2, [r1]
 800e456:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e458:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d1e4      	bne.n	800e428 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e464:	4618      	mov	r0, r3
 800e466:	f7fb faa8 	bl	80099ba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2202      	movs	r2, #2
 800e46e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e47c:	b29b      	uxth	r3, r3
 800e47e:	1ad3      	subs	r3, r2, r3
 800e480:	b29b      	uxth	r3, r3
 800e482:	4619      	mov	r1, r3
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	f000 f8fd 	bl	800e684 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e48a:	e0df      	b.n	800e64c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e498:	b29b      	uxth	r3, r3
 800e49a:	1ad3      	subs	r3, r2, r3
 800e49c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e4a6:	b29b      	uxth	r3, r3
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	f000 80d1 	beq.w	800e650 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800e4ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	f000 80cc 	beq.w	800e650 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e4c0:	e853 3f00 	ldrex	r3, [r3]
 800e4c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e4c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e4c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e4cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e4da:	647b      	str	r3, [r7, #68]	; 0x44
 800e4dc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e4e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4e2:	e841 2300 	strex	r3, r2, [r1]
 800e4e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e4e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d1e4      	bne.n	800e4b8 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	3308      	adds	r3, #8
 800e4f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4f8:	e853 3f00 	ldrex	r3, [r3]
 800e4fc:	623b      	str	r3, [r7, #32]
   return(result);
 800e4fe:	6a3b      	ldr	r3, [r7, #32]
 800e500:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e504:	f023 0301 	bic.w	r3, r3, #1
 800e508:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	3308      	adds	r3, #8
 800e512:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e516:	633a      	str	r2, [r7, #48]	; 0x30
 800e518:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e51a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e51c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e51e:	e841 2300 	strex	r3, r2, [r1]
 800e522:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e526:	2b00      	cmp	r3, #0
 800e528:	d1e1      	bne.n	800e4ee <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2220      	movs	r2, #32
 800e52e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2200      	movs	r2, #0
 800e536:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2200      	movs	r2, #0
 800e53c:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e544:	693b      	ldr	r3, [r7, #16]
 800e546:	e853 3f00 	ldrex	r3, [r3]
 800e54a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	f023 0310 	bic.w	r3, r3, #16
 800e552:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	461a      	mov	r2, r3
 800e55c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e560:	61fb      	str	r3, [r7, #28]
 800e562:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e564:	69b9      	ldr	r1, [r7, #24]
 800e566:	69fa      	ldr	r2, [r7, #28]
 800e568:	e841 2300 	strex	r3, r2, [r1]
 800e56c:	617b      	str	r3, [r7, #20]
   return(result);
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	2b00      	cmp	r3, #0
 800e572:	d1e4      	bne.n	800e53e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	2202      	movs	r2, #2
 800e578:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e57a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e57e:	4619      	mov	r1, r3
 800e580:	6878      	ldr	r0, [r7, #4]
 800e582:	f000 f87f 	bl	800e684 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e586:	e063      	b.n	800e650 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e58c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e590:	2b00      	cmp	r3, #0
 800e592:	d00e      	beq.n	800e5b2 <HAL_UART_IRQHandler+0x59e>
 800e594:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e598:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d008      	beq.n	800e5b2 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e5a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e5aa:	6878      	ldr	r0, [r7, #4]
 800e5ac:	f000 ff44 	bl	800f438 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e5b0:	e051      	b.n	800e656 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e5b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d014      	beq.n	800e5e8 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e5be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e5c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d105      	bne.n	800e5d6 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e5ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e5ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d008      	beq.n	800e5e8 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d03a      	beq.n	800e654 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e5e2:	6878      	ldr	r0, [r7, #4]
 800e5e4:	4798      	blx	r3
    }
    return;
 800e5e6:	e035      	b.n	800e654 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e5e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e5ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d009      	beq.n	800e608 <HAL_UART_IRQHandler+0x5f4>
 800e5f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e5f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d003      	beq.n	800e608 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800e600:	6878      	ldr	r0, [r7, #4]
 800e602:	f000 feee 	bl	800f3e2 <UART_EndTransmit_IT>
    return;
 800e606:	e026      	b.n	800e656 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e60c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e610:	2b00      	cmp	r3, #0
 800e612:	d009      	beq.n	800e628 <HAL_UART_IRQHandler+0x614>
 800e614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e618:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d003      	beq.n	800e628 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e620:	6878      	ldr	r0, [r7, #4]
 800e622:	f000 ff1d 	bl	800f460 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e626:	e016      	b.n	800e656 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e62c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e630:	2b00      	cmp	r3, #0
 800e632:	d010      	beq.n	800e656 <HAL_UART_IRQHandler+0x642>
 800e634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e638:	2b00      	cmp	r3, #0
 800e63a:	da0c      	bge.n	800e656 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e63c:	6878      	ldr	r0, [r7, #4]
 800e63e:	f000 ff05 	bl	800f44c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e642:	e008      	b.n	800e656 <HAL_UART_IRQHandler+0x642>
      return;
 800e644:	bf00      	nop
 800e646:	e006      	b.n	800e656 <HAL_UART_IRQHandler+0x642>
    return;
 800e648:	bf00      	nop
 800e64a:	e004      	b.n	800e656 <HAL_UART_IRQHandler+0x642>
      return;
 800e64c:	bf00      	nop
 800e64e:	e002      	b.n	800e656 <HAL_UART_IRQHandler+0x642>
      return;
 800e650:	bf00      	nop
 800e652:	e000      	b.n	800e656 <HAL_UART_IRQHandler+0x642>
    return;
 800e654:	bf00      	nop
  }
}
 800e656:	37e8      	adds	r7, #232	; 0xe8
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b083      	sub	sp, #12
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e664:	bf00      	nop
 800e666:	370c      	adds	r7, #12
 800e668:	46bd      	mov	sp, r7
 800e66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e66e:	4770      	bx	lr

0800e670 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e670:	b480      	push	{r7}
 800e672:	b083      	sub	sp, #12
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e678:	bf00      	nop
 800e67a:	370c      	adds	r7, #12
 800e67c:	46bd      	mov	sp, r7
 800e67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e682:	4770      	bx	lr

0800e684 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e684:	b480      	push	{r7}
 800e686:	b083      	sub	sp, #12
 800e688:	af00      	add	r7, sp, #0
 800e68a:	6078      	str	r0, [r7, #4]
 800e68c:	460b      	mov	r3, r1
 800e68e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e690:	bf00      	nop
 800e692:	370c      	adds	r7, #12
 800e694:	46bd      	mov	sp, r7
 800e696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69a:	4770      	bx	lr

0800e69c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e69c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e6a0:	b08c      	sub	sp, #48	; 0x30
 800e6a2:	af00      	add	r7, sp, #0
 800e6a4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e6ac:	697b      	ldr	r3, [r7, #20]
 800e6ae:	689a      	ldr	r2, [r3, #8]
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	691b      	ldr	r3, [r3, #16]
 800e6b4:	431a      	orrs	r2, r3
 800e6b6:	697b      	ldr	r3, [r7, #20]
 800e6b8:	695b      	ldr	r3, [r3, #20]
 800e6ba:	431a      	orrs	r2, r3
 800e6bc:	697b      	ldr	r3, [r7, #20]
 800e6be:	69db      	ldr	r3, [r3, #28]
 800e6c0:	4313      	orrs	r3, r2
 800e6c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e6c4:	697b      	ldr	r3, [r7, #20]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	681a      	ldr	r2, [r3, #0]
 800e6ca:	4bab      	ldr	r3, [pc, #684]	; (800e978 <UART_SetConfig+0x2dc>)
 800e6cc:	4013      	ands	r3, r2
 800e6ce:	697a      	ldr	r2, [r7, #20]
 800e6d0:	6812      	ldr	r2, [r2, #0]
 800e6d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e6d4:	430b      	orrs	r3, r1
 800e6d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e6d8:	697b      	ldr	r3, [r7, #20]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	685b      	ldr	r3, [r3, #4]
 800e6de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e6e2:	697b      	ldr	r3, [r7, #20]
 800e6e4:	68da      	ldr	r2, [r3, #12]
 800e6e6:	697b      	ldr	r3, [r7, #20]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	430a      	orrs	r2, r1
 800e6ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e6ee:	697b      	ldr	r3, [r7, #20]
 800e6f0:	699b      	ldr	r3, [r3, #24]
 800e6f2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e6f4:	697b      	ldr	r3, [r7, #20]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	4aa0      	ldr	r2, [pc, #640]	; (800e97c <UART_SetConfig+0x2e0>)
 800e6fa:	4293      	cmp	r3, r2
 800e6fc:	d004      	beq.n	800e708 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	6a1b      	ldr	r3, [r3, #32]
 800e702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e704:	4313      	orrs	r3, r2
 800e706:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e708:	697b      	ldr	r3, [r7, #20]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	689b      	ldr	r3, [r3, #8]
 800e70e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800e712:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800e716:	697a      	ldr	r2, [r7, #20]
 800e718:	6812      	ldr	r2, [r2, #0]
 800e71a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e71c:	430b      	orrs	r3, r1
 800e71e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e720:	697b      	ldr	r3, [r7, #20]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e726:	f023 010f 	bic.w	r1, r3, #15
 800e72a:	697b      	ldr	r3, [r7, #20]
 800e72c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e72e:	697b      	ldr	r3, [r7, #20]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	430a      	orrs	r2, r1
 800e734:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e736:	697b      	ldr	r3, [r7, #20]
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	4a91      	ldr	r2, [pc, #580]	; (800e980 <UART_SetConfig+0x2e4>)
 800e73c:	4293      	cmp	r3, r2
 800e73e:	d125      	bne.n	800e78c <UART_SetConfig+0xf0>
 800e740:	4b90      	ldr	r3, [pc, #576]	; (800e984 <UART_SetConfig+0x2e8>)
 800e742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e746:	f003 0303 	and.w	r3, r3, #3
 800e74a:	2b03      	cmp	r3, #3
 800e74c:	d81a      	bhi.n	800e784 <UART_SetConfig+0xe8>
 800e74e:	a201      	add	r2, pc, #4	; (adr r2, 800e754 <UART_SetConfig+0xb8>)
 800e750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e754:	0800e765 	.word	0x0800e765
 800e758:	0800e775 	.word	0x0800e775
 800e75c:	0800e76d 	.word	0x0800e76d
 800e760:	0800e77d 	.word	0x0800e77d
 800e764:	2301      	movs	r3, #1
 800e766:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e76a:	e0d6      	b.n	800e91a <UART_SetConfig+0x27e>
 800e76c:	2302      	movs	r3, #2
 800e76e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e772:	e0d2      	b.n	800e91a <UART_SetConfig+0x27e>
 800e774:	2304      	movs	r3, #4
 800e776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e77a:	e0ce      	b.n	800e91a <UART_SetConfig+0x27e>
 800e77c:	2308      	movs	r3, #8
 800e77e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e782:	e0ca      	b.n	800e91a <UART_SetConfig+0x27e>
 800e784:	2310      	movs	r3, #16
 800e786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e78a:	e0c6      	b.n	800e91a <UART_SetConfig+0x27e>
 800e78c:	697b      	ldr	r3, [r7, #20]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	4a7d      	ldr	r2, [pc, #500]	; (800e988 <UART_SetConfig+0x2ec>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d138      	bne.n	800e808 <UART_SetConfig+0x16c>
 800e796:	4b7b      	ldr	r3, [pc, #492]	; (800e984 <UART_SetConfig+0x2e8>)
 800e798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e79c:	f003 030c 	and.w	r3, r3, #12
 800e7a0:	2b0c      	cmp	r3, #12
 800e7a2:	d82d      	bhi.n	800e800 <UART_SetConfig+0x164>
 800e7a4:	a201      	add	r2, pc, #4	; (adr r2, 800e7ac <UART_SetConfig+0x110>)
 800e7a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7aa:	bf00      	nop
 800e7ac:	0800e7e1 	.word	0x0800e7e1
 800e7b0:	0800e801 	.word	0x0800e801
 800e7b4:	0800e801 	.word	0x0800e801
 800e7b8:	0800e801 	.word	0x0800e801
 800e7bc:	0800e7f1 	.word	0x0800e7f1
 800e7c0:	0800e801 	.word	0x0800e801
 800e7c4:	0800e801 	.word	0x0800e801
 800e7c8:	0800e801 	.word	0x0800e801
 800e7cc:	0800e7e9 	.word	0x0800e7e9
 800e7d0:	0800e801 	.word	0x0800e801
 800e7d4:	0800e801 	.word	0x0800e801
 800e7d8:	0800e801 	.word	0x0800e801
 800e7dc:	0800e7f9 	.word	0x0800e7f9
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7e6:	e098      	b.n	800e91a <UART_SetConfig+0x27e>
 800e7e8:	2302      	movs	r3, #2
 800e7ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7ee:	e094      	b.n	800e91a <UART_SetConfig+0x27e>
 800e7f0:	2304      	movs	r3, #4
 800e7f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7f6:	e090      	b.n	800e91a <UART_SetConfig+0x27e>
 800e7f8:	2308      	movs	r3, #8
 800e7fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7fe:	e08c      	b.n	800e91a <UART_SetConfig+0x27e>
 800e800:	2310      	movs	r3, #16
 800e802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e806:	e088      	b.n	800e91a <UART_SetConfig+0x27e>
 800e808:	697b      	ldr	r3, [r7, #20]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	4a5f      	ldr	r2, [pc, #380]	; (800e98c <UART_SetConfig+0x2f0>)
 800e80e:	4293      	cmp	r3, r2
 800e810:	d125      	bne.n	800e85e <UART_SetConfig+0x1c2>
 800e812:	4b5c      	ldr	r3, [pc, #368]	; (800e984 <UART_SetConfig+0x2e8>)
 800e814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e818:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e81c:	2b30      	cmp	r3, #48	; 0x30
 800e81e:	d016      	beq.n	800e84e <UART_SetConfig+0x1b2>
 800e820:	2b30      	cmp	r3, #48	; 0x30
 800e822:	d818      	bhi.n	800e856 <UART_SetConfig+0x1ba>
 800e824:	2b20      	cmp	r3, #32
 800e826:	d00a      	beq.n	800e83e <UART_SetConfig+0x1a2>
 800e828:	2b20      	cmp	r3, #32
 800e82a:	d814      	bhi.n	800e856 <UART_SetConfig+0x1ba>
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d002      	beq.n	800e836 <UART_SetConfig+0x19a>
 800e830:	2b10      	cmp	r3, #16
 800e832:	d008      	beq.n	800e846 <UART_SetConfig+0x1aa>
 800e834:	e00f      	b.n	800e856 <UART_SetConfig+0x1ba>
 800e836:	2300      	movs	r3, #0
 800e838:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e83c:	e06d      	b.n	800e91a <UART_SetConfig+0x27e>
 800e83e:	2302      	movs	r3, #2
 800e840:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e844:	e069      	b.n	800e91a <UART_SetConfig+0x27e>
 800e846:	2304      	movs	r3, #4
 800e848:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e84c:	e065      	b.n	800e91a <UART_SetConfig+0x27e>
 800e84e:	2308      	movs	r3, #8
 800e850:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e854:	e061      	b.n	800e91a <UART_SetConfig+0x27e>
 800e856:	2310      	movs	r3, #16
 800e858:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e85c:	e05d      	b.n	800e91a <UART_SetConfig+0x27e>
 800e85e:	697b      	ldr	r3, [r7, #20]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	4a4b      	ldr	r2, [pc, #300]	; (800e990 <UART_SetConfig+0x2f4>)
 800e864:	4293      	cmp	r3, r2
 800e866:	d125      	bne.n	800e8b4 <UART_SetConfig+0x218>
 800e868:	4b46      	ldr	r3, [pc, #280]	; (800e984 <UART_SetConfig+0x2e8>)
 800e86a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e86e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e872:	2bc0      	cmp	r3, #192	; 0xc0
 800e874:	d016      	beq.n	800e8a4 <UART_SetConfig+0x208>
 800e876:	2bc0      	cmp	r3, #192	; 0xc0
 800e878:	d818      	bhi.n	800e8ac <UART_SetConfig+0x210>
 800e87a:	2b80      	cmp	r3, #128	; 0x80
 800e87c:	d00a      	beq.n	800e894 <UART_SetConfig+0x1f8>
 800e87e:	2b80      	cmp	r3, #128	; 0x80
 800e880:	d814      	bhi.n	800e8ac <UART_SetConfig+0x210>
 800e882:	2b00      	cmp	r3, #0
 800e884:	d002      	beq.n	800e88c <UART_SetConfig+0x1f0>
 800e886:	2b40      	cmp	r3, #64	; 0x40
 800e888:	d008      	beq.n	800e89c <UART_SetConfig+0x200>
 800e88a:	e00f      	b.n	800e8ac <UART_SetConfig+0x210>
 800e88c:	2300      	movs	r3, #0
 800e88e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e892:	e042      	b.n	800e91a <UART_SetConfig+0x27e>
 800e894:	2302      	movs	r3, #2
 800e896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e89a:	e03e      	b.n	800e91a <UART_SetConfig+0x27e>
 800e89c:	2304      	movs	r3, #4
 800e89e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8a2:	e03a      	b.n	800e91a <UART_SetConfig+0x27e>
 800e8a4:	2308      	movs	r3, #8
 800e8a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8aa:	e036      	b.n	800e91a <UART_SetConfig+0x27e>
 800e8ac:	2310      	movs	r3, #16
 800e8ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8b2:	e032      	b.n	800e91a <UART_SetConfig+0x27e>
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	4a30      	ldr	r2, [pc, #192]	; (800e97c <UART_SetConfig+0x2e0>)
 800e8ba:	4293      	cmp	r3, r2
 800e8bc:	d12a      	bne.n	800e914 <UART_SetConfig+0x278>
 800e8be:	4b31      	ldr	r3, [pc, #196]	; (800e984 <UART_SetConfig+0x2e8>)
 800e8c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e8c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8cc:	d01a      	beq.n	800e904 <UART_SetConfig+0x268>
 800e8ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8d2:	d81b      	bhi.n	800e90c <UART_SetConfig+0x270>
 800e8d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8d8:	d00c      	beq.n	800e8f4 <UART_SetConfig+0x258>
 800e8da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8de:	d815      	bhi.n	800e90c <UART_SetConfig+0x270>
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d003      	beq.n	800e8ec <UART_SetConfig+0x250>
 800e8e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e8e8:	d008      	beq.n	800e8fc <UART_SetConfig+0x260>
 800e8ea:	e00f      	b.n	800e90c <UART_SetConfig+0x270>
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8f2:	e012      	b.n	800e91a <UART_SetConfig+0x27e>
 800e8f4:	2302      	movs	r3, #2
 800e8f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e8fa:	e00e      	b.n	800e91a <UART_SetConfig+0x27e>
 800e8fc:	2304      	movs	r3, #4
 800e8fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e902:	e00a      	b.n	800e91a <UART_SetConfig+0x27e>
 800e904:	2308      	movs	r3, #8
 800e906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e90a:	e006      	b.n	800e91a <UART_SetConfig+0x27e>
 800e90c:	2310      	movs	r3, #16
 800e90e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e912:	e002      	b.n	800e91a <UART_SetConfig+0x27e>
 800e914:	2310      	movs	r3, #16
 800e916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e91a:	697b      	ldr	r3, [r7, #20]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	4a17      	ldr	r2, [pc, #92]	; (800e97c <UART_SetConfig+0x2e0>)
 800e920:	4293      	cmp	r3, r2
 800e922:	f040 80a8 	bne.w	800ea76 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e926:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e92a:	2b08      	cmp	r3, #8
 800e92c:	d834      	bhi.n	800e998 <UART_SetConfig+0x2fc>
 800e92e:	a201      	add	r2, pc, #4	; (adr r2, 800e934 <UART_SetConfig+0x298>)
 800e930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e934:	0800e959 	.word	0x0800e959
 800e938:	0800e999 	.word	0x0800e999
 800e93c:	0800e961 	.word	0x0800e961
 800e940:	0800e999 	.word	0x0800e999
 800e944:	0800e967 	.word	0x0800e967
 800e948:	0800e999 	.word	0x0800e999
 800e94c:	0800e999 	.word	0x0800e999
 800e950:	0800e999 	.word	0x0800e999
 800e954:	0800e96f 	.word	0x0800e96f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e958:	f7fc fd34 	bl	800b3c4 <HAL_RCC_GetPCLK1Freq>
 800e95c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e95e:	e021      	b.n	800e9a4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e960:	4b0c      	ldr	r3, [pc, #48]	; (800e994 <UART_SetConfig+0x2f8>)
 800e962:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e964:	e01e      	b.n	800e9a4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e966:	f7fc fcbf 	bl	800b2e8 <HAL_RCC_GetSysClockFreq>
 800e96a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800e96c:	e01a      	b.n	800e9a4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e96e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e972:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800e974:	e016      	b.n	800e9a4 <UART_SetConfig+0x308>
 800e976:	bf00      	nop
 800e978:	cfff69f3 	.word	0xcfff69f3
 800e97c:	40008000 	.word	0x40008000
 800e980:	40013800 	.word	0x40013800
 800e984:	40021000 	.word	0x40021000
 800e988:	40004400 	.word	0x40004400
 800e98c:	40004800 	.word	0x40004800
 800e990:	40004c00 	.word	0x40004c00
 800e994:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800e998:	2300      	movs	r3, #0
 800e99a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800e99c:	2301      	movs	r3, #1
 800e99e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800e9a2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e9a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	f000 812a 	beq.w	800ec00 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e9ac:	697b      	ldr	r3, [r7, #20]
 800e9ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9b0:	4a9e      	ldr	r2, [pc, #632]	; (800ec2c <UART_SetConfig+0x590>)
 800e9b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9b6:	461a      	mov	r2, r3
 800e9b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9ba:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9be:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	685a      	ldr	r2, [r3, #4]
 800e9c4:	4613      	mov	r3, r2
 800e9c6:	005b      	lsls	r3, r3, #1
 800e9c8:	4413      	add	r3, r2
 800e9ca:	69ba      	ldr	r2, [r7, #24]
 800e9cc:	429a      	cmp	r2, r3
 800e9ce:	d305      	bcc.n	800e9dc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e9d0:	697b      	ldr	r3, [r7, #20]
 800e9d2:	685b      	ldr	r3, [r3, #4]
 800e9d4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9d6:	69ba      	ldr	r2, [r7, #24]
 800e9d8:	429a      	cmp	r2, r3
 800e9da:	d903      	bls.n	800e9e4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800e9dc:	2301      	movs	r3, #1
 800e9de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800e9e2:	e10d      	b.n	800ec00 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	60bb      	str	r3, [r7, #8]
 800e9ea:	60fa      	str	r2, [r7, #12]
 800e9ec:	697b      	ldr	r3, [r7, #20]
 800e9ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9f0:	4a8e      	ldr	r2, [pc, #568]	; (800ec2c <UART_SetConfig+0x590>)
 800e9f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9f6:	b29b      	uxth	r3, r3
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	603b      	str	r3, [r7, #0]
 800e9fc:	607a      	str	r2, [r7, #4]
 800e9fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ea06:	f7f2 f967 	bl	8000cd8 <__aeabi_uldivmod>
 800ea0a:	4602      	mov	r2, r0
 800ea0c:	460b      	mov	r3, r1
 800ea0e:	4610      	mov	r0, r2
 800ea10:	4619      	mov	r1, r3
 800ea12:	f04f 0200 	mov.w	r2, #0
 800ea16:	f04f 0300 	mov.w	r3, #0
 800ea1a:	020b      	lsls	r3, r1, #8
 800ea1c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ea20:	0202      	lsls	r2, r0, #8
 800ea22:	6979      	ldr	r1, [r7, #20]
 800ea24:	6849      	ldr	r1, [r1, #4]
 800ea26:	0849      	lsrs	r1, r1, #1
 800ea28:	2000      	movs	r0, #0
 800ea2a:	460c      	mov	r4, r1
 800ea2c:	4605      	mov	r5, r0
 800ea2e:	eb12 0804 	adds.w	r8, r2, r4
 800ea32:	eb43 0905 	adc.w	r9, r3, r5
 800ea36:	697b      	ldr	r3, [r7, #20]
 800ea38:	685b      	ldr	r3, [r3, #4]
 800ea3a:	2200      	movs	r2, #0
 800ea3c:	469a      	mov	sl, r3
 800ea3e:	4693      	mov	fp, r2
 800ea40:	4652      	mov	r2, sl
 800ea42:	465b      	mov	r3, fp
 800ea44:	4640      	mov	r0, r8
 800ea46:	4649      	mov	r1, r9
 800ea48:	f7f2 f946 	bl	8000cd8 <__aeabi_uldivmod>
 800ea4c:	4602      	mov	r2, r0
 800ea4e:	460b      	mov	r3, r1
 800ea50:	4613      	mov	r3, r2
 800ea52:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea54:	6a3b      	ldr	r3, [r7, #32]
 800ea56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ea5a:	d308      	bcc.n	800ea6e <UART_SetConfig+0x3d2>
 800ea5c:	6a3b      	ldr	r3, [r7, #32]
 800ea5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea62:	d204      	bcs.n	800ea6e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800ea64:	697b      	ldr	r3, [r7, #20]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	6a3a      	ldr	r2, [r7, #32]
 800ea6a:	60da      	str	r2, [r3, #12]
 800ea6c:	e0c8      	b.n	800ec00 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800ea6e:	2301      	movs	r3, #1
 800ea70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800ea74:	e0c4      	b.n	800ec00 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea76:	697b      	ldr	r3, [r7, #20]
 800ea78:	69db      	ldr	r3, [r3, #28]
 800ea7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea7e:	d167      	bne.n	800eb50 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800ea80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ea84:	2b08      	cmp	r3, #8
 800ea86:	d828      	bhi.n	800eada <UART_SetConfig+0x43e>
 800ea88:	a201      	add	r2, pc, #4	; (adr r2, 800ea90 <UART_SetConfig+0x3f4>)
 800ea8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea8e:	bf00      	nop
 800ea90:	0800eab5 	.word	0x0800eab5
 800ea94:	0800eabd 	.word	0x0800eabd
 800ea98:	0800eac5 	.word	0x0800eac5
 800ea9c:	0800eadb 	.word	0x0800eadb
 800eaa0:	0800eacb 	.word	0x0800eacb
 800eaa4:	0800eadb 	.word	0x0800eadb
 800eaa8:	0800eadb 	.word	0x0800eadb
 800eaac:	0800eadb 	.word	0x0800eadb
 800eab0:	0800ead3 	.word	0x0800ead3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eab4:	f7fc fc86 	bl	800b3c4 <HAL_RCC_GetPCLK1Freq>
 800eab8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eaba:	e014      	b.n	800eae6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eabc:	f7fc fc98 	bl	800b3f0 <HAL_RCC_GetPCLK2Freq>
 800eac0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eac2:	e010      	b.n	800eae6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eac4:	4b5a      	ldr	r3, [pc, #360]	; (800ec30 <UART_SetConfig+0x594>)
 800eac6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800eac8:	e00d      	b.n	800eae6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eaca:	f7fc fc0d 	bl	800b2e8 <HAL_RCC_GetSysClockFreq>
 800eace:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800ead0:	e009      	b.n	800eae6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ead2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ead6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800ead8:	e005      	b.n	800eae6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800eada:	2300      	movs	r3, #0
 800eadc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800eade:	2301      	movs	r3, #1
 800eae0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800eae4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	f000 8089 	beq.w	800ec00 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eaee:	697b      	ldr	r3, [r7, #20]
 800eaf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eaf2:	4a4e      	ldr	r2, [pc, #312]	; (800ec2c <UART_SetConfig+0x590>)
 800eaf4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eaf8:	461a      	mov	r2, r3
 800eafa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eafc:	fbb3 f3f2 	udiv	r3, r3, r2
 800eb00:	005a      	lsls	r2, r3, #1
 800eb02:	697b      	ldr	r3, [r7, #20]
 800eb04:	685b      	ldr	r3, [r3, #4]
 800eb06:	085b      	lsrs	r3, r3, #1
 800eb08:	441a      	add	r2, r3
 800eb0a:	697b      	ldr	r3, [r7, #20]
 800eb0c:	685b      	ldr	r3, [r3, #4]
 800eb0e:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb12:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eb14:	6a3b      	ldr	r3, [r7, #32]
 800eb16:	2b0f      	cmp	r3, #15
 800eb18:	d916      	bls.n	800eb48 <UART_SetConfig+0x4ac>
 800eb1a:	6a3b      	ldr	r3, [r7, #32]
 800eb1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb20:	d212      	bcs.n	800eb48 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eb22:	6a3b      	ldr	r3, [r7, #32]
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	f023 030f 	bic.w	r3, r3, #15
 800eb2a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eb2c:	6a3b      	ldr	r3, [r7, #32]
 800eb2e:	085b      	lsrs	r3, r3, #1
 800eb30:	b29b      	uxth	r3, r3
 800eb32:	f003 0307 	and.w	r3, r3, #7
 800eb36:	b29a      	uxth	r2, r3
 800eb38:	8bfb      	ldrh	r3, [r7, #30]
 800eb3a:	4313      	orrs	r3, r2
 800eb3c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800eb3e:	697b      	ldr	r3, [r7, #20]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	8bfa      	ldrh	r2, [r7, #30]
 800eb44:	60da      	str	r2, [r3, #12]
 800eb46:	e05b      	b.n	800ec00 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800eb48:	2301      	movs	r3, #1
 800eb4a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800eb4e:	e057      	b.n	800ec00 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800eb50:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800eb54:	2b08      	cmp	r3, #8
 800eb56:	d828      	bhi.n	800ebaa <UART_SetConfig+0x50e>
 800eb58:	a201      	add	r2, pc, #4	; (adr r2, 800eb60 <UART_SetConfig+0x4c4>)
 800eb5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb5e:	bf00      	nop
 800eb60:	0800eb85 	.word	0x0800eb85
 800eb64:	0800eb8d 	.word	0x0800eb8d
 800eb68:	0800eb95 	.word	0x0800eb95
 800eb6c:	0800ebab 	.word	0x0800ebab
 800eb70:	0800eb9b 	.word	0x0800eb9b
 800eb74:	0800ebab 	.word	0x0800ebab
 800eb78:	0800ebab 	.word	0x0800ebab
 800eb7c:	0800ebab 	.word	0x0800ebab
 800eb80:	0800eba3 	.word	0x0800eba3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb84:	f7fc fc1e 	bl	800b3c4 <HAL_RCC_GetPCLK1Freq>
 800eb88:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eb8a:	e014      	b.n	800ebb6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb8c:	f7fc fc30 	bl	800b3f0 <HAL_RCC_GetPCLK2Freq>
 800eb90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eb92:	e010      	b.n	800ebb6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eb94:	4b26      	ldr	r3, [pc, #152]	; (800ec30 <UART_SetConfig+0x594>)
 800eb96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800eb98:	e00d      	b.n	800ebb6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eb9a:	f7fc fba5 	bl	800b2e8 <HAL_RCC_GetSysClockFreq>
 800eb9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800eba0:	e009      	b.n	800ebb6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eba2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eba6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800eba8:	e005      	b.n	800ebb6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800ebaa:	2300      	movs	r3, #0
 800ebac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800ebae:	2301      	movs	r3, #1
 800ebb0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800ebb4:	bf00      	nop
    }

    if (pclk != 0U)
 800ebb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d021      	beq.n	800ec00 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ebbc:	697b      	ldr	r3, [r7, #20]
 800ebbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebc0:	4a1a      	ldr	r2, [pc, #104]	; (800ec2c <UART_SetConfig+0x590>)
 800ebc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ebc6:	461a      	mov	r2, r3
 800ebc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebca:	fbb3 f2f2 	udiv	r2, r3, r2
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	685b      	ldr	r3, [r3, #4]
 800ebd2:	085b      	lsrs	r3, r3, #1
 800ebd4:	441a      	add	r2, r3
 800ebd6:	697b      	ldr	r3, [r7, #20]
 800ebd8:	685b      	ldr	r3, [r3, #4]
 800ebda:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebde:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ebe0:	6a3b      	ldr	r3, [r7, #32]
 800ebe2:	2b0f      	cmp	r3, #15
 800ebe4:	d909      	bls.n	800ebfa <UART_SetConfig+0x55e>
 800ebe6:	6a3b      	ldr	r3, [r7, #32]
 800ebe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ebec:	d205      	bcs.n	800ebfa <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ebee:	6a3b      	ldr	r3, [r7, #32]
 800ebf0:	b29a      	uxth	r2, r3
 800ebf2:	697b      	ldr	r3, [r7, #20]
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	60da      	str	r2, [r3, #12]
 800ebf8:	e002      	b.n	800ec00 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ec00:	697b      	ldr	r3, [r7, #20]
 800ec02:	2201      	movs	r2, #1
 800ec04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	2201      	movs	r2, #1
 800ec0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	2200      	movs	r2, #0
 800ec14:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	2200      	movs	r2, #0
 800ec1a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ec1c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800ec20:	4618      	mov	r0, r3
 800ec22:	3730      	adds	r7, #48	; 0x30
 800ec24:	46bd      	mov	sp, r7
 800ec26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ec2a:	bf00      	nop
 800ec2c:	08016134 	.word	0x08016134
 800ec30:	00f42400 	.word	0x00f42400

0800ec34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ec34:	b480      	push	{r7}
 800ec36:	b083      	sub	sp, #12
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec40:	f003 0308 	and.w	r3, r3, #8
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d00a      	beq.n	800ec5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	685b      	ldr	r3, [r3, #4]
 800ec4e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	430a      	orrs	r2, r1
 800ec5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec62:	f003 0301 	and.w	r3, r3, #1
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d00a      	beq.n	800ec80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	685b      	ldr	r3, [r3, #4]
 800ec70:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	430a      	orrs	r2, r1
 800ec7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec84:	f003 0302 	and.w	r3, r3, #2
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d00a      	beq.n	800eca2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	685b      	ldr	r3, [r3, #4]
 800ec92:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	430a      	orrs	r2, r1
 800eca0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eca6:	f003 0304 	and.w	r3, r3, #4
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d00a      	beq.n	800ecc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	685b      	ldr	r3, [r3, #4]
 800ecb4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	430a      	orrs	r2, r1
 800ecc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecc8:	f003 0310 	and.w	r3, r3, #16
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d00a      	beq.n	800ece6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	689b      	ldr	r3, [r3, #8]
 800ecd6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	430a      	orrs	r2, r1
 800ece4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecea:	f003 0320 	and.w	r3, r3, #32
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	d00a      	beq.n	800ed08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	689b      	ldr	r3, [r3, #8]
 800ecf8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	430a      	orrs	r2, r1
 800ed06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d01a      	beq.n	800ed4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	685b      	ldr	r3, [r3, #4]
 800ed1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	430a      	orrs	r2, r1
 800ed28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed32:	d10a      	bne.n	800ed4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	685b      	ldr	r3, [r3, #4]
 800ed3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	430a      	orrs	r2, r1
 800ed48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d00a      	beq.n	800ed6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	685b      	ldr	r3, [r3, #4]
 800ed5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	430a      	orrs	r2, r1
 800ed6a:	605a      	str	r2, [r3, #4]
  }
}
 800ed6c:	bf00      	nop
 800ed6e:	370c      	adds	r7, #12
 800ed70:	46bd      	mov	sp, r7
 800ed72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed76:	4770      	bx	lr

0800ed78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b098      	sub	sp, #96	; 0x60
 800ed7c:	af02      	add	r7, sp, #8
 800ed7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	2200      	movs	r2, #0
 800ed84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ed88:	f7f7 fe8a 	bl	8006aa0 <HAL_GetTick>
 800ed8c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	f003 0308 	and.w	r3, r3, #8
 800ed98:	2b08      	cmp	r3, #8
 800ed9a:	d12f      	bne.n	800edfc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ed9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800eda0:	9300      	str	r3, [sp, #0]
 800eda2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800eda4:	2200      	movs	r2, #0
 800eda6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800edaa:	6878      	ldr	r0, [r7, #4]
 800edac:	f000 f88e 	bl	800eecc <UART_WaitOnFlagUntilTimeout>
 800edb0:	4603      	mov	r3, r0
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d022      	beq.n	800edfc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edbe:	e853 3f00 	ldrex	r3, [r3]
 800edc2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800edc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800edca:	653b      	str	r3, [r7, #80]	; 0x50
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	461a      	mov	r2, r3
 800edd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800edd4:	647b      	str	r3, [r7, #68]	; 0x44
 800edd6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edd8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800edda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eddc:	e841 2300 	strex	r3, r2, [r1]
 800ede0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ede2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d1e6      	bne.n	800edb6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	2220      	movs	r2, #32
 800edec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	2200      	movs	r2, #0
 800edf4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800edf8:	2303      	movs	r3, #3
 800edfa:	e063      	b.n	800eec4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	f003 0304 	and.w	r3, r3, #4
 800ee06:	2b04      	cmp	r3, #4
 800ee08:	d149      	bne.n	800ee9e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ee0a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ee0e:	9300      	str	r3, [sp, #0]
 800ee10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee12:	2200      	movs	r2, #0
 800ee14:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ee18:	6878      	ldr	r0, [r7, #4]
 800ee1a:	f000 f857 	bl	800eecc <UART_WaitOnFlagUntilTimeout>
 800ee1e:	4603      	mov	r3, r0
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d03c      	beq.n	800ee9e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee2c:	e853 3f00 	ldrex	r3, [r3]
 800ee30:	623b      	str	r3, [r7, #32]
   return(result);
 800ee32:	6a3b      	ldr	r3, [r7, #32]
 800ee34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ee38:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	461a      	mov	r2, r3
 800ee40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee42:	633b      	str	r3, [r7, #48]	; 0x30
 800ee44:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ee48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee4a:	e841 2300 	strex	r3, r2, [r1]
 800ee4e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ee50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d1e6      	bne.n	800ee24 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	3308      	adds	r3, #8
 800ee5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee5e:	693b      	ldr	r3, [r7, #16]
 800ee60:	e853 3f00 	ldrex	r3, [r3]
 800ee64:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	f023 0301 	bic.w	r3, r3, #1
 800ee6c:	64bb      	str	r3, [r7, #72]	; 0x48
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	3308      	adds	r3, #8
 800ee74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ee76:	61fa      	str	r2, [r7, #28]
 800ee78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee7a:	69b9      	ldr	r1, [r7, #24]
 800ee7c:	69fa      	ldr	r2, [r7, #28]
 800ee7e:	e841 2300 	strex	r3, r2, [r1]
 800ee82:	617b      	str	r3, [r7, #20]
   return(result);
 800ee84:	697b      	ldr	r3, [r7, #20]
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d1e5      	bne.n	800ee56 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2220      	movs	r2, #32
 800ee8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2200      	movs	r2, #0
 800ee96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ee9a:	2303      	movs	r3, #3
 800ee9c:	e012      	b.n	800eec4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	2220      	movs	r2, #32
 800eea2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2220      	movs	r2, #32
 800eeaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2200      	movs	r2, #0
 800eebe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800eec2:	2300      	movs	r3, #0
}
 800eec4:	4618      	mov	r0, r3
 800eec6:	3758      	adds	r7, #88	; 0x58
 800eec8:	46bd      	mov	sp, r7
 800eeca:	bd80      	pop	{r7, pc}

0800eecc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800eecc:	b580      	push	{r7, lr}
 800eece:	b084      	sub	sp, #16
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	60f8      	str	r0, [r7, #12]
 800eed4:	60b9      	str	r1, [r7, #8]
 800eed6:	603b      	str	r3, [r7, #0]
 800eed8:	4613      	mov	r3, r2
 800eeda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eedc:	e04f      	b.n	800ef7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eede:	69bb      	ldr	r3, [r7, #24]
 800eee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eee4:	d04b      	beq.n	800ef7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800eee6:	f7f7 fddb 	bl	8006aa0 <HAL_GetTick>
 800eeea:	4602      	mov	r2, r0
 800eeec:	683b      	ldr	r3, [r7, #0]
 800eeee:	1ad3      	subs	r3, r2, r3
 800eef0:	69ba      	ldr	r2, [r7, #24]
 800eef2:	429a      	cmp	r2, r3
 800eef4:	d302      	bcc.n	800eefc <UART_WaitOnFlagUntilTimeout+0x30>
 800eef6:	69bb      	ldr	r3, [r7, #24]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d101      	bne.n	800ef00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800eefc:	2303      	movs	r3, #3
 800eefe:	e04e      	b.n	800ef9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	f003 0304 	and.w	r3, r3, #4
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d037      	beq.n	800ef7e <UART_WaitOnFlagUntilTimeout+0xb2>
 800ef0e:	68bb      	ldr	r3, [r7, #8]
 800ef10:	2b80      	cmp	r3, #128	; 0x80
 800ef12:	d034      	beq.n	800ef7e <UART_WaitOnFlagUntilTimeout+0xb2>
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	2b40      	cmp	r3, #64	; 0x40
 800ef18:	d031      	beq.n	800ef7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	69db      	ldr	r3, [r3, #28]
 800ef20:	f003 0308 	and.w	r3, r3, #8
 800ef24:	2b08      	cmp	r3, #8
 800ef26:	d110      	bne.n	800ef4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	2208      	movs	r2, #8
 800ef2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ef30:	68f8      	ldr	r0, [r7, #12]
 800ef32:	f000 f838 	bl	800efa6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	2208      	movs	r2, #8
 800ef3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	2200      	movs	r2, #0
 800ef42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800ef46:	2301      	movs	r3, #1
 800ef48:	e029      	b.n	800ef9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	69db      	ldr	r3, [r3, #28]
 800ef50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ef54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ef58:	d111      	bne.n	800ef7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ef62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ef64:	68f8      	ldr	r0, [r7, #12]
 800ef66:	f000 f81e 	bl	800efa6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	2220      	movs	r2, #32
 800ef6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	2200      	movs	r2, #0
 800ef76:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800ef7a:	2303      	movs	r3, #3
 800ef7c:	e00f      	b.n	800ef9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	69da      	ldr	r2, [r3, #28]
 800ef84:	68bb      	ldr	r3, [r7, #8]
 800ef86:	4013      	ands	r3, r2
 800ef88:	68ba      	ldr	r2, [r7, #8]
 800ef8a:	429a      	cmp	r2, r3
 800ef8c:	bf0c      	ite	eq
 800ef8e:	2301      	moveq	r3, #1
 800ef90:	2300      	movne	r3, #0
 800ef92:	b2db      	uxtb	r3, r3
 800ef94:	461a      	mov	r2, r3
 800ef96:	79fb      	ldrb	r3, [r7, #7]
 800ef98:	429a      	cmp	r2, r3
 800ef9a:	d0a0      	beq.n	800eede <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ef9c:	2300      	movs	r3, #0
}
 800ef9e:	4618      	mov	r0, r3
 800efa0:	3710      	adds	r7, #16
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}

0800efa6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800efa6:	b480      	push	{r7}
 800efa8:	b095      	sub	sp, #84	; 0x54
 800efaa:	af00      	add	r7, sp, #0
 800efac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efb6:	e853 3f00 	ldrex	r3, [r3]
 800efba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800efbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efbe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800efc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	461a      	mov	r2, r3
 800efca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efcc:	643b      	str	r3, [r7, #64]	; 0x40
 800efce:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efd0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800efd2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800efd4:	e841 2300 	strex	r3, r2, [r1]
 800efd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800efda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d1e6      	bne.n	800efae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	3308      	adds	r3, #8
 800efe6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efe8:	6a3b      	ldr	r3, [r7, #32]
 800efea:	e853 3f00 	ldrex	r3, [r3]
 800efee:	61fb      	str	r3, [r7, #28]
   return(result);
 800eff0:	69fb      	ldr	r3, [r7, #28]
 800eff2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800eff6:	f023 0301 	bic.w	r3, r3, #1
 800effa:	64bb      	str	r3, [r7, #72]	; 0x48
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	3308      	adds	r3, #8
 800f002:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f004:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f006:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f008:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f00a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f00c:	e841 2300 	strex	r3, r2, [r1]
 800f010:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f014:	2b00      	cmp	r3, #0
 800f016:	d1e3      	bne.n	800efe0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f01c:	2b01      	cmp	r3, #1
 800f01e:	d118      	bne.n	800f052 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	e853 3f00 	ldrex	r3, [r3]
 800f02c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f02e:	68bb      	ldr	r3, [r7, #8]
 800f030:	f023 0310 	bic.w	r3, r3, #16
 800f034:	647b      	str	r3, [r7, #68]	; 0x44
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	461a      	mov	r2, r3
 800f03c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f03e:	61bb      	str	r3, [r7, #24]
 800f040:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f042:	6979      	ldr	r1, [r7, #20]
 800f044:	69ba      	ldr	r2, [r7, #24]
 800f046:	e841 2300 	strex	r3, r2, [r1]
 800f04a:	613b      	str	r3, [r7, #16]
   return(result);
 800f04c:	693b      	ldr	r3, [r7, #16]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d1e6      	bne.n	800f020 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2220      	movs	r2, #32
 800f056:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2200      	movs	r2, #0
 800f05e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2200      	movs	r2, #0
 800f064:	675a      	str	r2, [r3, #116]	; 0x74
}
 800f066:	bf00      	nop
 800f068:	3754      	adds	r7, #84	; 0x54
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr

0800f072 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f072:	b580      	push	{r7, lr}
 800f074:	b084      	sub	sp, #16
 800f076:	af00      	add	r7, sp, #0
 800f078:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f07e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	2200      	movs	r2, #0
 800f084:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	2200      	movs	r2, #0
 800f08c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f090:	68f8      	ldr	r0, [r7, #12]
 800f092:	f7ff faed 	bl	800e670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f096:	bf00      	nop
 800f098:	3710      	adds	r7, #16
 800f09a:	46bd      	mov	sp, r7
 800f09c:	bd80      	pop	{r7, pc}

0800f09e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f09e:	b480      	push	{r7}
 800f0a0:	b08f      	sub	sp, #60	; 0x3c
 800f0a2:	af00      	add	r7, sp, #0
 800f0a4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f0ac:	2b21      	cmp	r3, #33	; 0x21
 800f0ae:	d14c      	bne.n	800f14a <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f0b6:	b29b      	uxth	r3, r3
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d132      	bne.n	800f122 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0c2:	6a3b      	ldr	r3, [r7, #32]
 800f0c4:	e853 3f00 	ldrex	r3, [r3]
 800f0c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800f0ca:	69fb      	ldr	r3, [r7, #28]
 800f0cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f0d0:	637b      	str	r3, [r7, #52]	; 0x34
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	461a      	mov	r2, r3
 800f0d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0da:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f0dc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f0e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0e2:	e841 2300 	strex	r3, r2, [r1]
 800f0e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d1e6      	bne.n	800f0bc <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	e853 3f00 	ldrex	r3, [r3]
 800f0fa:	60bb      	str	r3, [r7, #8]
   return(result);
 800f0fc:	68bb      	ldr	r3, [r7, #8]
 800f0fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f102:	633b      	str	r3, [r7, #48]	; 0x30
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	461a      	mov	r2, r3
 800f10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f10c:	61bb      	str	r3, [r7, #24]
 800f10e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f110:	6979      	ldr	r1, [r7, #20]
 800f112:	69ba      	ldr	r2, [r7, #24]
 800f114:	e841 2300 	strex	r3, r2, [r1]
 800f118:	613b      	str	r3, [r7, #16]
   return(result);
 800f11a:	693b      	ldr	r3, [r7, #16]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d1e6      	bne.n	800f0ee <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800f120:	e013      	b.n	800f14a <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f126:	781a      	ldrb	r2, [r3, #0]
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f132:	1c5a      	adds	r2, r3, #1
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f13e:	b29b      	uxth	r3, r3
 800f140:	3b01      	subs	r3, #1
 800f142:	b29a      	uxth	r2, r3
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800f14a:	bf00      	nop
 800f14c:	373c      	adds	r7, #60	; 0x3c
 800f14e:	46bd      	mov	sp, r7
 800f150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f154:	4770      	bx	lr

0800f156 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f156:	b480      	push	{r7}
 800f158:	b091      	sub	sp, #68	; 0x44
 800f15a:	af00      	add	r7, sp, #0
 800f15c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f164:	2b21      	cmp	r3, #33	; 0x21
 800f166:	d151      	bne.n	800f20c <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f16e:	b29b      	uxth	r3, r3
 800f170:	2b00      	cmp	r3, #0
 800f172:	d132      	bne.n	800f1da <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f17c:	e853 3f00 	ldrex	r3, [r3]
 800f180:	623b      	str	r3, [r7, #32]
   return(result);
 800f182:	6a3b      	ldr	r3, [r7, #32]
 800f184:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f188:	63bb      	str	r3, [r7, #56]	; 0x38
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	461a      	mov	r2, r3
 800f190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f192:	633b      	str	r3, [r7, #48]	; 0x30
 800f194:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f196:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f19a:	e841 2300 	strex	r3, r2, [r1]
 800f19e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d1e6      	bne.n	800f174 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1ac:	693b      	ldr	r3, [r7, #16]
 800f1ae:	e853 3f00 	ldrex	r3, [r3]
 800f1b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f1ba:	637b      	str	r3, [r7, #52]	; 0x34
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	461a      	mov	r2, r3
 800f1c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1c4:	61fb      	str	r3, [r7, #28]
 800f1c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1c8:	69b9      	ldr	r1, [r7, #24]
 800f1ca:	69fa      	ldr	r2, [r7, #28]
 800f1cc:	e841 2300 	strex	r3, r2, [r1]
 800f1d0:	617b      	str	r3, [r7, #20]
   return(result);
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d1e6      	bne.n	800f1a6 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800f1d8:	e018      	b.n	800f20c <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1de:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f1e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1e2:	881b      	ldrh	r3, [r3, #0]
 800f1e4:	461a      	mov	r2, r3
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f1ee:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f1f4:	1c9a      	adds	r2, r3, #2
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f200:	b29b      	uxth	r3, r3
 800f202:	3b01      	subs	r3, #1
 800f204:	b29a      	uxth	r2, r3
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800f20c:	bf00      	nop
 800f20e:	3744      	adds	r7, #68	; 0x44
 800f210:	46bd      	mov	sp, r7
 800f212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f216:	4770      	bx	lr

0800f218 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f218:	b480      	push	{r7}
 800f21a:	b091      	sub	sp, #68	; 0x44
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f226:	2b21      	cmp	r3, #33	; 0x21
 800f228:	d160      	bne.n	800f2ec <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f230:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f232:	e057      	b.n	800f2e4 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f23a:	b29b      	uxth	r3, r3
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d133      	bne.n	800f2a8 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	3308      	adds	r3, #8
 800f246:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f24a:	e853 3f00 	ldrex	r3, [r3]
 800f24e:	623b      	str	r3, [r7, #32]
   return(result);
 800f250:	6a3b      	ldr	r3, [r7, #32]
 800f252:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800f256:	63bb      	str	r3, [r7, #56]	; 0x38
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	3308      	adds	r3, #8
 800f25e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f260:	633a      	str	r2, [r7, #48]	; 0x30
 800f262:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f264:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f266:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f268:	e841 2300 	strex	r3, r2, [r1]
 800f26c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f26e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f270:	2b00      	cmp	r3, #0
 800f272:	d1e5      	bne.n	800f240 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f27a:	693b      	ldr	r3, [r7, #16]
 800f27c:	e853 3f00 	ldrex	r3, [r3]
 800f280:	60fb      	str	r3, [r7, #12]
   return(result);
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f288:	637b      	str	r3, [r7, #52]	; 0x34
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	461a      	mov	r2, r3
 800f290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f292:	61fb      	str	r3, [r7, #28]
 800f294:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f296:	69b9      	ldr	r1, [r7, #24]
 800f298:	69fa      	ldr	r2, [r7, #28]
 800f29a:	e841 2300 	strex	r3, r2, [r1]
 800f29e:	617b      	str	r3, [r7, #20]
   return(result);
 800f2a0:	697b      	ldr	r3, [r7, #20]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d1e6      	bne.n	800f274 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f2a6:	e021      	b.n	800f2ec <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	69db      	ldr	r3, [r3, #28]
 800f2ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d013      	beq.n	800f2de <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2ba:	781a      	ldrb	r2, [r3, #0]
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f2c6:	1c5a      	adds	r2, r3, #1
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f2d2:	b29b      	uxth	r3, r3
 800f2d4:	3b01      	subs	r3, #1
 800f2d6:	b29a      	uxth	r2, r3
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f2de:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f2e0:	3b01      	subs	r3, #1
 800f2e2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f2e4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d1a4      	bne.n	800f234 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f2ea:	e7ff      	b.n	800f2ec <UART_TxISR_8BIT_FIFOEN+0xd4>
 800f2ec:	bf00      	nop
 800f2ee:	3744      	adds	r7, #68	; 0x44
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f6:	4770      	bx	lr

0800f2f8 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f2f8:	b480      	push	{r7}
 800f2fa:	b091      	sub	sp, #68	; 0x44
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f306:	2b21      	cmp	r3, #33	; 0x21
 800f308:	d165      	bne.n	800f3d6 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f310:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f312:	e05c      	b.n	800f3ce <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f31a:	b29b      	uxth	r3, r3
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d133      	bne.n	800f388 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	3308      	adds	r3, #8
 800f326:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f328:	6a3b      	ldr	r3, [r7, #32]
 800f32a:	e853 3f00 	ldrex	r3, [r3]
 800f32e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f330:	69fb      	ldr	r3, [r7, #28]
 800f332:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800f336:	637b      	str	r3, [r7, #52]	; 0x34
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	3308      	adds	r3, #8
 800f33e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f340:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f342:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f344:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f346:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f348:	e841 2300 	strex	r3, r2, [r1]
 800f34c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f350:	2b00      	cmp	r3, #0
 800f352:	d1e5      	bne.n	800f320 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	e853 3f00 	ldrex	r3, [r3]
 800f360:	60bb      	str	r3, [r7, #8]
   return(result);
 800f362:	68bb      	ldr	r3, [r7, #8]
 800f364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f368:	633b      	str	r3, [r7, #48]	; 0x30
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	461a      	mov	r2, r3
 800f370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f372:	61bb      	str	r3, [r7, #24]
 800f374:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f376:	6979      	ldr	r1, [r7, #20]
 800f378:	69ba      	ldr	r2, [r7, #24]
 800f37a:	e841 2300 	strex	r3, r2, [r1]
 800f37e:	613b      	str	r3, [r7, #16]
   return(result);
 800f380:	693b      	ldr	r3, [r7, #16]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d1e6      	bne.n	800f354 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800f386:	e026      	b.n	800f3d6 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	69db      	ldr	r3, [r3, #28]
 800f38e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f392:	2b00      	cmp	r3, #0
 800f394:	d018      	beq.n	800f3c8 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f39a:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800f39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f39e:	881b      	ldrh	r3, [r3, #0]
 800f3a0:	461a      	mov	r2, r3
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f3aa:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f3b0:	1c9a      	adds	r2, r3, #2
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800f3bc:	b29b      	uxth	r3, r3
 800f3be:	3b01      	subs	r3, #1
 800f3c0:	b29a      	uxth	r2, r3
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800f3c8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f3ca:	3b01      	subs	r3, #1
 800f3cc:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f3ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d19f      	bne.n	800f314 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800f3d4:	e7ff      	b.n	800f3d6 <UART_TxISR_16BIT_FIFOEN+0xde>
 800f3d6:	bf00      	nop
 800f3d8:	3744      	adds	r7, #68	; 0x44
 800f3da:	46bd      	mov	sp, r7
 800f3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e0:	4770      	bx	lr

0800f3e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f3e2:	b580      	push	{r7, lr}
 800f3e4:	b088      	sub	sp, #32
 800f3e6:	af00      	add	r7, sp, #0
 800f3e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	e853 3f00 	ldrex	r3, [r3]
 800f3f6:	60bb      	str	r3, [r7, #8]
   return(result);
 800f3f8:	68bb      	ldr	r3, [r7, #8]
 800f3fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f3fe:	61fb      	str	r3, [r7, #28]
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	461a      	mov	r2, r3
 800f406:	69fb      	ldr	r3, [r7, #28]
 800f408:	61bb      	str	r3, [r7, #24]
 800f40a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f40c:	6979      	ldr	r1, [r7, #20]
 800f40e:	69ba      	ldr	r2, [r7, #24]
 800f410:	e841 2300 	strex	r3, r2, [r1]
 800f414:	613b      	str	r3, [r7, #16]
   return(result);
 800f416:	693b      	ldr	r3, [r7, #16]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d1e6      	bne.n	800f3ea <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2220      	movs	r2, #32
 800f420:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	2200      	movs	r2, #0
 800f428:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f42a:	6878      	ldr	r0, [r7, #4]
 800f42c:	f7ff f916 	bl	800e65c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f430:	bf00      	nop
 800f432:	3720      	adds	r7, #32
 800f434:	46bd      	mov	sp, r7
 800f436:	bd80      	pop	{r7, pc}

0800f438 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f438:	b480      	push	{r7}
 800f43a:	b083      	sub	sp, #12
 800f43c:	af00      	add	r7, sp, #0
 800f43e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f440:	bf00      	nop
 800f442:	370c      	adds	r7, #12
 800f444:	46bd      	mov	sp, r7
 800f446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44a:	4770      	bx	lr

0800f44c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f44c:	b480      	push	{r7}
 800f44e:	b083      	sub	sp, #12
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f454:	bf00      	nop
 800f456:	370c      	adds	r7, #12
 800f458:	46bd      	mov	sp, r7
 800f45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45e:	4770      	bx	lr

0800f460 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f460:	b480      	push	{r7}
 800f462:	b083      	sub	sp, #12
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f468:	bf00      	nop
 800f46a:	370c      	adds	r7, #12
 800f46c:	46bd      	mov	sp, r7
 800f46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f472:	4770      	bx	lr

0800f474 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f474:	b480      	push	{r7}
 800f476:	b085      	sub	sp, #20
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f482:	2b01      	cmp	r3, #1
 800f484:	d101      	bne.n	800f48a <HAL_UARTEx_DisableFifoMode+0x16>
 800f486:	2302      	movs	r3, #2
 800f488:	e027      	b.n	800f4da <HAL_UARTEx_DisableFifoMode+0x66>
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2201      	movs	r2, #1
 800f48e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	2224      	movs	r2, #36	; 0x24
 800f496:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	681a      	ldr	r2, [r3, #0]
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	f022 0201 	bic.w	r2, r2, #1
 800f4b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800f4b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	2200      	movs	r2, #0
 800f4be:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	68fa      	ldr	r2, [r7, #12]
 800f4c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2220      	movs	r2, #32
 800f4cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f4d8:	2300      	movs	r3, #0
}
 800f4da:	4618      	mov	r0, r3
 800f4dc:	3714      	adds	r7, #20
 800f4de:	46bd      	mov	sp, r7
 800f4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e4:	4770      	bx	lr

0800f4e6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f4e6:	b580      	push	{r7, lr}
 800f4e8:	b084      	sub	sp, #16
 800f4ea:	af00      	add	r7, sp, #0
 800f4ec:	6078      	str	r0, [r7, #4]
 800f4ee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f4f6:	2b01      	cmp	r3, #1
 800f4f8:	d101      	bne.n	800f4fe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f4fa:	2302      	movs	r3, #2
 800f4fc:	e02d      	b.n	800f55a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	2201      	movs	r2, #1
 800f502:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	2224      	movs	r2, #36	; 0x24
 800f50a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	681a      	ldr	r2, [r3, #0]
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	f022 0201 	bic.w	r2, r2, #1
 800f524:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	689b      	ldr	r3, [r3, #8]
 800f52c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	683a      	ldr	r2, [r7, #0]
 800f536:	430a      	orrs	r2, r1
 800f538:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f53a:	6878      	ldr	r0, [r7, #4]
 800f53c:	f000 f850 	bl	800f5e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	68fa      	ldr	r2, [r7, #12]
 800f546:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	2220      	movs	r2, #32
 800f54c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	2200      	movs	r2, #0
 800f554:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f558:	2300      	movs	r3, #0
}
 800f55a:	4618      	mov	r0, r3
 800f55c:	3710      	adds	r7, #16
 800f55e:	46bd      	mov	sp, r7
 800f560:	bd80      	pop	{r7, pc}

0800f562 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f562:	b580      	push	{r7, lr}
 800f564:	b084      	sub	sp, #16
 800f566:	af00      	add	r7, sp, #0
 800f568:	6078      	str	r0, [r7, #4]
 800f56a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f572:	2b01      	cmp	r3, #1
 800f574:	d101      	bne.n	800f57a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f576:	2302      	movs	r3, #2
 800f578:	e02d      	b.n	800f5d6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	2201      	movs	r2, #1
 800f57e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2224      	movs	r2, #36	; 0x24
 800f586:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	681a      	ldr	r2, [r3, #0]
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	f022 0201 	bic.w	r2, r2, #1
 800f5a0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	689b      	ldr	r3, [r3, #8]
 800f5a8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	683a      	ldr	r2, [r7, #0]
 800f5b2:	430a      	orrs	r2, r1
 800f5b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f5b6:	6878      	ldr	r0, [r7, #4]
 800f5b8:	f000 f812 	bl	800f5e0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	68fa      	ldr	r2, [r7, #12]
 800f5c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2220      	movs	r2, #32
 800f5c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f5d4:	2300      	movs	r3, #0
}
 800f5d6:	4618      	mov	r0, r3
 800f5d8:	3710      	adds	r7, #16
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bd80      	pop	{r7, pc}
	...

0800f5e0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f5e0:	b480      	push	{r7}
 800f5e2:	b085      	sub	sp, #20
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d108      	bne.n	800f602 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	2201      	movs	r2, #1
 800f5f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2201      	movs	r2, #1
 800f5fc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f600:	e031      	b.n	800f666 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f602:	2308      	movs	r3, #8
 800f604:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f606:	2308      	movs	r3, #8
 800f608:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	689b      	ldr	r3, [r3, #8]
 800f610:	0e5b      	lsrs	r3, r3, #25
 800f612:	b2db      	uxtb	r3, r3
 800f614:	f003 0307 	and.w	r3, r3, #7
 800f618:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	689b      	ldr	r3, [r3, #8]
 800f620:	0f5b      	lsrs	r3, r3, #29
 800f622:	b2db      	uxtb	r3, r3
 800f624:	f003 0307 	and.w	r3, r3, #7
 800f628:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f62a:	7bbb      	ldrb	r3, [r7, #14]
 800f62c:	7b3a      	ldrb	r2, [r7, #12]
 800f62e:	4911      	ldr	r1, [pc, #68]	; (800f674 <UARTEx_SetNbDataToProcess+0x94>)
 800f630:	5c8a      	ldrb	r2, [r1, r2]
 800f632:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f636:	7b3a      	ldrb	r2, [r7, #12]
 800f638:	490f      	ldr	r1, [pc, #60]	; (800f678 <UARTEx_SetNbDataToProcess+0x98>)
 800f63a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f63c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f640:	b29a      	uxth	r2, r3
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f648:	7bfb      	ldrb	r3, [r7, #15]
 800f64a:	7b7a      	ldrb	r2, [r7, #13]
 800f64c:	4909      	ldr	r1, [pc, #36]	; (800f674 <UARTEx_SetNbDataToProcess+0x94>)
 800f64e:	5c8a      	ldrb	r2, [r1, r2]
 800f650:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f654:	7b7a      	ldrb	r2, [r7, #13]
 800f656:	4908      	ldr	r1, [pc, #32]	; (800f678 <UARTEx_SetNbDataToProcess+0x98>)
 800f658:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f65a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f65e:	b29a      	uxth	r2, r3
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f666:	bf00      	nop
 800f668:	3714      	adds	r7, #20
 800f66a:	46bd      	mov	sp, r7
 800f66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f670:	4770      	bx	lr
 800f672:	bf00      	nop
 800f674:	0801614c 	.word	0x0801614c
 800f678:	08016154 	.word	0x08016154

0800f67c <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 800f67c:	b480      	push	{r7}
 800f67e:	b085      	sub	sp, #20
 800f680:	af00      	add	r7, sp, #0
 800f682:	6078      	str	r0, [r7, #4]
  UG_U16 d = *p++;
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	1c5a      	adds	r2, r3, #1
 800f688:	607a      	str	r2, [r7, #4]
 800f68a:	781b      	ldrb	r3, [r3, #0]
 800f68c:	81fb      	strh	r3, [r7, #14]
  return ((d<<8) | *p);
 800f68e:	89fb      	ldrh	r3, [r7, #14]
 800f690:	021b      	lsls	r3, r3, #8
 800f692:	b21a      	sxth	r2, r3
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	781b      	ldrb	r3, [r3, #0]
 800f698:	b21b      	sxth	r3, r3
 800f69a:	4313      	orrs	r3, r2
 800f69c:	b21b      	sxth	r3, r3
 800f69e:	b29b      	uxth	r3, r3
}
 800f6a0:	4618      	mov	r0, r3
 800f6a2:	3714      	adds	r7, #20
 800f6a4:	46bd      	mov	sp, r7
 800f6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6aa:	4770      	bx	lr

0800f6ac <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 800f6ac:	b480      	push	{r7}
 800f6ae:	b085      	sub	sp, #20
 800f6b0:	af00      	add	r7, sp, #0
 800f6b2:	6078      	str	r0, [r7, #4]
 800f6b4:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	683a      	ldr	r2, [r7, #0]
 800f6ba:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	2204      	movs	r2, #4
 800f6c0:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	2204      	movs	r2, #4
 800f6c6:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f6d0:	b29a      	uxth	r2, r3
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800f6d8:	b29b      	uxth	r3, r3
 800f6da:	1ad3      	subs	r3, r2, r3
 800f6dc:	b29b      	uxth	r3, r3
 800f6de:	3b01      	subs	r3, #1
 800f6e0:	b29b      	uxth	r3, r3
 800f6e2:	b21a      	sxth	r2, r3
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f6f0:	b29a      	uxth	r2, r3
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800f6f8:	b29b      	uxth	r3, r3
 800f6fa:	1ad3      	subs	r3, r2, r3
 800f6fc:	b29b      	uxth	r3, r3
 800f6fe:	3b01      	subs	r3, #1
 800f700:	b29b      	uxth	r3, r3
 800f702:	b21a      	sxth	r2, r3
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	845a      	strh	r2, [r3, #34]	; 0x22
   g->console.x_pos = g->console.x_end;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	; 0x22
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	2201      	movs	r2, #1
 800f720:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
   g->char_v_space = 1;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	2201      	movs	r2, #1
 800f728:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
   g->font=NULL;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	2200      	movs	r2, #0
 800f730:	629a      	str	r2, [r3, #40]	; 0x28
   g->currentFont.bytes_per_char = 0;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	2200      	movs	r2, #0
 800f736:	861a      	strh	r2, [r3, #48]	; 0x30
   g->currentFont.char_height = 0;
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	2200      	movs	r2, #0
 800f73c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   g->currentFont.char_width = 0;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	2200      	movs	r2, #0
 800f744:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
   g->currentFont.number_of_chars = 0;
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	2200      	movs	r2, #0
 800f74c:	865a      	strh	r2, [r3, #50]	; 0x32
   g->currentFont.number_of_offsets = 0;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	2200      	movs	r2, #0
 800f752:	869a      	strh	r2, [r3, #52]	; 0x34
   g->currentFont.widths = NULL;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	2200      	movs	r2, #0
 800f758:	639a      	str	r2, [r3, #56]	; 0x38
   g->currentFont.offsets = NULL;
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	2200      	movs	r2, #0
 800f75e:	63da      	str	r2, [r3, #60]	; 0x3c
   g->currentFont.data = NULL;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	2200      	movs	r2, #0
 800f764:	641a      	str	r2, [r3, #64]	; 0x40
   g->currentFont.font = NULL;
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	2200      	movs	r2, #0
 800f76a:	645a      	str	r2, [r3, #68]	; 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	f645 425d 	movw	r2, #23645	; 0x5c5d
 800f772:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
   g->fore_color = C_WHITE;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f77c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
   g->back_color = C_BLACK;
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2200      	movs	r2, #0
 800f784:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
   g->next_window = NULL;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2200      	movs	r2, #0
 800f78c:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	2200      	movs	r2, #0
 800f792:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	2200      	movs	r2, #0
 800f798:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800f79a:	2300      	movs	r3, #0
 800f79c:	73fb      	strb	r3, [r7, #15]
 800f79e:	e010      	b.n	800f7c2 <UG_Init+0x116>
   {
      g->driver[i].driver = NULL;
 800f7a0:	7bfb      	ldrb	r3, [r7, #15]
 800f7a2:	687a      	ldr	r2, [r7, #4]
 800f7a4:	330a      	adds	r3, #10
 800f7a6:	00db      	lsls	r3, r3, #3
 800f7a8:	4413      	add	r3, r2
 800f7aa:	2200      	movs	r2, #0
 800f7ac:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 800f7ae:	7bfb      	ldrb	r3, [r7, #15]
 800f7b0:	687a      	ldr	r2, [r7, #4]
 800f7b2:	330a      	adds	r3, #10
 800f7b4:	00db      	lsls	r3, r3, #3
 800f7b6:	4413      	add	r3, r2
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800f7bc:	7bfb      	ldrb	r3, [r7, #15]
 800f7be:	3301      	adds	r3, #1
 800f7c0:	73fb      	strb	r3, [r7, #15]
 800f7c2:	7bfb      	ldrb	r3, [r7, #15]
 800f7c4:	2b03      	cmp	r3, #3
 800f7c6:	d9eb      	bls.n	800f7a0 <UG_Init+0xf4>
   }

   gui = g;
 800f7c8:	4a04      	ldr	r2, [pc, #16]	; (800f7dc <UG_Init+0x130>)
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	6013      	str	r3, [r2, #0]
   return 1;
 800f7ce:	2301      	movs	r3, #1
}
 800f7d0:	4618      	mov	r0, r3
 800f7d2:	3714      	adds	r7, #20
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7da:	4770      	bx	lr
 800f7dc:	200025f8 	.word	0x200025f8

0800f7e0 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 800f7e0:	b480      	push	{r7}
 800f7e2:	b083      	sub	sp, #12
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
  gui->font = font;
 800f7e8:	4b04      	ldr	r3, [pc, #16]	; (800f7fc <UG_FontSelect+0x1c>)
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	687a      	ldr	r2, [r7, #4]
 800f7ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 800f7f0:	bf00      	nop
 800f7f2:	370c      	adds	r7, #12
 800f7f4:	46bd      	mov	sp, r7
 800f7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fa:	4770      	bx	lr
 800f7fc:	200025f8 	.word	0x200025f8

0800f800 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 800f800:	b580      	push	{r7, lr}
 800f802:	b084      	sub	sp, #16
 800f804:	af02      	add	r7, sp, #8
 800f806:	4603      	mov	r3, r0
 800f808:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 800f80a:	4b0e      	ldr	r3, [pc, #56]	; (800f844 <UG_FillScreen+0x44>)
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f814:	b29b      	uxth	r3, r3
 800f816:	3b01      	subs	r3, #1
 800f818:	b29b      	uxth	r3, r3
 800f81a:	b21a      	sxth	r2, r3
 800f81c:	4b09      	ldr	r3, [pc, #36]	; (800f844 <UG_FillScreen+0x44>)
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f826:	b29b      	uxth	r3, r3
 800f828:	3b01      	subs	r3, #1
 800f82a:	b29b      	uxth	r3, r3
 800f82c:	b219      	sxth	r1, r3
 800f82e:	88fb      	ldrh	r3, [r7, #6]
 800f830:	9300      	str	r3, [sp, #0]
 800f832:	460b      	mov	r3, r1
 800f834:	2100      	movs	r1, #0
 800f836:	2000      	movs	r0, #0
 800f838:	f000 f806 	bl	800f848 <UG_FillFrame>
}
 800f83c:	bf00      	nop
 800f83e:	3708      	adds	r7, #8
 800f840:	46bd      	mov	sp, r7
 800f842:	bd80      	pop	{r7, pc}
 800f844:	200025f8 	.word	0x200025f8

0800f848 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800f848:	b5b0      	push	{r4, r5, r7, lr}
 800f84a:	b086      	sub	sp, #24
 800f84c:	af02      	add	r7, sp, #8
 800f84e:	4604      	mov	r4, r0
 800f850:	4608      	mov	r0, r1
 800f852:	4611      	mov	r1, r2
 800f854:	461a      	mov	r2, r3
 800f856:	4623      	mov	r3, r4
 800f858:	80fb      	strh	r3, [r7, #6]
 800f85a:	4603      	mov	r3, r0
 800f85c:	80bb      	strh	r3, [r7, #4]
 800f85e:	460b      	mov	r3, r1
 800f860:	807b      	strh	r3, [r7, #2]
 800f862:	4613      	mov	r3, r2
 800f864:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 800f866:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f86a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f86e:	429a      	cmp	r2, r3
 800f870:	da05      	bge.n	800f87e <UG_FillFrame+0x36>
     swap(x1,x2);
 800f872:	88fb      	ldrh	r3, [r7, #6]
 800f874:	817b      	strh	r3, [r7, #10]
 800f876:	887b      	ldrh	r3, [r7, #2]
 800f878:	80fb      	strh	r3, [r7, #6]
 800f87a:	897b      	ldrh	r3, [r7, #10]
 800f87c:	807b      	strh	r3, [r7, #2]
   if ( y2 < y1 )
 800f87e:	f9b7 2000 	ldrsh.w	r2, [r7]
 800f882:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f886:	429a      	cmp	r2, r3
 800f888:	da05      	bge.n	800f896 <UG_FillFrame+0x4e>
     swap(y1,y2);
 800f88a:	88bb      	ldrh	r3, [r7, #4]
 800f88c:	813b      	strh	r3, [r7, #8]
 800f88e:	883b      	ldrh	r3, [r7, #0]
 800f890:	80bb      	strh	r3, [r7, #4]
 800f892:	893b      	ldrh	r3, [r7, #8]
 800f894:	803b      	strh	r3, [r7, #0]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800f896:	4b24      	ldr	r3, [pc, #144]	; (800f928 <UG_FillFrame+0xe0>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800f89e:	f003 0302 	and.w	r3, r3, #2
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d012      	beq.n	800f8cc <UG_FillFrame+0x84>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800f8a6:	4b20      	ldr	r3, [pc, #128]	; (800f928 <UG_FillFrame+0xe0>)
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f8ac:	461d      	mov	r5, r3
 800f8ae:	f9b7 4000 	ldrsh.w	r4, [r7]
 800f8b2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f8b6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800f8ba:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800f8be:	8c3b      	ldrh	r3, [r7, #32]
 800f8c0:	9300      	str	r3, [sp, #0]
 800f8c2:	4623      	mov	r3, r4
 800f8c4:	47a8      	blx	r5
 800f8c6:	4603      	mov	r3, r0
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d028      	beq.n	800f91e <UG_FillFrame+0xd6>
   }

   for( m=y1; m<=y2; m++ )
 800f8cc:	88bb      	ldrh	r3, [r7, #4]
 800f8ce:	81bb      	strh	r3, [r7, #12]
 800f8d0:	e01e      	b.n	800f910 <UG_FillFrame+0xc8>
   {
      for( n=x1; n<=x2; n++ )
 800f8d2:	88fb      	ldrh	r3, [r7, #6]
 800f8d4:	81fb      	strh	r3, [r7, #14]
 800f8d6:	e00f      	b.n	800f8f8 <UG_FillFrame+0xb0>
      {
         gui->device->pset(n,m,c);
 800f8d8:	4b13      	ldr	r3, [pc, #76]	; (800f928 <UG_FillFrame+0xe0>)
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	685b      	ldr	r3, [r3, #4]
 800f8e0:	8c3a      	ldrh	r2, [r7, #32]
 800f8e2:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800f8e6:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800f8ea:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 800f8ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f8f0:	b29b      	uxth	r3, r3
 800f8f2:	3301      	adds	r3, #1
 800f8f4:	b29b      	uxth	r3, r3
 800f8f6:	81fb      	strh	r3, [r7, #14]
 800f8f8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800f8fc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f900:	429a      	cmp	r2, r3
 800f902:	dde9      	ble.n	800f8d8 <UG_FillFrame+0x90>
   for( m=y1; m<=y2; m++ )
 800f904:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800f908:	b29b      	uxth	r3, r3
 800f90a:	3301      	adds	r3, #1
 800f90c:	b29b      	uxth	r3, r3
 800f90e:	81bb      	strh	r3, [r7, #12]
 800f910:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800f914:	f9b7 3000 	ldrsh.w	r3, [r7]
 800f918:	429a      	cmp	r2, r3
 800f91a:	ddda      	ble.n	800f8d2 <UG_FillFrame+0x8a>
 800f91c:	e000      	b.n	800f920 <UG_FillFrame+0xd8>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800f91e:	bf00      	nop
      }
   }
}
 800f920:	3710      	adds	r7, #16
 800f922:	46bd      	mov	sp, r7
 800f924:	bdb0      	pop	{r4, r5, r7, pc}
 800f926:	bf00      	nop
 800f928:	200025f8 	.word	0x200025f8

0800f92c <UG_DrawFrame>:
   }
   UG_DrawLine(x2, y1, x2, y2, c);
}

void UG_DrawFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800f92c:	b590      	push	{r4, r7, lr}
 800f92e:	b085      	sub	sp, #20
 800f930:	af02      	add	r7, sp, #8
 800f932:	4604      	mov	r4, r0
 800f934:	4608      	mov	r0, r1
 800f936:	4611      	mov	r1, r2
 800f938:	461a      	mov	r2, r3
 800f93a:	4623      	mov	r3, r4
 800f93c:	80fb      	strh	r3, [r7, #6]
 800f93e:	4603      	mov	r3, r0
 800f940:	80bb      	strh	r3, [r7, #4]
 800f942:	460b      	mov	r3, r1
 800f944:	807b      	strh	r3, [r7, #2]
 800f946:	4613      	mov	r3, r2
 800f948:	803b      	strh	r3, [r7, #0]
   UG_DrawLine(x1,y1,x2,y1,c);
 800f94a:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800f94e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f952:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800f956:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800f95a:	8b3b      	ldrh	r3, [r7, #24]
 800f95c:	9300      	str	r3, [sp, #0]
 800f95e:	4623      	mov	r3, r4
 800f960:	f000 f912 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(x1,y2,x2,y2,c);
 800f964:	f9b7 4000 	ldrsh.w	r4, [r7]
 800f968:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f96c:	f9b7 1000 	ldrsh.w	r1, [r7]
 800f970:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800f974:	8b3b      	ldrh	r3, [r7, #24]
 800f976:	9300      	str	r3, [sp, #0]
 800f978:	4623      	mov	r3, r4
 800f97a:	f000 f905 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(x1,y1,x1,y2,c);
 800f97e:	f9b7 4000 	ldrsh.w	r4, [r7]
 800f982:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f986:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800f98a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800f98e:	8b3b      	ldrh	r3, [r7, #24]
 800f990:	9300      	str	r3, [sp, #0]
 800f992:	4623      	mov	r3, r4
 800f994:	f000 f8f8 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(x2,y1,x2,y2,c);
 800f998:	f9b7 4000 	ldrsh.w	r4, [r7]
 800f99c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800f9a0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800f9a4:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800f9a8:	8b3b      	ldrh	r3, [r7, #24]
 800f9aa:	9300      	str	r3, [sp, #0]
 800f9ac:	4623      	mov	r3, r4
 800f9ae:	f000 f8eb 	bl	800fb88 <UG_DrawLine>
}
 800f9b2:	bf00      	nop
 800f9b4:	370c      	adds	r7, #12
 800f9b6:	46bd      	mov	sp, r7
 800f9b8:	bd90      	pop	{r4, r7, pc}
	...

0800f9bc <UG_DrawCircle>:
{
   gui->device->pset(x0,y0,c);
}

void UG_DrawCircle( UG_S16 x0, UG_S16 y0, UG_S16 r, UG_COLOR c )
{
 800f9bc:	b590      	push	{r4, r7, lr}
 800f9be:	b087      	sub	sp, #28
 800f9c0:	af00      	add	r7, sp, #0
 800f9c2:	4604      	mov	r4, r0
 800f9c4:	4608      	mov	r0, r1
 800f9c6:	4611      	mov	r1, r2
 800f9c8:	461a      	mov	r2, r3
 800f9ca:	4623      	mov	r3, r4
 800f9cc:	80fb      	strh	r3, [r7, #6]
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	80bb      	strh	r3, [r7, #4]
 800f9d2:	460b      	mov	r3, r1
 800f9d4:	807b      	strh	r3, [r7, #2]
 800f9d6:	4613      	mov	r3, r2
 800f9d8:	803b      	strh	r3, [r7, #0]
   UG_S16 x,y,xd,yd,e;

   if ( x0<0 ) return;
 800f9da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	f2c0 80c8 	blt.w	800fb74 <UG_DrawCircle+0x1b8>
   if ( y0<0 ) return;
 800f9e4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	f2c0 80c5 	blt.w	800fb78 <UG_DrawCircle+0x1bc>
   if ( r<=0 ) return;
 800f9ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	f340 80c2 	ble.w	800fb7c <UG_DrawCircle+0x1c0>

   xd = 1 - (r << 1);
 800f9f8:	887b      	ldrh	r3, [r7, #2]
 800f9fa:	005b      	lsls	r3, r3, #1
 800f9fc:	b29b      	uxth	r3, r3
 800f9fe:	f1c3 0301 	rsb	r3, r3, #1
 800fa02:	b29b      	uxth	r3, r3
 800fa04:	827b      	strh	r3, [r7, #18]
   yd = 0;
 800fa06:	2300      	movs	r3, #0
 800fa08:	823b      	strh	r3, [r7, #16]
   e = 0;
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	81fb      	strh	r3, [r7, #14]
   x = r;
 800fa0e:	887b      	ldrh	r3, [r7, #2]
 800fa10:	82fb      	strh	r3, [r7, #22]
   y = 0;
 800fa12:	2300      	movs	r3, #0
 800fa14:	82bb      	strh	r3, [r7, #20]

   while ( x >= y )
 800fa16:	e0a5      	b.n	800fb64 <UG_DrawCircle+0x1a8>
   {
      gui->device->pset(x0 - x, y0 + y, c);
 800fa18:	4b5a      	ldr	r3, [pc, #360]	; (800fb84 <UG_DrawCircle+0x1c8>)
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	685b      	ldr	r3, [r3, #4]
 800fa20:	88f9      	ldrh	r1, [r7, #6]
 800fa22:	8afa      	ldrh	r2, [r7, #22]
 800fa24:	1a8a      	subs	r2, r1, r2
 800fa26:	b292      	uxth	r2, r2
 800fa28:	b210      	sxth	r0, r2
 800fa2a:	88b9      	ldrh	r1, [r7, #4]
 800fa2c:	8aba      	ldrh	r2, [r7, #20]
 800fa2e:	440a      	add	r2, r1
 800fa30:	b292      	uxth	r2, r2
 800fa32:	b211      	sxth	r1, r2
 800fa34:	883a      	ldrh	r2, [r7, #0]
 800fa36:	4798      	blx	r3
      gui->device->pset(x0 - x, y0 - y, c);
 800fa38:	4b52      	ldr	r3, [pc, #328]	; (800fb84 <UG_DrawCircle+0x1c8>)
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	685b      	ldr	r3, [r3, #4]
 800fa40:	88f9      	ldrh	r1, [r7, #6]
 800fa42:	8afa      	ldrh	r2, [r7, #22]
 800fa44:	1a8a      	subs	r2, r1, r2
 800fa46:	b292      	uxth	r2, r2
 800fa48:	b210      	sxth	r0, r2
 800fa4a:	88b9      	ldrh	r1, [r7, #4]
 800fa4c:	8aba      	ldrh	r2, [r7, #20]
 800fa4e:	1a8a      	subs	r2, r1, r2
 800fa50:	b292      	uxth	r2, r2
 800fa52:	b211      	sxth	r1, r2
 800fa54:	883a      	ldrh	r2, [r7, #0]
 800fa56:	4798      	blx	r3
      gui->device->pset(x0 + x, y0 + y, c);
 800fa58:	4b4a      	ldr	r3, [pc, #296]	; (800fb84 <UG_DrawCircle+0x1c8>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	685b      	ldr	r3, [r3, #4]
 800fa60:	88f9      	ldrh	r1, [r7, #6]
 800fa62:	8afa      	ldrh	r2, [r7, #22]
 800fa64:	440a      	add	r2, r1
 800fa66:	b292      	uxth	r2, r2
 800fa68:	b210      	sxth	r0, r2
 800fa6a:	88b9      	ldrh	r1, [r7, #4]
 800fa6c:	8aba      	ldrh	r2, [r7, #20]
 800fa6e:	440a      	add	r2, r1
 800fa70:	b292      	uxth	r2, r2
 800fa72:	b211      	sxth	r1, r2
 800fa74:	883a      	ldrh	r2, [r7, #0]
 800fa76:	4798      	blx	r3
      gui->device->pset(x0 + x, y0 - y, c);
 800fa78:	4b42      	ldr	r3, [pc, #264]	; (800fb84 <UG_DrawCircle+0x1c8>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	685b      	ldr	r3, [r3, #4]
 800fa80:	88f9      	ldrh	r1, [r7, #6]
 800fa82:	8afa      	ldrh	r2, [r7, #22]
 800fa84:	440a      	add	r2, r1
 800fa86:	b292      	uxth	r2, r2
 800fa88:	b210      	sxth	r0, r2
 800fa8a:	88b9      	ldrh	r1, [r7, #4]
 800fa8c:	8aba      	ldrh	r2, [r7, #20]
 800fa8e:	1a8a      	subs	r2, r1, r2
 800fa90:	b292      	uxth	r2, r2
 800fa92:	b211      	sxth	r1, r2
 800fa94:	883a      	ldrh	r2, [r7, #0]
 800fa96:	4798      	blx	r3
      gui->device->pset(x0 - y, y0 + x, c);
 800fa98:	4b3a      	ldr	r3, [pc, #232]	; (800fb84 <UG_DrawCircle+0x1c8>)
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	685b      	ldr	r3, [r3, #4]
 800faa0:	88f9      	ldrh	r1, [r7, #6]
 800faa2:	8aba      	ldrh	r2, [r7, #20]
 800faa4:	1a8a      	subs	r2, r1, r2
 800faa6:	b292      	uxth	r2, r2
 800faa8:	b210      	sxth	r0, r2
 800faaa:	88b9      	ldrh	r1, [r7, #4]
 800faac:	8afa      	ldrh	r2, [r7, #22]
 800faae:	440a      	add	r2, r1
 800fab0:	b292      	uxth	r2, r2
 800fab2:	b211      	sxth	r1, r2
 800fab4:	883a      	ldrh	r2, [r7, #0]
 800fab6:	4798      	blx	r3
      gui->device->pset(x0 - y, y0 - x, c);
 800fab8:	4b32      	ldr	r3, [pc, #200]	; (800fb84 <UG_DrawCircle+0x1c8>)
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	685b      	ldr	r3, [r3, #4]
 800fac0:	88f9      	ldrh	r1, [r7, #6]
 800fac2:	8aba      	ldrh	r2, [r7, #20]
 800fac4:	1a8a      	subs	r2, r1, r2
 800fac6:	b292      	uxth	r2, r2
 800fac8:	b210      	sxth	r0, r2
 800faca:	88b9      	ldrh	r1, [r7, #4]
 800facc:	8afa      	ldrh	r2, [r7, #22]
 800face:	1a8a      	subs	r2, r1, r2
 800fad0:	b292      	uxth	r2, r2
 800fad2:	b211      	sxth	r1, r2
 800fad4:	883a      	ldrh	r2, [r7, #0]
 800fad6:	4798      	blx	r3
      gui->device->pset(x0 + y, y0 + x, c);
 800fad8:	4b2a      	ldr	r3, [pc, #168]	; (800fb84 <UG_DrawCircle+0x1c8>)
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	685b      	ldr	r3, [r3, #4]
 800fae0:	88f9      	ldrh	r1, [r7, #6]
 800fae2:	8aba      	ldrh	r2, [r7, #20]
 800fae4:	440a      	add	r2, r1
 800fae6:	b292      	uxth	r2, r2
 800fae8:	b210      	sxth	r0, r2
 800faea:	88b9      	ldrh	r1, [r7, #4]
 800faec:	8afa      	ldrh	r2, [r7, #22]
 800faee:	440a      	add	r2, r1
 800faf0:	b292      	uxth	r2, r2
 800faf2:	b211      	sxth	r1, r2
 800faf4:	883a      	ldrh	r2, [r7, #0]
 800faf6:	4798      	blx	r3
      gui->device->pset(x0 + y, y0 - x, c);
 800faf8:	4b22      	ldr	r3, [pc, #136]	; (800fb84 <UG_DrawCircle+0x1c8>)
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	685b      	ldr	r3, [r3, #4]
 800fb00:	88f9      	ldrh	r1, [r7, #6]
 800fb02:	8aba      	ldrh	r2, [r7, #20]
 800fb04:	440a      	add	r2, r1
 800fb06:	b292      	uxth	r2, r2
 800fb08:	b210      	sxth	r0, r2
 800fb0a:	88b9      	ldrh	r1, [r7, #4]
 800fb0c:	8afa      	ldrh	r2, [r7, #22]
 800fb0e:	1a8a      	subs	r2, r1, r2
 800fb10:	b292      	uxth	r2, r2
 800fb12:	b211      	sxth	r1, r2
 800fb14:	883a      	ldrh	r2, [r7, #0]
 800fb16:	4798      	blx	r3

      y++;
 800fb18:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800fb1c:	b29b      	uxth	r3, r3
 800fb1e:	3301      	adds	r3, #1
 800fb20:	b29b      	uxth	r3, r3
 800fb22:	82bb      	strh	r3, [r7, #20]
      e += yd;
 800fb24:	89fa      	ldrh	r2, [r7, #14]
 800fb26:	8a3b      	ldrh	r3, [r7, #16]
 800fb28:	4413      	add	r3, r2
 800fb2a:	b29b      	uxth	r3, r3
 800fb2c:	81fb      	strh	r3, [r7, #14]
      yd += 2;
 800fb2e:	8a3b      	ldrh	r3, [r7, #16]
 800fb30:	3302      	adds	r3, #2
 800fb32:	b29b      	uxth	r3, r3
 800fb34:	823b      	strh	r3, [r7, #16]
      if ( ((e << 1) + xd) > 0 )
 800fb36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fb3a:	005a      	lsls	r2, r3, #1
 800fb3c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fb40:	4413      	add	r3, r2
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	dd0e      	ble.n	800fb64 <UG_DrawCircle+0x1a8>
      {
         x--;
 800fb46:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800fb4a:	b29b      	uxth	r3, r3
 800fb4c:	3b01      	subs	r3, #1
 800fb4e:	b29b      	uxth	r3, r3
 800fb50:	82fb      	strh	r3, [r7, #22]
         e += xd;
 800fb52:	89fa      	ldrh	r2, [r7, #14]
 800fb54:	8a7b      	ldrh	r3, [r7, #18]
 800fb56:	4413      	add	r3, r2
 800fb58:	b29b      	uxth	r3, r3
 800fb5a:	81fb      	strh	r3, [r7, #14]
         xd += 2;
 800fb5c:	8a7b      	ldrh	r3, [r7, #18]
 800fb5e:	3302      	adds	r3, #2
 800fb60:	b29b      	uxth	r3, r3
 800fb62:	827b      	strh	r3, [r7, #18]
   while ( x >= y )
 800fb64:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800fb68:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800fb6c:	429a      	cmp	r2, r3
 800fb6e:	f6bf af53 	bge.w	800fa18 <UG_DrawCircle+0x5c>
 800fb72:	e004      	b.n	800fb7e <UG_DrawCircle+0x1c2>
   if ( x0<0 ) return;
 800fb74:	bf00      	nop
 800fb76:	e002      	b.n	800fb7e <UG_DrawCircle+0x1c2>
   if ( y0<0 ) return;
 800fb78:	bf00      	nop
 800fb7a:	e000      	b.n	800fb7e <UG_DrawCircle+0x1c2>
   if ( r<=0 ) return;
 800fb7c:	bf00      	nop
      }
   }
}
 800fb7e:	371c      	adds	r7, #28
 800fb80:	46bd      	mov	sp, r7
 800fb82:	bd90      	pop	{r4, r7, pc}
 800fb84:	200025f8 	.word	0x200025f8

0800fb88 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800fb88:	b5b0      	push	{r4, r5, r7, lr}
 800fb8a:	b08a      	sub	sp, #40	; 0x28
 800fb8c:	af02      	add	r7, sp, #8
 800fb8e:	4604      	mov	r4, r0
 800fb90:	4608      	mov	r0, r1
 800fb92:	4611      	mov	r1, r2
 800fb94:	461a      	mov	r2, r3
 800fb96:	4623      	mov	r3, r4
 800fb98:	80fb      	strh	r3, [r7, #6]
 800fb9a:	4603      	mov	r3, r0
 800fb9c:	80bb      	strh	r3, [r7, #4]
 800fb9e:	460b      	mov	r3, r1
 800fba0:	807b      	strh	r3, [r7, #2]
 800fba2:	4613      	mov	r3, r2
 800fba4:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 800fba6:	4b67      	ldr	r3, [pc, #412]	; (800fd44 <UG_DrawLine+0x1bc>)
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800fbae:	f003 0302 	and.w	r3, r3, #2
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d013      	beq.n	800fbde <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800fbb6:	4b63      	ldr	r3, [pc, #396]	; (800fd44 <UG_DrawLine+0x1bc>)
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbbc:	461d      	mov	r5, r3
 800fbbe:	f9b7 4000 	ldrsh.w	r4, [r7]
 800fbc2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800fbc6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800fbca:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800fbce:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800fbd0:	9300      	str	r3, [sp, #0]
 800fbd2:	4623      	mov	r3, r4
 800fbd4:	47a8      	blx	r5
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	f000 80ae 	beq.w	800fd3a <UG_DrawLine+0x1b2>
   }

   dx = x2 - x1;
 800fbde:	887a      	ldrh	r2, [r7, #2]
 800fbe0:	88fb      	ldrh	r3, [r7, #6]
 800fbe2:	1ad3      	subs	r3, r2, r3
 800fbe4:	b29b      	uxth	r3, r3
 800fbe6:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 800fbe8:	883a      	ldrh	r2, [r7, #0]
 800fbea:	88bb      	ldrh	r3, [r7, #4]
 800fbec:	1ad3      	subs	r3, r2, r3
 800fbee:	b29b      	uxth	r3, r3
 800fbf0:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 800fbf2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	bfb8      	it	lt
 800fbfa:	425b      	neglt	r3, r3
 800fbfc:	b29b      	uxth	r3, r3
 800fbfe:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 800fc00:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	bfb8      	it	lt
 800fc08:	425b      	neglt	r3, r3
 800fc0a:	b29b      	uxth	r3, r3
 800fc0c:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 800fc0e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	dd01      	ble.n	800fc1a <UG_DrawLine+0x92>
 800fc16:	2301      	movs	r3, #1
 800fc18:	e001      	b.n	800fc1e <UG_DrawLine+0x96>
 800fc1a:	f04f 33ff 	mov.w	r3, #4294967295
 800fc1e:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 800fc20:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	dd01      	ble.n	800fc2c <UG_DrawLine+0xa4>
 800fc28:	2301      	movs	r3, #1
 800fc2a:	e001      	b.n	800fc30 <UG_DrawLine+0xa8>
 800fc2c:	f04f 33ff 	mov.w	r3, #4294967295
 800fc30:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 800fc32:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fc36:	105b      	asrs	r3, r3, #1
 800fc38:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 800fc3a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800fc3e:	105b      	asrs	r3, r3, #1
 800fc40:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 800fc42:	88fb      	ldrh	r3, [r7, #6]
 800fc44:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 800fc46:	88bb      	ldrh	r3, [r7, #4]
 800fc48:	82fb      	strh	r3, [r7, #22]

   gui->device->pset(drawx, drawy,c);
 800fc4a:	4b3e      	ldr	r3, [pc, #248]	; (800fd44 <UG_DrawLine+0x1bc>)
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	685b      	ldr	r3, [r3, #4]
 800fc52:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800fc54:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800fc58:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 800fc5c:	4798      	blx	r3

   if( dxabs >= dyabs )
 800fc5e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800fc62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fc66:	429a      	cmp	r2, r3
 800fc68:	db33      	blt.n	800fcd2 <UG_DrawLine+0x14a>
   {
      for( n=0; n<dxabs; n++ )
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	83fb      	strh	r3, [r7, #30]
 800fc6e:	e029      	b.n	800fcc4 <UG_DrawLine+0x13c>
      {
         y += dyabs;
 800fc70:	8b7a      	ldrh	r2, [r7, #26]
 800fc72:	89fb      	ldrh	r3, [r7, #14]
 800fc74:	4413      	add	r3, r2
 800fc76:	b29b      	uxth	r3, r3
 800fc78:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 800fc7a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800fc7e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800fc82:	429a      	cmp	r2, r3
 800fc84:	db09      	blt.n	800fc9a <UG_DrawLine+0x112>
         {
            y -= dxabs;
 800fc86:	8b7a      	ldrh	r2, [r7, #26]
 800fc88:	8a3b      	ldrh	r3, [r7, #16]
 800fc8a:	1ad3      	subs	r3, r2, r3
 800fc8c:	b29b      	uxth	r3, r3
 800fc8e:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 800fc90:	8afa      	ldrh	r2, [r7, #22]
 800fc92:	897b      	ldrh	r3, [r7, #10]
 800fc94:	4413      	add	r3, r2
 800fc96:	b29b      	uxth	r3, r3
 800fc98:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 800fc9a:	8b3a      	ldrh	r2, [r7, #24]
 800fc9c:	89bb      	ldrh	r3, [r7, #12]
 800fc9e:	4413      	add	r3, r2
 800fca0:	b29b      	uxth	r3, r3
 800fca2:	833b      	strh	r3, [r7, #24]
         gui->device->pset(drawx, drawy,c);
 800fca4:	4b27      	ldr	r3, [pc, #156]	; (800fd44 <UG_DrawLine+0x1bc>)
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	685b      	ldr	r3, [r3, #4]
 800fcac:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800fcae:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800fcb2:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 800fcb6:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 800fcb8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800fcbc:	b29b      	uxth	r3, r3
 800fcbe:	3301      	adds	r3, #1
 800fcc0:	b29b      	uxth	r3, r3
 800fcc2:	83fb      	strh	r3, [r7, #30]
 800fcc4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800fcc8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800fccc:	429a      	cmp	r2, r3
 800fcce:	dbcf      	blt.n	800fc70 <UG_DrawLine+0xe8>
 800fcd0:	e034      	b.n	800fd3c <UG_DrawLine+0x1b4>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	83fb      	strh	r3, [r7, #30]
 800fcd6:	e029      	b.n	800fd2c <UG_DrawLine+0x1a4>
      {
         x += dxabs;
 800fcd8:	8bba      	ldrh	r2, [r7, #28]
 800fcda:	8a3b      	ldrh	r3, [r7, #16]
 800fcdc:	4413      	add	r3, r2
 800fcde:	b29b      	uxth	r3, r3
 800fce0:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 800fce2:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800fce6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fcea:	429a      	cmp	r2, r3
 800fcec:	db09      	blt.n	800fd02 <UG_DrawLine+0x17a>
         {
            x -= dyabs;
 800fcee:	8bba      	ldrh	r2, [r7, #28]
 800fcf0:	89fb      	ldrh	r3, [r7, #14]
 800fcf2:	1ad3      	subs	r3, r2, r3
 800fcf4:	b29b      	uxth	r3, r3
 800fcf6:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 800fcf8:	8b3a      	ldrh	r2, [r7, #24]
 800fcfa:	89bb      	ldrh	r3, [r7, #12]
 800fcfc:	4413      	add	r3, r2
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 800fd02:	8afa      	ldrh	r2, [r7, #22]
 800fd04:	897b      	ldrh	r3, [r7, #10]
 800fd06:	4413      	add	r3, r2
 800fd08:	b29b      	uxth	r3, r3
 800fd0a:	82fb      	strh	r3, [r7, #22]
         gui->device->pset(drawx, drawy,c);
 800fd0c:	4b0d      	ldr	r3, [pc, #52]	; (800fd44 <UG_DrawLine+0x1bc>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	685b      	ldr	r3, [r3, #4]
 800fd14:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800fd16:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800fd1a:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 800fd1e:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 800fd20:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800fd24:	b29b      	uxth	r3, r3
 800fd26:	3301      	adds	r3, #1
 800fd28:	b29b      	uxth	r3, r3
 800fd2a:	83fb      	strh	r3, [r7, #30]
 800fd2c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800fd30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fd34:	429a      	cmp	r2, r3
 800fd36:	dbcf      	blt.n	800fcd8 <UG_DrawLine+0x150>
 800fd38:	e000      	b.n	800fd3c <UG_DrawLine+0x1b4>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800fd3a:	bf00      	nop
      }
   }  
}
 800fd3c:	3720      	adds	r7, #32
 800fd3e:	46bd      	mov	sp, r7
 800fd40:	bdb0      	pop	{r4, r5, r7, pc}
 800fd42:	bf00      	nop
 800fd44:	200025f8 	.word	0x200025f8

0800fd48 <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 800fd48:	b590      	push	{r4, r7, lr}
 800fd4a:	b087      	sub	sp, #28
 800fd4c:	af02      	add	r7, sp, #8
 800fd4e:	4603      	mov	r3, r0
 800fd50:	603a      	str	r2, [r7, #0]
 800fd52:	80fb      	strh	r3, [r7, #6]
 800fd54:	460b      	mov	r3, r1
 800fd56:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 800fd58:	88fb      	ldrh	r3, [r7, #6]
 800fd5a:	81fb      	strh	r3, [r7, #14]
   yp=y;
 800fd5c:	88bb      	ldrh	r3, [r7, #4]
 800fd5e:	81bb      	strh	r3, [r7, #12]

   _UG_FontSelect(gui->font);
 800fd60:	4b44      	ldr	r3, [pc, #272]	; (800fe74 <UG_PutString+0x12c>)
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd66:	4618      	mov	r0, r3
 800fd68:	f000 fa96 	bl	8010298 <_UG_FontSelect>
   while ( *str != 0 )
 800fd6c:	e064      	b.n	800fe38 <UG_PutString+0xf0>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800fd6e:	4b41      	ldr	r3, [pc, #260]	; (800fe74 <UG_PutString+0x12c>)
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d106      	bne.n	800fd88 <UG_PutString+0x40>
         chr = _UG_DecodeUTF8(&str);
 800fd7a:	463b      	mov	r3, r7
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	f000 f8c7 	bl	800ff10 <_UG_DecodeUTF8>
 800fd82:	4603      	mov	r3, r0
 800fd84:	817b      	strh	r3, [r7, #10]
 800fd86:	e004      	b.n	800fd92 <UG_PutString+0x4a>
      }
      else{
         chr = *str++;
 800fd88:	683b      	ldr	r3, [r7, #0]
 800fd8a:	1c5a      	adds	r2, r3, #1
 800fd8c:	603a      	str	r2, [r7, #0]
 800fd8e:	781b      	ldrb	r3, [r3, #0]
 800fd90:	817b      	strh	r3, [r7, #10]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 800fd92:	897b      	ldrh	r3, [r7, #10]
 800fd94:	2b0a      	cmp	r3, #10
 800fd96:	d105      	bne.n	800fda4 <UG_PutString+0x5c>
      {
         xp = gui->device->x_dim;
 800fd98:	4b36      	ldr	r3, [pc, #216]	; (800fe74 <UG_PutString+0x12c>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	881b      	ldrh	r3, [r3, #0]
 800fda0:	81fb      	strh	r3, [r7, #14]
         continue;
 800fda2:	e049      	b.n	800fe38 <UG_PutString+0xf0>
      }
      cw = _UG_GetCharData(chr,NULL);
 800fda4:	897b      	ldrh	r3, [r7, #10]
 800fda6:	2100      	movs	r1, #0
 800fda8:	4618      	mov	r0, r3
 800fdaa:	f000 f929 	bl	8010000 <_UG_GetCharData>
 800fdae:	4603      	mov	r3, r0
 800fdb0:	813b      	strh	r3, [r7, #8]
      if(cw==-1) continue;
 800fdb2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800fdb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdba:	d100      	bne.n	800fdbe <UG_PutString+0x76>
 800fdbc:	e03c      	b.n	800fe38 <UG_PutString+0xf0>
      if ( xp + cw > gui->device->x_dim - 1 )
 800fdbe:	4b2d      	ldr	r3, [pc, #180]	; (800fe74 <UG_PutString+0x12c>)
 800fdc0:	681b      	ldr	r3, [r3, #0]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fdc8:	4619      	mov	r1, r3
 800fdca:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800fdce:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800fdd2:	4413      	add	r3, r2
 800fdd4:	4299      	cmp	r1, r3
 800fdd6:	dc12      	bgt.n	800fdfe <UG_PutString+0xb6>
      {
         xp = x;
 800fdd8:	88fb      	ldrh	r3, [r7, #6]
 800fdda:	81fb      	strh	r3, [r7, #14]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 800fddc:	4b25      	ldr	r3, [pc, #148]	; (800fe74 <UG_PutString+0x12c>)
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fde4:	b21a      	sxth	r2, r3
 800fde6:	4b23      	ldr	r3, [pc, #140]	; (800fe74 <UG_PutString+0x12c>)
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	f993 304a 	ldrsb.w	r3, [r3, #74]	; 0x4a
 800fdee:	b21b      	sxth	r3, r3
 800fdf0:	4413      	add	r3, r2
 800fdf2:	b21b      	sxth	r3, r3
 800fdf4:	b29a      	uxth	r2, r3
 800fdf6:	89bb      	ldrh	r3, [r7, #12]
 800fdf8:	4413      	add	r3, r2
 800fdfa:	b29b      	uxth	r3, r3
 800fdfc:	81bb      	strh	r3, [r7, #12]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800fdfe:	4b1d      	ldr	r3, [pc, #116]	; (800fe74 <UG_PutString+0x12c>)
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	f8b3 404c 	ldrh.w	r4, [r3, #76]	; 0x4c
 800fe06:	4b1b      	ldr	r3, [pc, #108]	; (800fe74 <UG_PutString+0x12c>)
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 800fe0e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800fe12:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800fe16:	8978      	ldrh	r0, [r7, #10]
 800fe18:	9300      	str	r3, [sp, #0]
 800fe1a:	4623      	mov	r3, r4
 800fe1c:	f000 fabe 	bl	801039c <_UG_PutChar>

      xp += cw + gui->char_h_space;
 800fe20:	4b14      	ldr	r3, [pc, #80]	; (800fe74 <UG_PutString+0x12c>)
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	f993 3049 	ldrsb.w	r3, [r3, #73]	; 0x49
 800fe28:	b29a      	uxth	r2, r3
 800fe2a:	893b      	ldrh	r3, [r7, #8]
 800fe2c:	4413      	add	r3, r2
 800fe2e:	b29a      	uxth	r2, r3
 800fe30:	89fb      	ldrh	r3, [r7, #14]
 800fe32:	4413      	add	r3, r2
 800fe34:	b29b      	uxth	r3, r3
 800fe36:	81fb      	strh	r3, [r7, #14]
   while ( *str != 0 )
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	781b      	ldrb	r3, [r3, #0]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d196      	bne.n	800fd6e <UG_PutString+0x26>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 800fe40:	4b0c      	ldr	r3, [pc, #48]	; (800fe74 <UG_PutString+0x12c>)
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800fe48:	f003 0302 	and.w	r3, r3, #2
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d00c      	beq.n	800fe6a <UG_PutString+0x122>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 800fe50:	4b08      	ldr	r3, [pc, #32]	; (800fe74 <UG_PutString+0x12c>)
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fe56:	461c      	mov	r4, r3
 800fe58:	f04f 33ff 	mov.w	r3, #4294967295
 800fe5c:	f04f 32ff 	mov.w	r2, #4294967295
 800fe60:	f04f 31ff 	mov.w	r1, #4294967295
 800fe64:	f04f 30ff 	mov.w	r0, #4294967295
 800fe68:	47a0      	blx	r4
}
 800fe6a:	bf00      	nop
 800fe6c:	3714      	adds	r7, #20
 800fe6e:	46bd      	mov	sp, r7
 800fe70:	bd90      	pop	{r4, r7, pc}
 800fe72:	bf00      	nop
 800fe74:	200025f8 	.word	0x200025f8

0800fe78 <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 800fe78:	b480      	push	{r7}
 800fe7a:	b083      	sub	sp, #12
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	4603      	mov	r3, r0
 800fe80:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 800fe82:	4b05      	ldr	r3, [pc, #20]	; (800fe98 <UG_SetForecolor+0x20>)
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	88fa      	ldrh	r2, [r7, #6]
 800fe88:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
}
 800fe8c:	bf00      	nop
 800fe8e:	370c      	adds	r7, #12
 800fe90:	46bd      	mov	sp, r7
 800fe92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe96:	4770      	bx	lr
 800fe98:	200025f8 	.word	0x200025f8

0800fe9c <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 800fe9c:	b480      	push	{r7}
 800fe9e:	b083      	sub	sp, #12
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	4603      	mov	r3, r0
 800fea4:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 800fea6:	4b05      	ldr	r3, [pc, #20]	; (800febc <UG_SetBackcolor+0x20>)
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	88fa      	ldrh	r2, [r7, #6]
 800feac:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 800feb0:	bf00      	nop
 800feb2:	370c      	adds	r7, #12
 800feb4:	46bd      	mov	sp, r7
 800feb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feba:	4770      	bx	lr
 800febc:	200025f8 	.word	0x200025f8

0800fec0 <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 800fec0:	b480      	push	{r7}
 800fec2:	b083      	sub	sp, #12
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	4603      	mov	r3, r0
 800fec8:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 800feca:	4b06      	ldr	r3, [pc, #24]	; (800fee4 <UG_FontSetHSpace+0x24>)
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	88fa      	ldrh	r2, [r7, #6]
 800fed0:	b252      	sxtb	r2, r2
 800fed2:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
}
 800fed6:	bf00      	nop
 800fed8:	370c      	adds	r7, #12
 800feda:	46bd      	mov	sp, r7
 800fedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee0:	4770      	bx	lr
 800fee2:	bf00      	nop
 800fee4:	200025f8 	.word	0x200025f8

0800fee8 <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 800fee8:	b480      	push	{r7}
 800feea:	b083      	sub	sp, #12
 800feec:	af00      	add	r7, sp, #0
 800feee:	4603      	mov	r3, r0
 800fef0:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 800fef2:	4b06      	ldr	r3, [pc, #24]	; (800ff0c <UG_FontSetVSpace+0x24>)
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	88fa      	ldrh	r2, [r7, #6]
 800fef8:	b252      	sxtb	r2, r2
 800fefa:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
}
 800fefe:	bf00      	nop
 800ff00:	370c      	adds	r7, #12
 800ff02:	46bd      	mov	sp, r7
 800ff04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff08:	4770      	bx	lr
 800ff0a:	bf00      	nop
 800ff0c:	200025f8 	.word	0x200025f8

0800ff10 <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 800ff10:	b480      	push	{r7}
 800ff12:	b085      	sub	sp, #20
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]

  char c=**str;
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	781b      	ldrb	r3, [r3, #0]
 800ff1e:	73fb      	strb	r3, [r7, #15]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 800ff20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	db07      	blt.n	800ff38 <_UG_DecodeUTF8+0x28>
  {
    *str = *str+1;
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	1c5a      	adds	r2, r3, #1
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	601a      	str	r2, [r3, #0]
    return c;
 800ff32:	7bfb      	ldrb	r3, [r7, #15]
 800ff34:	b29b      	uxth	r3, r3
 800ff36:	e05c      	b.n	800fff2 <_UG_DecodeUTF8+0xe2>
  }

  UG_U8 bytes_left=0;
 800ff38:	2300      	movs	r3, #0
 800ff3a:	73bb      	strb	r3, [r7, #14]
  UG_CHAR encoding=0;
 800ff3c:	2300      	movs	r3, #0
 800ff3e:	81bb      	strh	r3, [r7, #12]

  while(**str)
 800ff40:	e04f      	b.n	800ffe2 <_UG_DecodeUTF8+0xd2>
  {
    c=**str;
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	781b      	ldrb	r3, [r3, #0]
 800ff48:	73fb      	strb	r3, [r7, #15]
    *str = *str+1;
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	1c5a      	adds	r2, r3, #1
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 800ff54:	7bbb      	ldrb	r3, [r7, #14]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d130      	bne.n	800ffbc <_UG_DecodeUTF8+0xac>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 800ff5a:	7bfb      	ldrb	r3, [r7, #15]
 800ff5c:	2bdf      	cmp	r3, #223	; 0xdf
 800ff5e:	d806      	bhi.n	800ff6e <_UG_DecodeUTF8+0x5e>
      {
        bytes_left = 1;
 800ff60:	2301      	movs	r3, #1
 800ff62:	73bb      	strb	r3, [r7, #14]
        c &= 0x01f;
 800ff64:	7bfb      	ldrb	r3, [r7, #15]
 800ff66:	f003 031f 	and.w	r3, r3, #31
 800ff6a:	73fb      	strb	r3, [r7, #15]
 800ff6c:	e023      	b.n	800ffb6 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 800ff6e:	7bfb      	ldrb	r3, [r7, #15]
 800ff70:	2bef      	cmp	r3, #239	; 0xef
 800ff72:	d806      	bhi.n	800ff82 <_UG_DecodeUTF8+0x72>
      {
        bytes_left = 2;
 800ff74:	2302      	movs	r3, #2
 800ff76:	73bb      	strb	r3, [r7, #14]
        c &= 15;
 800ff78:	7bfb      	ldrb	r3, [r7, #15]
 800ff7a:	f003 030f 	and.w	r3, r3, #15
 800ff7e:	73fb      	strb	r3, [r7, #15]
 800ff80:	e019      	b.n	800ffb6 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 800ff82:	7bfb      	ldrb	r3, [r7, #15]
 800ff84:	2bf7      	cmp	r3, #247	; 0xf7
 800ff86:	d806      	bhi.n	800ff96 <_UG_DecodeUTF8+0x86>
      {
        bytes_left = 3;
 800ff88:	2303      	movs	r3, #3
 800ff8a:	73bb      	strb	r3, [r7, #14]
        c &= 7;
 800ff8c:	7bfb      	ldrb	r3, [r7, #15]
 800ff8e:	f003 0307 	and.w	r3, r3, #7
 800ff92:	73fb      	strb	r3, [r7, #15]
 800ff94:	e00f      	b.n	800ffb6 <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 800ff96:	7bfb      	ldrb	r3, [r7, #15]
 800ff98:	2bfb      	cmp	r3, #251	; 0xfb
 800ff9a:	d806      	bhi.n	800ffaa <_UG_DecodeUTF8+0x9a>
      {
        bytes_left = 4;
 800ff9c:	2304      	movs	r3, #4
 800ff9e:	73bb      	strb	r3, [r7, #14]
        c &= 3;
 800ffa0:	7bfb      	ldrb	r3, [r7, #15]
 800ffa2:	f003 0303 	and.w	r3, r3, #3
 800ffa6:	73fb      	strb	r3, [r7, #15]
 800ffa8:	e005      	b.n	800ffb6 <_UG_DecodeUTF8+0xa6>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 800ffaa:	2305      	movs	r3, #5
 800ffac:	73bb      	strb	r3, [r7, #14]
        c &= 1;
 800ffae:	7bfb      	ldrb	r3, [r7, #15]
 800ffb0:	f003 0301 	and.w	r3, r3, #1
 800ffb4:	73fb      	strb	r3, [r7, #15]
      }
      encoding = c;
 800ffb6:	7bfb      	ldrb	r3, [r7, #15]
 800ffb8:	81bb      	strh	r3, [r7, #12]
 800ffba:	e012      	b.n	800ffe2 <_UG_DecodeUTF8+0xd2>
    }
    else
    {
      encoding<<=6;
 800ffbc:	89bb      	ldrh	r3, [r7, #12]
 800ffbe:	019b      	lsls	r3, r3, #6
 800ffc0:	81bb      	strh	r3, [r7, #12]
      encoding |= (c & 0x3F);
 800ffc2:	7bfb      	ldrb	r3, [r7, #15]
 800ffc4:	b21b      	sxth	r3, r3
 800ffc6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ffca:	b21a      	sxth	r2, r3
 800ffcc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ffd0:	4313      	orrs	r3, r2
 800ffd2:	b21b      	sxth	r3, r3
 800ffd4:	81bb      	strh	r3, [r7, #12]
      if ( --bytes_left == 0 )
 800ffd6:	7bbb      	ldrb	r3, [r7, #14]
 800ffd8:	3b01      	subs	r3, #1
 800ffda:	73bb      	strb	r3, [r7, #14]
 800ffdc:	7bbb      	ldrb	r3, [r7, #14]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d005      	beq.n	800ffee <_UG_DecodeUTF8+0xde>
  while(**str)
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d1aa      	bne.n	800ff42 <_UG_DecodeUTF8+0x32>
 800ffec:	e000      	b.n	800fff0 <_UG_DecodeUTF8+0xe0>
        break;
 800ffee:	bf00      	nop
    }
  }
  return encoding;
 800fff0:	89bb      	ldrh	r3, [r7, #12]
}
 800fff2:	4618      	mov	r0, r3
 800fff4:	3714      	adds	r7, #20
 800fff6:	46bd      	mov	sp, r7
 800fff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffc:	4770      	bx	lr
	...

08010000 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 8010000:	b580      	push	{r7, lr}
 8010002:	b086      	sub	sp, #24
 8010004:	af00      	add	r7, sp, #0
 8010006:	4603      	mov	r3, r0
 8010008:	6039      	str	r1, [r7, #0]
 801000a:	80fb      	strh	r3, [r7, #6]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  UG_U16 start=0;
 801000c:	2300      	movs	r3, #0
 801000e:	82fb      	strh	r3, [r7, #22]
  UG_U16 skip=0;
 8010010:	2300      	movs	r3, #0
 8010012:	82bb      	strh	r3, [r7, #20]
  UG_U16 t=0;
 8010014:	2300      	movs	r3, #0
 8010016:	827b      	strh	r3, [r7, #18]
  UG_U8 range=0;
 8010018:	2300      	movs	r3, #0
 801001a:	747b      	strb	r3, [r7, #17]
  UG_U8 found=0;
 801001c:	2300      	movs	r3, #0
 801001e:	743b      	strb	r3, [r7, #16]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 8010020:	4b98      	ldr	r3, [pc, #608]	; (8010284 <_UG_GetCharData+0x284>)
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010026:	4b98      	ldr	r3, [pc, #608]	; (8010288 <_UG_GetCharData+0x288>)
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	429a      	cmp	r2, r3
 801002c:	d10f      	bne.n	801004e <_UG_GetCharData+0x4e>
 801002e:	4b97      	ldr	r3, [pc, #604]	; (801028c <_UG_GetCharData+0x28c>)
 8010030:	881b      	ldrh	r3, [r3, #0]
 8010032:	88fa      	ldrh	r2, [r7, #6]
 8010034:	429a      	cmp	r2, r3
 8010036:	d10a      	bne.n	801004e <_UG_GetCharData+0x4e>
    if(p){
 8010038:	683b      	ldr	r3, [r7, #0]
 801003a:	2b00      	cmp	r3, #0
 801003c:	d003      	beq.n	8010046 <_UG_GetCharData+0x46>
      *p=last_p;                                                    // Load char bitmap address
 801003e:	4b94      	ldr	r3, [pc, #592]	; (8010290 <_UG_GetCharData+0x290>)
 8010040:	681a      	ldr	r2, [r3, #0]
 8010042:	683b      	ldr	r3, [r7, #0]
 8010044:	601a      	str	r2, [r3, #0]
    }
    return last_width;
 8010046:	4b93      	ldr	r3, [pc, #588]	; (8010294 <_UG_GetCharData+0x294>)
 8010048:	f9b3 3000 	ldrsh.w	r3, [r3]
 801004c:	e116      	b.n	801027c <_UG_GetCharData+0x27c>
  }

  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 801004e:	4b8d      	ldr	r3, [pc, #564]	; (8010284 <_UG_GetCharData+0x284>)
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010056:	2b00      	cmp	r3, #0
 8010058:	f000 80cc 	beq.w	80101f4 <_UG_GetCharData+0x1f4>
    switch ( encoding )
 801005c:	88fb      	ldrh	r3, [r7, #6]
 801005e:	2bfc      	cmp	r3, #252	; 0xfc
 8010060:	f300 80c8 	bgt.w	80101f4 <_UG_GetCharData+0x1f4>
 8010064:	2bd6      	cmp	r3, #214	; 0xd6
 8010066:	da09      	bge.n	801007c <_UG_GetCharData+0x7c>
 8010068:	2bc4      	cmp	r3, #196	; 0xc4
 801006a:	d06c      	beq.n	8010146 <_UG_GetCharData+0x146>
 801006c:	2bc4      	cmp	r3, #196	; 0xc4
 801006e:	f300 80c1 	bgt.w	80101f4 <_UG_GetCharData+0x1f4>
 8010072:	2bb0      	cmp	r3, #176	; 0xb0
 8010074:	d06d      	beq.n	8010152 <_UG_GetCharData+0x152>
 8010076:	2bb5      	cmp	r3, #181	; 0xb5
 8010078:	d068      	beq.n	801014c <_UG_GetCharData+0x14c>
 801007a:	e06e      	b.n	801015a <_UG_GetCharData+0x15a>
 801007c:	3bd6      	subs	r3, #214	; 0xd6
 801007e:	2b26      	cmp	r3, #38	; 0x26
 8010080:	f200 80b8 	bhi.w	80101f4 <_UG_GetCharData+0x1f4>
 8010084:	a201      	add	r2, pc, #4	; (adr r2, 801008c <_UG_GetCharData+0x8c>)
 8010086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801008a:	bf00      	nop
 801008c:	0801012f 	.word	0x0801012f
 8010090:	080101f5 	.word	0x080101f5
 8010094:	080101f5 	.word	0x080101f5
 8010098:	080101f5 	.word	0x080101f5
 801009c:	080101f5 	.word	0x080101f5
 80100a0:	080101f5 	.word	0x080101f5
 80100a4:	0801013b 	.word	0x0801013b
 80100a8:	080101f5 	.word	0x080101f5
 80100ac:	080101f5 	.word	0x080101f5
 80100b0:	080101f5 	.word	0x080101f5
 80100b4:	080101f5 	.word	0x080101f5
 80100b8:	080101f5 	.word	0x080101f5
 80100bc:	080101f5 	.word	0x080101f5
 80100c0:	080101f5 	.word	0x080101f5
 80100c4:	08010141 	.word	0x08010141
 80100c8:	080101f5 	.word	0x080101f5
 80100cc:	080101f5 	.word	0x080101f5
 80100d0:	080101f5 	.word	0x080101f5
 80100d4:	080101f5 	.word	0x080101f5
 80100d8:	080101f5 	.word	0x080101f5
 80100dc:	080101f5 	.word	0x080101f5
 80100e0:	080101f5 	.word	0x080101f5
 80100e4:	080101f5 	.word	0x080101f5
 80100e8:	080101f5 	.word	0x080101f5
 80100ec:	080101f5 	.word	0x080101f5
 80100f0:	080101f5 	.word	0x080101f5
 80100f4:	080101f5 	.word	0x080101f5
 80100f8:	080101f5 	.word	0x080101f5
 80100fc:	080101f5 	.word	0x080101f5
 8010100:	080101f5 	.word	0x080101f5
 8010104:	080101f5 	.word	0x080101f5
 8010108:	080101f5 	.word	0x080101f5
 801010c:	08010129 	.word	0x08010129
 8010110:	080101f5 	.word	0x080101f5
 8010114:	080101f5 	.word	0x080101f5
 8010118:	080101f5 	.word	0x080101f5
 801011c:	080101f5 	.word	0x080101f5
 8010120:	080101f5 	.word	0x080101f5
 8010124:	08010135 	.word	0x08010135
    {
       case 0xF6: encoding = 0x94; break; // 
 8010128:	2394      	movs	r3, #148	; 0x94
 801012a:	80fb      	strh	r3, [r7, #6]
 801012c:	e015      	b.n	801015a <_UG_GetCharData+0x15a>
       case 0xD6: encoding = 0x99; break; // 
 801012e:	2399      	movs	r3, #153	; 0x99
 8010130:	80fb      	strh	r3, [r7, #6]
 8010132:	e012      	b.n	801015a <_UG_GetCharData+0x15a>
       case 0xFC: encoding = 0x81; break; // 
 8010134:	2381      	movs	r3, #129	; 0x81
 8010136:	80fb      	strh	r3, [r7, #6]
 8010138:	e00f      	b.n	801015a <_UG_GetCharData+0x15a>
       case 0xDC: encoding = 0x9A; break; // 
 801013a:	239a      	movs	r3, #154	; 0x9a
 801013c:	80fb      	strh	r3, [r7, #6]
 801013e:	e00c      	b.n	801015a <_UG_GetCharData+0x15a>
       case 0xE4: encoding = 0x84; break; // 
 8010140:	2384      	movs	r3, #132	; 0x84
 8010142:	80fb      	strh	r3, [r7, #6]
 8010144:	e009      	b.n	801015a <_UG_GetCharData+0x15a>
       case 0xC4: encoding = 0x8E; break; // 
 8010146:	238e      	movs	r3, #142	; 0x8e
 8010148:	80fb      	strh	r3, [r7, #6]
 801014a:	e006      	b.n	801015a <_UG_GetCharData+0x15a>
       case 0xB5: encoding = 0xE6; break; // 
 801014c:	23e6      	movs	r3, #230	; 0xe6
 801014e:	80fb      	strh	r3, [r7, #6]
 8010150:	e003      	b.n	801015a <_UG_GetCharData+0x15a>
       case 0xB0: encoding = 0xF8; break; // 
 8010152:	23f8      	movs	r3, #248	; 0xf8
 8010154:	80fb      	strh	r3, [r7, #6]
 8010156:	bf00      	nop
 8010158:	e04c      	b.n	80101f4 <_UG_GetCharData+0x1f4>
    }
  }

  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 801015a:	e04b      	b.n	80101f4 <_UG_GetCharData+0x1f4>
  {
    UG_U16 curr_offset = ptr_8to16( gui->currentFont.offsets+(t*2));    // Offsets are 16-bit, splitted in 2 byte values
 801015c:	4b49      	ldr	r3, [pc, #292]	; (8010284 <_UG_GetCharData+0x284>)
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010162:	8a7a      	ldrh	r2, [r7, #18]
 8010164:	0052      	lsls	r2, r2, #1
 8010166:	4413      	add	r3, r2
 8010168:	4618      	mov	r0, r3
 801016a:	f7ff fa87 	bl	800f67c <ptr_8to16>
 801016e:	4603      	mov	r3, r0
 8010170:	81fb      	strh	r3, [r7, #14]

    if(curr_offset&0x8000)                                          // If the offset has the MSB bit set, it means it's the a range start
 8010172:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010176:	2b00      	cmp	r3, #0
 8010178:	da06      	bge.n	8010188 <_UG_GetCharData+0x188>
    {
      start=curr_offset&0x7FFF;                                     // Store range start
 801017a:	89fb      	ldrh	r3, [r7, #14]
 801017c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8010180:	82fb      	strh	r3, [r7, #22]
      range=1;                                                      // Set flag
 8010182:	2301      	movs	r3, #1
 8010184:	747b      	strb	r3, [r7, #17]
 8010186:	e032      	b.n	80101ee <_UG_GetCharData+0x1ee>
    }
    else if(range)                                                  // If range previously set, this is the range end
 8010188:	7c7b      	ldrb	r3, [r7, #17]
 801018a:	2b00      	cmp	r3, #0
 801018c:	d021      	beq.n	80101d2 <_UG_GetCharData+0x1d2>
    {
      if(encoding>=start && encoding<=curr_offset)            // If the encoding is between the range
 801018e:	88fa      	ldrh	r2, [r7, #6]
 8010190:	8afb      	ldrh	r3, [r7, #22]
 8010192:	429a      	cmp	r2, r3
 8010194:	d30d      	bcc.n	80101b2 <_UG_GetCharData+0x1b2>
 8010196:	88fa      	ldrh	r2, [r7, #6]
 8010198:	89fb      	ldrh	r3, [r7, #14]
 801019a:	429a      	cmp	r2, r3
 801019c:	d809      	bhi.n	80101b2 <_UG_GetCharData+0x1b2>
      {
        skip += (encoding-start);                             // Calculate the skip value
 801019e:	88fa      	ldrh	r2, [r7, #6]
 80101a0:	8afb      	ldrh	r3, [r7, #22]
 80101a2:	1ad3      	subs	r3, r2, r3
 80101a4:	b29a      	uxth	r2, r3
 80101a6:	8abb      	ldrh	r3, [r7, #20]
 80101a8:	4413      	add	r3, r2
 80101aa:	82bb      	strh	r3, [r7, #20]
        found=1;
 80101ac:	2301      	movs	r3, #1
 80101ae:	743b      	strb	r3, [r7, #16]
        break;
 80101b0:	e02a      	b.n	8010208 <_UG_GetCharData+0x208>
      }
      else if(encoding<start)                                 // If the encoding is lower than current range start, the char is not in the font
 80101b2:	88fa      	ldrh	r2, [r7, #6]
 80101b4:	8afb      	ldrh	r3, [r7, #22]
 80101b6:	429a      	cmp	r2, r3
 80101b8:	d323      	bcc.n	8010202 <_UG_GetCharData+0x202>
        break;

      skip += ((curr_offset-start)+1);                        // Encoding not found in the current range, increase skip size and clear range flasg
 80101ba:	89fa      	ldrh	r2, [r7, #14]
 80101bc:	8afb      	ldrh	r3, [r7, #22]
 80101be:	1ad3      	subs	r3, r2, r3
 80101c0:	b29a      	uxth	r2, r3
 80101c2:	8abb      	ldrh	r3, [r7, #20]
 80101c4:	4413      	add	r3, r2
 80101c6:	b29b      	uxth	r3, r3
 80101c8:	3301      	adds	r3, #1
 80101ca:	82bb      	strh	r3, [r7, #20]
      range=0;
 80101cc:	2300      	movs	r3, #0
 80101ce:	747b      	strb	r3, [r7, #17]
 80101d0:	e00d      	b.n	80101ee <_UG_GetCharData+0x1ee>
    }
    else                                                            // Range not set, this is a single char offset
    {
      if(encoding==curr_offset)                                     // If matching the current offset char
 80101d2:	88fa      	ldrh	r2, [r7, #6]
 80101d4:	89fb      	ldrh	r3, [r7, #14]
 80101d6:	429a      	cmp	r2, r3
 80101d8:	d102      	bne.n	80101e0 <_UG_GetCharData+0x1e0>
      {
        found=1;
 80101da:	2301      	movs	r3, #1
 80101dc:	743b      	strb	r3, [r7, #16]
        break;
 80101de:	e013      	b.n	8010208 <_UG_GetCharData+0x208>
      }
      else if (encoding<curr_offset)                                // If the encoding is lower than current range, the char is not in the font
 80101e0:	88fa      	ldrh	r2, [r7, #6]
 80101e2:	89fb      	ldrh	r3, [r7, #14]
 80101e4:	429a      	cmp	r2, r3
 80101e6:	d30e      	bcc.n	8010206 <_UG_GetCharData+0x206>
      {
        break;
      }
      skip++;                                                       // Else, increase skip and keep searching
 80101e8:	8abb      	ldrh	r3, [r7, #20]
 80101ea:	3301      	adds	r3, #1
 80101ec:	82bb      	strh	r3, [r7, #20]
  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 80101ee:	8a7b      	ldrh	r3, [r7, #18]
 80101f0:	3301      	adds	r3, #1
 80101f2:	827b      	strh	r3, [r7, #18]
 80101f4:	4b23      	ldr	r3, [pc, #140]	; (8010284 <_UG_GetCharData+0x284>)
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80101fa:	8a7a      	ldrh	r2, [r7, #18]
 80101fc:	429a      	cmp	r2, r3
 80101fe:	d3ad      	bcc.n	801015c <_UG_GetCharData+0x15c>
 8010200:	e002      	b.n	8010208 <_UG_GetCharData+0x208>
        break;
 8010202:	bf00      	nop
 8010204:	e000      	b.n	8010208 <_UG_GetCharData+0x208>
        break;
 8010206:	bf00      	nop
    }
  }

  if(found)                                                         // If char found
 8010208:	7c3b      	ldrb	r3, [r7, #16]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d034      	beq.n	8010278 <_UG_GetCharData+0x278>
  {
    last_font =  gui->currentFont.font;                                     // Update cached data
 801020e:	4b1d      	ldr	r3, [pc, #116]	; (8010284 <_UG_GetCharData+0x284>)
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010214:	4a1c      	ldr	r2, [pc, #112]	; (8010288 <_UG_GetCharData+0x288>)
 8010216:	6013      	str	r3, [r2, #0]
    last_encoding = encoding;
 8010218:	4a1c      	ldr	r2, [pc, #112]	; (801028c <_UG_GetCharData+0x28c>)
 801021a:	88fb      	ldrh	r3, [r7, #6]
 801021c:	8013      	strh	r3, [r2, #0]
    last_p = ( gui->currentFont.data+(skip* gui->currentFont.bytes_per_char));
 801021e:	4b19      	ldr	r3, [pc, #100]	; (8010284 <_UG_GetCharData+0x284>)
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010224:	8aba      	ldrh	r2, [r7, #20]
 8010226:	4917      	ldr	r1, [pc, #92]	; (8010284 <_UG_GetCharData+0x284>)
 8010228:	6809      	ldr	r1, [r1, #0]
 801022a:	8e09      	ldrh	r1, [r1, #48]	; 0x30
 801022c:	fb01 f202 	mul.w	r2, r1, r2
 8010230:	4413      	add	r3, r2
 8010232:	4a17      	ldr	r2, [pc, #92]	; (8010290 <_UG_GetCharData+0x290>)
 8010234:	6013      	str	r3, [r2, #0]
    if( gui->currentFont.widths){                                                // If width table available
 8010236:	4b13      	ldr	r3, [pc, #76]	; (8010284 <_UG_GetCharData+0x284>)
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801023c:	2b00      	cmp	r3, #0
 801023e:	d009      	beq.n	8010254 <_UG_GetCharData+0x254>
      last_width = *( gui->currentFont.widths+skip);                        // Use width from table
 8010240:	4b10      	ldr	r3, [pc, #64]	; (8010284 <_UG_GetCharData+0x284>)
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010246:	8abb      	ldrh	r3, [r7, #20]
 8010248:	4413      	add	r3, r2
 801024a:	781b      	ldrb	r3, [r3, #0]
 801024c:	b21a      	sxth	r2, r3
 801024e:	4b11      	ldr	r3, [pc, #68]	; (8010294 <_UG_GetCharData+0x294>)
 8010250:	801a      	strh	r2, [r3, #0]
 8010252:	e006      	b.n	8010262 <_UG_GetCharData+0x262>
    }
    else{
      last_width =  gui->currentFont.char_width;                            // Else use width from char width
 8010254:	4b0b      	ldr	r3, [pc, #44]	; (8010284 <_UG_GetCharData+0x284>)
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 801025c:	b21a      	sxth	r2, r3
 801025e:	4b0d      	ldr	r3, [pc, #52]	; (8010294 <_UG_GetCharData+0x294>)
 8010260:	801a      	strh	r2, [r3, #0]
    }


    if(p){
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	2b00      	cmp	r3, #0
 8010266:	d003      	beq.n	8010270 <_UG_GetCharData+0x270>
      *p=last_p;                                                    // Load char bitmap address
 8010268:	4b09      	ldr	r3, [pc, #36]	; (8010290 <_UG_GetCharData+0x290>)
 801026a:	681a      	ldr	r2, [r3, #0]
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	601a      	str	r2, [r3, #0]
    }
    return(last_width);                                             // Return char width
 8010270:	4b08      	ldr	r3, [pc, #32]	; (8010294 <_UG_GetCharData+0x294>)
 8010272:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010276:	e001      	b.n	801027c <_UG_GetCharData+0x27c>
  }
  return -1;                                                        // -1 = char not found
 8010278:	f04f 33ff 	mov.w	r3, #4294967295
}
 801027c:	4618      	mov	r0, r3
 801027e:	3718      	adds	r7, #24
 8010280:	46bd      	mov	sp, r7
 8010282:	bd80      	pop	{r7, pc}
 8010284:	200025f8 	.word	0x200025f8
 8010288:	200025fc 	.word	0x200025fc
 801028c:	20002600 	.word	0x20002600
 8010290:	20002604 	.word	0x20002604
 8010294:	20002608 	.word	0x20002608

08010298 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 8010298:	b590      	push	{r4, r7, lr}
 801029a:	b083      	sub	sp, #12
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 80102a0:	4b3d      	ldr	r3, [pc, #244]	; (8010398 <_UG_FontSelect+0x100>)
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80102a6:	687a      	ldr	r2, [r7, #4]
 80102a8:	429a      	cmp	r2, r3
 80102aa:	d070      	beq.n	801038e <_UG_FontSelect+0xf6>
    return;
   gui->currentFont.font = font;                          // Save Font pointer
 80102ac:	4b3a      	ldr	r3, [pc, #232]	; (8010398 <_UG_FontSelect+0x100>)
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	687a      	ldr	r2, [r7, #4]
 80102b2:	645a      	str	r2, [r3, #68]	; 0x44
   gui->currentFont.font_type = 0x7F & *font;             // Byte    0: Font_type
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	781a      	ldrb	r2, [r3, #0]
 80102b8:	4b37      	ldr	r3, [pc, #220]	; (8010398 <_UG_FontSelect+0x100>)
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80102c0:	b2d2      	uxtb	r2, r2
 80102c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
   gui->currentFont.is_old_font = (0x80 & *font++)&&1;    // Byte    0: Bit 7 indicates old or new font type. 1=old font, 0=new font
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	1c5a      	adds	r2, r3, #1
 80102ca:	607a      	str	r2, [r7, #4]
 80102cc:	781b      	ldrb	r3, [r3, #0]
 80102ce:	b25b      	sxtb	r3, r3
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	da01      	bge.n	80102d8 <_UG_FontSelect+0x40>
 80102d4:	2201      	movs	r2, #1
 80102d6:	e000      	b.n	80102da <_UG_FontSelect+0x42>
 80102d8:	2200      	movs	r2, #0
 80102da:	4b2f      	ldr	r3, [pc, #188]	; (8010398 <_UG_FontSelect+0x100>)
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	b2d2      	uxtb	r2, r2
 80102e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   gui->currentFont.char_width = *font++;                 // Byte    1: Char width
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	1c5a      	adds	r2, r3, #1
 80102e8:	607a      	str	r2, [r7, #4]
 80102ea:	4a2b      	ldr	r2, [pc, #172]	; (8010398 <_UG_FontSelect+0x100>)
 80102ec:	6812      	ldr	r2, [r2, #0]
 80102ee:	781b      	ldrb	r3, [r3, #0]
 80102f0:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
   gui->currentFont.char_height = *font++;                // Byte    2: Char height
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	1c5a      	adds	r2, r3, #1
 80102f8:	607a      	str	r2, [r7, #4]
 80102fa:	4a27      	ldr	r2, [pc, #156]	; (8010398 <_UG_FontSelect+0x100>)
 80102fc:	6812      	ldr	r2, [r2, #0]
 80102fe:	781b      	ldrb	r3, [r3, #0]
 8010300:	f882 302f 	strb.w	r3, [r2, #47]	; 0x2f
   gui->currentFont.number_of_chars = ptr_8to16(font);    // Bytes 3+4: Number of chars
 8010304:	4b24      	ldr	r3, [pc, #144]	; (8010398 <_UG_FontSelect+0x100>)
 8010306:	681c      	ldr	r4, [r3, #0]
 8010308:	6878      	ldr	r0, [r7, #4]
 801030a:	f7ff f9b7 	bl	800f67c <ptr_8to16>
 801030e:	4603      	mov	r3, r0
 8010310:	8663      	strh	r3, [r4, #50]	; 0x32
  font+=2;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	3302      	adds	r3, #2
 8010316:	607b      	str	r3, [r7, #4]
   gui->currentFont.number_of_offsets = ptr_8to16(font);  // Bytes 5+6: Number of offsets
 8010318:	4b1f      	ldr	r3, [pc, #124]	; (8010398 <_UG_FontSelect+0x100>)
 801031a:	681c      	ldr	r4, [r3, #0]
 801031c:	6878      	ldr	r0, [r7, #4]
 801031e:	f7ff f9ad 	bl	800f67c <ptr_8to16>
 8010322:	4603      	mov	r3, r0
 8010324:	86a3      	strh	r3, [r4, #52]	; 0x34
  font+=2;
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	3302      	adds	r3, #2
 801032a:	607b      	str	r3, [r7, #4]
   gui->currentFont.bytes_per_char = ptr_8to16(font);     // Bytes 7+8: Bytes per char
 801032c:	4b1a      	ldr	r3, [pc, #104]	; (8010398 <_UG_FontSelect+0x100>)
 801032e:	681c      	ldr	r4, [r3, #0]
 8010330:	6878      	ldr	r0, [r7, #4]
 8010332:	f7ff f9a3 	bl	800f67c <ptr_8to16>
 8010336:	4603      	mov	r3, r0
 8010338:	8623      	strh	r3, [r4, #48]	; 0x30
  font+=2;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	3302      	adds	r3, #2
 801033e:	607b      	str	r3, [r7, #4]
  if(*font++){                                    // Byte 9: 1=Width table present, 0=not present
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	1c5a      	adds	r2, r3, #1
 8010344:	607a      	str	r2, [r7, #4]
 8010346:	781b      	ldrb	r3, [r3, #0]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d00b      	beq.n	8010364 <_UG_FontSelect+0xcc>
     gui->currentFont.widths = font;                      // Save pointer to width table
 801034c:	4b12      	ldr	r3, [pc, #72]	; (8010398 <_UG_FontSelect+0x100>)
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	687a      	ldr	r2, [r7, #4]
 8010352:	639a      	str	r2, [r3, #56]	; 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 8010354:	4b10      	ldr	r3, [pc, #64]	; (8010398 <_UG_FontSelect+0x100>)
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801035a:	461a      	mov	r2, r3
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	4413      	add	r3, r2
 8010360:	607b      	str	r3, [r7, #4]
 8010362:	e003      	b.n	801036c <_UG_FontSelect+0xd4>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 8010364:	4b0c      	ldr	r3, [pc, #48]	; (8010398 <_UG_FontSelect+0x100>)
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	2200      	movs	r2, #0
 801036a:	639a      	str	r2, [r3, #56]	; 0x38
  }
   gui->currentFont.offsets = font;                       // Save pointer to offset table
 801036c:	4b0a      	ldr	r3, [pc, #40]	; (8010398 <_UG_FontSelect+0x100>)
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	687a      	ldr	r2, [r7, #4]
 8010372:	63da      	str	r2, [r3, #60]	; 0x3c
  font += ( gui->currentFont.number_of_offsets*2);        // Increase pointer by number of offsets*2 (2-byte values)
 8010374:	4b08      	ldr	r3, [pc, #32]	; (8010398 <_UG_FontSelect+0x100>)
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801037a:	005b      	lsls	r3, r3, #1
 801037c:	461a      	mov	r2, r3
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	4413      	add	r3, r2
 8010382:	607b      	str	r3, [r7, #4]
   gui->currentFont.data = font;                          // Save pointer to bitmap data
 8010384:	4b04      	ldr	r3, [pc, #16]	; (8010398 <_UG_FontSelect+0x100>)
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	687a      	ldr	r2, [r7, #4]
 801038a:	641a      	str	r2, [r3, #64]	; 0x40
 801038c:	e000      	b.n	8010390 <_UG_FontSelect+0xf8>
    return;
 801038e:	bf00      	nop
}
 8010390:	370c      	adds	r7, #12
 8010392:	46bd      	mov	sp, r7
 8010394:	bd90      	pop	{r4, r7, pc}
 8010396:	bf00      	nop
 8010398:	200025f8 	.word	0x200025f8

0801039c <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 801039c:	b5b0      	push	{r4, r5, r7, lr}
 801039e:	b08c      	sub	sp, #48	; 0x30
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	4604      	mov	r4, r0
 80103a4:	4608      	mov	r0, r1
 80103a6:	4611      	mov	r1, r2
 80103a8:	461a      	mov	r2, r3
 80103aa:	4623      	mov	r3, r4
 80103ac:	80fb      	strh	r3, [r7, #6]
 80103ae:	4603      	mov	r3, r0
 80103b0:	80bb      	strh	r3, [r7, #4]
 80103b2:	460b      	mov	r3, r1
 80103b4:	807b      	strh	r3, [r7, #2]
 80103b6:	4613      	mov	r3, r2
 80103b8:	803b      	strh	r3, [r7, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 80103ba:	2300      	movs	r3, #0
 80103bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80103be:	2300      	movs	r3, #0
 80103c0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80103c2:	2300      	movs	r3, #0
 80103c4:	847b      	strh	r3, [r7, #34]	; 0x22
 80103c6:	2300      	movs	r3, #0
 80103c8:	843b      	strh	r3, [r7, #32]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 80103ca:	4b8c      	ldr	r3, [pc, #560]	; (80105fc <_UG_PutChar+0x260>)
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80103d2:	75fb      	strb	r3, [r7, #23]
 80103d4:	4b89      	ldr	r3, [pc, #548]	; (80105fc <_UG_PutChar+0x260>)
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80103dc:	f003 0302 	and.w	r3, r3, #2
 80103e0:	75bb      	strb	r3, [r7, #22]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_SIZE, UG_COLOR) = NULL;
 80103e2:	2300      	movs	r3, #0
 80103e4:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 80103e6:	f107 0208 	add.w	r2, r7, #8
 80103ea:	88fb      	ldrh	r3, [r7, #6]
 80103ec:	4611      	mov	r1, r2
 80103ee:	4618      	mov	r0, r3
 80103f0:	f7ff fe06 	bl	8010000 <_UG_GetCharData>
 80103f4:	4603      	mov	r3, r0
 80103f6:	82bb      	strh	r3, [r7, #20]
   if(actual_char_width==-1)
 80103f8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80103fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010400:	d102      	bne.n	8010408 <_UG_PutChar+0x6c>
        return -1;                                     // Char not presnt in the font
 8010402:	f04f 33ff 	mov.w	r3, #4294967295
 8010406:	e226      	b.n	8010856 <_UG_PutChar+0x4ba>

   bn =  gui->currentFont.char_width;
 8010408:	4b7c      	ldr	r3, [pc, #496]	; (80105fc <_UG_PutChar+0x260>)
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8010410:	84bb      	strh	r3, [r7, #36]	; 0x24
   if ( !bn ){
 8010412:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010414:	2b00      	cmp	r3, #0
 8010416:	d101      	bne.n	801041c <_UG_PutChar+0x80>
     return 0;
 8010418:	2300      	movs	r3, #0
 801041a:	e21c      	b.n	8010856 <_UG_PutChar+0x4ba>
   }
   bn >>= 3;
 801041c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801041e:	08db      	lsrs	r3, r3, #3
 8010420:	84bb      	strh	r3, [r7, #36]	; 0x24
   if (  gui->currentFont.char_width % 8 ) bn++;
 8010422:	4b76      	ldr	r3, [pc, #472]	; (80105fc <_UG_PutChar+0x260>)
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 801042a:	f003 0307 	and.w	r3, r3, #7
 801042e:	b2db      	uxtb	r3, r3
 8010430:	2b00      	cmp	r3, #0
 8010432:	d002      	beq.n	801043a <_UG_PutChar+0x9e>
 8010434:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010436:	3301      	adds	r3, #1
 8010438:	84bb      	strh	r3, [r7, #36]	; 0x24

   /* Is hardware acceleration available? */
   if (driver)
 801043a:	7dbb      	ldrb	r3, [r7, #22]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d01d      	beq.n	801047c <_UG_PutChar+0xe0>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 8010440:	4b6e      	ldr	r3, [pc, #440]	; (80105fc <_UG_PutChar+0x260>)
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010446:	461d      	mov	r5, r3
 8010448:	88ba      	ldrh	r2, [r7, #4]
 801044a:	8abb      	ldrh	r3, [r7, #20]
 801044c:	4413      	add	r3, r2
 801044e:	b29b      	uxth	r3, r3
 8010450:	3b01      	subs	r3, #1
 8010452:	b29b      	uxth	r3, r3
 8010454:	b21c      	sxth	r4, r3
 8010456:	4b69      	ldr	r3, [pc, #420]	; (80105fc <_UG_PutChar+0x260>)
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801045e:	b29a      	uxth	r2, r3
 8010460:	887b      	ldrh	r3, [r7, #2]
 8010462:	4413      	add	r3, r2
 8010464:	b29b      	uxth	r3, r3
 8010466:	3b01      	subs	r3, #1
 8010468:	b29b      	uxth	r3, r3
 801046a:	b21b      	sxth	r3, r3
 801046c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8010470:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8010474:	4622      	mov	r2, r4
 8010476:	47a8      	blx	r5
 8010478:	4603      	mov	r3, r0
 801047a:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 801047c:	4b5f      	ldr	r3, [pc, #380]	; (80105fc <_UG_PutChar+0x260>)
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010484:	2b00      	cmp	r3, #0
 8010486:	f040 8172 	bne.w	801076e <_UG_PutChar+0x3d2>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 801048a:	2300      	movs	r3, #0
 801048c:	853b      	strh	r3, [r7, #40]	; 0x28
 801048e:	e0ec      	b.n	801066a <_UG_PutChar+0x2ce>
     {
       c=0;
 8010490:	2300      	movs	r3, #0
 8010492:	83fb      	strh	r3, [r7, #30]
       for( i=0;i<bn;i++ )
 8010494:	2300      	movs	r3, #0
 8010496:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010498:	e0df      	b.n	801065a <_UG_PutChar+0x2be>
       {
         b = *data++;
 801049a:	68bb      	ldr	r3, [r7, #8]
 801049c:	1c5a      	adds	r2, r3, #1
 801049e:	60ba      	str	r2, [r7, #8]
 80104a0:	781b      	ldrb	r3, [r3, #0]
 80104a2:	777b      	strb	r3, [r7, #29]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 80104a4:	2300      	movs	r3, #0
 80104a6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80104a8:	e0ca      	b.n	8010640 <_UG_PutChar+0x2a4>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 80104aa:	7f7b      	ldrb	r3, [r7, #29]
 80104ac:	f003 0301 	and.w	r3, r3, #1
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d033      	beq.n	801051c <_UG_PutChar+0x180>
           {
             if(driver)
 80104b4:	7dbb      	ldrb	r3, [r7, #22]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d01f      	beq.n	80104fa <_UG_PutChar+0x15e>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 80104ba:	8c3b      	ldrh	r3, [r7, #32]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d00a      	beq.n	80104d6 <_UG_PutChar+0x13a>
 80104c0:	7dfb      	ldrb	r3, [r7, #23]
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d107      	bne.n	80104d6 <_UG_PutChar+0x13a>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 80104c6:	8c3a      	ldrh	r2, [r7, #32]
 80104c8:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80104cc:	69bb      	ldr	r3, [r7, #24]
 80104ce:	4610      	mov	r0, r2
 80104d0:	4798      	blx	r3
                 bpixels=0;
 80104d2:	2300      	movs	r3, #0
 80104d4:	843b      	strh	r3, [r7, #32]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 80104d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d10a      	bne.n	80104f2 <_UG_PutChar+0x156>
 80104dc:	7dfb      	ldrb	r3, [r7, #23]
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d007      	beq.n	80104f2 <_UG_PutChar+0x156>
               {
                 x0=x+c;
 80104e2:	88ba      	ldrh	r2, [r7, #4]
 80104e4:	8bfb      	ldrh	r3, [r7, #30]
 80104e6:	4413      	add	r3, r2
 80104e8:	85fb      	strh	r3, [r7, #46]	; 0x2e
                 y0=y+j;
 80104ea:	887a      	ldrh	r2, [r7, #2]
 80104ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80104ee:	4413      	add	r3, r2
 80104f0:	85bb      	strh	r3, [r7, #44]	; 0x2c
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 80104f2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104f4:	3301      	adds	r3, #1
 80104f6:	847b      	strh	r3, [r7, #34]	; 0x22
 80104f8:	e096      	b.n	8010628 <_UG_PutChar+0x28c>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 80104fa:	4b40      	ldr	r3, [pc, #256]	; (80105fc <_UG_PutChar+0x260>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	685b      	ldr	r3, [r3, #4]
 8010502:	88b9      	ldrh	r1, [r7, #4]
 8010504:	8bfa      	ldrh	r2, [r7, #30]
 8010506:	440a      	add	r2, r1
 8010508:	b292      	uxth	r2, r2
 801050a:	b210      	sxth	r0, r2
 801050c:	8879      	ldrh	r1, [r7, #2]
 801050e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010510:	440a      	add	r2, r1
 8010512:	b292      	uxth	r2, r2
 8010514:	b211      	sxth	r1, r2
 8010516:	883a      	ldrh	r2, [r7, #0]
 8010518:	4798      	blx	r3
 801051a:	e085      	b.n	8010628 <_UG_PutChar+0x28c>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 801051c:	7dbb      	ldrb	r3, [r7, #22]
 801051e:	2b00      	cmp	r3, #0
 8010520:	d06e      	beq.n	8010600 <_UG_PutChar+0x264>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 8010522:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010524:	2b00      	cmp	r3, #0
 8010526:	d064      	beq.n	80105f2 <_UG_PutChar+0x256>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 8010528:	7dfb      	ldrb	r3, [r7, #23]
 801052a:	2b00      	cmp	r3, #0
 801052c:	d15e      	bne.n	80105ec <_UG_PutChar+0x250>
                 {
                   push_pixels(fpixels,fc);
 801052e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010530:	8839      	ldrh	r1, [r7, #0]
 8010532:	69bb      	ldr	r3, [r7, #24]
 8010534:	4610      	mov	r0, r2
 8010536:	4798      	blx	r3
                   fpixels=0;
 8010538:	2300      	movs	r3, #0
 801053a:	847b      	strh	r3, [r7, #34]	; 0x22
 801053c:	e059      	b.n	80105f2 <_UG_PutChar+0x256>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 801053e:	88ba      	ldrh	r2, [r7, #4]
 8010540:	8abb      	ldrh	r3, [r7, #20]
 8010542:	4413      	add	r3, r2
 8010544:	b29a      	uxth	r2, r3
 8010546:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010548:	1ad3      	subs	r3, r2, r3
 801054a:	81fb      	strh	r3, [r7, #14]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 801054c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801054e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8010552:	429a      	cmp	r2, r3
 8010554:	d003      	beq.n	801055e <_UG_PutChar+0x1c2>
 8010556:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010558:	89fb      	ldrh	r3, [r7, #14]
 801055a:	429a      	cmp	r2, r3
 801055c:	d224      	bcs.n	80105a8 <_UG_PutChar+0x20c>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 801055e:	4b27      	ldr	r3, [pc, #156]	; (80105fc <_UG_PutChar+0x260>)
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010564:	461d      	mov	r5, r3
 8010566:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 801056a:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 801056e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010570:	89fb      	ldrh	r3, [r7, #14]
 8010572:	4413      	add	r3, r2
 8010574:	b29b      	uxth	r3, r3
 8010576:	3b01      	subs	r3, #1
 8010578:	b29b      	uxth	r3, r3
 801057a:	b21c      	sxth	r4, r3
 801057c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801057e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8010582:	fb92 f3f3 	sdiv	r3, r2, r3
 8010586:	b29a      	uxth	r2, r3
 8010588:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801058a:	4413      	add	r3, r2
 801058c:	b29b      	uxth	r3, r3
 801058e:	b21b      	sxth	r3, r3
 8010590:	4622      	mov	r2, r4
 8010592:	47a8      	blx	r5
 8010594:	4603      	mov	r3, r0
 8010596:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 8010598:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801059a:	8839      	ldrh	r1, [r7, #0]
 801059c:	69bb      	ldr	r3, [r7, #24]
 801059e:	4610      	mov	r0, r2
 80105a0:	4798      	blx	r3
                       fpixels=0;
 80105a2:	2300      	movs	r3, #0
 80105a4:	847b      	strh	r3, [r7, #34]	; 0x22
 80105a6:	e021      	b.n	80105ec <_UG_PutChar+0x250>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 80105a8:	4b14      	ldr	r3, [pc, #80]	; (80105fc <_UG_PutChar+0x260>)
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80105ae:	461c      	mov	r4, r3
 80105b0:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80105b4:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 80105b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80105ba:	89fb      	ldrh	r3, [r7, #14]
 80105bc:	4413      	add	r3, r2
 80105be:	b29b      	uxth	r3, r3
 80105c0:	3b01      	subs	r3, #1
 80105c2:	b29b      	uxth	r3, r3
 80105c4:	b21a      	sxth	r2, r3
 80105c6:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80105ca:	47a0      	blx	r4
 80105cc:	4603      	mov	r3, r0
 80105ce:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 80105d0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80105d2:	8839      	ldrh	r1, [r7, #0]
 80105d4:	69bb      	ldr	r3, [r7, #24]
 80105d6:	4610      	mov	r0, r2
 80105d8:	4798      	blx	r3
                       fpixels -= width;
 80105da:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80105dc:	89fb      	ldrh	r3, [r7, #14]
 80105de:	1ad3      	subs	r3, r2, r3
 80105e0:	847b      	strh	r3, [r7, #34]	; 0x22
                       x0=x;
 80105e2:	88bb      	ldrh	r3, [r7, #4]
 80105e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
                       y0++;
 80105e6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80105e8:	3301      	adds	r3, #1
 80105ea:	85bb      	strh	r3, [r7, #44]	; 0x2c
                   while(fpixels)
 80105ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d1a5      	bne.n	801053e <_UG_PutChar+0x1a2>
                     }
                   }
                 }
               }
               bpixels++;
 80105f2:	8c3b      	ldrh	r3, [r7, #32]
 80105f4:	3301      	adds	r3, #1
 80105f6:	843b      	strh	r3, [r7, #32]
 80105f8:	e016      	b.n	8010628 <_UG_PutChar+0x28c>
 80105fa:	bf00      	nop
 80105fc:	200025f8 	.word	0x200025f8
             }
             else if(!trans)                           // Not accelerated output
 8010600:	7dfb      	ldrb	r3, [r7, #23]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d110      	bne.n	8010628 <_UG_PutChar+0x28c>
             {
               gui->device->pset(x+c,y+j,bc);
 8010606:	4b96      	ldr	r3, [pc, #600]	; (8010860 <_UG_PutChar+0x4c4>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	685b      	ldr	r3, [r3, #4]
 801060e:	88b9      	ldrh	r1, [r7, #4]
 8010610:	8bfa      	ldrh	r2, [r7, #30]
 8010612:	440a      	add	r2, r1
 8010614:	b292      	uxth	r2, r2
 8010616:	b210      	sxth	r0, r2
 8010618:	8879      	ldrh	r1, [r7, #2]
 801061a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801061c:	440a      	add	r2, r1
 801061e:	b292      	uxth	r2, r2
 8010620:	b211      	sxth	r1, r2
 8010622:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8010626:	4798      	blx	r3
             }
           }
           b >>= 1;
 8010628:	7f7b      	ldrb	r3, [r7, #29]
 801062a:	085b      	lsrs	r3, r3, #1
 801062c:	777b      	strb	r3, [r7, #29]
           c++;
 801062e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8010632:	b29b      	uxth	r3, r3
 8010634:	3301      	adds	r3, #1
 8010636:	b29b      	uxth	r3, r3
 8010638:	83fb      	strh	r3, [r7, #30]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 801063a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801063c:	3301      	adds	r3, #1
 801063e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8010640:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010642:	2b07      	cmp	r3, #7
 8010644:	d806      	bhi.n	8010654 <_UG_PutChar+0x2b8>
 8010646:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 801064a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801064e:	429a      	cmp	r2, r3
 8010650:	f6ff af2b 	blt.w	80104aa <_UG_PutChar+0x10e>
       for( i=0;i<bn;i++ )
 8010654:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010656:	3301      	adds	r3, #1
 8010658:	857b      	strh	r3, [r7, #42]	; 0x2a
 801065a:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 801065c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801065e:	429a      	cmp	r2, r3
 8010660:	f4ff af1b 	bcc.w	801049a <_UG_PutChar+0xfe>
     for( j=0;j< gui->currentFont.char_height;j++ )
 8010664:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010666:	3301      	adds	r3, #1
 8010668:	853b      	strh	r3, [r7, #40]	; 0x28
 801066a:	4b7d      	ldr	r3, [pc, #500]	; (8010860 <_UG_PutChar+0x4c4>)
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010672:	b29b      	uxth	r3, r3
 8010674:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010676:	429a      	cmp	r2, r3
 8010678:	f4ff af0a 	bcc.w	8010490 <_UG_PutChar+0xf4>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 801067c:	7dbb      	ldrb	r3, [r7, #22]
 801067e:	2b00      	cmp	r3, #0
 8010680:	f000 80e7 	beq.w	8010852 <_UG_PutChar+0x4b6>
       if(bpixels && !trans)
 8010684:	8c3b      	ldrh	r3, [r7, #32]
 8010686:	2b00      	cmp	r3, #0
 8010688:	d009      	beq.n	801069e <_UG_PutChar+0x302>
 801068a:	7dfb      	ldrb	r3, [r7, #23]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d106      	bne.n	801069e <_UG_PutChar+0x302>
       {
         push_pixels(bpixels,bc);
 8010690:	8c3a      	ldrh	r2, [r7, #32]
 8010692:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8010696:	69bb      	ldr	r3, [r7, #24]
 8010698:	4610      	mov	r0, r2
 801069a:	4798      	blx	r3
 801069c:	e0d9      	b.n	8010852 <_UG_PutChar+0x4b6>
       }
       else if(fpixels)
 801069e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	f000 80d6 	beq.w	8010852 <_UG_PutChar+0x4b6>
       {
         if(!trans)
 80106a6:	7dfb      	ldrb	r3, [r7, #23]
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	d15c      	bne.n	8010766 <_UG_PutChar+0x3ca>
         {
           push_pixels(fpixels,fc);
 80106ac:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80106ae:	8839      	ldrh	r1, [r7, #0]
 80106b0:	69bb      	ldr	r3, [r7, #24]
 80106b2:	4610      	mov	r0, r2
 80106b4:	4798      	blx	r3
 80106b6:	e0cc      	b.n	8010852 <_UG_PutChar+0x4b6>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 80106b8:	88ba      	ldrh	r2, [r7, #4]
 80106ba:	8abb      	ldrh	r3, [r7, #20]
 80106bc:	4413      	add	r3, r2
 80106be:	b29a      	uxth	r2, r3
 80106c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80106c2:	1ad3      	subs	r3, r2, r3
 80106c4:	823b      	strh	r3, [r7, #16]
             if(x0==x || fpixels<width)
 80106c6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80106c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80106cc:	429a      	cmp	r2, r3
 80106ce:	d003      	beq.n	80106d8 <_UG_PutChar+0x33c>
 80106d0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80106d2:	8a3b      	ldrh	r3, [r7, #16]
 80106d4:	429a      	cmp	r2, r3
 80106d6:	d224      	bcs.n	8010722 <_UG_PutChar+0x386>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 80106d8:	4b61      	ldr	r3, [pc, #388]	; (8010860 <_UG_PutChar+0x4c4>)
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80106de:	461d      	mov	r5, r3
 80106e0:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80106e4:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 80106e8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80106ea:	8a3b      	ldrh	r3, [r7, #16]
 80106ec:	4413      	add	r3, r2
 80106ee:	b29b      	uxth	r3, r3
 80106f0:	3b01      	subs	r3, #1
 80106f2:	b29b      	uxth	r3, r3
 80106f4:	b21c      	sxth	r4, r3
 80106f6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80106f8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80106fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8010700:	b29a      	uxth	r2, r3
 8010702:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010704:	4413      	add	r3, r2
 8010706:	b29b      	uxth	r3, r3
 8010708:	b21b      	sxth	r3, r3
 801070a:	4622      	mov	r2, r4
 801070c:	47a8      	blx	r5
 801070e:	4603      	mov	r3, r0
 8010710:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8010712:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010714:	8839      	ldrh	r1, [r7, #0]
 8010716:	69bb      	ldr	r3, [r7, #24]
 8010718:	4610      	mov	r0, r2
 801071a:	4798      	blx	r3
               fpixels=0;
 801071c:	2300      	movs	r3, #0
 801071e:	847b      	strh	r3, [r7, #34]	; 0x22
 8010720:	e021      	b.n	8010766 <_UG_PutChar+0x3ca>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8010722:	4b4f      	ldr	r3, [pc, #316]	; (8010860 <_UG_PutChar+0x4c4>)
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010728:	461c      	mov	r4, r3
 801072a:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 801072e:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8010732:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010734:	8a3b      	ldrh	r3, [r7, #16]
 8010736:	4413      	add	r3, r2
 8010738:	b29b      	uxth	r3, r3
 801073a:	3b01      	subs	r3, #1
 801073c:	b29b      	uxth	r3, r3
 801073e:	b21a      	sxth	r2, r3
 8010740:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8010744:	47a0      	blx	r4
 8010746:	4603      	mov	r3, r0
 8010748:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 801074a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801074c:	8839      	ldrh	r1, [r7, #0]
 801074e:	69bb      	ldr	r3, [r7, #24]
 8010750:	4610      	mov	r0, r2
 8010752:	4798      	blx	r3
               fpixels -= width;
 8010754:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010756:	8a3b      	ldrh	r3, [r7, #16]
 8010758:	1ad3      	subs	r3, r2, r3
 801075a:	847b      	strh	r3, [r7, #34]	; 0x22
               x0=x;
 801075c:	88bb      	ldrh	r3, [r7, #4]
 801075e:	85fb      	strh	r3, [r7, #46]	; 0x2e
               y0++;
 8010760:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010762:	3301      	adds	r3, #1
 8010764:	85bb      	strh	r3, [r7, #44]	; 0x2c
           while(fpixels)
 8010766:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010768:	2b00      	cmp	r3, #0
 801076a:	d1a5      	bne.n	80106b8 <_UG_PutChar+0x31c>
 801076c:	e071      	b.n	8010852 <_UG_PutChar+0x4b6>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 801076e:	4b3c      	ldr	r3, [pc, #240]	; (8010860 <_UG_PutChar+0x4c4>)
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8010776:	2b01      	cmp	r3, #1
 8010778:	d16b      	bne.n	8010852 <_UG_PutChar+0x4b6>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 801077a:	2300      	movs	r3, #0
 801077c:	853b      	strh	r3, [r7, #40]	; 0x28
 801077e:	e060      	b.n	8010842 <_UG_PutChar+0x4a6>
     {
       for( i=0;i<actual_char_width;i++ )
 8010780:	2300      	movs	r3, #0
 8010782:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010784:	e04a      	b.n	801081c <_UG_PutChar+0x480>
       {
         b = *data++;
 8010786:	68bb      	ldr	r3, [r7, #8]
 8010788:	1c5a      	adds	r2, r3, #1
 801078a:	60ba      	str	r2, [r7, #8]
 801078c:	781b      	ldrb	r3, [r3, #0]
 801078e:	777b      	strb	r3, [r7, #29]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 8010790:	883b      	ldrh	r3, [r7, #0]
 8010792:	b2db      	uxtb	r3, r3
 8010794:	7f7a      	ldrb	r2, [r7, #29]
 8010796:	fb03 f202 	mul.w	r2, r3, r2
 801079a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801079e:	b2db      	uxtb	r3, r3
 80107a0:	7f79      	ldrb	r1, [r7, #29]
 80107a2:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 80107a6:	fb01 f303 	mul.w	r3, r1, r3
 80107aa:	4413      	add	r3, r2
 80107ac:	121b      	asrs	r3, r3, #8
 80107ae:	b21b      	sxth	r3, r3
 80107b0:	b2db      	uxtb	r3, r3
 80107b2:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 80107b4:	883b      	ldrh	r3, [r7, #0]
 80107b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80107ba:	7f79      	ldrb	r1, [r7, #29]
 80107bc:	fb03 f101 	mul.w	r1, r3, r1
 80107c0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80107c4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80107c8:	7f78      	ldrb	r0, [r7, #29]
 80107ca:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80107ce:	fb00 f303 	mul.w	r3, r0, r3
 80107d2:	440b      	add	r3, r1
 80107d4:	121b      	asrs	r3, r3, #8
 80107d6:	b21b      	sxth	r3, r3
 80107d8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80107dc:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 80107de:	4313      	orrs	r3, r2
 80107e0:	b21b      	sxth	r3, r3
 80107e2:	827b      	strh	r3, [r7, #18]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 80107e4:	7dbb      	ldrb	r3, [r7, #22]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d005      	beq.n	80107f6 <_UG_PutChar+0x45a>
         {
           push_pixels(1,color);                                                          // Accelerated output
 80107ea:	8a7a      	ldrh	r2, [r7, #18]
 80107ec:	69bb      	ldr	r3, [r7, #24]
 80107ee:	4611      	mov	r1, r2
 80107f0:	2001      	movs	r0, #1
 80107f2:	4798      	blx	r3
 80107f4:	e00f      	b.n	8010816 <_UG_PutChar+0x47a>
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 80107f6:	4b1a      	ldr	r3, [pc, #104]	; (8010860 <_UG_PutChar+0x4c4>)
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	685b      	ldr	r3, [r3, #4]
 80107fe:	88b9      	ldrh	r1, [r7, #4]
 8010800:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8010802:	440a      	add	r2, r1
 8010804:	b292      	uxth	r2, r2
 8010806:	b210      	sxth	r0, r2
 8010808:	8879      	ldrh	r1, [r7, #2]
 801080a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801080c:	440a      	add	r2, r1
 801080e:	b292      	uxth	r2, r2
 8010810:	b211      	sxth	r1, r2
 8010812:	8a7a      	ldrh	r2, [r7, #18]
 8010814:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 8010816:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010818:	3301      	adds	r3, #1
 801081a:	857b      	strh	r3, [r7, #42]	; 0x2a
 801081c:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 801081e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8010822:	429a      	cmp	r2, r3
 8010824:	dbaf      	blt.n	8010786 <_UG_PutChar+0x3ea>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 8010826:	68bb      	ldr	r3, [r7, #8]
 8010828:	4a0d      	ldr	r2, [pc, #52]	; (8010860 <_UG_PutChar+0x4c4>)
 801082a:	6812      	ldr	r2, [r2, #0]
 801082c:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 8010830:	4611      	mov	r1, r2
 8010832:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8010836:	1a8a      	subs	r2, r1, r2
 8010838:	4413      	add	r3, r2
 801083a:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 801083c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801083e:	3301      	adds	r3, #1
 8010840:	853b      	strh	r3, [r7, #40]	; 0x28
 8010842:	4b07      	ldr	r3, [pc, #28]	; (8010860 <_UG_PutChar+0x4c4>)
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801084a:	b29b      	uxth	r3, r3
 801084c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801084e:	429a      	cmp	r2, r3
 8010850:	d396      	bcc.n	8010780 <_UG_PutChar+0x3e4>
     }
   }
   #endif
   return (actual_char_width);
 8010852:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8010856:	4618      	mov	r0, r3
 8010858:	3730      	adds	r7, #48	; 0x30
 801085a:	46bd      	mov	sp, r7
 801085c:	bdb0      	pop	{r4, r5, r7, pc}
 801085e:	bf00      	nop
 8010860:	200025f8 	.word	0x200025f8

08010864 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 8010864:	b480      	push	{r7}
 8010866:	b089      	sub	sp, #36	; 0x24
 8010868:	af00      	add	r7, sp, #0
 801086a:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 801086c:	4b57      	ldr	r3, [pc, #348]	; (80109cc <_UG_ProcessTouchData+0x168>)
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	88db      	ldrh	r3, [r3, #6]
 8010872:	837b      	strh	r3, [r7, #26]
   yp = gui->touch.yp;
 8010874:	4b55      	ldr	r3, [pc, #340]	; (80109cc <_UG_ProcessTouchData+0x168>)
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	891b      	ldrh	r3, [r3, #8]
 801087a:	833b      	strh	r3, [r7, #24]
   tchstate = gui->touch.state;
 801087c:	4b53      	ldr	r3, [pc, #332]	; (80109cc <_UG_ProcessTouchData+0x168>)
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	791b      	ldrb	r3, [r3, #4]
 8010882:	75fb      	strb	r3, [r7, #23]

   objcnt = wnd->objcnt;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	781b      	ldrb	r3, [r3, #0]
 8010888:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 801088a:	2300      	movs	r3, #0
 801088c:	83fb      	strh	r3, [r7, #30]
 801088e:	e090      	b.n	80109b2 <_UG_ProcessTouchData+0x14e>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	685a      	ldr	r2, [r3, #4]
 8010894:	8bfb      	ldrh	r3, [r7, #30]
 8010896:	015b      	lsls	r3, r3, #5
 8010898:	4413      	add	r3, r2
 801089a:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 801089c:	693b      	ldr	r3, [r7, #16]
 801089e:	781b      	ldrb	r3, [r3, #0]
 80108a0:	73fb      	strb	r3, [r7, #15]
      objtouch = obj->touch_state;
 80108a2:	693b      	ldr	r3, [r7, #16]
 80108a4:	785b      	ldrb	r3, [r3, #1]
 80108a6:	777b      	strb	r3, [r7, #29]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 80108a8:	7bfb      	ldrb	r3, [r7, #15]
 80108aa:	f003 0301 	and.w	r3, r3, #1
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d179      	bne.n	80109a6 <_UG_ProcessTouchData+0x142>
 80108b2:	7bfb      	ldrb	r3, [r7, #15]
 80108b4:	f003 0302 	and.w	r3, r3, #2
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d074      	beq.n	80109a6 <_UG_ProcessTouchData+0x142>
 80108bc:	7bfb      	ldrb	r3, [r7, #15]
 80108be:	f003 0308 	and.w	r3, r3, #8
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d06f      	beq.n	80109a6 <_UG_ProcessTouchData+0x142>
 80108c6:	7bfb      	ldrb	r3, [r7, #15]
 80108c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d16a      	bne.n	80109a6 <_UG_ProcessTouchData+0x142>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 80108d0:	7dfb      	ldrb	r3, [r7, #23]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d047      	beq.n	8010966 <_UG_ProcessTouchData+0x102>
 80108d6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80108da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108de:	d042      	beq.n	8010966 <_UG_ProcessTouchData+0x102>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 80108e0:	7f7b      	ldrb	r3, [r7, #29]
 80108e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d107      	bne.n	80108fa <_UG_ProcessTouchData+0x96>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 80108ea:	7f7b      	ldrb	r3, [r7, #29]
 80108ec:	f043 0305 	orr.w	r3, r3, #5
 80108f0:	777b      	strb	r3, [r7, #29]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 80108f2:	7f7b      	ldrb	r3, [r7, #29]
 80108f4:	f023 0318 	bic.w	r3, r3, #24
 80108f8:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 80108fa:	7f7b      	ldrb	r3, [r7, #29]
 80108fc:	f023 0320 	bic.w	r3, r3, #32
 8010900:	777b      	strb	r3, [r7, #29]
            if ( xp >= obj->a_abs.xs )
 8010902:	693b      	ldr	r3, [r7, #16]
 8010904:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8010908:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 801090c:	429a      	cmp	r2, r3
 801090e:	db25      	blt.n	801095c <_UG_ProcessTouchData+0xf8>
            {
               if ( xp <= obj->a_abs.xe )
 8010910:	693b      	ldr	r3, [r7, #16]
 8010912:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8010916:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 801091a:	429a      	cmp	r2, r3
 801091c:	dc1e      	bgt.n	801095c <_UG_ProcessTouchData+0xf8>
               {
                  if ( yp >= obj->a_abs.ys )
 801091e:	693b      	ldr	r3, [r7, #16]
 8010920:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8010924:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8010928:	429a      	cmp	r2, r3
 801092a:	db17      	blt.n	801095c <_UG_ProcessTouchData+0xf8>
                  {
                     if ( yp <= obj->a_abs.ye )
 801092c:	693b      	ldr	r3, [r7, #16]
 801092e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8010932:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8010936:	429a      	cmp	r2, r3
 8010938:	dc10      	bgt.n	801095c <_UG_ProcessTouchData+0xf8>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 801093a:	7f7b      	ldrb	r3, [r7, #29]
 801093c:	f043 0320 	orr.w	r3, r3, #32
 8010940:	777b      	strb	r3, [r7, #29]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 8010942:	7f7b      	ldrb	r3, [r7, #29]
 8010944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010948:	2b00      	cmp	r3, #0
 801094a:	d107      	bne.n	801095c <_UG_ProcessTouchData+0xf8>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 801094c:	7f7b      	ldrb	r3, [r7, #29]
 801094e:	f023 0304 	bic.w	r3, r3, #4
 8010952:	777b      	strb	r3, [r7, #29]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 8010954:	7f7b      	ldrb	r3, [r7, #29]
 8010956:	f043 0302 	orr.w	r3, r3, #2
 801095a:	777b      	strb	r3, [r7, #29]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 801095c:	7f7b      	ldrb	r3, [r7, #29]
 801095e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010962:	777b      	strb	r3, [r7, #29]
 8010964:	e01f      	b.n	80109a6 <_UG_ProcessTouchData+0x142>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 8010966:	7f7b      	ldrb	r3, [r7, #29]
 8010968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801096c:	2b00      	cmp	r3, #0
 801096e:	d01a      	beq.n	80109a6 <_UG_ProcessTouchData+0x142>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 8010970:	7f7b      	ldrb	r3, [r7, #29]
 8010972:	f003 0320 	and.w	r3, r3, #32
 8010976:	2b00      	cmp	r3, #0
 8010978:	d004      	beq.n	8010984 <_UG_ProcessTouchData+0x120>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 801097a:	7f7b      	ldrb	r3, [r7, #29]
 801097c:	f043 0308 	orr.w	r3, r3, #8
 8010980:	777b      	strb	r3, [r7, #29]
 8010982:	e003      	b.n	801098c <_UG_ProcessTouchData+0x128>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 8010984:	7f7b      	ldrb	r3, [r7, #29]
 8010986:	f043 0310 	orr.w	r3, r3, #16
 801098a:	777b      	strb	r3, [r7, #29]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 801098c:	7f7b      	ldrb	r3, [r7, #29]
 801098e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010992:	2b00      	cmp	r3, #0
 8010994:	d003      	beq.n	801099e <_UG_ProcessTouchData+0x13a>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 8010996:	7f7b      	ldrb	r3, [r7, #29]
 8010998:	f043 0301 	orr.w	r3, r3, #1
 801099c:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 801099e:	7f7b      	ldrb	r3, [r7, #29]
 80109a0:	f023 0346 	bic.w	r3, r3, #70	; 0x46
 80109a4:	777b      	strb	r3, [r7, #29]
         }
      }
      obj->touch_state = objtouch;
 80109a6:	693b      	ldr	r3, [r7, #16]
 80109a8:	7f7a      	ldrb	r2, [r7, #29]
 80109aa:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 80109ac:	8bfb      	ldrh	r3, [r7, #30]
 80109ae:	3301      	adds	r3, #1
 80109b0:	83fb      	strh	r3, [r7, #30]
 80109b2:	8bfa      	ldrh	r2, [r7, #30]
 80109b4:	8abb      	ldrh	r3, [r7, #20]
 80109b6:	429a      	cmp	r2, r3
 80109b8:	f4ff af6a 	bcc.w	8010890 <_UG_ProcessTouchData+0x2c>
   }
}
 80109bc:	bf00      	nop
 80109be:	bf00      	nop
 80109c0:	3724      	adds	r7, #36	; 0x24
 80109c2:	46bd      	mov	sp, r7
 80109c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c8:	4770      	bx	lr
 80109ca:	bf00      	nop
 80109cc:	200025f8 	.word	0x200025f8

080109d0 <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 80109d0:	b580      	push	{r7, lr}
 80109d2:	b086      	sub	sp, #24
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	781b      	ldrb	r3, [r3, #0]
 80109dc:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 80109de:	2300      	movs	r3, #0
 80109e0:	82fb      	strh	r3, [r7, #22]
 80109e2:	e035      	b.n	8010a50 <_UG_UpdateObjects+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	685a      	ldr	r2, [r3, #4]
 80109e8:	8afb      	ldrh	r3, [r7, #22]
 80109ea:	015b      	lsls	r3, r3, #5
 80109ec:	4413      	add	r3, r2
 80109ee:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80109f0:	693b      	ldr	r3, [r7, #16]
 80109f2:	781b      	ldrb	r3, [r3, #0]
 80109f4:	73fb      	strb	r3, [r7, #15]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 80109f6:	693b      	ldr	r3, [r7, #16]
 80109f8:	785b      	ldrb	r3, [r3, #1]
 80109fa:	73bb      	strb	r3, [r7, #14]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 80109fc:	7bfb      	ldrb	r3, [r7, #15]
 80109fe:	f003 0301 	and.w	r3, r3, #1
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d121      	bne.n	8010a4a <_UG_UpdateObjects+0x7a>
 8010a06:	7bfb      	ldrb	r3, [r7, #15]
 8010a08:	f003 0302 	and.w	r3, r3, #2
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d01c      	beq.n	8010a4a <_UG_UpdateObjects+0x7a>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 8010a10:	7bfb      	ldrb	r3, [r7, #15]
 8010a12:	f003 0320 	and.w	r3, r3, #32
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d004      	beq.n	8010a24 <_UG_UpdateObjects+0x54>
         {
            obj->update(wnd,obj);
 8010a1a:	693b      	ldr	r3, [r7, #16]
 8010a1c:	685b      	ldr	r3, [r3, #4]
 8010a1e:	6939      	ldr	r1, [r7, #16]
 8010a20:	6878      	ldr	r0, [r7, #4]
 8010a22:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 8010a24:	7bfb      	ldrb	r3, [r7, #15]
 8010a26:	f003 0308 	and.w	r3, r3, #8
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d00d      	beq.n	8010a4a <_UG_UpdateObjects+0x7a>
 8010a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	da09      	bge.n	8010a4a <_UG_UpdateObjects+0x7a>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 8010a36:	7bbb      	ldrb	r3, [r7, #14]
 8010a38:	f003 0341 	and.w	r3, r3, #65	; 0x41
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d004      	beq.n	8010a4a <_UG_UpdateObjects+0x7a>
            {
               obj->update(wnd,obj);
 8010a40:	693b      	ldr	r3, [r7, #16]
 8010a42:	685b      	ldr	r3, [r3, #4]
 8010a44:	6939      	ldr	r1, [r7, #16]
 8010a46:	6878      	ldr	r0, [r7, #4]
 8010a48:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 8010a4a:	8afb      	ldrh	r3, [r7, #22]
 8010a4c:	3301      	adds	r3, #1
 8010a4e:	82fb      	strh	r3, [r7, #22]
 8010a50:	8afa      	ldrh	r2, [r7, #22]
 8010a52:	8abb      	ldrh	r3, [r7, #20]
 8010a54:	429a      	cmp	r2, r3
 8010a56:	d3c5      	bcc.n	80109e4 <_UG_UpdateObjects+0x14>
            }
         }
         #endif
      }
   }
}
 8010a58:	bf00      	nop
 8010a5a:	bf00      	nop
 8010a5c:	3718      	adds	r7, #24
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bd80      	pop	{r7, pc}
	...

08010a64 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 8010a64:	b580      	push	{r7, lr}
 8010a66:	b086      	sub	sp, #24
 8010a68:	af00      	add	r7, sp, #0
 8010a6a:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 8010a6c:	4b22      	ldr	r3, [pc, #136]	; (8010af8 <_UG_HandleEvents+0x94>)
 8010a6e:	2200      	movs	r2, #0
 8010a70:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 8010a72:	4b21      	ldr	r3, [pc, #132]	; (8010af8 <_UG_HandleEvents+0x94>)
 8010a74:	2202      	movs	r2, #2
 8010a76:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	781b      	ldrb	r3, [r3, #0]
 8010a7c:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8010a7e:	2300      	movs	r3, #0
 8010a80:	82fb      	strh	r3, [r7, #22]
 8010a82:	e02f      	b.n	8010ae4 <_UG_HandleEvents+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	685a      	ldr	r2, [r3, #4]
 8010a88:	8afb      	ldrh	r3, [r7, #22]
 8010a8a:	015b      	lsls	r3, r3, #5
 8010a8c:	4413      	add	r3, r2
 8010a8e:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8010a90:	693b      	ldr	r3, [r7, #16]
 8010a92:	781b      	ldrb	r3, [r3, #0]
 8010a94:	73fb      	strb	r3, [r7, #15]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8010a96:	7bfb      	ldrb	r3, [r7, #15]
 8010a98:	f003 0301 	and.w	r3, r3, #1
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d11e      	bne.n	8010ade <_UG_HandleEvents+0x7a>
 8010aa0:	7bfb      	ldrb	r3, [r7, #15]
 8010aa2:	f003 0302 	and.w	r3, r3, #2
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d019      	beq.n	8010ade <_UG_HandleEvents+0x7a>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 8010aaa:	693b      	ldr	r3, [r7, #16]
 8010aac:	7e9b      	ldrb	r3, [r3, #26]
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d015      	beq.n	8010ade <_UG_HandleEvents+0x7a>
         {
            msg.src = obj;
 8010ab2:	4a11      	ldr	r2, [pc, #68]	; (8010af8 <_UG_HandleEvents+0x94>)
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	6053      	str	r3, [r2, #4]
            msg.id = obj->type;
 8010ab8:	693b      	ldr	r3, [r7, #16]
 8010aba:	7e1a      	ldrb	r2, [r3, #24]
 8010abc:	4b0e      	ldr	r3, [pc, #56]	; (8010af8 <_UG_HandleEvents+0x94>)
 8010abe:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 8010ac0:	693b      	ldr	r3, [r7, #16]
 8010ac2:	7e5a      	ldrb	r2, [r3, #25]
 8010ac4:	4b0c      	ldr	r3, [pc, #48]	; (8010af8 <_UG_HandleEvents+0x94>)
 8010ac6:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 8010ac8:	693b      	ldr	r3, [r7, #16]
 8010aca:	7e9a      	ldrb	r2, [r3, #26]
 8010acc:	4b0a      	ldr	r3, [pc, #40]	; (8010af8 <_UG_HandleEvents+0x94>)
 8010ace:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010ad4:	4808      	ldr	r0, [pc, #32]	; (8010af8 <_UG_HandleEvents+0x94>)
 8010ad6:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 8010ad8:	693b      	ldr	r3, [r7, #16]
 8010ada:	2200      	movs	r2, #0
 8010adc:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 8010ade:	8afb      	ldrh	r3, [r7, #22]
 8010ae0:	3301      	adds	r3, #1
 8010ae2:	82fb      	strh	r3, [r7, #22]
 8010ae4:	8afa      	ldrh	r2, [r7, #22]
 8010ae6:	8abb      	ldrh	r3, [r7, #20]
 8010ae8:	429a      	cmp	r2, r3
 8010aea:	d3cb      	bcc.n	8010a84 <_UG_HandleEvents+0x20>
         }
      }
   }
}
 8010aec:	bf00      	nop
 8010aee:	bf00      	nop
 8010af0:	3718      	adds	r7, #24
 8010af2:	46bd      	mov	sp, r7
 8010af4:	bd80      	pop	{r7, pc}
 8010af6:	bf00      	nop
 8010af8:	2000260c 	.word	0x2000260c

08010afc <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 8010afc:	b590      	push	{r4, r7, lr}
 8010afe:	b08f      	sub	sp, #60	; 0x3c
 8010b00:	af02      	add	r7, sp, #8
 8010b02:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	685b      	ldr	r3, [r3, #4]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	f000 812c 	beq.w	8010d66 <_UG_PutText+0x26a>
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	f000 8127 	beq.w	8010d66 <_UG_PutText+0x26a>
     return;
   }

   UG_S16 ye=txt->a.ye;
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	89db      	ldrh	r3, [r3, #14]
 8010b1c:	847b      	strh	r3, [r7, #34]	; 0x22
   UG_S16 ys=txt->a.ys;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	895b      	ldrh	r3, [r3, #10]
 8010b22:	843b      	strh	r3, [r7, #32]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	685b      	ldr	r3, [r3, #4]
 8010b28:	3302      	adds	r3, #2
 8010b2a:	781b      	ldrb	r3, [r3, #0]
 8010b2c:	83fb      	strh	r3, [r7, #30]

   if ( (ye - ys) < char_height ){
 8010b2e:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8010b32:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010b36:	1ad2      	subs	r2, r2, r3
 8010b38:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8010b3c:	429a      	cmp	r2, r3
 8010b3e:	f2c0 8114 	blt.w	8010d6a <_UG_PutText+0x26e>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	891b      	ldrh	r3, [r3, #8]
 8010b46:	83bb      	strh	r3, [r7, #28]
   UG_S16 xe=txt->a.xe;
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	899b      	ldrh	r3, [r3, #12]
 8010b4c:	837b      	strh	r3, [r7, #26]
   UG_U8  align=txt->align;
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	7d1b      	ldrb	r3, [r3, #20]
 8010b52:	767b      	strb	r3, [r7, #25]
   UG_S16 char_h_space=txt->h_space;
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	8adb      	ldrh	r3, [r3, #22]
 8010b58:	82fb      	strh	r3, [r7, #22]
   UG_S16 char_v_space=txt->v_space;
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	8b1b      	ldrh	r3, [r3, #24]
 8010b5e:	82bb      	strh	r3, [r7, #20]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	60fb      	str	r3, [r7, #12]
   char* c = str;
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	685b      	ldr	r3, [r3, #4]
 8010b6e:	4618      	mov	r0, r3
 8010b70:	f7ff fb92 	bl	8010298 <_UG_FontSelect>

   rc=1;
 8010b74:	2301      	movs	r3, #1
 8010b76:	85bb      	strh	r3, [r7, #44]	; 0x2c
   c=str;
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010b7c:	4b80      	ldr	r3, [pc, #512]	; (8010d80 <_UG_PutText+0x284>)
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d107      	bne.n	8010b98 <_UG_PutText+0x9c>
       chr = _UG_DecodeUTF8(&c);
 8010b88:	f107 0308 	add.w	r3, r7, #8
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	f7ff f9bf 	bl	800ff10 <_UG_DecodeUTF8>
 8010b92:	4603      	mov	r3, r0
 8010b94:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010b96:	e004      	b.n	8010ba2 <_UG_PutText+0xa6>
     }
     else{
       chr = *c++;
 8010b98:	68bb      	ldr	r3, [r7, #8]
 8010b9a:	1c5a      	adds	r2, r3, #1
 8010b9c:	60ba      	str	r2, [r7, #8]
 8010b9e:	781b      	ldrb	r3, [r3, #0]
 8010ba0:	84bb      	strh	r3, [r7, #36]	; 0x24
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 8010ba2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d006      	beq.n	8010bb6 <_UG_PutText+0xba>
     if ( chr == '\n' ) rc++;
 8010ba8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010baa:	2b0a      	cmp	r3, #10
 8010bac:	d1e6      	bne.n	8010b7c <_UG_PutText+0x80>
 8010bae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010bb0:	3301      	adds	r3, #1
 8010bb2:	85bb      	strh	r3, [r7, #44]	; 0x2c
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010bb4:	e7e2      	b.n	8010b7c <_UG_PutText+0x80>
     if(!chr) break;
 8010bb6:	bf00      	nop
   }

   yp = 0;
 8010bb8:	2300      	movs	r3, #0
 8010bba:	84fb      	strh	r3, [r7, #38]	; 0x26
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 8010bbc:	7e7b      	ldrb	r3, [r7, #25]
 8010bbe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d01f      	beq.n	8010c06 <_UG_PutText+0x10a>
   {
      yp = ye - ys + 1;
 8010bc6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010bc8:	8c3b      	ldrh	r3, [r7, #32]
 8010bca:	1ad3      	subs	r3, r2, r3
 8010bcc:	b29b      	uxth	r3, r3
 8010bce:	3301      	adds	r3, #1
 8010bd0:	b29b      	uxth	r3, r3
 8010bd2:	84fb      	strh	r3, [r7, #38]	; 0x26
      yp -= char_height*rc;
 8010bd4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8010bd6:	8bfb      	ldrh	r3, [r7, #30]
 8010bd8:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8010bda:	fb11 f303 	smulbb	r3, r1, r3
 8010bde:	b29b      	uxth	r3, r3
 8010be0:	1ad3      	subs	r3, r2, r3
 8010be2:	b29b      	uxth	r3, r3
 8010be4:	84fb      	strh	r3, [r7, #38]	; 0x26
      yp -= char_v_space*(rc-1);
 8010be6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8010be8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010bea:	3b01      	subs	r3, #1
 8010bec:	b299      	uxth	r1, r3
 8010bee:	8abb      	ldrh	r3, [r7, #20]
 8010bf0:	fb11 f303 	smulbb	r3, r1, r3
 8010bf4:	b29b      	uxth	r3, r3
 8010bf6:	1ad3      	subs	r3, r2, r3
 8010bf8:	b29b      	uxth	r3, r3
 8010bfa:	84fb      	strh	r3, [r7, #38]	; 0x26
      if ( yp < 0 ){
 8010bfc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	f2c0 80b4 	blt.w	8010d6e <_UG_PutText+0x272>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 8010c06:	7e7b      	ldrb	r3, [r7, #25]
 8010c08:	f003 0310 	and.w	r3, r3, #16
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d003      	beq.n	8010c18 <_UG_PutText+0x11c>
 8010c10:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8010c14:	105b      	asrs	r3, r3, #1
 8010c16:	84fb      	strh	r3, [r7, #38]	; 0x26
   yp += ys;
 8010c18:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8010c1a:	8c3b      	ldrh	r3, [r7, #32]
 8010c1c:	4413      	add	r3, r2
 8010c1e:	b29b      	uxth	r3, r3
 8010c20:	84fb      	strh	r3, [r7, #38]	; 0x26

   while( 1 )
   {
      sl=0;
 8010c22:	2300      	movs	r3, #0
 8010c24:	85fb      	strh	r3, [r7, #46]	; 0x2e
      c=str;
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	60bb      	str	r3, [r7, #8]
      wl = 0;
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	857b      	strh	r3, [r7, #42]	; 0x2a
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010c2e:	4b54      	ldr	r3, [pc, #336]	; (8010d80 <_UG_PutText+0x284>)
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d107      	bne.n	8010c4a <_UG_PutText+0x14e>
          chr = _UG_DecodeUTF8(&c);
 8010c3a:	f107 0308 	add.w	r3, r7, #8
 8010c3e:	4618      	mov	r0, r3
 8010c40:	f7ff f966 	bl	800ff10 <_UG_DecodeUTF8>
 8010c44:	4603      	mov	r3, r0
 8010c46:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010c48:	e004      	b.n	8010c54 <_UG_PutText+0x158>
        }
        else{
          chr = *c++;
 8010c4a:	68bb      	ldr	r3, [r7, #8]
 8010c4c:	1c5a      	adds	r2, r3, #1
 8010c4e:	60ba      	str	r2, [r7, #8]
 8010c50:	781b      	ldrb	r3, [r3, #0]
 8010c52:	84bb      	strh	r3, [r7, #36]	; 0x24
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 8010c54:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d01b      	beq.n	8010c92 <_UG_PutText+0x196>
 8010c5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c5c:	2b0a      	cmp	r3, #10
 8010c5e:	d018      	beq.n	8010c92 <_UG_PutText+0x196>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 8010c60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c62:	2100      	movs	r1, #0
 8010c64:	4618      	mov	r0, r3
 8010c66:	f7ff f9cb 	bl	8010000 <_UG_GetCharData>
 8010c6a:	4603      	mov	r3, r0
 8010c6c:	827b      	strh	r3, [r7, #18]
         if (w == -1){continue;}
 8010c6e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c76:	d00a      	beq.n	8010c8e <_UG_PutText+0x192>
         sl++;
 8010c78:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010c7a:	3301      	adds	r3, #1
 8010c7c:	85fb      	strh	r3, [r7, #46]	; 0x2e
         wl += w + char_h_space;
 8010c7e:	8a7a      	ldrh	r2, [r7, #18]
 8010c80:	8afb      	ldrh	r3, [r7, #22]
 8010c82:	4413      	add	r3, r2
 8010c84:	b29a      	uxth	r2, r3
 8010c86:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010c88:	4413      	add	r3, r2
 8010c8a:	857b      	strh	r3, [r7, #42]	; 0x2a
 8010c8c:	e7cf      	b.n	8010c2e <_UG_PutText+0x132>
         if (w == -1){continue;}
 8010c8e:	bf00      	nop
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010c90:	e7cd      	b.n	8010c2e <_UG_PutText+0x132>
      }
      wl -= char_h_space;
 8010c92:	8afb      	ldrh	r3, [r7, #22]
 8010c94:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8010c96:	1ad3      	subs	r3, r2, r3
 8010c98:	857b      	strh	r3, [r7, #42]	; 0x2a

      xp = xe - xs + 1;
 8010c9a:	8b7a      	ldrh	r2, [r7, #26]
 8010c9c:	8bbb      	ldrh	r3, [r7, #28]
 8010c9e:	1ad3      	subs	r3, r2, r3
 8010ca0:	b29b      	uxth	r3, r3
 8010ca2:	3301      	adds	r3, #1
 8010ca4:	b29b      	uxth	r3, r3
 8010ca6:	853b      	strh	r3, [r7, #40]	; 0x28
      xp -= wl;
 8010ca8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010caa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010cac:	1ad3      	subs	r3, r2, r3
 8010cae:	b29b      	uxth	r3, r3
 8010cb0:	853b      	strh	r3, [r7, #40]	; 0x28
      if ( xp < 0 ) break;
 8010cb2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	db5b      	blt.n	8010d72 <_UG_PutText+0x276>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 8010cba:	7e7b      	ldrb	r3, [r7, #25]
 8010cbc:	f003 0301 	and.w	r3, r3, #1
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d002      	beq.n	8010cca <_UG_PutText+0x1ce>
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	853b      	strh	r3, [r7, #40]	; 0x28
 8010cc8:	e008      	b.n	8010cdc <_UG_PutText+0x1e0>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 8010cca:	7e7b      	ldrb	r3, [r7, #25]
 8010ccc:	f003 0302 	and.w	r3, r3, #2
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d003      	beq.n	8010cdc <_UG_PutText+0x1e0>
 8010cd4:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8010cd8:	105b      	asrs	r3, r3, #1
 8010cda:	853b      	strh	r3, [r7, #40]	; 0x28
      xp += xs;
 8010cdc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8010cde:	8bbb      	ldrh	r3, [r7, #28]
 8010ce0:	4413      	add	r3, r2
 8010ce2:	b29b      	uxth	r3, r3
 8010ce4:	853b      	strh	r3, [r7, #40]	; 0x28


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010ce6:	4b26      	ldr	r3, [pc, #152]	; (8010d80 <_UG_PutText+0x284>)
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d107      	bne.n	8010d02 <_UG_PutText+0x206>
           chr = _UG_DecodeUTF8(&str);
 8010cf2:	f107 030c 	add.w	r3, r7, #12
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	f7ff f90a 	bl	800ff10 <_UG_DecodeUTF8>
 8010cfc:	4603      	mov	r3, r0
 8010cfe:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010d00:	e004      	b.n	8010d0c <_UG_PutText+0x210>
         }
         else{
           chr = *str++;
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	1c5a      	adds	r2, r3, #1
 8010d06:	60fa      	str	r2, [r7, #12]
 8010d08:	781b      	ldrb	r3, [r3, #0]
 8010d0a:	84bb      	strh	r3, [r7, #36]	; 0x24
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 8010d0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d031      	beq.n	8010d76 <_UG_PutText+0x27a>
           return;
         }
         else if(chr=='\n'){
 8010d12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d14:	2b0a      	cmp	r3, #10
 8010d16:	d01c      	beq.n	8010d52 <_UG_PutText+0x256>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	8a1c      	ldrh	r4, [r3, #16]
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	8a5b      	ldrh	r3, [r3, #18]
 8010d20:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8010d24:	f9b7 1028 	ldrsh.w	r1, [r7, #40]	; 0x28
 8010d28:	8cb8      	ldrh	r0, [r7, #36]	; 0x24
 8010d2a:	9300      	str	r3, [sp, #0]
 8010d2c:	4623      	mov	r3, r4
 8010d2e:	f7ff fb35 	bl	801039c <_UG_PutChar>
 8010d32:	4603      	mov	r3, r0
 8010d34:	827b      	strh	r3, [r7, #18]
         if(w!=-1)
 8010d36:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d3e:	d0d2      	beq.n	8010ce6 <_UG_PutText+0x1ea>
           xp += w + char_h_space;
 8010d40:	8a7a      	ldrh	r2, [r7, #18]
 8010d42:	8afb      	ldrh	r3, [r7, #22]
 8010d44:	4413      	add	r3, r2
 8010d46:	b29a      	uxth	r2, r3
 8010d48:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010d4a:	4413      	add	r3, r2
 8010d4c:	b29b      	uxth	r3, r3
 8010d4e:	853b      	strh	r3, [r7, #40]	; 0x28
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010d50:	e7c9      	b.n	8010ce6 <_UG_PutText+0x1ea>
           break;
 8010d52:	bf00      	nop
      }
      yp += char_height + char_v_space;
 8010d54:	8bfa      	ldrh	r2, [r7, #30]
 8010d56:	8abb      	ldrh	r3, [r7, #20]
 8010d58:	4413      	add	r3, r2
 8010d5a:	b29a      	uxth	r2, r3
 8010d5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010d5e:	4413      	add	r3, r2
 8010d60:	b29b      	uxth	r3, r3
 8010d62:	84fb      	strh	r3, [r7, #38]	; 0x26
      sl=0;
 8010d64:	e75d      	b.n	8010c22 <_UG_PutText+0x126>
     return;
 8010d66:	bf00      	nop
 8010d68:	e006      	b.n	8010d78 <_UG_PutText+0x27c>
     return;
 8010d6a:	bf00      	nop
 8010d6c:	e004      	b.n	8010d78 <_UG_PutText+0x27c>
        return;
 8010d6e:	bf00      	nop
 8010d70:	e002      	b.n	8010d78 <_UG_PutText+0x27c>
      if ( xp < 0 ) break;
 8010d72:	bf00      	nop
 8010d74:	e000      	b.n	8010d78 <_UG_PutText+0x27c>
           return;
 8010d76:	bf00      	nop
   }
}
 8010d78:	3734      	adds	r7, #52	; 0x34
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	bd90      	pop	{r4, r7, pc}
 8010d7e:	bf00      	nop
 8010d80:	200025f8 	.word	0x200025f8

08010d84 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 8010d84:	b5b0      	push	{r4, r5, r7, lr}
 8010d86:	b084      	sub	sp, #16
 8010d88:	af02      	add	r7, sp, #8
 8010d8a:	4604      	mov	r4, r0
 8010d8c:	4608      	mov	r0, r1
 8010d8e:	4611      	mov	r1, r2
 8010d90:	461a      	mov	r2, r3
 8010d92:	4623      	mov	r3, r4
 8010d94:	80fb      	strh	r3, [r7, #6]
 8010d96:	4603      	mov	r3, r0
 8010d98:	80bb      	strh	r3, [r7, #4]
 8010d9a:	460b      	mov	r3, r1
 8010d9c:	807b      	strh	r3, [r7, #2]
 8010d9e:	4613      	mov	r3, r2
 8010da0:	803b      	strh	r3, [r7, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 8010da2:	887b      	ldrh	r3, [r7, #2]
 8010da4:	3b01      	subs	r3, #1
 8010da6:	b29b      	uxth	r3, r3
 8010da8:	b21c      	sxth	r4, r3
 8010daa:	69bb      	ldr	r3, [r7, #24]
 8010dac:	1c9a      	adds	r2, r3, #2
 8010dae:	61ba      	str	r2, [r7, #24]
 8010db0:	881b      	ldrh	r3, [r3, #0]
 8010db2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8010db6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8010dba:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8010dbe:	9300      	str	r3, [sp, #0]
 8010dc0:	4613      	mov	r3, r2
 8010dc2:	4622      	mov	r2, r4
 8010dc4:	f7fe fee0 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 8010dc8:	88bb      	ldrh	r3, [r7, #4]
 8010dca:	3301      	adds	r3, #1
 8010dcc:	b29b      	uxth	r3, r3
 8010dce:	b219      	sxth	r1, r3
 8010dd0:	883b      	ldrh	r3, [r7, #0]
 8010dd2:	3b01      	subs	r3, #1
 8010dd4:	b29b      	uxth	r3, r3
 8010dd6:	b21c      	sxth	r4, r3
 8010dd8:	69bb      	ldr	r3, [r7, #24]
 8010dda:	1c9a      	adds	r2, r3, #2
 8010ddc:	61ba      	str	r2, [r7, #24]
 8010dde:	881b      	ldrh	r3, [r3, #0]
 8010de0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010de4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8010de8:	9300      	str	r3, [sp, #0]
 8010dea:	4623      	mov	r3, r4
 8010dec:	f7fe fecc 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 8010df0:	69bb      	ldr	r3, [r7, #24]
 8010df2:	1c9a      	adds	r2, r3, #2
 8010df4:	61ba      	str	r2, [r7, #24]
 8010df6:	881b      	ldrh	r3, [r3, #0]
 8010df8:	f9b7 4000 	ldrsh.w	r4, [r7]
 8010dfc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8010e00:	f9b7 1000 	ldrsh.w	r1, [r7]
 8010e04:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8010e08:	9300      	str	r3, [sp, #0]
 8010e0a:	4623      	mov	r3, r4
 8010e0c:	f7fe febc 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 8010e10:	883b      	ldrh	r3, [r7, #0]
 8010e12:	3b01      	subs	r3, #1
 8010e14:	b29b      	uxth	r3, r3
 8010e16:	b21c      	sxth	r4, r3
 8010e18:	69bb      	ldr	r3, [r7, #24]
 8010e1a:	1c9a      	adds	r2, r3, #2
 8010e1c:	61ba      	str	r2, [r7, #24]
 8010e1e:	881b      	ldrh	r3, [r3, #0]
 8010e20:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8010e24:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8010e28:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8010e2c:	9300      	str	r3, [sp, #0]
 8010e2e:	4623      	mov	r3, r4
 8010e30:	f7fe feaa 	bl	800fb88 <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8010e34:	88fb      	ldrh	r3, [r7, #6]
 8010e36:	3301      	adds	r3, #1
 8010e38:	b29b      	uxth	r3, r3
 8010e3a:	b218      	sxth	r0, r3
 8010e3c:	88bb      	ldrh	r3, [r7, #4]
 8010e3e:	3301      	adds	r3, #1
 8010e40:	b29b      	uxth	r3, r3
 8010e42:	b219      	sxth	r1, r3
 8010e44:	887b      	ldrh	r3, [r7, #2]
 8010e46:	3b02      	subs	r3, #2
 8010e48:	b29b      	uxth	r3, r3
 8010e4a:	b21c      	sxth	r4, r3
 8010e4c:	88bb      	ldrh	r3, [r7, #4]
 8010e4e:	3301      	adds	r3, #1
 8010e50:	b29b      	uxth	r3, r3
 8010e52:	b21d      	sxth	r5, r3
 8010e54:	69bb      	ldr	r3, [r7, #24]
 8010e56:	1c9a      	adds	r2, r3, #2
 8010e58:	61ba      	str	r2, [r7, #24]
 8010e5a:	881b      	ldrh	r3, [r3, #0]
 8010e5c:	9300      	str	r3, [sp, #0]
 8010e5e:	462b      	mov	r3, r5
 8010e60:	4622      	mov	r2, r4
 8010e62:	f7fe fe91 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 8010e66:	88fb      	ldrh	r3, [r7, #6]
 8010e68:	3301      	adds	r3, #1
 8010e6a:	b29b      	uxth	r3, r3
 8010e6c:	b218      	sxth	r0, r3
 8010e6e:	88bb      	ldrh	r3, [r7, #4]
 8010e70:	3302      	adds	r3, #2
 8010e72:	b29b      	uxth	r3, r3
 8010e74:	b219      	sxth	r1, r3
 8010e76:	88fb      	ldrh	r3, [r7, #6]
 8010e78:	3301      	adds	r3, #1
 8010e7a:	b29b      	uxth	r3, r3
 8010e7c:	b21c      	sxth	r4, r3
 8010e7e:	883b      	ldrh	r3, [r7, #0]
 8010e80:	3b02      	subs	r3, #2
 8010e82:	b29b      	uxth	r3, r3
 8010e84:	b21d      	sxth	r5, r3
 8010e86:	69bb      	ldr	r3, [r7, #24]
 8010e88:	1c9a      	adds	r2, r3, #2
 8010e8a:	61ba      	str	r2, [r7, #24]
 8010e8c:	881b      	ldrh	r3, [r3, #0]
 8010e8e:	9300      	str	r3, [sp, #0]
 8010e90:	462b      	mov	r3, r5
 8010e92:	4622      	mov	r2, r4
 8010e94:	f7fe fe78 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 8010e98:	88fb      	ldrh	r3, [r7, #6]
 8010e9a:	3301      	adds	r3, #1
 8010e9c:	b29b      	uxth	r3, r3
 8010e9e:	b218      	sxth	r0, r3
 8010ea0:	883b      	ldrh	r3, [r7, #0]
 8010ea2:	3b01      	subs	r3, #1
 8010ea4:	b29b      	uxth	r3, r3
 8010ea6:	b219      	sxth	r1, r3
 8010ea8:	887b      	ldrh	r3, [r7, #2]
 8010eaa:	3b01      	subs	r3, #1
 8010eac:	b29b      	uxth	r3, r3
 8010eae:	b21c      	sxth	r4, r3
 8010eb0:	883b      	ldrh	r3, [r7, #0]
 8010eb2:	3b01      	subs	r3, #1
 8010eb4:	b29b      	uxth	r3, r3
 8010eb6:	b21d      	sxth	r5, r3
 8010eb8:	69bb      	ldr	r3, [r7, #24]
 8010eba:	1c9a      	adds	r2, r3, #2
 8010ebc:	61ba      	str	r2, [r7, #24]
 8010ebe:	881b      	ldrh	r3, [r3, #0]
 8010ec0:	9300      	str	r3, [sp, #0]
 8010ec2:	462b      	mov	r3, r5
 8010ec4:	4622      	mov	r2, r4
 8010ec6:	f7fe fe5f 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 8010eca:	887b      	ldrh	r3, [r7, #2]
 8010ecc:	3b01      	subs	r3, #1
 8010ece:	b29b      	uxth	r3, r3
 8010ed0:	b218      	sxth	r0, r3
 8010ed2:	88bb      	ldrh	r3, [r7, #4]
 8010ed4:	3301      	adds	r3, #1
 8010ed6:	b29b      	uxth	r3, r3
 8010ed8:	b219      	sxth	r1, r3
 8010eda:	887b      	ldrh	r3, [r7, #2]
 8010edc:	3b01      	subs	r3, #1
 8010ede:	b29b      	uxth	r3, r3
 8010ee0:	b21c      	sxth	r4, r3
 8010ee2:	883b      	ldrh	r3, [r7, #0]
 8010ee4:	3b02      	subs	r3, #2
 8010ee6:	b29b      	uxth	r3, r3
 8010ee8:	b21d      	sxth	r5, r3
 8010eea:	69bb      	ldr	r3, [r7, #24]
 8010eec:	1c9a      	adds	r2, r3, #2
 8010eee:	61ba      	str	r2, [r7, #24]
 8010ef0:	881b      	ldrh	r3, [r3, #0]
 8010ef2:	9300      	str	r3, [sp, #0]
 8010ef4:	462b      	mov	r3, r5
 8010ef6:	4622      	mov	r2, r4
 8010ef8:	f7fe fe46 	bl	800fb88 <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 8010efc:	88fb      	ldrh	r3, [r7, #6]
 8010efe:	3302      	adds	r3, #2
 8010f00:	b29b      	uxth	r3, r3
 8010f02:	b218      	sxth	r0, r3
 8010f04:	88bb      	ldrh	r3, [r7, #4]
 8010f06:	3302      	adds	r3, #2
 8010f08:	b29b      	uxth	r3, r3
 8010f0a:	b219      	sxth	r1, r3
 8010f0c:	887b      	ldrh	r3, [r7, #2]
 8010f0e:	3b03      	subs	r3, #3
 8010f10:	b29b      	uxth	r3, r3
 8010f12:	b21c      	sxth	r4, r3
 8010f14:	88bb      	ldrh	r3, [r7, #4]
 8010f16:	3302      	adds	r3, #2
 8010f18:	b29b      	uxth	r3, r3
 8010f1a:	b21d      	sxth	r5, r3
 8010f1c:	69bb      	ldr	r3, [r7, #24]
 8010f1e:	1c9a      	adds	r2, r3, #2
 8010f20:	61ba      	str	r2, [r7, #24]
 8010f22:	881b      	ldrh	r3, [r3, #0]
 8010f24:	9300      	str	r3, [sp, #0]
 8010f26:	462b      	mov	r3, r5
 8010f28:	4622      	mov	r2, r4
 8010f2a:	f7fe fe2d 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 8010f2e:	88fb      	ldrh	r3, [r7, #6]
 8010f30:	3302      	adds	r3, #2
 8010f32:	b29b      	uxth	r3, r3
 8010f34:	b218      	sxth	r0, r3
 8010f36:	88bb      	ldrh	r3, [r7, #4]
 8010f38:	3303      	adds	r3, #3
 8010f3a:	b29b      	uxth	r3, r3
 8010f3c:	b219      	sxth	r1, r3
 8010f3e:	88fb      	ldrh	r3, [r7, #6]
 8010f40:	3302      	adds	r3, #2
 8010f42:	b29b      	uxth	r3, r3
 8010f44:	b21c      	sxth	r4, r3
 8010f46:	883b      	ldrh	r3, [r7, #0]
 8010f48:	3b03      	subs	r3, #3
 8010f4a:	b29b      	uxth	r3, r3
 8010f4c:	b21d      	sxth	r5, r3
 8010f4e:	69bb      	ldr	r3, [r7, #24]
 8010f50:	1c9a      	adds	r2, r3, #2
 8010f52:	61ba      	str	r2, [r7, #24]
 8010f54:	881b      	ldrh	r3, [r3, #0]
 8010f56:	9300      	str	r3, [sp, #0]
 8010f58:	462b      	mov	r3, r5
 8010f5a:	4622      	mov	r2, r4
 8010f5c:	f7fe fe14 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 8010f60:	88fb      	ldrh	r3, [r7, #6]
 8010f62:	3302      	adds	r3, #2
 8010f64:	b29b      	uxth	r3, r3
 8010f66:	b218      	sxth	r0, r3
 8010f68:	883b      	ldrh	r3, [r7, #0]
 8010f6a:	3b02      	subs	r3, #2
 8010f6c:	b29b      	uxth	r3, r3
 8010f6e:	b219      	sxth	r1, r3
 8010f70:	887b      	ldrh	r3, [r7, #2]
 8010f72:	3b02      	subs	r3, #2
 8010f74:	b29b      	uxth	r3, r3
 8010f76:	b21c      	sxth	r4, r3
 8010f78:	883b      	ldrh	r3, [r7, #0]
 8010f7a:	3b02      	subs	r3, #2
 8010f7c:	b29b      	uxth	r3, r3
 8010f7e:	b21d      	sxth	r5, r3
 8010f80:	69bb      	ldr	r3, [r7, #24]
 8010f82:	1c9a      	adds	r2, r3, #2
 8010f84:	61ba      	str	r2, [r7, #24]
 8010f86:	881b      	ldrh	r3, [r3, #0]
 8010f88:	9300      	str	r3, [sp, #0]
 8010f8a:	462b      	mov	r3, r5
 8010f8c:	4622      	mov	r2, r4
 8010f8e:	f7fe fdfb 	bl	800fb88 <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 8010f92:	887b      	ldrh	r3, [r7, #2]
 8010f94:	3b02      	subs	r3, #2
 8010f96:	b29b      	uxth	r3, r3
 8010f98:	b218      	sxth	r0, r3
 8010f9a:	88bb      	ldrh	r3, [r7, #4]
 8010f9c:	3302      	adds	r3, #2
 8010f9e:	b29b      	uxth	r3, r3
 8010fa0:	b219      	sxth	r1, r3
 8010fa2:	887b      	ldrh	r3, [r7, #2]
 8010fa4:	3b02      	subs	r3, #2
 8010fa6:	b29b      	uxth	r3, r3
 8010fa8:	b21a      	sxth	r2, r3
 8010faa:	883b      	ldrh	r3, [r7, #0]
 8010fac:	3b03      	subs	r3, #3
 8010fae:	b29b      	uxth	r3, r3
 8010fb0:	b21c      	sxth	r4, r3
 8010fb2:	69bb      	ldr	r3, [r7, #24]
 8010fb4:	881b      	ldrh	r3, [r3, #0]
 8010fb6:	9300      	str	r3, [sp, #0]
 8010fb8:	4623      	mov	r3, r4
 8010fba:	f7fe fde5 	bl	800fb88 <UG_DrawLine>
}
 8010fbe:	bf00      	nop
 8010fc0:	3708      	adds	r7, #8
 8010fc2:	46bd      	mov	sp, r7
 8010fc4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08010fc8 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8010fc8:	b480      	push	{r7}
 8010fca:	b083      	sub	sp, #12
 8010fcc:	af00      	add	r7, sp, #0
 8010fce:	4603      	mov	r3, r0
 8010fd0:	6039      	str	r1, [r7, #0]
 8010fd2:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8010fd4:	79fb      	ldrb	r3, [r7, #7]
 8010fd6:	2b03      	cmp	r3, #3
 8010fd8:	d810      	bhi.n	8010ffc <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8010fda:	4b0b      	ldr	r3, [pc, #44]	; (8011008 <UG_DriverRegister+0x40>)
 8010fdc:	681a      	ldr	r2, [r3, #0]
 8010fde:	79fb      	ldrb	r3, [r7, #7]
 8010fe0:	330a      	adds	r3, #10
 8010fe2:	00db      	lsls	r3, r3, #3
 8010fe4:	4413      	add	r3, r2
 8010fe6:	683a      	ldr	r2, [r7, #0]
 8010fe8:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8010fea:	4b07      	ldr	r3, [pc, #28]	; (8011008 <UG_DriverRegister+0x40>)
 8010fec:	681a      	ldr	r2, [r3, #0]
 8010fee:	79fb      	ldrb	r3, [r7, #7]
 8010ff0:	330a      	adds	r3, #10
 8010ff2:	00db      	lsls	r3, r3, #3
 8010ff4:	4413      	add	r3, r2
 8010ff6:	2203      	movs	r2, #3
 8010ff8:	721a      	strb	r2, [r3, #8]
 8010ffa:	e000      	b.n	8010ffe <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8010ffc:	bf00      	nop
}
 8010ffe:	370c      	adds	r7, #12
 8011000:	46bd      	mov	sp, r7
 8011002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011006:	4770      	bx	lr
 8011008:	200025f8 	.word	0x200025f8

0801100c <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 801100c:	b580      	push	{r7, lr}
 801100e:	b082      	sub	sp, #8
 8011010:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 8011012:	4b5e      	ldr	r3, [pc, #376]	; (801118c <UG_Update+0x180>)
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 801101a:	f003 0301 	and.w	r3, r3, #1
 801101e:	2b00      	cmp	r3, #0
 8011020:	d00a      	beq.n	8011038 <UG_Update+0x2c>
 8011022:	4b5a      	ldr	r3, [pc, #360]	; (801118c <UG_Update+0x180>)
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 801102a:	4b58      	ldr	r3, [pc, #352]	; (801118c <UG_Update+0x180>)
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	f022 0201 	bic.w	r2, r2, #1
 8011032:	b2d2      	uxtb	r2, r2
 8011034:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 8011038:	4b54      	ldr	r3, [pc, #336]	; (801118c <UG_Update+0x180>)
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	68da      	ldr	r2, [r3, #12]
 801103e:	4b53      	ldr	r3, [pc, #332]	; (801118c <UG_Update+0x180>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	691b      	ldr	r3, [r3, #16]
 8011044:	429a      	cmp	r2, r3
 8011046:	d071      	beq.n	801112c <UG_Update+0x120>
   {
      if ( gui->next_window != NULL )
 8011048:	4b50      	ldr	r3, [pc, #320]	; (801118c <UG_Update+0x180>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	68db      	ldr	r3, [r3, #12]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d06c      	beq.n	801112c <UG_Update+0x120>
      {
         gui->last_window = gui->active_window;
 8011052:	4b4e      	ldr	r3, [pc, #312]	; (801118c <UG_Update+0x180>)
 8011054:	681a      	ldr	r2, [r3, #0]
 8011056:	4b4d      	ldr	r3, [pc, #308]	; (801118c <UG_Update+0x180>)
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	6912      	ldr	r2, [r2, #16]
 801105c:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 801105e:	4b4b      	ldr	r3, [pc, #300]	; (801118c <UG_Update+0x180>)
 8011060:	681a      	ldr	r2, [r3, #0]
 8011062:	4b4a      	ldr	r3, [pc, #296]	; (801118c <UG_Update+0x180>)
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	68d2      	ldr	r2, [r2, #12]
 8011068:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 801106a:	4b48      	ldr	r3, [pc, #288]	; (801118c <UG_Update+0x180>)
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	695b      	ldr	r3, [r3, #20]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d045      	beq.n	8011100 <UG_Update+0xf4>
 8011074:	4b45      	ldr	r3, [pc, #276]	; (801118c <UG_Update+0x180>)
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	695b      	ldr	r3, [r3, #20]
 801107a:	7d9b      	ldrb	r3, [r3, #22]
 801107c:	f003 0302 	and.w	r3, r3, #2
 8011080:	2b00      	cmp	r3, #0
 8011082:	d03d      	beq.n	8011100 <UG_Update+0xf4>
 8011084:	4b41      	ldr	r3, [pc, #260]	; (801118c <UG_Update+0x180>)
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	695b      	ldr	r3, [r3, #20]
 801108a:	7a1b      	ldrb	r3, [r3, #8]
 801108c:	f003 0308 	and.w	r3, r3, #8
 8011090:	2b00      	cmp	r3, #0
 8011092:	d035      	beq.n	8011100 <UG_Update+0xf4>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 8011094:	4b3d      	ldr	r3, [pc, #244]	; (801118c <UG_Update+0x180>)
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	695b      	ldr	r3, [r3, #20]
 801109a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 801109e:	4b3b      	ldr	r3, [pc, #236]	; (801118c <UG_Update+0x180>)
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	691b      	ldr	r3, [r3, #16]
 80110a4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80110a8:	429a      	cmp	r2, r3
 80110aa:	d123      	bne.n	80110f4 <UG_Update+0xe8>
 80110ac:	4b37      	ldr	r3, [pc, #220]	; (801118c <UG_Update+0x180>)
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	695b      	ldr	r3, [r3, #20]
 80110b2:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 80110b6:	4b35      	ldr	r3, [pc, #212]	; (801118c <UG_Update+0x180>)
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	691b      	ldr	r3, [r3, #16]
 80110bc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80110c0:	429a      	cmp	r2, r3
 80110c2:	d117      	bne.n	80110f4 <UG_Update+0xe8>
 80110c4:	4b31      	ldr	r3, [pc, #196]	; (801118c <UG_Update+0x180>)
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	695b      	ldr	r3, [r3, #20]
 80110ca:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 80110ce:	4b2f      	ldr	r3, [pc, #188]	; (801118c <UG_Update+0x180>)
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	691b      	ldr	r3, [r3, #16]
 80110d4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80110d8:	429a      	cmp	r2, r3
 80110da:	d10b      	bne.n	80110f4 <UG_Update+0xe8>
 80110dc:	4b2b      	ldr	r3, [pc, #172]	; (801118c <UG_Update+0x180>)
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	695b      	ldr	r3, [r3, #20]
 80110e2:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 80110e6:	4b29      	ldr	r3, [pc, #164]	; (801118c <UG_Update+0x180>)
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	691b      	ldr	r3, [r3, #16]
 80110ec:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80110f0:	429a      	cmp	r2, r3
 80110f2:	d005      	beq.n	8011100 <UG_Update+0xf4>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 80110f4:	4b25      	ldr	r3, [pc, #148]	; (801118c <UG_Update+0x180>)
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	695b      	ldr	r3, [r3, #20]
 80110fa:	4618      	mov	r0, r3
 80110fc:	f000 f848 	bl	8011190 <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 8011100:	4b22      	ldr	r3, [pc, #136]	; (801118c <UG_Update+0x180>)
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	691b      	ldr	r3, [r3, #16]
 8011106:	7a1a      	ldrb	r2, [r3, #8]
 8011108:	4b20      	ldr	r3, [pc, #128]	; (801118c <UG_Update+0x180>)
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	691b      	ldr	r3, [r3, #16]
 801110e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011112:	b2d2      	uxtb	r2, r2
 8011114:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 8011116:	4b1d      	ldr	r3, [pc, #116]	; (801118c <UG_Update+0x180>)
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	691b      	ldr	r3, [r3, #16]
 801111c:	7a1a      	ldrb	r2, [r3, #8]
 801111e:	4b1b      	ldr	r3, [pc, #108]	; (801118c <UG_Update+0x180>)
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	691b      	ldr	r3, [r3, #16]
 8011124:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 8011128:	b2d2      	uxtb	r2, r2
 801112a:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 801112c:	4b17      	ldr	r3, [pc, #92]	; (801118c <UG_Update+0x180>)
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	691b      	ldr	r3, [r3, #16]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d01b      	beq.n	801116e <UG_Update+0x162>
   {
      wnd = gui->active_window;
 8011136:	4b15      	ldr	r3, [pc, #84]	; (801118c <UG_Update+0x180>)
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	691b      	ldr	r3, [r3, #16]
 801113c:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 801113e:	687b      	ldr	r3, [r7, #4]
 8011140:	7a1b      	ldrb	r3, [r3, #8]
 8011142:	f003 0320 	and.w	r3, r3, #32
 8011146:	2b00      	cmp	r3, #0
 8011148:	d002      	beq.n	8011150 <UG_Update+0x144>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 801114a:	6878      	ldr	r0, [r7, #4]
 801114c:	f000 f8ca 	bl	80112e4 <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	7a1b      	ldrb	r3, [r3, #8]
 8011154:	f003 0308 	and.w	r3, r3, #8
 8011158:	2b00      	cmp	r3, #0
 801115a:	d008      	beq.n	801116e <UG_Update+0x162>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 801115c:	6878      	ldr	r0, [r7, #4]
 801115e:	f7ff fb81 	bl	8010864 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 8011162:	6878      	ldr	r0, [r7, #4]
 8011164:	f7ff fc34 	bl	80109d0 <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 8011168:	6878      	ldr	r0, [r7, #4]
 801116a:	f7ff fc7b 	bl	8010a64 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 801116e:	4b07      	ldr	r3, [pc, #28]	; (801118c <UG_Update+0x180>)
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	689b      	ldr	r3, [r3, #8]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d004      	beq.n	8011184 <UG_Update+0x178>
     gui->device->flush();
 801117a:	4b04      	ldr	r3, [pc, #16]	; (801118c <UG_Update+0x180>)
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	689b      	ldr	r3, [r3, #8]
 8011182:	4798      	blx	r3
   }
}
 8011184:	bf00      	nop
 8011186:	3708      	adds	r7, #8
 8011188:	46bd      	mov	sp, r7
 801118a:	bd80      	pop	{r7, pc}
 801118c:	200025f8 	.word	0x200025f8

08011190 <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 8011190:	b590      	push	{r4, r7, lr}
 8011192:	b08f      	sub	sp, #60	; 0x3c
 8011194:	af02      	add	r7, sp, #8
 8011196:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	2b00      	cmp	r3, #0
 801119c:	f000 809a 	beq.w	80112d4 <_UG_WindowDrawTitle+0x144>
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	7a1b      	ldrb	r3, [r3, #8]
 80111a4:	f003 0302 	and.w	r3, r3, #2
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	f000 8093 	beq.w	80112d4 <_UG_WindowDrawTitle+0x144>
   {
      xs = wnd->xs;
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	89db      	ldrh	r3, [r3, #14]
 80111b2:	85fb      	strh	r3, [r7, #46]	; 0x2e
      ys = wnd->ys;
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	8a1b      	ldrh	r3, [r3, #16]
 80111b8:	85bb      	strh	r3, [r7, #44]	; 0x2c
      xe = wnd->xe;
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	8a5b      	ldrh	r3, [r3, #18]
 80111be:	857b      	strh	r3, [r7, #42]	; 0x2a
      ye = wnd->ye;
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	8a9b      	ldrh	r3, [r3, #20]
 80111c4:	853b      	strh	r3, [r7, #40]	; 0x28

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	7d9b      	ldrb	r3, [r3, #22]
 80111ca:	f003 0301 	and.w	r3, r3, #1
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d00f      	beq.n	80111f2 <_UG_WindowDrawTitle+0x62>
      {
         xs+=3;
 80111d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80111d4:	3303      	adds	r3, #3
 80111d6:	b29b      	uxth	r3, r3
 80111d8:	85fb      	strh	r3, [r7, #46]	; 0x2e
         ys+=3;
 80111da:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80111dc:	3303      	adds	r3, #3
 80111de:	b29b      	uxth	r3, r3
 80111e0:	85bb      	strh	r3, [r7, #44]	; 0x2c
         xe-=3;
 80111e2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80111e4:	3b03      	subs	r3, #3
 80111e6:	b29b      	uxth	r3, r3
 80111e8:	857b      	strh	r3, [r7, #42]	; 0x2a
         ye-=3;
 80111ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80111ec:	3b03      	subs	r3, #3
 80111ee:	b29b      	uxth	r3, r3
 80111f0:	853b      	strh	r3, [r7, #40]	; 0x28
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 80111f2:	4b3b      	ldr	r3, [pc, #236]	; (80112e0 <_UG_WindowDrawTitle+0x150>)
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	691b      	ldr	r3, [r3, #16]
 80111f8:	687a      	ldr	r2, [r7, #4]
 80111fa:	429a      	cmp	r2, r3
 80111fc:	d106      	bne.n	801120c <_UG_WindowDrawTitle+0x7c>
      {
         txt.bc = wnd->title.bc;
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011202:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.fc;
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8011208:	83bb      	strh	r3, [r7, #28]
 801120a:	e005      	b.n	8011218 <_UG_WindowDrawTitle+0x88>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011210:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.ifc;
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011216:	83bb      	strh	r3, [r7, #28]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801121e:	b29a      	uxth	r2, r3
 8011220:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011222:	4413      	add	r3, r2
 8011224:	b29b      	uxth	r3, r3
 8011226:	3b01      	subs	r3, #1
 8011228:	b29b      	uxth	r3, r3
 801122a:	b21c      	sxth	r4, r3
 801122c:	8bfb      	ldrh	r3, [r7, #30]
 801122e:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 8011232:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8011236:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 801123a:	9300      	str	r3, [sp, #0]
 801123c:	4623      	mov	r3, r4
 801123e:	f7fe fb03 	bl	800f848 <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	699b      	ldr	r3, [r3, #24]
 8011246:	60fb      	str	r3, [r7, #12]
      txt.font = wnd->title.font;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	69db      	ldr	r3, [r3, #28]
 801124c:	613b      	str	r3, [r7, #16]
      txt.a.xs = xs+3;
 801124e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011250:	3303      	adds	r3, #3
 8011252:	b29b      	uxth	r3, r3
 8011254:	b21b      	sxth	r3, r3
 8011256:	82bb      	strh	r3, [r7, #20]
      txt.a.ys = ys;
 8011258:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801125a:	82fb      	strh	r3, [r7, #22]
      txt.a.xe = xe;
 801125c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801125e:	833b      	strh	r3, [r7, #24]
      txt.a.ye = ys+wnd->title.height-1;
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8011266:	b29a      	uxth	r2, r3
 8011268:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801126a:	4413      	add	r3, r2
 801126c:	b29b      	uxth	r3, r3
 801126e:	3b01      	subs	r3, #1
 8011270:	b29b      	uxth	r3, r3
 8011272:	b21b      	sxth	r3, r3
 8011274:	837b      	strh	r3, [r7, #26]
      txt.align = wnd->title.align;
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801127c:	f887 3020 	strb.w	r3, [r7, #32]
      txt.h_space = wnd->title.h_space;
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8011286:	b21b      	sxth	r3, r3
 8011288:	847b      	strh	r3, [r7, #34]	; 0x22
      txt.v_space = wnd->title.v_space;
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	f993 3021 	ldrsb.w	r3, [r3, #33]	; 0x21
 8011290:	b21b      	sxth	r3, r3
 8011292:	84bb      	strh	r3, [r7, #36]	; 0x24
      _UG_PutText( &txt );
 8011294:	f107 030c 	add.w	r3, r7, #12
 8011298:	4618      	mov	r0, r3
 801129a:	f7ff fc2f 	bl	8010afc <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80112a4:	b29a      	uxth	r2, r3
 80112a6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80112a8:	4413      	add	r3, r2
 80112aa:	b29b      	uxth	r3, r3
 80112ac:	b219      	sxth	r1, r3
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80112b4:	b29a      	uxth	r2, r3
 80112b6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80112b8:	4413      	add	r3, r2
 80112ba:	b29b      	uxth	r3, r3
 80112bc:	b21b      	sxth	r3, r3
 80112be:	f649 5413 	movw	r4, #40211	; 0x9d13
 80112c2:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 80112c6:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 80112ca:	9400      	str	r4, [sp, #0]
 80112cc:	f7fe fc5c 	bl	800fb88 <UG_DrawLine>
      return UG_RESULT_OK;
 80112d0:	2300      	movs	r3, #0
 80112d2:	e001      	b.n	80112d8 <_UG_WindowDrawTitle+0x148>
   }
   return UG_RESULT_FAIL;
 80112d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80112d8:	4618      	mov	r0, r3
 80112da:	3734      	adds	r7, #52	; 0x34
 80112dc:	46bd      	mov	sp, r7
 80112de:	bd90      	pop	{r4, r7, pc}
 80112e0:	200025f8 	.word	0x200025f8

080112e4 <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 80112e4:	b590      	push	{r4, r7, lr}
 80112e6:	b089      	sub	sp, #36	; 0x24
 80112e8:	af02      	add	r7, sp, #8
 80112ea:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	89db      	ldrh	r3, [r3, #14]
 80112f0:	82bb      	strh	r3, [r7, #20]
   ys = wnd->ys;
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	8a1b      	ldrh	r3, [r3, #16]
 80112f6:	827b      	strh	r3, [r7, #18]
   xe = wnd->xe;
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	8a5b      	ldrh	r3, [r3, #18]
 80112fc:	823b      	strh	r3, [r7, #16]
   ye = wnd->ye;
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	8a9b      	ldrh	r3, [r3, #20]
 8011302:	81fb      	strh	r3, [r7, #14]

   wnd->state &= ~WND_STATE_UPDATE;
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	7a1b      	ldrb	r3, [r3, #8]
 8011308:	f023 0320 	bic.w	r3, r3, #32
 801130c:	b2da      	uxtb	r2, r3
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	7a1b      	ldrb	r3, [r3, #8]
 8011316:	f003 0308 	and.w	r3, r3, #8
 801131a:	2b00      	cmp	r3, #0
 801131c:	f000 8084 	beq.w	8011428 <_UG_WindowUpdate+0x144>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	7d9b      	ldrb	r3, [r3, #22]
 8011324:	f003 0301 	and.w	r3, r3, #1
 8011328:	2b00      	cmp	r3, #0
 801132a:	d021      	beq.n	8011370 <_UG_WindowUpdate+0x8c>
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	7a1b      	ldrb	r3, [r3, #8]
 8011330:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011334:	2b00      	cmp	r3, #0
 8011336:	d11b      	bne.n	8011370 <_UG_WindowUpdate+0x8c>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8011338:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801133c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8011340:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8011344:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8011348:	4c43      	ldr	r4, [pc, #268]	; (8011458 <_UG_WindowUpdate+0x174>)
 801134a:	9400      	str	r4, [sp, #0]
 801134c:	f7ff fd1a 	bl	8010d84 <_UG_DrawObjectFrame>
         xs+=3;
 8011350:	8abb      	ldrh	r3, [r7, #20]
 8011352:	3303      	adds	r3, #3
 8011354:	b29b      	uxth	r3, r3
 8011356:	82bb      	strh	r3, [r7, #20]
         ys+=3;
 8011358:	8a7b      	ldrh	r3, [r7, #18]
 801135a:	3303      	adds	r3, #3
 801135c:	b29b      	uxth	r3, r3
 801135e:	827b      	strh	r3, [r7, #18]
         xe-=3;
 8011360:	8a3b      	ldrh	r3, [r7, #16]
 8011362:	3b03      	subs	r3, #3
 8011364:	b29b      	uxth	r3, r3
 8011366:	823b      	strh	r3, [r7, #16]
         ye-=3;
 8011368:	89fb      	ldrh	r3, [r7, #14]
 801136a:	3b03      	subs	r3, #3
 801136c:	b29b      	uxth	r3, r3
 801136e:	81fb      	strh	r3, [r7, #14]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	7d9b      	ldrb	r3, [r3, #22]
 8011374:	f003 0302 	and.w	r3, r3, #2
 8011378:	2b00      	cmp	r3, #0
 801137a:	d01a      	beq.n	80113b2 <_UG_WindowUpdate+0xce>
      {
         _UG_WindowDrawTitle( wnd );
 801137c:	6878      	ldr	r0, [r7, #4]
 801137e:	f7ff ff07 	bl	8011190 <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8011388:	b29a      	uxth	r2, r3
 801138a:	8a7b      	ldrh	r3, [r7, #18]
 801138c:	4413      	add	r3, r2
 801138e:	b29b      	uxth	r3, r3
 8011390:	3301      	adds	r3, #1
 8011392:	b29b      	uxth	r3, r3
 8011394:	827b      	strh	r3, [r7, #18]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	7a1b      	ldrb	r3, [r3, #8]
 801139a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d007      	beq.n	80113b2 <_UG_WindowUpdate+0xce>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	7a1b      	ldrb	r3, [r3, #8]
 80113a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80113aa:	b2da      	uxtb	r2, r3
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	721a      	strb	r2, [r3, #8]
            return;
 80113b0:	e04e      	b.n	8011450 <_UG_WindowUpdate+0x16c>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	899b      	ldrh	r3, [r3, #12]
 80113b6:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 80113ba:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80113be:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 80113c2:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 80113c6:	9300      	str	r3, [sp, #0]
 80113c8:	4623      	mov	r3, r4
 80113ca:	f7fe fa3d 	bl	800f848 <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	781b      	ldrb	r3, [r3, #0]
 80113d2:	81bb      	strh	r3, [r7, #12]
      for(i=0; i<objcnt; i++)
 80113d4:	2300      	movs	r3, #0
 80113d6:	82fb      	strh	r3, [r7, #22]
 80113d8:	e021      	b.n	801141e <_UG_WindowUpdate+0x13a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	685a      	ldr	r2, [r3, #4]
 80113de:	8afb      	ldrh	r3, [r7, #22]
 80113e0:	015b      	lsls	r3, r3, #5
 80113e2:	4413      	add	r3, r2
 80113e4:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 80113e6:	68bb      	ldr	r3, [r7, #8]
 80113e8:	781b      	ldrb	r3, [r3, #0]
 80113ea:	f003 0301 	and.w	r3, r3, #1
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d112      	bne.n	8011418 <_UG_WindowUpdate+0x134>
 80113f2:	68bb      	ldr	r3, [r7, #8]
 80113f4:	781b      	ldrb	r3, [r3, #0]
 80113f6:	f003 0302 	and.w	r3, r3, #2
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d00c      	beq.n	8011418 <_UG_WindowUpdate+0x134>
 80113fe:	68bb      	ldr	r3, [r7, #8]
 8011400:	781b      	ldrb	r3, [r3, #0]
 8011402:	f003 0308 	and.w	r3, r3, #8
 8011406:	2b00      	cmp	r3, #0
 8011408:	d006      	beq.n	8011418 <_UG_WindowUpdate+0x134>
 801140a:	68bb      	ldr	r3, [r7, #8]
 801140c:	781b      	ldrb	r3, [r3, #0]
 801140e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8011412:	b2da      	uxtb	r2, r3
 8011414:	68bb      	ldr	r3, [r7, #8]
 8011416:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 8011418:	8afb      	ldrh	r3, [r7, #22]
 801141a:	3301      	adds	r3, #1
 801141c:	82fb      	strh	r3, [r7, #22]
 801141e:	8afa      	ldrh	r2, [r7, #22]
 8011420:	89bb      	ldrh	r3, [r7, #12]
 8011422:	429a      	cmp	r2, r3
 8011424:	d3d9      	bcc.n	80113da <_UG_WindowUpdate+0xf6>
 8011426:	e013      	b.n	8011450 <_UG_WindowUpdate+0x16c>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	f9b3 4014 	ldrsh.w	r4, [r3, #20]
 8011440:	4b06      	ldr	r3, [pc, #24]	; (801145c <_UG_WindowUpdate+0x178>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8011448:	9300      	str	r3, [sp, #0]
 801144a:	4623      	mov	r3, r4
 801144c:	f7fe f9fc 	bl	800f848 <UG_FillFrame>
   }
}
 8011450:	371c      	adds	r7, #28
 8011452:	46bd      	mov	sp, r7
 8011454:	bd90      	pop	{r4, r7, pc}
 8011456:	bf00      	nop
 8011458:	080188ec 	.word	0x080188ec
 801145c:	200025f8 	.word	0x200025f8

08011460 <__cvt>:
 8011460:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011464:	ec55 4b10 	vmov	r4, r5, d0
 8011468:	2d00      	cmp	r5, #0
 801146a:	460e      	mov	r6, r1
 801146c:	4619      	mov	r1, r3
 801146e:	462b      	mov	r3, r5
 8011470:	bfbb      	ittet	lt
 8011472:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011476:	461d      	movlt	r5, r3
 8011478:	2300      	movge	r3, #0
 801147a:	232d      	movlt	r3, #45	; 0x2d
 801147c:	700b      	strb	r3, [r1, #0]
 801147e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011480:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011484:	4691      	mov	r9, r2
 8011486:	f023 0820 	bic.w	r8, r3, #32
 801148a:	bfbc      	itt	lt
 801148c:	4622      	movlt	r2, r4
 801148e:	4614      	movlt	r4, r2
 8011490:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011494:	d005      	beq.n	80114a2 <__cvt+0x42>
 8011496:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801149a:	d100      	bne.n	801149e <__cvt+0x3e>
 801149c:	3601      	adds	r6, #1
 801149e:	2102      	movs	r1, #2
 80114a0:	e000      	b.n	80114a4 <__cvt+0x44>
 80114a2:	2103      	movs	r1, #3
 80114a4:	ab03      	add	r3, sp, #12
 80114a6:	9301      	str	r3, [sp, #4]
 80114a8:	ab02      	add	r3, sp, #8
 80114aa:	9300      	str	r3, [sp, #0]
 80114ac:	ec45 4b10 	vmov	d0, r4, r5
 80114b0:	4653      	mov	r3, sl
 80114b2:	4632      	mov	r2, r6
 80114b4:	f001 f88c 	bl	80125d0 <_dtoa_r>
 80114b8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80114bc:	4607      	mov	r7, r0
 80114be:	d102      	bne.n	80114c6 <__cvt+0x66>
 80114c0:	f019 0f01 	tst.w	r9, #1
 80114c4:	d022      	beq.n	801150c <__cvt+0xac>
 80114c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80114ca:	eb07 0906 	add.w	r9, r7, r6
 80114ce:	d110      	bne.n	80114f2 <__cvt+0x92>
 80114d0:	783b      	ldrb	r3, [r7, #0]
 80114d2:	2b30      	cmp	r3, #48	; 0x30
 80114d4:	d10a      	bne.n	80114ec <__cvt+0x8c>
 80114d6:	2200      	movs	r2, #0
 80114d8:	2300      	movs	r3, #0
 80114da:	4620      	mov	r0, r4
 80114dc:	4629      	mov	r1, r5
 80114de:	f7ef fb1b 	bl	8000b18 <__aeabi_dcmpeq>
 80114e2:	b918      	cbnz	r0, 80114ec <__cvt+0x8c>
 80114e4:	f1c6 0601 	rsb	r6, r6, #1
 80114e8:	f8ca 6000 	str.w	r6, [sl]
 80114ec:	f8da 3000 	ldr.w	r3, [sl]
 80114f0:	4499      	add	r9, r3
 80114f2:	2200      	movs	r2, #0
 80114f4:	2300      	movs	r3, #0
 80114f6:	4620      	mov	r0, r4
 80114f8:	4629      	mov	r1, r5
 80114fa:	f7ef fb0d 	bl	8000b18 <__aeabi_dcmpeq>
 80114fe:	b108      	cbz	r0, 8011504 <__cvt+0xa4>
 8011500:	f8cd 900c 	str.w	r9, [sp, #12]
 8011504:	2230      	movs	r2, #48	; 0x30
 8011506:	9b03      	ldr	r3, [sp, #12]
 8011508:	454b      	cmp	r3, r9
 801150a:	d307      	bcc.n	801151c <__cvt+0xbc>
 801150c:	9b03      	ldr	r3, [sp, #12]
 801150e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011510:	1bdb      	subs	r3, r3, r7
 8011512:	4638      	mov	r0, r7
 8011514:	6013      	str	r3, [r2, #0]
 8011516:	b004      	add	sp, #16
 8011518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801151c:	1c59      	adds	r1, r3, #1
 801151e:	9103      	str	r1, [sp, #12]
 8011520:	701a      	strb	r2, [r3, #0]
 8011522:	e7f0      	b.n	8011506 <__cvt+0xa6>

08011524 <__exponent>:
 8011524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011526:	4603      	mov	r3, r0
 8011528:	2900      	cmp	r1, #0
 801152a:	bfb8      	it	lt
 801152c:	4249      	neglt	r1, r1
 801152e:	f803 2b02 	strb.w	r2, [r3], #2
 8011532:	bfb4      	ite	lt
 8011534:	222d      	movlt	r2, #45	; 0x2d
 8011536:	222b      	movge	r2, #43	; 0x2b
 8011538:	2909      	cmp	r1, #9
 801153a:	7042      	strb	r2, [r0, #1]
 801153c:	dd2a      	ble.n	8011594 <__exponent+0x70>
 801153e:	f10d 0207 	add.w	r2, sp, #7
 8011542:	4617      	mov	r7, r2
 8011544:	260a      	movs	r6, #10
 8011546:	4694      	mov	ip, r2
 8011548:	fb91 f5f6 	sdiv	r5, r1, r6
 801154c:	fb06 1415 	mls	r4, r6, r5, r1
 8011550:	3430      	adds	r4, #48	; 0x30
 8011552:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8011556:	460c      	mov	r4, r1
 8011558:	2c63      	cmp	r4, #99	; 0x63
 801155a:	f102 32ff 	add.w	r2, r2, #4294967295
 801155e:	4629      	mov	r1, r5
 8011560:	dcf1      	bgt.n	8011546 <__exponent+0x22>
 8011562:	3130      	adds	r1, #48	; 0x30
 8011564:	f1ac 0402 	sub.w	r4, ip, #2
 8011568:	f802 1c01 	strb.w	r1, [r2, #-1]
 801156c:	1c41      	adds	r1, r0, #1
 801156e:	4622      	mov	r2, r4
 8011570:	42ba      	cmp	r2, r7
 8011572:	d30a      	bcc.n	801158a <__exponent+0x66>
 8011574:	f10d 0209 	add.w	r2, sp, #9
 8011578:	eba2 020c 	sub.w	r2, r2, ip
 801157c:	42bc      	cmp	r4, r7
 801157e:	bf88      	it	hi
 8011580:	2200      	movhi	r2, #0
 8011582:	4413      	add	r3, r2
 8011584:	1a18      	subs	r0, r3, r0
 8011586:	b003      	add	sp, #12
 8011588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801158a:	f812 5b01 	ldrb.w	r5, [r2], #1
 801158e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8011592:	e7ed      	b.n	8011570 <__exponent+0x4c>
 8011594:	2330      	movs	r3, #48	; 0x30
 8011596:	3130      	adds	r1, #48	; 0x30
 8011598:	7083      	strb	r3, [r0, #2]
 801159a:	70c1      	strb	r1, [r0, #3]
 801159c:	1d03      	adds	r3, r0, #4
 801159e:	e7f1      	b.n	8011584 <__exponent+0x60>

080115a0 <_printf_float>:
 80115a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115a4:	ed2d 8b02 	vpush	{d8}
 80115a8:	b08d      	sub	sp, #52	; 0x34
 80115aa:	460c      	mov	r4, r1
 80115ac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80115b0:	4616      	mov	r6, r2
 80115b2:	461f      	mov	r7, r3
 80115b4:	4605      	mov	r5, r0
 80115b6:	f000 fef7 	bl	80123a8 <_localeconv_r>
 80115ba:	f8d0 a000 	ldr.w	sl, [r0]
 80115be:	4650      	mov	r0, sl
 80115c0:	f7ee fe7e 	bl	80002c0 <strlen>
 80115c4:	2300      	movs	r3, #0
 80115c6:	930a      	str	r3, [sp, #40]	; 0x28
 80115c8:	6823      	ldr	r3, [r4, #0]
 80115ca:	9305      	str	r3, [sp, #20]
 80115cc:	f8d8 3000 	ldr.w	r3, [r8]
 80115d0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80115d4:	3307      	adds	r3, #7
 80115d6:	f023 0307 	bic.w	r3, r3, #7
 80115da:	f103 0208 	add.w	r2, r3, #8
 80115de:	f8c8 2000 	str.w	r2, [r8]
 80115e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80115e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80115ea:	9307      	str	r3, [sp, #28]
 80115ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80115f0:	ee08 0a10 	vmov	s16, r0
 80115f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80115f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80115fc:	4b9e      	ldr	r3, [pc, #632]	; (8011878 <_printf_float+0x2d8>)
 80115fe:	f04f 32ff 	mov.w	r2, #4294967295
 8011602:	f7ef fabb 	bl	8000b7c <__aeabi_dcmpun>
 8011606:	bb88      	cbnz	r0, 801166c <_printf_float+0xcc>
 8011608:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801160c:	4b9a      	ldr	r3, [pc, #616]	; (8011878 <_printf_float+0x2d8>)
 801160e:	f04f 32ff 	mov.w	r2, #4294967295
 8011612:	f7ef fa95 	bl	8000b40 <__aeabi_dcmple>
 8011616:	bb48      	cbnz	r0, 801166c <_printf_float+0xcc>
 8011618:	2200      	movs	r2, #0
 801161a:	2300      	movs	r3, #0
 801161c:	4640      	mov	r0, r8
 801161e:	4649      	mov	r1, r9
 8011620:	f7ef fa84 	bl	8000b2c <__aeabi_dcmplt>
 8011624:	b110      	cbz	r0, 801162c <_printf_float+0x8c>
 8011626:	232d      	movs	r3, #45	; 0x2d
 8011628:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801162c:	4a93      	ldr	r2, [pc, #588]	; (801187c <_printf_float+0x2dc>)
 801162e:	4b94      	ldr	r3, [pc, #592]	; (8011880 <_printf_float+0x2e0>)
 8011630:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011634:	bf94      	ite	ls
 8011636:	4690      	movls	r8, r2
 8011638:	4698      	movhi	r8, r3
 801163a:	2303      	movs	r3, #3
 801163c:	6123      	str	r3, [r4, #16]
 801163e:	9b05      	ldr	r3, [sp, #20]
 8011640:	f023 0304 	bic.w	r3, r3, #4
 8011644:	6023      	str	r3, [r4, #0]
 8011646:	f04f 0900 	mov.w	r9, #0
 801164a:	9700      	str	r7, [sp, #0]
 801164c:	4633      	mov	r3, r6
 801164e:	aa0b      	add	r2, sp, #44	; 0x2c
 8011650:	4621      	mov	r1, r4
 8011652:	4628      	mov	r0, r5
 8011654:	f000 f9da 	bl	8011a0c <_printf_common>
 8011658:	3001      	adds	r0, #1
 801165a:	f040 8090 	bne.w	801177e <_printf_float+0x1de>
 801165e:	f04f 30ff 	mov.w	r0, #4294967295
 8011662:	b00d      	add	sp, #52	; 0x34
 8011664:	ecbd 8b02 	vpop	{d8}
 8011668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801166c:	4642      	mov	r2, r8
 801166e:	464b      	mov	r3, r9
 8011670:	4640      	mov	r0, r8
 8011672:	4649      	mov	r1, r9
 8011674:	f7ef fa82 	bl	8000b7c <__aeabi_dcmpun>
 8011678:	b140      	cbz	r0, 801168c <_printf_float+0xec>
 801167a:	464b      	mov	r3, r9
 801167c:	2b00      	cmp	r3, #0
 801167e:	bfbc      	itt	lt
 8011680:	232d      	movlt	r3, #45	; 0x2d
 8011682:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011686:	4a7f      	ldr	r2, [pc, #508]	; (8011884 <_printf_float+0x2e4>)
 8011688:	4b7f      	ldr	r3, [pc, #508]	; (8011888 <_printf_float+0x2e8>)
 801168a:	e7d1      	b.n	8011630 <_printf_float+0x90>
 801168c:	6863      	ldr	r3, [r4, #4]
 801168e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011692:	9206      	str	r2, [sp, #24]
 8011694:	1c5a      	adds	r2, r3, #1
 8011696:	d13f      	bne.n	8011718 <_printf_float+0x178>
 8011698:	2306      	movs	r3, #6
 801169a:	6063      	str	r3, [r4, #4]
 801169c:	9b05      	ldr	r3, [sp, #20]
 801169e:	6861      	ldr	r1, [r4, #4]
 80116a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80116a4:	2300      	movs	r3, #0
 80116a6:	9303      	str	r3, [sp, #12]
 80116a8:	ab0a      	add	r3, sp, #40	; 0x28
 80116aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80116ae:	ab09      	add	r3, sp, #36	; 0x24
 80116b0:	ec49 8b10 	vmov	d0, r8, r9
 80116b4:	9300      	str	r3, [sp, #0]
 80116b6:	6022      	str	r2, [r4, #0]
 80116b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80116bc:	4628      	mov	r0, r5
 80116be:	f7ff fecf 	bl	8011460 <__cvt>
 80116c2:	9b06      	ldr	r3, [sp, #24]
 80116c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80116c6:	2b47      	cmp	r3, #71	; 0x47
 80116c8:	4680      	mov	r8, r0
 80116ca:	d108      	bne.n	80116de <_printf_float+0x13e>
 80116cc:	1cc8      	adds	r0, r1, #3
 80116ce:	db02      	blt.n	80116d6 <_printf_float+0x136>
 80116d0:	6863      	ldr	r3, [r4, #4]
 80116d2:	4299      	cmp	r1, r3
 80116d4:	dd41      	ble.n	801175a <_printf_float+0x1ba>
 80116d6:	f1ab 0302 	sub.w	r3, fp, #2
 80116da:	fa5f fb83 	uxtb.w	fp, r3
 80116de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80116e2:	d820      	bhi.n	8011726 <_printf_float+0x186>
 80116e4:	3901      	subs	r1, #1
 80116e6:	465a      	mov	r2, fp
 80116e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80116ec:	9109      	str	r1, [sp, #36]	; 0x24
 80116ee:	f7ff ff19 	bl	8011524 <__exponent>
 80116f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80116f4:	1813      	adds	r3, r2, r0
 80116f6:	2a01      	cmp	r2, #1
 80116f8:	4681      	mov	r9, r0
 80116fa:	6123      	str	r3, [r4, #16]
 80116fc:	dc02      	bgt.n	8011704 <_printf_float+0x164>
 80116fe:	6822      	ldr	r2, [r4, #0]
 8011700:	07d2      	lsls	r2, r2, #31
 8011702:	d501      	bpl.n	8011708 <_printf_float+0x168>
 8011704:	3301      	adds	r3, #1
 8011706:	6123      	str	r3, [r4, #16]
 8011708:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801170c:	2b00      	cmp	r3, #0
 801170e:	d09c      	beq.n	801164a <_printf_float+0xaa>
 8011710:	232d      	movs	r3, #45	; 0x2d
 8011712:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011716:	e798      	b.n	801164a <_printf_float+0xaa>
 8011718:	9a06      	ldr	r2, [sp, #24]
 801171a:	2a47      	cmp	r2, #71	; 0x47
 801171c:	d1be      	bne.n	801169c <_printf_float+0xfc>
 801171e:	2b00      	cmp	r3, #0
 8011720:	d1bc      	bne.n	801169c <_printf_float+0xfc>
 8011722:	2301      	movs	r3, #1
 8011724:	e7b9      	b.n	801169a <_printf_float+0xfa>
 8011726:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801172a:	d118      	bne.n	801175e <_printf_float+0x1be>
 801172c:	2900      	cmp	r1, #0
 801172e:	6863      	ldr	r3, [r4, #4]
 8011730:	dd0b      	ble.n	801174a <_printf_float+0x1aa>
 8011732:	6121      	str	r1, [r4, #16]
 8011734:	b913      	cbnz	r3, 801173c <_printf_float+0x19c>
 8011736:	6822      	ldr	r2, [r4, #0]
 8011738:	07d0      	lsls	r0, r2, #31
 801173a:	d502      	bpl.n	8011742 <_printf_float+0x1a2>
 801173c:	3301      	adds	r3, #1
 801173e:	440b      	add	r3, r1
 8011740:	6123      	str	r3, [r4, #16]
 8011742:	65a1      	str	r1, [r4, #88]	; 0x58
 8011744:	f04f 0900 	mov.w	r9, #0
 8011748:	e7de      	b.n	8011708 <_printf_float+0x168>
 801174a:	b913      	cbnz	r3, 8011752 <_printf_float+0x1b2>
 801174c:	6822      	ldr	r2, [r4, #0]
 801174e:	07d2      	lsls	r2, r2, #31
 8011750:	d501      	bpl.n	8011756 <_printf_float+0x1b6>
 8011752:	3302      	adds	r3, #2
 8011754:	e7f4      	b.n	8011740 <_printf_float+0x1a0>
 8011756:	2301      	movs	r3, #1
 8011758:	e7f2      	b.n	8011740 <_printf_float+0x1a0>
 801175a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801175e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011760:	4299      	cmp	r1, r3
 8011762:	db05      	blt.n	8011770 <_printf_float+0x1d0>
 8011764:	6823      	ldr	r3, [r4, #0]
 8011766:	6121      	str	r1, [r4, #16]
 8011768:	07d8      	lsls	r0, r3, #31
 801176a:	d5ea      	bpl.n	8011742 <_printf_float+0x1a2>
 801176c:	1c4b      	adds	r3, r1, #1
 801176e:	e7e7      	b.n	8011740 <_printf_float+0x1a0>
 8011770:	2900      	cmp	r1, #0
 8011772:	bfd4      	ite	le
 8011774:	f1c1 0202 	rsble	r2, r1, #2
 8011778:	2201      	movgt	r2, #1
 801177a:	4413      	add	r3, r2
 801177c:	e7e0      	b.n	8011740 <_printf_float+0x1a0>
 801177e:	6823      	ldr	r3, [r4, #0]
 8011780:	055a      	lsls	r2, r3, #21
 8011782:	d407      	bmi.n	8011794 <_printf_float+0x1f4>
 8011784:	6923      	ldr	r3, [r4, #16]
 8011786:	4642      	mov	r2, r8
 8011788:	4631      	mov	r1, r6
 801178a:	4628      	mov	r0, r5
 801178c:	47b8      	blx	r7
 801178e:	3001      	adds	r0, #1
 8011790:	d12c      	bne.n	80117ec <_printf_float+0x24c>
 8011792:	e764      	b.n	801165e <_printf_float+0xbe>
 8011794:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011798:	f240 80e0 	bls.w	801195c <_printf_float+0x3bc>
 801179c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80117a0:	2200      	movs	r2, #0
 80117a2:	2300      	movs	r3, #0
 80117a4:	f7ef f9b8 	bl	8000b18 <__aeabi_dcmpeq>
 80117a8:	2800      	cmp	r0, #0
 80117aa:	d034      	beq.n	8011816 <_printf_float+0x276>
 80117ac:	4a37      	ldr	r2, [pc, #220]	; (801188c <_printf_float+0x2ec>)
 80117ae:	2301      	movs	r3, #1
 80117b0:	4631      	mov	r1, r6
 80117b2:	4628      	mov	r0, r5
 80117b4:	47b8      	blx	r7
 80117b6:	3001      	adds	r0, #1
 80117b8:	f43f af51 	beq.w	801165e <_printf_float+0xbe>
 80117bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80117c0:	429a      	cmp	r2, r3
 80117c2:	db02      	blt.n	80117ca <_printf_float+0x22a>
 80117c4:	6823      	ldr	r3, [r4, #0]
 80117c6:	07d8      	lsls	r0, r3, #31
 80117c8:	d510      	bpl.n	80117ec <_printf_float+0x24c>
 80117ca:	ee18 3a10 	vmov	r3, s16
 80117ce:	4652      	mov	r2, sl
 80117d0:	4631      	mov	r1, r6
 80117d2:	4628      	mov	r0, r5
 80117d4:	47b8      	blx	r7
 80117d6:	3001      	adds	r0, #1
 80117d8:	f43f af41 	beq.w	801165e <_printf_float+0xbe>
 80117dc:	f04f 0800 	mov.w	r8, #0
 80117e0:	f104 091a 	add.w	r9, r4, #26
 80117e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117e6:	3b01      	subs	r3, #1
 80117e8:	4543      	cmp	r3, r8
 80117ea:	dc09      	bgt.n	8011800 <_printf_float+0x260>
 80117ec:	6823      	ldr	r3, [r4, #0]
 80117ee:	079b      	lsls	r3, r3, #30
 80117f0:	f100 8107 	bmi.w	8011a02 <_printf_float+0x462>
 80117f4:	68e0      	ldr	r0, [r4, #12]
 80117f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80117f8:	4298      	cmp	r0, r3
 80117fa:	bfb8      	it	lt
 80117fc:	4618      	movlt	r0, r3
 80117fe:	e730      	b.n	8011662 <_printf_float+0xc2>
 8011800:	2301      	movs	r3, #1
 8011802:	464a      	mov	r2, r9
 8011804:	4631      	mov	r1, r6
 8011806:	4628      	mov	r0, r5
 8011808:	47b8      	blx	r7
 801180a:	3001      	adds	r0, #1
 801180c:	f43f af27 	beq.w	801165e <_printf_float+0xbe>
 8011810:	f108 0801 	add.w	r8, r8, #1
 8011814:	e7e6      	b.n	80117e4 <_printf_float+0x244>
 8011816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011818:	2b00      	cmp	r3, #0
 801181a:	dc39      	bgt.n	8011890 <_printf_float+0x2f0>
 801181c:	4a1b      	ldr	r2, [pc, #108]	; (801188c <_printf_float+0x2ec>)
 801181e:	2301      	movs	r3, #1
 8011820:	4631      	mov	r1, r6
 8011822:	4628      	mov	r0, r5
 8011824:	47b8      	blx	r7
 8011826:	3001      	adds	r0, #1
 8011828:	f43f af19 	beq.w	801165e <_printf_float+0xbe>
 801182c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011830:	4313      	orrs	r3, r2
 8011832:	d102      	bne.n	801183a <_printf_float+0x29a>
 8011834:	6823      	ldr	r3, [r4, #0]
 8011836:	07d9      	lsls	r1, r3, #31
 8011838:	d5d8      	bpl.n	80117ec <_printf_float+0x24c>
 801183a:	ee18 3a10 	vmov	r3, s16
 801183e:	4652      	mov	r2, sl
 8011840:	4631      	mov	r1, r6
 8011842:	4628      	mov	r0, r5
 8011844:	47b8      	blx	r7
 8011846:	3001      	adds	r0, #1
 8011848:	f43f af09 	beq.w	801165e <_printf_float+0xbe>
 801184c:	f04f 0900 	mov.w	r9, #0
 8011850:	f104 0a1a 	add.w	sl, r4, #26
 8011854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011856:	425b      	negs	r3, r3
 8011858:	454b      	cmp	r3, r9
 801185a:	dc01      	bgt.n	8011860 <_printf_float+0x2c0>
 801185c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801185e:	e792      	b.n	8011786 <_printf_float+0x1e6>
 8011860:	2301      	movs	r3, #1
 8011862:	4652      	mov	r2, sl
 8011864:	4631      	mov	r1, r6
 8011866:	4628      	mov	r0, r5
 8011868:	47b8      	blx	r7
 801186a:	3001      	adds	r0, #1
 801186c:	f43f aef7 	beq.w	801165e <_printf_float+0xbe>
 8011870:	f109 0901 	add.w	r9, r9, #1
 8011874:	e7ee      	b.n	8011854 <_printf_float+0x2b4>
 8011876:	bf00      	nop
 8011878:	7fefffff 	.word	0x7fefffff
 801187c:	08018904 	.word	0x08018904
 8011880:	08018908 	.word	0x08018908
 8011884:	0801890c 	.word	0x0801890c
 8011888:	08018910 	.word	0x08018910
 801188c:	08018914 	.word	0x08018914
 8011890:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011892:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011894:	429a      	cmp	r2, r3
 8011896:	bfa8      	it	ge
 8011898:	461a      	movge	r2, r3
 801189a:	2a00      	cmp	r2, #0
 801189c:	4691      	mov	r9, r2
 801189e:	dc37      	bgt.n	8011910 <_printf_float+0x370>
 80118a0:	f04f 0b00 	mov.w	fp, #0
 80118a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80118a8:	f104 021a 	add.w	r2, r4, #26
 80118ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80118ae:	9305      	str	r3, [sp, #20]
 80118b0:	eba3 0309 	sub.w	r3, r3, r9
 80118b4:	455b      	cmp	r3, fp
 80118b6:	dc33      	bgt.n	8011920 <_printf_float+0x380>
 80118b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80118bc:	429a      	cmp	r2, r3
 80118be:	db3b      	blt.n	8011938 <_printf_float+0x398>
 80118c0:	6823      	ldr	r3, [r4, #0]
 80118c2:	07da      	lsls	r2, r3, #31
 80118c4:	d438      	bmi.n	8011938 <_printf_float+0x398>
 80118c6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80118ca:	eba2 0903 	sub.w	r9, r2, r3
 80118ce:	9b05      	ldr	r3, [sp, #20]
 80118d0:	1ad2      	subs	r2, r2, r3
 80118d2:	4591      	cmp	r9, r2
 80118d4:	bfa8      	it	ge
 80118d6:	4691      	movge	r9, r2
 80118d8:	f1b9 0f00 	cmp.w	r9, #0
 80118dc:	dc35      	bgt.n	801194a <_printf_float+0x3aa>
 80118de:	f04f 0800 	mov.w	r8, #0
 80118e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80118e6:	f104 0a1a 	add.w	sl, r4, #26
 80118ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80118ee:	1a9b      	subs	r3, r3, r2
 80118f0:	eba3 0309 	sub.w	r3, r3, r9
 80118f4:	4543      	cmp	r3, r8
 80118f6:	f77f af79 	ble.w	80117ec <_printf_float+0x24c>
 80118fa:	2301      	movs	r3, #1
 80118fc:	4652      	mov	r2, sl
 80118fe:	4631      	mov	r1, r6
 8011900:	4628      	mov	r0, r5
 8011902:	47b8      	blx	r7
 8011904:	3001      	adds	r0, #1
 8011906:	f43f aeaa 	beq.w	801165e <_printf_float+0xbe>
 801190a:	f108 0801 	add.w	r8, r8, #1
 801190e:	e7ec      	b.n	80118ea <_printf_float+0x34a>
 8011910:	4613      	mov	r3, r2
 8011912:	4631      	mov	r1, r6
 8011914:	4642      	mov	r2, r8
 8011916:	4628      	mov	r0, r5
 8011918:	47b8      	blx	r7
 801191a:	3001      	adds	r0, #1
 801191c:	d1c0      	bne.n	80118a0 <_printf_float+0x300>
 801191e:	e69e      	b.n	801165e <_printf_float+0xbe>
 8011920:	2301      	movs	r3, #1
 8011922:	4631      	mov	r1, r6
 8011924:	4628      	mov	r0, r5
 8011926:	9205      	str	r2, [sp, #20]
 8011928:	47b8      	blx	r7
 801192a:	3001      	adds	r0, #1
 801192c:	f43f ae97 	beq.w	801165e <_printf_float+0xbe>
 8011930:	9a05      	ldr	r2, [sp, #20]
 8011932:	f10b 0b01 	add.w	fp, fp, #1
 8011936:	e7b9      	b.n	80118ac <_printf_float+0x30c>
 8011938:	ee18 3a10 	vmov	r3, s16
 801193c:	4652      	mov	r2, sl
 801193e:	4631      	mov	r1, r6
 8011940:	4628      	mov	r0, r5
 8011942:	47b8      	blx	r7
 8011944:	3001      	adds	r0, #1
 8011946:	d1be      	bne.n	80118c6 <_printf_float+0x326>
 8011948:	e689      	b.n	801165e <_printf_float+0xbe>
 801194a:	9a05      	ldr	r2, [sp, #20]
 801194c:	464b      	mov	r3, r9
 801194e:	4442      	add	r2, r8
 8011950:	4631      	mov	r1, r6
 8011952:	4628      	mov	r0, r5
 8011954:	47b8      	blx	r7
 8011956:	3001      	adds	r0, #1
 8011958:	d1c1      	bne.n	80118de <_printf_float+0x33e>
 801195a:	e680      	b.n	801165e <_printf_float+0xbe>
 801195c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801195e:	2a01      	cmp	r2, #1
 8011960:	dc01      	bgt.n	8011966 <_printf_float+0x3c6>
 8011962:	07db      	lsls	r3, r3, #31
 8011964:	d53a      	bpl.n	80119dc <_printf_float+0x43c>
 8011966:	2301      	movs	r3, #1
 8011968:	4642      	mov	r2, r8
 801196a:	4631      	mov	r1, r6
 801196c:	4628      	mov	r0, r5
 801196e:	47b8      	blx	r7
 8011970:	3001      	adds	r0, #1
 8011972:	f43f ae74 	beq.w	801165e <_printf_float+0xbe>
 8011976:	ee18 3a10 	vmov	r3, s16
 801197a:	4652      	mov	r2, sl
 801197c:	4631      	mov	r1, r6
 801197e:	4628      	mov	r0, r5
 8011980:	47b8      	blx	r7
 8011982:	3001      	adds	r0, #1
 8011984:	f43f ae6b 	beq.w	801165e <_printf_float+0xbe>
 8011988:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801198c:	2200      	movs	r2, #0
 801198e:	2300      	movs	r3, #0
 8011990:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8011994:	f7ef f8c0 	bl	8000b18 <__aeabi_dcmpeq>
 8011998:	b9d8      	cbnz	r0, 80119d2 <_printf_float+0x432>
 801199a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801199e:	f108 0201 	add.w	r2, r8, #1
 80119a2:	4631      	mov	r1, r6
 80119a4:	4628      	mov	r0, r5
 80119a6:	47b8      	blx	r7
 80119a8:	3001      	adds	r0, #1
 80119aa:	d10e      	bne.n	80119ca <_printf_float+0x42a>
 80119ac:	e657      	b.n	801165e <_printf_float+0xbe>
 80119ae:	2301      	movs	r3, #1
 80119b0:	4652      	mov	r2, sl
 80119b2:	4631      	mov	r1, r6
 80119b4:	4628      	mov	r0, r5
 80119b6:	47b8      	blx	r7
 80119b8:	3001      	adds	r0, #1
 80119ba:	f43f ae50 	beq.w	801165e <_printf_float+0xbe>
 80119be:	f108 0801 	add.w	r8, r8, #1
 80119c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119c4:	3b01      	subs	r3, #1
 80119c6:	4543      	cmp	r3, r8
 80119c8:	dcf1      	bgt.n	80119ae <_printf_float+0x40e>
 80119ca:	464b      	mov	r3, r9
 80119cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80119d0:	e6da      	b.n	8011788 <_printf_float+0x1e8>
 80119d2:	f04f 0800 	mov.w	r8, #0
 80119d6:	f104 0a1a 	add.w	sl, r4, #26
 80119da:	e7f2      	b.n	80119c2 <_printf_float+0x422>
 80119dc:	2301      	movs	r3, #1
 80119de:	4642      	mov	r2, r8
 80119e0:	e7df      	b.n	80119a2 <_printf_float+0x402>
 80119e2:	2301      	movs	r3, #1
 80119e4:	464a      	mov	r2, r9
 80119e6:	4631      	mov	r1, r6
 80119e8:	4628      	mov	r0, r5
 80119ea:	47b8      	blx	r7
 80119ec:	3001      	adds	r0, #1
 80119ee:	f43f ae36 	beq.w	801165e <_printf_float+0xbe>
 80119f2:	f108 0801 	add.w	r8, r8, #1
 80119f6:	68e3      	ldr	r3, [r4, #12]
 80119f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80119fa:	1a5b      	subs	r3, r3, r1
 80119fc:	4543      	cmp	r3, r8
 80119fe:	dcf0      	bgt.n	80119e2 <_printf_float+0x442>
 8011a00:	e6f8      	b.n	80117f4 <_printf_float+0x254>
 8011a02:	f04f 0800 	mov.w	r8, #0
 8011a06:	f104 0919 	add.w	r9, r4, #25
 8011a0a:	e7f4      	b.n	80119f6 <_printf_float+0x456>

08011a0c <_printf_common>:
 8011a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a10:	4616      	mov	r6, r2
 8011a12:	4699      	mov	r9, r3
 8011a14:	688a      	ldr	r2, [r1, #8]
 8011a16:	690b      	ldr	r3, [r1, #16]
 8011a18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011a1c:	4293      	cmp	r3, r2
 8011a1e:	bfb8      	it	lt
 8011a20:	4613      	movlt	r3, r2
 8011a22:	6033      	str	r3, [r6, #0]
 8011a24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011a28:	4607      	mov	r7, r0
 8011a2a:	460c      	mov	r4, r1
 8011a2c:	b10a      	cbz	r2, 8011a32 <_printf_common+0x26>
 8011a2e:	3301      	adds	r3, #1
 8011a30:	6033      	str	r3, [r6, #0]
 8011a32:	6823      	ldr	r3, [r4, #0]
 8011a34:	0699      	lsls	r1, r3, #26
 8011a36:	bf42      	ittt	mi
 8011a38:	6833      	ldrmi	r3, [r6, #0]
 8011a3a:	3302      	addmi	r3, #2
 8011a3c:	6033      	strmi	r3, [r6, #0]
 8011a3e:	6825      	ldr	r5, [r4, #0]
 8011a40:	f015 0506 	ands.w	r5, r5, #6
 8011a44:	d106      	bne.n	8011a54 <_printf_common+0x48>
 8011a46:	f104 0a19 	add.w	sl, r4, #25
 8011a4a:	68e3      	ldr	r3, [r4, #12]
 8011a4c:	6832      	ldr	r2, [r6, #0]
 8011a4e:	1a9b      	subs	r3, r3, r2
 8011a50:	42ab      	cmp	r3, r5
 8011a52:	dc26      	bgt.n	8011aa2 <_printf_common+0x96>
 8011a54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011a58:	1e13      	subs	r3, r2, #0
 8011a5a:	6822      	ldr	r2, [r4, #0]
 8011a5c:	bf18      	it	ne
 8011a5e:	2301      	movne	r3, #1
 8011a60:	0692      	lsls	r2, r2, #26
 8011a62:	d42b      	bmi.n	8011abc <_printf_common+0xb0>
 8011a64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011a68:	4649      	mov	r1, r9
 8011a6a:	4638      	mov	r0, r7
 8011a6c:	47c0      	blx	r8
 8011a6e:	3001      	adds	r0, #1
 8011a70:	d01e      	beq.n	8011ab0 <_printf_common+0xa4>
 8011a72:	6823      	ldr	r3, [r4, #0]
 8011a74:	6922      	ldr	r2, [r4, #16]
 8011a76:	f003 0306 	and.w	r3, r3, #6
 8011a7a:	2b04      	cmp	r3, #4
 8011a7c:	bf02      	ittt	eq
 8011a7e:	68e5      	ldreq	r5, [r4, #12]
 8011a80:	6833      	ldreq	r3, [r6, #0]
 8011a82:	1aed      	subeq	r5, r5, r3
 8011a84:	68a3      	ldr	r3, [r4, #8]
 8011a86:	bf0c      	ite	eq
 8011a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011a8c:	2500      	movne	r5, #0
 8011a8e:	4293      	cmp	r3, r2
 8011a90:	bfc4      	itt	gt
 8011a92:	1a9b      	subgt	r3, r3, r2
 8011a94:	18ed      	addgt	r5, r5, r3
 8011a96:	2600      	movs	r6, #0
 8011a98:	341a      	adds	r4, #26
 8011a9a:	42b5      	cmp	r5, r6
 8011a9c:	d11a      	bne.n	8011ad4 <_printf_common+0xc8>
 8011a9e:	2000      	movs	r0, #0
 8011aa0:	e008      	b.n	8011ab4 <_printf_common+0xa8>
 8011aa2:	2301      	movs	r3, #1
 8011aa4:	4652      	mov	r2, sl
 8011aa6:	4649      	mov	r1, r9
 8011aa8:	4638      	mov	r0, r7
 8011aaa:	47c0      	blx	r8
 8011aac:	3001      	adds	r0, #1
 8011aae:	d103      	bne.n	8011ab8 <_printf_common+0xac>
 8011ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8011ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ab8:	3501      	adds	r5, #1
 8011aba:	e7c6      	b.n	8011a4a <_printf_common+0x3e>
 8011abc:	18e1      	adds	r1, r4, r3
 8011abe:	1c5a      	adds	r2, r3, #1
 8011ac0:	2030      	movs	r0, #48	; 0x30
 8011ac2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011ac6:	4422      	add	r2, r4
 8011ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011acc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011ad0:	3302      	adds	r3, #2
 8011ad2:	e7c7      	b.n	8011a64 <_printf_common+0x58>
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	4622      	mov	r2, r4
 8011ad8:	4649      	mov	r1, r9
 8011ada:	4638      	mov	r0, r7
 8011adc:	47c0      	blx	r8
 8011ade:	3001      	adds	r0, #1
 8011ae0:	d0e6      	beq.n	8011ab0 <_printf_common+0xa4>
 8011ae2:	3601      	adds	r6, #1
 8011ae4:	e7d9      	b.n	8011a9a <_printf_common+0x8e>
	...

08011ae8 <_printf_i>:
 8011ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011aec:	7e0f      	ldrb	r7, [r1, #24]
 8011aee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011af0:	2f78      	cmp	r7, #120	; 0x78
 8011af2:	4691      	mov	r9, r2
 8011af4:	4680      	mov	r8, r0
 8011af6:	460c      	mov	r4, r1
 8011af8:	469a      	mov	sl, r3
 8011afa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011afe:	d807      	bhi.n	8011b10 <_printf_i+0x28>
 8011b00:	2f62      	cmp	r7, #98	; 0x62
 8011b02:	d80a      	bhi.n	8011b1a <_printf_i+0x32>
 8011b04:	2f00      	cmp	r7, #0
 8011b06:	f000 80d4 	beq.w	8011cb2 <_printf_i+0x1ca>
 8011b0a:	2f58      	cmp	r7, #88	; 0x58
 8011b0c:	f000 80c0 	beq.w	8011c90 <_printf_i+0x1a8>
 8011b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011b14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011b18:	e03a      	b.n	8011b90 <_printf_i+0xa8>
 8011b1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011b1e:	2b15      	cmp	r3, #21
 8011b20:	d8f6      	bhi.n	8011b10 <_printf_i+0x28>
 8011b22:	a101      	add	r1, pc, #4	; (adr r1, 8011b28 <_printf_i+0x40>)
 8011b24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011b28:	08011b81 	.word	0x08011b81
 8011b2c:	08011b95 	.word	0x08011b95
 8011b30:	08011b11 	.word	0x08011b11
 8011b34:	08011b11 	.word	0x08011b11
 8011b38:	08011b11 	.word	0x08011b11
 8011b3c:	08011b11 	.word	0x08011b11
 8011b40:	08011b95 	.word	0x08011b95
 8011b44:	08011b11 	.word	0x08011b11
 8011b48:	08011b11 	.word	0x08011b11
 8011b4c:	08011b11 	.word	0x08011b11
 8011b50:	08011b11 	.word	0x08011b11
 8011b54:	08011c99 	.word	0x08011c99
 8011b58:	08011bc1 	.word	0x08011bc1
 8011b5c:	08011c53 	.word	0x08011c53
 8011b60:	08011b11 	.word	0x08011b11
 8011b64:	08011b11 	.word	0x08011b11
 8011b68:	08011cbb 	.word	0x08011cbb
 8011b6c:	08011b11 	.word	0x08011b11
 8011b70:	08011bc1 	.word	0x08011bc1
 8011b74:	08011b11 	.word	0x08011b11
 8011b78:	08011b11 	.word	0x08011b11
 8011b7c:	08011c5b 	.word	0x08011c5b
 8011b80:	682b      	ldr	r3, [r5, #0]
 8011b82:	1d1a      	adds	r2, r3, #4
 8011b84:	681b      	ldr	r3, [r3, #0]
 8011b86:	602a      	str	r2, [r5, #0]
 8011b88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011b8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011b90:	2301      	movs	r3, #1
 8011b92:	e09f      	b.n	8011cd4 <_printf_i+0x1ec>
 8011b94:	6820      	ldr	r0, [r4, #0]
 8011b96:	682b      	ldr	r3, [r5, #0]
 8011b98:	0607      	lsls	r7, r0, #24
 8011b9a:	f103 0104 	add.w	r1, r3, #4
 8011b9e:	6029      	str	r1, [r5, #0]
 8011ba0:	d501      	bpl.n	8011ba6 <_printf_i+0xbe>
 8011ba2:	681e      	ldr	r6, [r3, #0]
 8011ba4:	e003      	b.n	8011bae <_printf_i+0xc6>
 8011ba6:	0646      	lsls	r6, r0, #25
 8011ba8:	d5fb      	bpl.n	8011ba2 <_printf_i+0xba>
 8011baa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011bae:	2e00      	cmp	r6, #0
 8011bb0:	da03      	bge.n	8011bba <_printf_i+0xd2>
 8011bb2:	232d      	movs	r3, #45	; 0x2d
 8011bb4:	4276      	negs	r6, r6
 8011bb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011bba:	485a      	ldr	r0, [pc, #360]	; (8011d24 <_printf_i+0x23c>)
 8011bbc:	230a      	movs	r3, #10
 8011bbe:	e012      	b.n	8011be6 <_printf_i+0xfe>
 8011bc0:	682b      	ldr	r3, [r5, #0]
 8011bc2:	6820      	ldr	r0, [r4, #0]
 8011bc4:	1d19      	adds	r1, r3, #4
 8011bc6:	6029      	str	r1, [r5, #0]
 8011bc8:	0605      	lsls	r5, r0, #24
 8011bca:	d501      	bpl.n	8011bd0 <_printf_i+0xe8>
 8011bcc:	681e      	ldr	r6, [r3, #0]
 8011bce:	e002      	b.n	8011bd6 <_printf_i+0xee>
 8011bd0:	0641      	lsls	r1, r0, #25
 8011bd2:	d5fb      	bpl.n	8011bcc <_printf_i+0xe4>
 8011bd4:	881e      	ldrh	r6, [r3, #0]
 8011bd6:	4853      	ldr	r0, [pc, #332]	; (8011d24 <_printf_i+0x23c>)
 8011bd8:	2f6f      	cmp	r7, #111	; 0x6f
 8011bda:	bf0c      	ite	eq
 8011bdc:	2308      	moveq	r3, #8
 8011bde:	230a      	movne	r3, #10
 8011be0:	2100      	movs	r1, #0
 8011be2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011be6:	6865      	ldr	r5, [r4, #4]
 8011be8:	60a5      	str	r5, [r4, #8]
 8011bea:	2d00      	cmp	r5, #0
 8011bec:	bfa2      	ittt	ge
 8011bee:	6821      	ldrge	r1, [r4, #0]
 8011bf0:	f021 0104 	bicge.w	r1, r1, #4
 8011bf4:	6021      	strge	r1, [r4, #0]
 8011bf6:	b90e      	cbnz	r6, 8011bfc <_printf_i+0x114>
 8011bf8:	2d00      	cmp	r5, #0
 8011bfa:	d04b      	beq.n	8011c94 <_printf_i+0x1ac>
 8011bfc:	4615      	mov	r5, r2
 8011bfe:	fbb6 f1f3 	udiv	r1, r6, r3
 8011c02:	fb03 6711 	mls	r7, r3, r1, r6
 8011c06:	5dc7      	ldrb	r7, [r0, r7]
 8011c08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011c0c:	4637      	mov	r7, r6
 8011c0e:	42bb      	cmp	r3, r7
 8011c10:	460e      	mov	r6, r1
 8011c12:	d9f4      	bls.n	8011bfe <_printf_i+0x116>
 8011c14:	2b08      	cmp	r3, #8
 8011c16:	d10b      	bne.n	8011c30 <_printf_i+0x148>
 8011c18:	6823      	ldr	r3, [r4, #0]
 8011c1a:	07de      	lsls	r6, r3, #31
 8011c1c:	d508      	bpl.n	8011c30 <_printf_i+0x148>
 8011c1e:	6923      	ldr	r3, [r4, #16]
 8011c20:	6861      	ldr	r1, [r4, #4]
 8011c22:	4299      	cmp	r1, r3
 8011c24:	bfde      	ittt	le
 8011c26:	2330      	movle	r3, #48	; 0x30
 8011c28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011c2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011c30:	1b52      	subs	r2, r2, r5
 8011c32:	6122      	str	r2, [r4, #16]
 8011c34:	f8cd a000 	str.w	sl, [sp]
 8011c38:	464b      	mov	r3, r9
 8011c3a:	aa03      	add	r2, sp, #12
 8011c3c:	4621      	mov	r1, r4
 8011c3e:	4640      	mov	r0, r8
 8011c40:	f7ff fee4 	bl	8011a0c <_printf_common>
 8011c44:	3001      	adds	r0, #1
 8011c46:	d14a      	bne.n	8011cde <_printf_i+0x1f6>
 8011c48:	f04f 30ff 	mov.w	r0, #4294967295
 8011c4c:	b004      	add	sp, #16
 8011c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c52:	6823      	ldr	r3, [r4, #0]
 8011c54:	f043 0320 	orr.w	r3, r3, #32
 8011c58:	6023      	str	r3, [r4, #0]
 8011c5a:	4833      	ldr	r0, [pc, #204]	; (8011d28 <_printf_i+0x240>)
 8011c5c:	2778      	movs	r7, #120	; 0x78
 8011c5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011c62:	6823      	ldr	r3, [r4, #0]
 8011c64:	6829      	ldr	r1, [r5, #0]
 8011c66:	061f      	lsls	r7, r3, #24
 8011c68:	f851 6b04 	ldr.w	r6, [r1], #4
 8011c6c:	d402      	bmi.n	8011c74 <_printf_i+0x18c>
 8011c6e:	065f      	lsls	r7, r3, #25
 8011c70:	bf48      	it	mi
 8011c72:	b2b6      	uxthmi	r6, r6
 8011c74:	07df      	lsls	r7, r3, #31
 8011c76:	bf48      	it	mi
 8011c78:	f043 0320 	orrmi.w	r3, r3, #32
 8011c7c:	6029      	str	r1, [r5, #0]
 8011c7e:	bf48      	it	mi
 8011c80:	6023      	strmi	r3, [r4, #0]
 8011c82:	b91e      	cbnz	r6, 8011c8c <_printf_i+0x1a4>
 8011c84:	6823      	ldr	r3, [r4, #0]
 8011c86:	f023 0320 	bic.w	r3, r3, #32
 8011c8a:	6023      	str	r3, [r4, #0]
 8011c8c:	2310      	movs	r3, #16
 8011c8e:	e7a7      	b.n	8011be0 <_printf_i+0xf8>
 8011c90:	4824      	ldr	r0, [pc, #144]	; (8011d24 <_printf_i+0x23c>)
 8011c92:	e7e4      	b.n	8011c5e <_printf_i+0x176>
 8011c94:	4615      	mov	r5, r2
 8011c96:	e7bd      	b.n	8011c14 <_printf_i+0x12c>
 8011c98:	682b      	ldr	r3, [r5, #0]
 8011c9a:	6826      	ldr	r6, [r4, #0]
 8011c9c:	6961      	ldr	r1, [r4, #20]
 8011c9e:	1d18      	adds	r0, r3, #4
 8011ca0:	6028      	str	r0, [r5, #0]
 8011ca2:	0635      	lsls	r5, r6, #24
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	d501      	bpl.n	8011cac <_printf_i+0x1c4>
 8011ca8:	6019      	str	r1, [r3, #0]
 8011caa:	e002      	b.n	8011cb2 <_printf_i+0x1ca>
 8011cac:	0670      	lsls	r0, r6, #25
 8011cae:	d5fb      	bpl.n	8011ca8 <_printf_i+0x1c0>
 8011cb0:	8019      	strh	r1, [r3, #0]
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	6123      	str	r3, [r4, #16]
 8011cb6:	4615      	mov	r5, r2
 8011cb8:	e7bc      	b.n	8011c34 <_printf_i+0x14c>
 8011cba:	682b      	ldr	r3, [r5, #0]
 8011cbc:	1d1a      	adds	r2, r3, #4
 8011cbe:	602a      	str	r2, [r5, #0]
 8011cc0:	681d      	ldr	r5, [r3, #0]
 8011cc2:	6862      	ldr	r2, [r4, #4]
 8011cc4:	2100      	movs	r1, #0
 8011cc6:	4628      	mov	r0, r5
 8011cc8:	f7ee faaa 	bl	8000220 <memchr>
 8011ccc:	b108      	cbz	r0, 8011cd2 <_printf_i+0x1ea>
 8011cce:	1b40      	subs	r0, r0, r5
 8011cd0:	6060      	str	r0, [r4, #4]
 8011cd2:	6863      	ldr	r3, [r4, #4]
 8011cd4:	6123      	str	r3, [r4, #16]
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011cdc:	e7aa      	b.n	8011c34 <_printf_i+0x14c>
 8011cde:	6923      	ldr	r3, [r4, #16]
 8011ce0:	462a      	mov	r2, r5
 8011ce2:	4649      	mov	r1, r9
 8011ce4:	4640      	mov	r0, r8
 8011ce6:	47d0      	blx	sl
 8011ce8:	3001      	adds	r0, #1
 8011cea:	d0ad      	beq.n	8011c48 <_printf_i+0x160>
 8011cec:	6823      	ldr	r3, [r4, #0]
 8011cee:	079b      	lsls	r3, r3, #30
 8011cf0:	d413      	bmi.n	8011d1a <_printf_i+0x232>
 8011cf2:	68e0      	ldr	r0, [r4, #12]
 8011cf4:	9b03      	ldr	r3, [sp, #12]
 8011cf6:	4298      	cmp	r0, r3
 8011cf8:	bfb8      	it	lt
 8011cfa:	4618      	movlt	r0, r3
 8011cfc:	e7a6      	b.n	8011c4c <_printf_i+0x164>
 8011cfe:	2301      	movs	r3, #1
 8011d00:	4632      	mov	r2, r6
 8011d02:	4649      	mov	r1, r9
 8011d04:	4640      	mov	r0, r8
 8011d06:	47d0      	blx	sl
 8011d08:	3001      	adds	r0, #1
 8011d0a:	d09d      	beq.n	8011c48 <_printf_i+0x160>
 8011d0c:	3501      	adds	r5, #1
 8011d0e:	68e3      	ldr	r3, [r4, #12]
 8011d10:	9903      	ldr	r1, [sp, #12]
 8011d12:	1a5b      	subs	r3, r3, r1
 8011d14:	42ab      	cmp	r3, r5
 8011d16:	dcf2      	bgt.n	8011cfe <_printf_i+0x216>
 8011d18:	e7eb      	b.n	8011cf2 <_printf_i+0x20a>
 8011d1a:	2500      	movs	r5, #0
 8011d1c:	f104 0619 	add.w	r6, r4, #25
 8011d20:	e7f5      	b.n	8011d0e <_printf_i+0x226>
 8011d22:	bf00      	nop
 8011d24:	08018916 	.word	0x08018916
 8011d28:	08018927 	.word	0x08018927

08011d2c <_scanf_float>:
 8011d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d30:	b087      	sub	sp, #28
 8011d32:	4617      	mov	r7, r2
 8011d34:	9303      	str	r3, [sp, #12]
 8011d36:	688b      	ldr	r3, [r1, #8]
 8011d38:	1e5a      	subs	r2, r3, #1
 8011d3a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8011d3e:	bf83      	ittte	hi
 8011d40:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011d44:	195b      	addhi	r3, r3, r5
 8011d46:	9302      	strhi	r3, [sp, #8]
 8011d48:	2300      	movls	r3, #0
 8011d4a:	bf86      	itte	hi
 8011d4c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8011d50:	608b      	strhi	r3, [r1, #8]
 8011d52:	9302      	strls	r3, [sp, #8]
 8011d54:	680b      	ldr	r3, [r1, #0]
 8011d56:	468b      	mov	fp, r1
 8011d58:	2500      	movs	r5, #0
 8011d5a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8011d5e:	f84b 3b1c 	str.w	r3, [fp], #28
 8011d62:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011d66:	4680      	mov	r8, r0
 8011d68:	460c      	mov	r4, r1
 8011d6a:	465e      	mov	r6, fp
 8011d6c:	46aa      	mov	sl, r5
 8011d6e:	46a9      	mov	r9, r5
 8011d70:	9501      	str	r5, [sp, #4]
 8011d72:	68a2      	ldr	r2, [r4, #8]
 8011d74:	b152      	cbz	r2, 8011d8c <_scanf_float+0x60>
 8011d76:	683b      	ldr	r3, [r7, #0]
 8011d78:	781b      	ldrb	r3, [r3, #0]
 8011d7a:	2b4e      	cmp	r3, #78	; 0x4e
 8011d7c:	d864      	bhi.n	8011e48 <_scanf_float+0x11c>
 8011d7e:	2b40      	cmp	r3, #64	; 0x40
 8011d80:	d83c      	bhi.n	8011dfc <_scanf_float+0xd0>
 8011d82:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8011d86:	b2c8      	uxtb	r0, r1
 8011d88:	280e      	cmp	r0, #14
 8011d8a:	d93a      	bls.n	8011e02 <_scanf_float+0xd6>
 8011d8c:	f1b9 0f00 	cmp.w	r9, #0
 8011d90:	d003      	beq.n	8011d9a <_scanf_float+0x6e>
 8011d92:	6823      	ldr	r3, [r4, #0]
 8011d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011d98:	6023      	str	r3, [r4, #0]
 8011d9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011d9e:	f1ba 0f01 	cmp.w	sl, #1
 8011da2:	f200 8113 	bhi.w	8011fcc <_scanf_float+0x2a0>
 8011da6:	455e      	cmp	r6, fp
 8011da8:	f200 8105 	bhi.w	8011fb6 <_scanf_float+0x28a>
 8011dac:	2501      	movs	r5, #1
 8011dae:	4628      	mov	r0, r5
 8011db0:	b007      	add	sp, #28
 8011db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011db6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8011dba:	2a0d      	cmp	r2, #13
 8011dbc:	d8e6      	bhi.n	8011d8c <_scanf_float+0x60>
 8011dbe:	a101      	add	r1, pc, #4	; (adr r1, 8011dc4 <_scanf_float+0x98>)
 8011dc0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011dc4:	08011f03 	.word	0x08011f03
 8011dc8:	08011d8d 	.word	0x08011d8d
 8011dcc:	08011d8d 	.word	0x08011d8d
 8011dd0:	08011d8d 	.word	0x08011d8d
 8011dd4:	08011f63 	.word	0x08011f63
 8011dd8:	08011f3b 	.word	0x08011f3b
 8011ddc:	08011d8d 	.word	0x08011d8d
 8011de0:	08011d8d 	.word	0x08011d8d
 8011de4:	08011f11 	.word	0x08011f11
 8011de8:	08011d8d 	.word	0x08011d8d
 8011dec:	08011d8d 	.word	0x08011d8d
 8011df0:	08011d8d 	.word	0x08011d8d
 8011df4:	08011d8d 	.word	0x08011d8d
 8011df8:	08011ec9 	.word	0x08011ec9
 8011dfc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8011e00:	e7db      	b.n	8011dba <_scanf_float+0x8e>
 8011e02:	290e      	cmp	r1, #14
 8011e04:	d8c2      	bhi.n	8011d8c <_scanf_float+0x60>
 8011e06:	a001      	add	r0, pc, #4	; (adr r0, 8011e0c <_scanf_float+0xe0>)
 8011e08:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011e0c:	08011ebb 	.word	0x08011ebb
 8011e10:	08011d8d 	.word	0x08011d8d
 8011e14:	08011ebb 	.word	0x08011ebb
 8011e18:	08011f4f 	.word	0x08011f4f
 8011e1c:	08011d8d 	.word	0x08011d8d
 8011e20:	08011e69 	.word	0x08011e69
 8011e24:	08011ea5 	.word	0x08011ea5
 8011e28:	08011ea5 	.word	0x08011ea5
 8011e2c:	08011ea5 	.word	0x08011ea5
 8011e30:	08011ea5 	.word	0x08011ea5
 8011e34:	08011ea5 	.word	0x08011ea5
 8011e38:	08011ea5 	.word	0x08011ea5
 8011e3c:	08011ea5 	.word	0x08011ea5
 8011e40:	08011ea5 	.word	0x08011ea5
 8011e44:	08011ea5 	.word	0x08011ea5
 8011e48:	2b6e      	cmp	r3, #110	; 0x6e
 8011e4a:	d809      	bhi.n	8011e60 <_scanf_float+0x134>
 8011e4c:	2b60      	cmp	r3, #96	; 0x60
 8011e4e:	d8b2      	bhi.n	8011db6 <_scanf_float+0x8a>
 8011e50:	2b54      	cmp	r3, #84	; 0x54
 8011e52:	d077      	beq.n	8011f44 <_scanf_float+0x218>
 8011e54:	2b59      	cmp	r3, #89	; 0x59
 8011e56:	d199      	bne.n	8011d8c <_scanf_float+0x60>
 8011e58:	2d07      	cmp	r5, #7
 8011e5a:	d197      	bne.n	8011d8c <_scanf_float+0x60>
 8011e5c:	2508      	movs	r5, #8
 8011e5e:	e029      	b.n	8011eb4 <_scanf_float+0x188>
 8011e60:	2b74      	cmp	r3, #116	; 0x74
 8011e62:	d06f      	beq.n	8011f44 <_scanf_float+0x218>
 8011e64:	2b79      	cmp	r3, #121	; 0x79
 8011e66:	e7f6      	b.n	8011e56 <_scanf_float+0x12a>
 8011e68:	6821      	ldr	r1, [r4, #0]
 8011e6a:	05c8      	lsls	r0, r1, #23
 8011e6c:	d51a      	bpl.n	8011ea4 <_scanf_float+0x178>
 8011e6e:	9b02      	ldr	r3, [sp, #8]
 8011e70:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8011e74:	6021      	str	r1, [r4, #0]
 8011e76:	f109 0901 	add.w	r9, r9, #1
 8011e7a:	b11b      	cbz	r3, 8011e84 <_scanf_float+0x158>
 8011e7c:	3b01      	subs	r3, #1
 8011e7e:	3201      	adds	r2, #1
 8011e80:	9302      	str	r3, [sp, #8]
 8011e82:	60a2      	str	r2, [r4, #8]
 8011e84:	68a3      	ldr	r3, [r4, #8]
 8011e86:	3b01      	subs	r3, #1
 8011e88:	60a3      	str	r3, [r4, #8]
 8011e8a:	6923      	ldr	r3, [r4, #16]
 8011e8c:	3301      	adds	r3, #1
 8011e8e:	6123      	str	r3, [r4, #16]
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	3b01      	subs	r3, #1
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	607b      	str	r3, [r7, #4]
 8011e98:	f340 8084 	ble.w	8011fa4 <_scanf_float+0x278>
 8011e9c:	683b      	ldr	r3, [r7, #0]
 8011e9e:	3301      	adds	r3, #1
 8011ea0:	603b      	str	r3, [r7, #0]
 8011ea2:	e766      	b.n	8011d72 <_scanf_float+0x46>
 8011ea4:	eb1a 0f05 	cmn.w	sl, r5
 8011ea8:	f47f af70 	bne.w	8011d8c <_scanf_float+0x60>
 8011eac:	6822      	ldr	r2, [r4, #0]
 8011eae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8011eb2:	6022      	str	r2, [r4, #0]
 8011eb4:	f806 3b01 	strb.w	r3, [r6], #1
 8011eb8:	e7e4      	b.n	8011e84 <_scanf_float+0x158>
 8011eba:	6822      	ldr	r2, [r4, #0]
 8011ebc:	0610      	lsls	r0, r2, #24
 8011ebe:	f57f af65 	bpl.w	8011d8c <_scanf_float+0x60>
 8011ec2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011ec6:	e7f4      	b.n	8011eb2 <_scanf_float+0x186>
 8011ec8:	f1ba 0f00 	cmp.w	sl, #0
 8011ecc:	d10e      	bne.n	8011eec <_scanf_float+0x1c0>
 8011ece:	f1b9 0f00 	cmp.w	r9, #0
 8011ed2:	d10e      	bne.n	8011ef2 <_scanf_float+0x1c6>
 8011ed4:	6822      	ldr	r2, [r4, #0]
 8011ed6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011eda:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011ede:	d108      	bne.n	8011ef2 <_scanf_float+0x1c6>
 8011ee0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011ee4:	6022      	str	r2, [r4, #0]
 8011ee6:	f04f 0a01 	mov.w	sl, #1
 8011eea:	e7e3      	b.n	8011eb4 <_scanf_float+0x188>
 8011eec:	f1ba 0f02 	cmp.w	sl, #2
 8011ef0:	d055      	beq.n	8011f9e <_scanf_float+0x272>
 8011ef2:	2d01      	cmp	r5, #1
 8011ef4:	d002      	beq.n	8011efc <_scanf_float+0x1d0>
 8011ef6:	2d04      	cmp	r5, #4
 8011ef8:	f47f af48 	bne.w	8011d8c <_scanf_float+0x60>
 8011efc:	3501      	adds	r5, #1
 8011efe:	b2ed      	uxtb	r5, r5
 8011f00:	e7d8      	b.n	8011eb4 <_scanf_float+0x188>
 8011f02:	f1ba 0f01 	cmp.w	sl, #1
 8011f06:	f47f af41 	bne.w	8011d8c <_scanf_float+0x60>
 8011f0a:	f04f 0a02 	mov.w	sl, #2
 8011f0e:	e7d1      	b.n	8011eb4 <_scanf_float+0x188>
 8011f10:	b97d      	cbnz	r5, 8011f32 <_scanf_float+0x206>
 8011f12:	f1b9 0f00 	cmp.w	r9, #0
 8011f16:	f47f af3c 	bne.w	8011d92 <_scanf_float+0x66>
 8011f1a:	6822      	ldr	r2, [r4, #0]
 8011f1c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011f20:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011f24:	f47f af39 	bne.w	8011d9a <_scanf_float+0x6e>
 8011f28:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011f2c:	6022      	str	r2, [r4, #0]
 8011f2e:	2501      	movs	r5, #1
 8011f30:	e7c0      	b.n	8011eb4 <_scanf_float+0x188>
 8011f32:	2d03      	cmp	r5, #3
 8011f34:	d0e2      	beq.n	8011efc <_scanf_float+0x1d0>
 8011f36:	2d05      	cmp	r5, #5
 8011f38:	e7de      	b.n	8011ef8 <_scanf_float+0x1cc>
 8011f3a:	2d02      	cmp	r5, #2
 8011f3c:	f47f af26 	bne.w	8011d8c <_scanf_float+0x60>
 8011f40:	2503      	movs	r5, #3
 8011f42:	e7b7      	b.n	8011eb4 <_scanf_float+0x188>
 8011f44:	2d06      	cmp	r5, #6
 8011f46:	f47f af21 	bne.w	8011d8c <_scanf_float+0x60>
 8011f4a:	2507      	movs	r5, #7
 8011f4c:	e7b2      	b.n	8011eb4 <_scanf_float+0x188>
 8011f4e:	6822      	ldr	r2, [r4, #0]
 8011f50:	0591      	lsls	r1, r2, #22
 8011f52:	f57f af1b 	bpl.w	8011d8c <_scanf_float+0x60>
 8011f56:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8011f5a:	6022      	str	r2, [r4, #0]
 8011f5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8011f60:	e7a8      	b.n	8011eb4 <_scanf_float+0x188>
 8011f62:	6822      	ldr	r2, [r4, #0]
 8011f64:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8011f68:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8011f6c:	d006      	beq.n	8011f7c <_scanf_float+0x250>
 8011f6e:	0550      	lsls	r0, r2, #21
 8011f70:	f57f af0c 	bpl.w	8011d8c <_scanf_float+0x60>
 8011f74:	f1b9 0f00 	cmp.w	r9, #0
 8011f78:	f43f af0f 	beq.w	8011d9a <_scanf_float+0x6e>
 8011f7c:	0591      	lsls	r1, r2, #22
 8011f7e:	bf58      	it	pl
 8011f80:	9901      	ldrpl	r1, [sp, #4]
 8011f82:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011f86:	bf58      	it	pl
 8011f88:	eba9 0101 	subpl.w	r1, r9, r1
 8011f8c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8011f90:	bf58      	it	pl
 8011f92:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011f96:	6022      	str	r2, [r4, #0]
 8011f98:	f04f 0900 	mov.w	r9, #0
 8011f9c:	e78a      	b.n	8011eb4 <_scanf_float+0x188>
 8011f9e:	f04f 0a03 	mov.w	sl, #3
 8011fa2:	e787      	b.n	8011eb4 <_scanf_float+0x188>
 8011fa4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011fa8:	4639      	mov	r1, r7
 8011faa:	4640      	mov	r0, r8
 8011fac:	4798      	blx	r3
 8011fae:	2800      	cmp	r0, #0
 8011fb0:	f43f aedf 	beq.w	8011d72 <_scanf_float+0x46>
 8011fb4:	e6ea      	b.n	8011d8c <_scanf_float+0x60>
 8011fb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011fba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011fbe:	463a      	mov	r2, r7
 8011fc0:	4640      	mov	r0, r8
 8011fc2:	4798      	blx	r3
 8011fc4:	6923      	ldr	r3, [r4, #16]
 8011fc6:	3b01      	subs	r3, #1
 8011fc8:	6123      	str	r3, [r4, #16]
 8011fca:	e6ec      	b.n	8011da6 <_scanf_float+0x7a>
 8011fcc:	1e6b      	subs	r3, r5, #1
 8011fce:	2b06      	cmp	r3, #6
 8011fd0:	d825      	bhi.n	801201e <_scanf_float+0x2f2>
 8011fd2:	2d02      	cmp	r5, #2
 8011fd4:	d836      	bhi.n	8012044 <_scanf_float+0x318>
 8011fd6:	455e      	cmp	r6, fp
 8011fd8:	f67f aee8 	bls.w	8011dac <_scanf_float+0x80>
 8011fdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011fe0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011fe4:	463a      	mov	r2, r7
 8011fe6:	4640      	mov	r0, r8
 8011fe8:	4798      	blx	r3
 8011fea:	6923      	ldr	r3, [r4, #16]
 8011fec:	3b01      	subs	r3, #1
 8011fee:	6123      	str	r3, [r4, #16]
 8011ff0:	e7f1      	b.n	8011fd6 <_scanf_float+0x2aa>
 8011ff2:	9802      	ldr	r0, [sp, #8]
 8011ff4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011ff8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8011ffc:	9002      	str	r0, [sp, #8]
 8011ffe:	463a      	mov	r2, r7
 8012000:	4640      	mov	r0, r8
 8012002:	4798      	blx	r3
 8012004:	6923      	ldr	r3, [r4, #16]
 8012006:	3b01      	subs	r3, #1
 8012008:	6123      	str	r3, [r4, #16]
 801200a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801200e:	fa5f fa8a 	uxtb.w	sl, sl
 8012012:	f1ba 0f02 	cmp.w	sl, #2
 8012016:	d1ec      	bne.n	8011ff2 <_scanf_float+0x2c6>
 8012018:	3d03      	subs	r5, #3
 801201a:	b2ed      	uxtb	r5, r5
 801201c:	1b76      	subs	r6, r6, r5
 801201e:	6823      	ldr	r3, [r4, #0]
 8012020:	05da      	lsls	r2, r3, #23
 8012022:	d52f      	bpl.n	8012084 <_scanf_float+0x358>
 8012024:	055b      	lsls	r3, r3, #21
 8012026:	d510      	bpl.n	801204a <_scanf_float+0x31e>
 8012028:	455e      	cmp	r6, fp
 801202a:	f67f aebf 	bls.w	8011dac <_scanf_float+0x80>
 801202e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012032:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012036:	463a      	mov	r2, r7
 8012038:	4640      	mov	r0, r8
 801203a:	4798      	blx	r3
 801203c:	6923      	ldr	r3, [r4, #16]
 801203e:	3b01      	subs	r3, #1
 8012040:	6123      	str	r3, [r4, #16]
 8012042:	e7f1      	b.n	8012028 <_scanf_float+0x2fc>
 8012044:	46aa      	mov	sl, r5
 8012046:	9602      	str	r6, [sp, #8]
 8012048:	e7df      	b.n	801200a <_scanf_float+0x2de>
 801204a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801204e:	6923      	ldr	r3, [r4, #16]
 8012050:	2965      	cmp	r1, #101	; 0x65
 8012052:	f103 33ff 	add.w	r3, r3, #4294967295
 8012056:	f106 35ff 	add.w	r5, r6, #4294967295
 801205a:	6123      	str	r3, [r4, #16]
 801205c:	d00c      	beq.n	8012078 <_scanf_float+0x34c>
 801205e:	2945      	cmp	r1, #69	; 0x45
 8012060:	d00a      	beq.n	8012078 <_scanf_float+0x34c>
 8012062:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012066:	463a      	mov	r2, r7
 8012068:	4640      	mov	r0, r8
 801206a:	4798      	blx	r3
 801206c:	6923      	ldr	r3, [r4, #16]
 801206e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012072:	3b01      	subs	r3, #1
 8012074:	1eb5      	subs	r5, r6, #2
 8012076:	6123      	str	r3, [r4, #16]
 8012078:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801207c:	463a      	mov	r2, r7
 801207e:	4640      	mov	r0, r8
 8012080:	4798      	blx	r3
 8012082:	462e      	mov	r6, r5
 8012084:	6825      	ldr	r5, [r4, #0]
 8012086:	f015 0510 	ands.w	r5, r5, #16
 801208a:	d158      	bne.n	801213e <_scanf_float+0x412>
 801208c:	7035      	strb	r5, [r6, #0]
 801208e:	6823      	ldr	r3, [r4, #0]
 8012090:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012098:	d11c      	bne.n	80120d4 <_scanf_float+0x3a8>
 801209a:	9b01      	ldr	r3, [sp, #4]
 801209c:	454b      	cmp	r3, r9
 801209e:	eba3 0209 	sub.w	r2, r3, r9
 80120a2:	d124      	bne.n	80120ee <_scanf_float+0x3c2>
 80120a4:	2200      	movs	r2, #0
 80120a6:	4659      	mov	r1, fp
 80120a8:	4640      	mov	r0, r8
 80120aa:	f002 fc3d 	bl	8014928 <_strtod_r>
 80120ae:	9b03      	ldr	r3, [sp, #12]
 80120b0:	6821      	ldr	r1, [r4, #0]
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	f011 0f02 	tst.w	r1, #2
 80120b8:	ec57 6b10 	vmov	r6, r7, d0
 80120bc:	f103 0204 	add.w	r2, r3, #4
 80120c0:	d020      	beq.n	8012104 <_scanf_float+0x3d8>
 80120c2:	9903      	ldr	r1, [sp, #12]
 80120c4:	600a      	str	r2, [r1, #0]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	e9c3 6700 	strd	r6, r7, [r3]
 80120cc:	68e3      	ldr	r3, [r4, #12]
 80120ce:	3301      	adds	r3, #1
 80120d0:	60e3      	str	r3, [r4, #12]
 80120d2:	e66c      	b.n	8011dae <_scanf_float+0x82>
 80120d4:	9b04      	ldr	r3, [sp, #16]
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d0e4      	beq.n	80120a4 <_scanf_float+0x378>
 80120da:	9905      	ldr	r1, [sp, #20]
 80120dc:	230a      	movs	r3, #10
 80120de:	462a      	mov	r2, r5
 80120e0:	3101      	adds	r1, #1
 80120e2:	4640      	mov	r0, r8
 80120e4:	f002 fca8 	bl	8014a38 <_strtol_r>
 80120e8:	9b04      	ldr	r3, [sp, #16]
 80120ea:	9e05      	ldr	r6, [sp, #20]
 80120ec:	1ac2      	subs	r2, r0, r3
 80120ee:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80120f2:	429e      	cmp	r6, r3
 80120f4:	bf28      	it	cs
 80120f6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80120fa:	4912      	ldr	r1, [pc, #72]	; (8012144 <_scanf_float+0x418>)
 80120fc:	4630      	mov	r0, r6
 80120fe:	f000 f8e7 	bl	80122d0 <siprintf>
 8012102:	e7cf      	b.n	80120a4 <_scanf_float+0x378>
 8012104:	f011 0f04 	tst.w	r1, #4
 8012108:	9903      	ldr	r1, [sp, #12]
 801210a:	600a      	str	r2, [r1, #0]
 801210c:	d1db      	bne.n	80120c6 <_scanf_float+0x39a>
 801210e:	f8d3 8000 	ldr.w	r8, [r3]
 8012112:	ee10 2a10 	vmov	r2, s0
 8012116:	ee10 0a10 	vmov	r0, s0
 801211a:	463b      	mov	r3, r7
 801211c:	4639      	mov	r1, r7
 801211e:	f7ee fd2d 	bl	8000b7c <__aeabi_dcmpun>
 8012122:	b128      	cbz	r0, 8012130 <_scanf_float+0x404>
 8012124:	4808      	ldr	r0, [pc, #32]	; (8012148 <_scanf_float+0x41c>)
 8012126:	f000 f9c5 	bl	80124b4 <nanf>
 801212a:	ed88 0a00 	vstr	s0, [r8]
 801212e:	e7cd      	b.n	80120cc <_scanf_float+0x3a0>
 8012130:	4630      	mov	r0, r6
 8012132:	4639      	mov	r1, r7
 8012134:	f7ee fd80 	bl	8000c38 <__aeabi_d2f>
 8012138:	f8c8 0000 	str.w	r0, [r8]
 801213c:	e7c6      	b.n	80120cc <_scanf_float+0x3a0>
 801213e:	2500      	movs	r5, #0
 8012140:	e635      	b.n	8011dae <_scanf_float+0x82>
 8012142:	bf00      	nop
 8012144:	08018938 	.word	0x08018938
 8012148:	08018ccd 	.word	0x08018ccd

0801214c <std>:
 801214c:	2300      	movs	r3, #0
 801214e:	b510      	push	{r4, lr}
 8012150:	4604      	mov	r4, r0
 8012152:	e9c0 3300 	strd	r3, r3, [r0]
 8012156:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801215a:	6083      	str	r3, [r0, #8]
 801215c:	8181      	strh	r1, [r0, #12]
 801215e:	6643      	str	r3, [r0, #100]	; 0x64
 8012160:	81c2      	strh	r2, [r0, #14]
 8012162:	6183      	str	r3, [r0, #24]
 8012164:	4619      	mov	r1, r3
 8012166:	2208      	movs	r2, #8
 8012168:	305c      	adds	r0, #92	; 0x5c
 801216a:	f000 f914 	bl	8012396 <memset>
 801216e:	4b0d      	ldr	r3, [pc, #52]	; (80121a4 <std+0x58>)
 8012170:	6263      	str	r3, [r4, #36]	; 0x24
 8012172:	4b0d      	ldr	r3, [pc, #52]	; (80121a8 <std+0x5c>)
 8012174:	62a3      	str	r3, [r4, #40]	; 0x28
 8012176:	4b0d      	ldr	r3, [pc, #52]	; (80121ac <std+0x60>)
 8012178:	62e3      	str	r3, [r4, #44]	; 0x2c
 801217a:	4b0d      	ldr	r3, [pc, #52]	; (80121b0 <std+0x64>)
 801217c:	6323      	str	r3, [r4, #48]	; 0x30
 801217e:	4b0d      	ldr	r3, [pc, #52]	; (80121b4 <std+0x68>)
 8012180:	6224      	str	r4, [r4, #32]
 8012182:	429c      	cmp	r4, r3
 8012184:	d006      	beq.n	8012194 <std+0x48>
 8012186:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801218a:	4294      	cmp	r4, r2
 801218c:	d002      	beq.n	8012194 <std+0x48>
 801218e:	33d0      	adds	r3, #208	; 0xd0
 8012190:	429c      	cmp	r4, r3
 8012192:	d105      	bne.n	80121a0 <std+0x54>
 8012194:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801219c:	f000 b978 	b.w	8012490 <__retarget_lock_init_recursive>
 80121a0:	bd10      	pop	{r4, pc}
 80121a2:	bf00      	nop
 80121a4:	08012311 	.word	0x08012311
 80121a8:	08012333 	.word	0x08012333
 80121ac:	0801236b 	.word	0x0801236b
 80121b0:	0801238f 	.word	0x0801238f
 80121b4:	20002614 	.word	0x20002614

080121b8 <stdio_exit_handler>:
 80121b8:	4a02      	ldr	r2, [pc, #8]	; (80121c4 <stdio_exit_handler+0xc>)
 80121ba:	4903      	ldr	r1, [pc, #12]	; (80121c8 <stdio_exit_handler+0x10>)
 80121bc:	4803      	ldr	r0, [pc, #12]	; (80121cc <stdio_exit_handler+0x14>)
 80121be:	f000 b869 	b.w	8012294 <_fwalk_sglue>
 80121c2:	bf00      	nop
 80121c4:	2000025c 	.word	0x2000025c
 80121c8:	08014df9 	.word	0x08014df9
 80121cc:	20000268 	.word	0x20000268

080121d0 <cleanup_stdio>:
 80121d0:	6841      	ldr	r1, [r0, #4]
 80121d2:	4b0c      	ldr	r3, [pc, #48]	; (8012204 <cleanup_stdio+0x34>)
 80121d4:	4299      	cmp	r1, r3
 80121d6:	b510      	push	{r4, lr}
 80121d8:	4604      	mov	r4, r0
 80121da:	d001      	beq.n	80121e0 <cleanup_stdio+0x10>
 80121dc:	f002 fe0c 	bl	8014df8 <_fflush_r>
 80121e0:	68a1      	ldr	r1, [r4, #8]
 80121e2:	4b09      	ldr	r3, [pc, #36]	; (8012208 <cleanup_stdio+0x38>)
 80121e4:	4299      	cmp	r1, r3
 80121e6:	d002      	beq.n	80121ee <cleanup_stdio+0x1e>
 80121e8:	4620      	mov	r0, r4
 80121ea:	f002 fe05 	bl	8014df8 <_fflush_r>
 80121ee:	68e1      	ldr	r1, [r4, #12]
 80121f0:	4b06      	ldr	r3, [pc, #24]	; (801220c <cleanup_stdio+0x3c>)
 80121f2:	4299      	cmp	r1, r3
 80121f4:	d004      	beq.n	8012200 <cleanup_stdio+0x30>
 80121f6:	4620      	mov	r0, r4
 80121f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80121fc:	f002 bdfc 	b.w	8014df8 <_fflush_r>
 8012200:	bd10      	pop	{r4, pc}
 8012202:	bf00      	nop
 8012204:	20002614 	.word	0x20002614
 8012208:	2000267c 	.word	0x2000267c
 801220c:	200026e4 	.word	0x200026e4

08012210 <global_stdio_init.part.0>:
 8012210:	b510      	push	{r4, lr}
 8012212:	4b0b      	ldr	r3, [pc, #44]	; (8012240 <global_stdio_init.part.0+0x30>)
 8012214:	4c0b      	ldr	r4, [pc, #44]	; (8012244 <global_stdio_init.part.0+0x34>)
 8012216:	4a0c      	ldr	r2, [pc, #48]	; (8012248 <global_stdio_init.part.0+0x38>)
 8012218:	601a      	str	r2, [r3, #0]
 801221a:	4620      	mov	r0, r4
 801221c:	2200      	movs	r2, #0
 801221e:	2104      	movs	r1, #4
 8012220:	f7ff ff94 	bl	801214c <std>
 8012224:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8012228:	2201      	movs	r2, #1
 801222a:	2109      	movs	r1, #9
 801222c:	f7ff ff8e 	bl	801214c <std>
 8012230:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8012234:	2202      	movs	r2, #2
 8012236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801223a:	2112      	movs	r1, #18
 801223c:	f7ff bf86 	b.w	801214c <std>
 8012240:	2000274c 	.word	0x2000274c
 8012244:	20002614 	.word	0x20002614
 8012248:	080121b9 	.word	0x080121b9

0801224c <__sfp_lock_acquire>:
 801224c:	4801      	ldr	r0, [pc, #4]	; (8012254 <__sfp_lock_acquire+0x8>)
 801224e:	f000 b920 	b.w	8012492 <__retarget_lock_acquire_recursive>
 8012252:	bf00      	nop
 8012254:	20002755 	.word	0x20002755

08012258 <__sfp_lock_release>:
 8012258:	4801      	ldr	r0, [pc, #4]	; (8012260 <__sfp_lock_release+0x8>)
 801225a:	f000 b91b 	b.w	8012494 <__retarget_lock_release_recursive>
 801225e:	bf00      	nop
 8012260:	20002755 	.word	0x20002755

08012264 <__sinit>:
 8012264:	b510      	push	{r4, lr}
 8012266:	4604      	mov	r4, r0
 8012268:	f7ff fff0 	bl	801224c <__sfp_lock_acquire>
 801226c:	6a23      	ldr	r3, [r4, #32]
 801226e:	b11b      	cbz	r3, 8012278 <__sinit+0x14>
 8012270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012274:	f7ff bff0 	b.w	8012258 <__sfp_lock_release>
 8012278:	4b04      	ldr	r3, [pc, #16]	; (801228c <__sinit+0x28>)
 801227a:	6223      	str	r3, [r4, #32]
 801227c:	4b04      	ldr	r3, [pc, #16]	; (8012290 <__sinit+0x2c>)
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	2b00      	cmp	r3, #0
 8012282:	d1f5      	bne.n	8012270 <__sinit+0xc>
 8012284:	f7ff ffc4 	bl	8012210 <global_stdio_init.part.0>
 8012288:	e7f2      	b.n	8012270 <__sinit+0xc>
 801228a:	bf00      	nop
 801228c:	080121d1 	.word	0x080121d1
 8012290:	2000274c 	.word	0x2000274c

08012294 <_fwalk_sglue>:
 8012294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012298:	4607      	mov	r7, r0
 801229a:	4688      	mov	r8, r1
 801229c:	4614      	mov	r4, r2
 801229e:	2600      	movs	r6, #0
 80122a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80122a4:	f1b9 0901 	subs.w	r9, r9, #1
 80122a8:	d505      	bpl.n	80122b6 <_fwalk_sglue+0x22>
 80122aa:	6824      	ldr	r4, [r4, #0]
 80122ac:	2c00      	cmp	r4, #0
 80122ae:	d1f7      	bne.n	80122a0 <_fwalk_sglue+0xc>
 80122b0:	4630      	mov	r0, r6
 80122b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122b6:	89ab      	ldrh	r3, [r5, #12]
 80122b8:	2b01      	cmp	r3, #1
 80122ba:	d907      	bls.n	80122cc <_fwalk_sglue+0x38>
 80122bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80122c0:	3301      	adds	r3, #1
 80122c2:	d003      	beq.n	80122cc <_fwalk_sglue+0x38>
 80122c4:	4629      	mov	r1, r5
 80122c6:	4638      	mov	r0, r7
 80122c8:	47c0      	blx	r8
 80122ca:	4306      	orrs	r6, r0
 80122cc:	3568      	adds	r5, #104	; 0x68
 80122ce:	e7e9      	b.n	80122a4 <_fwalk_sglue+0x10>

080122d0 <siprintf>:
 80122d0:	b40e      	push	{r1, r2, r3}
 80122d2:	b500      	push	{lr}
 80122d4:	b09c      	sub	sp, #112	; 0x70
 80122d6:	ab1d      	add	r3, sp, #116	; 0x74
 80122d8:	9002      	str	r0, [sp, #8]
 80122da:	9006      	str	r0, [sp, #24]
 80122dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80122e0:	4809      	ldr	r0, [pc, #36]	; (8012308 <siprintf+0x38>)
 80122e2:	9107      	str	r1, [sp, #28]
 80122e4:	9104      	str	r1, [sp, #16]
 80122e6:	4909      	ldr	r1, [pc, #36]	; (801230c <siprintf+0x3c>)
 80122e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80122ec:	9105      	str	r1, [sp, #20]
 80122ee:	6800      	ldr	r0, [r0, #0]
 80122f0:	9301      	str	r3, [sp, #4]
 80122f2:	a902      	add	r1, sp, #8
 80122f4:	f002 fbfc 	bl	8014af0 <_svfiprintf_r>
 80122f8:	9b02      	ldr	r3, [sp, #8]
 80122fa:	2200      	movs	r2, #0
 80122fc:	701a      	strb	r2, [r3, #0]
 80122fe:	b01c      	add	sp, #112	; 0x70
 8012300:	f85d eb04 	ldr.w	lr, [sp], #4
 8012304:	b003      	add	sp, #12
 8012306:	4770      	bx	lr
 8012308:	200002b4 	.word	0x200002b4
 801230c:	ffff0208 	.word	0xffff0208

08012310 <__sread>:
 8012310:	b510      	push	{r4, lr}
 8012312:	460c      	mov	r4, r1
 8012314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012318:	f000 f86c 	bl	80123f4 <_read_r>
 801231c:	2800      	cmp	r0, #0
 801231e:	bfab      	itete	ge
 8012320:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012322:	89a3      	ldrhlt	r3, [r4, #12]
 8012324:	181b      	addge	r3, r3, r0
 8012326:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801232a:	bfac      	ite	ge
 801232c:	6563      	strge	r3, [r4, #84]	; 0x54
 801232e:	81a3      	strhlt	r3, [r4, #12]
 8012330:	bd10      	pop	{r4, pc}

08012332 <__swrite>:
 8012332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012336:	461f      	mov	r7, r3
 8012338:	898b      	ldrh	r3, [r1, #12]
 801233a:	05db      	lsls	r3, r3, #23
 801233c:	4605      	mov	r5, r0
 801233e:	460c      	mov	r4, r1
 8012340:	4616      	mov	r6, r2
 8012342:	d505      	bpl.n	8012350 <__swrite+0x1e>
 8012344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012348:	2302      	movs	r3, #2
 801234a:	2200      	movs	r2, #0
 801234c:	f000 f840 	bl	80123d0 <_lseek_r>
 8012350:	89a3      	ldrh	r3, [r4, #12]
 8012352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012356:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801235a:	81a3      	strh	r3, [r4, #12]
 801235c:	4632      	mov	r2, r6
 801235e:	463b      	mov	r3, r7
 8012360:	4628      	mov	r0, r5
 8012362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012366:	f000 b857 	b.w	8012418 <_write_r>

0801236a <__sseek>:
 801236a:	b510      	push	{r4, lr}
 801236c:	460c      	mov	r4, r1
 801236e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012372:	f000 f82d 	bl	80123d0 <_lseek_r>
 8012376:	1c43      	adds	r3, r0, #1
 8012378:	89a3      	ldrh	r3, [r4, #12]
 801237a:	bf15      	itete	ne
 801237c:	6560      	strne	r0, [r4, #84]	; 0x54
 801237e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012382:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012386:	81a3      	strheq	r3, [r4, #12]
 8012388:	bf18      	it	ne
 801238a:	81a3      	strhne	r3, [r4, #12]
 801238c:	bd10      	pop	{r4, pc}

0801238e <__sclose>:
 801238e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012392:	f000 b80d 	b.w	80123b0 <_close_r>

08012396 <memset>:
 8012396:	4402      	add	r2, r0
 8012398:	4603      	mov	r3, r0
 801239a:	4293      	cmp	r3, r2
 801239c:	d100      	bne.n	80123a0 <memset+0xa>
 801239e:	4770      	bx	lr
 80123a0:	f803 1b01 	strb.w	r1, [r3], #1
 80123a4:	e7f9      	b.n	801239a <memset+0x4>
	...

080123a8 <_localeconv_r>:
 80123a8:	4800      	ldr	r0, [pc, #0]	; (80123ac <_localeconv_r+0x4>)
 80123aa:	4770      	bx	lr
 80123ac:	200003a8 	.word	0x200003a8

080123b0 <_close_r>:
 80123b0:	b538      	push	{r3, r4, r5, lr}
 80123b2:	4d06      	ldr	r5, [pc, #24]	; (80123cc <_close_r+0x1c>)
 80123b4:	2300      	movs	r3, #0
 80123b6:	4604      	mov	r4, r0
 80123b8:	4608      	mov	r0, r1
 80123ba:	602b      	str	r3, [r5, #0]
 80123bc:	f7f3 fe43 	bl	8006046 <_close>
 80123c0:	1c43      	adds	r3, r0, #1
 80123c2:	d102      	bne.n	80123ca <_close_r+0x1a>
 80123c4:	682b      	ldr	r3, [r5, #0]
 80123c6:	b103      	cbz	r3, 80123ca <_close_r+0x1a>
 80123c8:	6023      	str	r3, [r4, #0]
 80123ca:	bd38      	pop	{r3, r4, r5, pc}
 80123cc:	20002750 	.word	0x20002750

080123d0 <_lseek_r>:
 80123d0:	b538      	push	{r3, r4, r5, lr}
 80123d2:	4d07      	ldr	r5, [pc, #28]	; (80123f0 <_lseek_r+0x20>)
 80123d4:	4604      	mov	r4, r0
 80123d6:	4608      	mov	r0, r1
 80123d8:	4611      	mov	r1, r2
 80123da:	2200      	movs	r2, #0
 80123dc:	602a      	str	r2, [r5, #0]
 80123de:	461a      	mov	r2, r3
 80123e0:	f7f3 fe58 	bl	8006094 <_lseek>
 80123e4:	1c43      	adds	r3, r0, #1
 80123e6:	d102      	bne.n	80123ee <_lseek_r+0x1e>
 80123e8:	682b      	ldr	r3, [r5, #0]
 80123ea:	b103      	cbz	r3, 80123ee <_lseek_r+0x1e>
 80123ec:	6023      	str	r3, [r4, #0]
 80123ee:	bd38      	pop	{r3, r4, r5, pc}
 80123f0:	20002750 	.word	0x20002750

080123f4 <_read_r>:
 80123f4:	b538      	push	{r3, r4, r5, lr}
 80123f6:	4d07      	ldr	r5, [pc, #28]	; (8012414 <_read_r+0x20>)
 80123f8:	4604      	mov	r4, r0
 80123fa:	4608      	mov	r0, r1
 80123fc:	4611      	mov	r1, r2
 80123fe:	2200      	movs	r2, #0
 8012400:	602a      	str	r2, [r5, #0]
 8012402:	461a      	mov	r2, r3
 8012404:	f7f3 fde6 	bl	8005fd4 <_read>
 8012408:	1c43      	adds	r3, r0, #1
 801240a:	d102      	bne.n	8012412 <_read_r+0x1e>
 801240c:	682b      	ldr	r3, [r5, #0]
 801240e:	b103      	cbz	r3, 8012412 <_read_r+0x1e>
 8012410:	6023      	str	r3, [r4, #0]
 8012412:	bd38      	pop	{r3, r4, r5, pc}
 8012414:	20002750 	.word	0x20002750

08012418 <_write_r>:
 8012418:	b538      	push	{r3, r4, r5, lr}
 801241a:	4d07      	ldr	r5, [pc, #28]	; (8012438 <_write_r+0x20>)
 801241c:	4604      	mov	r4, r0
 801241e:	4608      	mov	r0, r1
 8012420:	4611      	mov	r1, r2
 8012422:	2200      	movs	r2, #0
 8012424:	602a      	str	r2, [r5, #0]
 8012426:	461a      	mov	r2, r3
 8012428:	f7f3 fdf1 	bl	800600e <_write>
 801242c:	1c43      	adds	r3, r0, #1
 801242e:	d102      	bne.n	8012436 <_write_r+0x1e>
 8012430:	682b      	ldr	r3, [r5, #0]
 8012432:	b103      	cbz	r3, 8012436 <_write_r+0x1e>
 8012434:	6023      	str	r3, [r4, #0]
 8012436:	bd38      	pop	{r3, r4, r5, pc}
 8012438:	20002750 	.word	0x20002750

0801243c <__errno>:
 801243c:	4b01      	ldr	r3, [pc, #4]	; (8012444 <__errno+0x8>)
 801243e:	6818      	ldr	r0, [r3, #0]
 8012440:	4770      	bx	lr
 8012442:	bf00      	nop
 8012444:	200002b4 	.word	0x200002b4

08012448 <__libc_init_array>:
 8012448:	b570      	push	{r4, r5, r6, lr}
 801244a:	4d0d      	ldr	r5, [pc, #52]	; (8012480 <__libc_init_array+0x38>)
 801244c:	4c0d      	ldr	r4, [pc, #52]	; (8012484 <__libc_init_array+0x3c>)
 801244e:	1b64      	subs	r4, r4, r5
 8012450:	10a4      	asrs	r4, r4, #2
 8012452:	2600      	movs	r6, #0
 8012454:	42a6      	cmp	r6, r4
 8012456:	d109      	bne.n	801246c <__libc_init_array+0x24>
 8012458:	4d0b      	ldr	r5, [pc, #44]	; (8012488 <__libc_init_array+0x40>)
 801245a:	4c0c      	ldr	r4, [pc, #48]	; (801248c <__libc_init_array+0x44>)
 801245c:	f003 fd58 	bl	8015f10 <_init>
 8012460:	1b64      	subs	r4, r4, r5
 8012462:	10a4      	asrs	r4, r4, #2
 8012464:	2600      	movs	r6, #0
 8012466:	42a6      	cmp	r6, r4
 8012468:	d105      	bne.n	8012476 <__libc_init_array+0x2e>
 801246a:	bd70      	pop	{r4, r5, r6, pc}
 801246c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012470:	4798      	blx	r3
 8012472:	3601      	adds	r6, #1
 8012474:	e7ee      	b.n	8012454 <__libc_init_array+0xc>
 8012476:	f855 3b04 	ldr.w	r3, [r5], #4
 801247a:	4798      	blx	r3
 801247c:	3601      	adds	r6, #1
 801247e:	e7f2      	b.n	8012466 <__libc_init_array+0x1e>
 8012480:	08018d48 	.word	0x08018d48
 8012484:	08018d48 	.word	0x08018d48
 8012488:	08018d48 	.word	0x08018d48
 801248c:	08018d4c 	.word	0x08018d4c

08012490 <__retarget_lock_init_recursive>:
 8012490:	4770      	bx	lr

08012492 <__retarget_lock_acquire_recursive>:
 8012492:	4770      	bx	lr

08012494 <__retarget_lock_release_recursive>:
 8012494:	4770      	bx	lr

08012496 <memcpy>:
 8012496:	440a      	add	r2, r1
 8012498:	4291      	cmp	r1, r2
 801249a:	f100 33ff 	add.w	r3, r0, #4294967295
 801249e:	d100      	bne.n	80124a2 <memcpy+0xc>
 80124a0:	4770      	bx	lr
 80124a2:	b510      	push	{r4, lr}
 80124a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80124a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80124ac:	4291      	cmp	r1, r2
 80124ae:	d1f9      	bne.n	80124a4 <memcpy+0xe>
 80124b0:	bd10      	pop	{r4, pc}
	...

080124b4 <nanf>:
 80124b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80124bc <nanf+0x8>
 80124b8:	4770      	bx	lr
 80124ba:	bf00      	nop
 80124bc:	7fc00000 	.word	0x7fc00000

080124c0 <quorem>:
 80124c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124c4:	6903      	ldr	r3, [r0, #16]
 80124c6:	690c      	ldr	r4, [r1, #16]
 80124c8:	42a3      	cmp	r3, r4
 80124ca:	4607      	mov	r7, r0
 80124cc:	db7e      	blt.n	80125cc <quorem+0x10c>
 80124ce:	3c01      	subs	r4, #1
 80124d0:	f101 0814 	add.w	r8, r1, #20
 80124d4:	f100 0514 	add.w	r5, r0, #20
 80124d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80124dc:	9301      	str	r3, [sp, #4]
 80124de:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80124e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80124e6:	3301      	adds	r3, #1
 80124e8:	429a      	cmp	r2, r3
 80124ea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80124ee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80124f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80124f6:	d331      	bcc.n	801255c <quorem+0x9c>
 80124f8:	f04f 0e00 	mov.w	lr, #0
 80124fc:	4640      	mov	r0, r8
 80124fe:	46ac      	mov	ip, r5
 8012500:	46f2      	mov	sl, lr
 8012502:	f850 2b04 	ldr.w	r2, [r0], #4
 8012506:	b293      	uxth	r3, r2
 8012508:	fb06 e303 	mla	r3, r6, r3, lr
 801250c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012510:	0c1a      	lsrs	r2, r3, #16
 8012512:	b29b      	uxth	r3, r3
 8012514:	ebaa 0303 	sub.w	r3, sl, r3
 8012518:	f8dc a000 	ldr.w	sl, [ip]
 801251c:	fa13 f38a 	uxtah	r3, r3, sl
 8012520:	fb06 220e 	mla	r2, r6, lr, r2
 8012524:	9300      	str	r3, [sp, #0]
 8012526:	9b00      	ldr	r3, [sp, #0]
 8012528:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801252c:	b292      	uxth	r2, r2
 801252e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012532:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012536:	f8bd 3000 	ldrh.w	r3, [sp]
 801253a:	4581      	cmp	r9, r0
 801253c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012540:	f84c 3b04 	str.w	r3, [ip], #4
 8012544:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012548:	d2db      	bcs.n	8012502 <quorem+0x42>
 801254a:	f855 300b 	ldr.w	r3, [r5, fp]
 801254e:	b92b      	cbnz	r3, 801255c <quorem+0x9c>
 8012550:	9b01      	ldr	r3, [sp, #4]
 8012552:	3b04      	subs	r3, #4
 8012554:	429d      	cmp	r5, r3
 8012556:	461a      	mov	r2, r3
 8012558:	d32c      	bcc.n	80125b4 <quorem+0xf4>
 801255a:	613c      	str	r4, [r7, #16]
 801255c:	4638      	mov	r0, r7
 801255e:	f001 f9ef 	bl	8013940 <__mcmp>
 8012562:	2800      	cmp	r0, #0
 8012564:	db22      	blt.n	80125ac <quorem+0xec>
 8012566:	3601      	adds	r6, #1
 8012568:	4629      	mov	r1, r5
 801256a:	2000      	movs	r0, #0
 801256c:	f858 2b04 	ldr.w	r2, [r8], #4
 8012570:	f8d1 c000 	ldr.w	ip, [r1]
 8012574:	b293      	uxth	r3, r2
 8012576:	1ac3      	subs	r3, r0, r3
 8012578:	0c12      	lsrs	r2, r2, #16
 801257a:	fa13 f38c 	uxtah	r3, r3, ip
 801257e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8012582:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012586:	b29b      	uxth	r3, r3
 8012588:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801258c:	45c1      	cmp	r9, r8
 801258e:	f841 3b04 	str.w	r3, [r1], #4
 8012592:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012596:	d2e9      	bcs.n	801256c <quorem+0xac>
 8012598:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801259c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80125a0:	b922      	cbnz	r2, 80125ac <quorem+0xec>
 80125a2:	3b04      	subs	r3, #4
 80125a4:	429d      	cmp	r5, r3
 80125a6:	461a      	mov	r2, r3
 80125a8:	d30a      	bcc.n	80125c0 <quorem+0x100>
 80125aa:	613c      	str	r4, [r7, #16]
 80125ac:	4630      	mov	r0, r6
 80125ae:	b003      	add	sp, #12
 80125b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125b4:	6812      	ldr	r2, [r2, #0]
 80125b6:	3b04      	subs	r3, #4
 80125b8:	2a00      	cmp	r2, #0
 80125ba:	d1ce      	bne.n	801255a <quorem+0x9a>
 80125bc:	3c01      	subs	r4, #1
 80125be:	e7c9      	b.n	8012554 <quorem+0x94>
 80125c0:	6812      	ldr	r2, [r2, #0]
 80125c2:	3b04      	subs	r3, #4
 80125c4:	2a00      	cmp	r2, #0
 80125c6:	d1f0      	bne.n	80125aa <quorem+0xea>
 80125c8:	3c01      	subs	r4, #1
 80125ca:	e7eb      	b.n	80125a4 <quorem+0xe4>
 80125cc:	2000      	movs	r0, #0
 80125ce:	e7ee      	b.n	80125ae <quorem+0xee>

080125d0 <_dtoa_r>:
 80125d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125d4:	ed2d 8b04 	vpush	{d8-d9}
 80125d8:	69c5      	ldr	r5, [r0, #28]
 80125da:	b093      	sub	sp, #76	; 0x4c
 80125dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80125e0:	ec57 6b10 	vmov	r6, r7, d0
 80125e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80125e8:	9107      	str	r1, [sp, #28]
 80125ea:	4604      	mov	r4, r0
 80125ec:	920a      	str	r2, [sp, #40]	; 0x28
 80125ee:	930d      	str	r3, [sp, #52]	; 0x34
 80125f0:	b975      	cbnz	r5, 8012610 <_dtoa_r+0x40>
 80125f2:	2010      	movs	r0, #16
 80125f4:	f000 fe2a 	bl	801324c <malloc>
 80125f8:	4602      	mov	r2, r0
 80125fa:	61e0      	str	r0, [r4, #28]
 80125fc:	b920      	cbnz	r0, 8012608 <_dtoa_r+0x38>
 80125fe:	4bae      	ldr	r3, [pc, #696]	; (80128b8 <_dtoa_r+0x2e8>)
 8012600:	21ef      	movs	r1, #239	; 0xef
 8012602:	48ae      	ldr	r0, [pc, #696]	; (80128bc <_dtoa_r+0x2ec>)
 8012604:	f002 fc64 	bl	8014ed0 <__assert_func>
 8012608:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801260c:	6005      	str	r5, [r0, #0]
 801260e:	60c5      	str	r5, [r0, #12]
 8012610:	69e3      	ldr	r3, [r4, #28]
 8012612:	6819      	ldr	r1, [r3, #0]
 8012614:	b151      	cbz	r1, 801262c <_dtoa_r+0x5c>
 8012616:	685a      	ldr	r2, [r3, #4]
 8012618:	604a      	str	r2, [r1, #4]
 801261a:	2301      	movs	r3, #1
 801261c:	4093      	lsls	r3, r2
 801261e:	608b      	str	r3, [r1, #8]
 8012620:	4620      	mov	r0, r4
 8012622:	f000 ff07 	bl	8013434 <_Bfree>
 8012626:	69e3      	ldr	r3, [r4, #28]
 8012628:	2200      	movs	r2, #0
 801262a:	601a      	str	r2, [r3, #0]
 801262c:	1e3b      	subs	r3, r7, #0
 801262e:	bfbb      	ittet	lt
 8012630:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012634:	9303      	strlt	r3, [sp, #12]
 8012636:	2300      	movge	r3, #0
 8012638:	2201      	movlt	r2, #1
 801263a:	bfac      	ite	ge
 801263c:	f8c8 3000 	strge.w	r3, [r8]
 8012640:	f8c8 2000 	strlt.w	r2, [r8]
 8012644:	4b9e      	ldr	r3, [pc, #632]	; (80128c0 <_dtoa_r+0x2f0>)
 8012646:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801264a:	ea33 0308 	bics.w	r3, r3, r8
 801264e:	d11b      	bne.n	8012688 <_dtoa_r+0xb8>
 8012650:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012652:	f242 730f 	movw	r3, #9999	; 0x270f
 8012656:	6013      	str	r3, [r2, #0]
 8012658:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801265c:	4333      	orrs	r3, r6
 801265e:	f000 8593 	beq.w	8013188 <_dtoa_r+0xbb8>
 8012662:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012664:	b963      	cbnz	r3, 8012680 <_dtoa_r+0xb0>
 8012666:	4b97      	ldr	r3, [pc, #604]	; (80128c4 <_dtoa_r+0x2f4>)
 8012668:	e027      	b.n	80126ba <_dtoa_r+0xea>
 801266a:	4b97      	ldr	r3, [pc, #604]	; (80128c8 <_dtoa_r+0x2f8>)
 801266c:	9300      	str	r3, [sp, #0]
 801266e:	3308      	adds	r3, #8
 8012670:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012672:	6013      	str	r3, [r2, #0]
 8012674:	9800      	ldr	r0, [sp, #0]
 8012676:	b013      	add	sp, #76	; 0x4c
 8012678:	ecbd 8b04 	vpop	{d8-d9}
 801267c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012680:	4b90      	ldr	r3, [pc, #576]	; (80128c4 <_dtoa_r+0x2f4>)
 8012682:	9300      	str	r3, [sp, #0]
 8012684:	3303      	adds	r3, #3
 8012686:	e7f3      	b.n	8012670 <_dtoa_r+0xa0>
 8012688:	ed9d 7b02 	vldr	d7, [sp, #8]
 801268c:	2200      	movs	r2, #0
 801268e:	ec51 0b17 	vmov	r0, r1, d7
 8012692:	eeb0 8a47 	vmov.f32	s16, s14
 8012696:	eef0 8a67 	vmov.f32	s17, s15
 801269a:	2300      	movs	r3, #0
 801269c:	f7ee fa3c 	bl	8000b18 <__aeabi_dcmpeq>
 80126a0:	4681      	mov	r9, r0
 80126a2:	b160      	cbz	r0, 80126be <_dtoa_r+0xee>
 80126a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80126a6:	2301      	movs	r3, #1
 80126a8:	6013      	str	r3, [r2, #0]
 80126aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	f000 8568 	beq.w	8013182 <_dtoa_r+0xbb2>
 80126b2:	4b86      	ldr	r3, [pc, #536]	; (80128cc <_dtoa_r+0x2fc>)
 80126b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80126b6:	6013      	str	r3, [r2, #0]
 80126b8:	3b01      	subs	r3, #1
 80126ba:	9300      	str	r3, [sp, #0]
 80126bc:	e7da      	b.n	8012674 <_dtoa_r+0xa4>
 80126be:	aa10      	add	r2, sp, #64	; 0x40
 80126c0:	a911      	add	r1, sp, #68	; 0x44
 80126c2:	4620      	mov	r0, r4
 80126c4:	eeb0 0a48 	vmov.f32	s0, s16
 80126c8:	eef0 0a68 	vmov.f32	s1, s17
 80126cc:	f001 fa4e 	bl	8013b6c <__d2b>
 80126d0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80126d4:	4682      	mov	sl, r0
 80126d6:	2d00      	cmp	r5, #0
 80126d8:	d07f      	beq.n	80127da <_dtoa_r+0x20a>
 80126da:	ee18 3a90 	vmov	r3, s17
 80126de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80126e2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80126e6:	ec51 0b18 	vmov	r0, r1, d8
 80126ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80126ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80126f2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80126f6:	4619      	mov	r1, r3
 80126f8:	2200      	movs	r2, #0
 80126fa:	4b75      	ldr	r3, [pc, #468]	; (80128d0 <_dtoa_r+0x300>)
 80126fc:	f7ed fdec 	bl	80002d8 <__aeabi_dsub>
 8012700:	a367      	add	r3, pc, #412	; (adr r3, 80128a0 <_dtoa_r+0x2d0>)
 8012702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012706:	f7ed ff9f 	bl	8000648 <__aeabi_dmul>
 801270a:	a367      	add	r3, pc, #412	; (adr r3, 80128a8 <_dtoa_r+0x2d8>)
 801270c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012710:	f7ed fde4 	bl	80002dc <__adddf3>
 8012714:	4606      	mov	r6, r0
 8012716:	4628      	mov	r0, r5
 8012718:	460f      	mov	r7, r1
 801271a:	f7ed ff2b 	bl	8000574 <__aeabi_i2d>
 801271e:	a364      	add	r3, pc, #400	; (adr r3, 80128b0 <_dtoa_r+0x2e0>)
 8012720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012724:	f7ed ff90 	bl	8000648 <__aeabi_dmul>
 8012728:	4602      	mov	r2, r0
 801272a:	460b      	mov	r3, r1
 801272c:	4630      	mov	r0, r6
 801272e:	4639      	mov	r1, r7
 8012730:	f7ed fdd4 	bl	80002dc <__adddf3>
 8012734:	4606      	mov	r6, r0
 8012736:	460f      	mov	r7, r1
 8012738:	f7ee fa36 	bl	8000ba8 <__aeabi_d2iz>
 801273c:	2200      	movs	r2, #0
 801273e:	4683      	mov	fp, r0
 8012740:	2300      	movs	r3, #0
 8012742:	4630      	mov	r0, r6
 8012744:	4639      	mov	r1, r7
 8012746:	f7ee f9f1 	bl	8000b2c <__aeabi_dcmplt>
 801274a:	b148      	cbz	r0, 8012760 <_dtoa_r+0x190>
 801274c:	4658      	mov	r0, fp
 801274e:	f7ed ff11 	bl	8000574 <__aeabi_i2d>
 8012752:	4632      	mov	r2, r6
 8012754:	463b      	mov	r3, r7
 8012756:	f7ee f9df 	bl	8000b18 <__aeabi_dcmpeq>
 801275a:	b908      	cbnz	r0, 8012760 <_dtoa_r+0x190>
 801275c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012760:	f1bb 0f16 	cmp.w	fp, #22
 8012764:	d857      	bhi.n	8012816 <_dtoa_r+0x246>
 8012766:	4b5b      	ldr	r3, [pc, #364]	; (80128d4 <_dtoa_r+0x304>)
 8012768:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801276c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012770:	ec51 0b18 	vmov	r0, r1, d8
 8012774:	f7ee f9da 	bl	8000b2c <__aeabi_dcmplt>
 8012778:	2800      	cmp	r0, #0
 801277a:	d04e      	beq.n	801281a <_dtoa_r+0x24a>
 801277c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012780:	2300      	movs	r3, #0
 8012782:	930c      	str	r3, [sp, #48]	; 0x30
 8012784:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012786:	1b5b      	subs	r3, r3, r5
 8012788:	1e5a      	subs	r2, r3, #1
 801278a:	bf45      	ittet	mi
 801278c:	f1c3 0301 	rsbmi	r3, r3, #1
 8012790:	9305      	strmi	r3, [sp, #20]
 8012792:	2300      	movpl	r3, #0
 8012794:	2300      	movmi	r3, #0
 8012796:	9206      	str	r2, [sp, #24]
 8012798:	bf54      	ite	pl
 801279a:	9305      	strpl	r3, [sp, #20]
 801279c:	9306      	strmi	r3, [sp, #24]
 801279e:	f1bb 0f00 	cmp.w	fp, #0
 80127a2:	db3c      	blt.n	801281e <_dtoa_r+0x24e>
 80127a4:	9b06      	ldr	r3, [sp, #24]
 80127a6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80127aa:	445b      	add	r3, fp
 80127ac:	9306      	str	r3, [sp, #24]
 80127ae:	2300      	movs	r3, #0
 80127b0:	9308      	str	r3, [sp, #32]
 80127b2:	9b07      	ldr	r3, [sp, #28]
 80127b4:	2b09      	cmp	r3, #9
 80127b6:	d868      	bhi.n	801288a <_dtoa_r+0x2ba>
 80127b8:	2b05      	cmp	r3, #5
 80127ba:	bfc4      	itt	gt
 80127bc:	3b04      	subgt	r3, #4
 80127be:	9307      	strgt	r3, [sp, #28]
 80127c0:	9b07      	ldr	r3, [sp, #28]
 80127c2:	f1a3 0302 	sub.w	r3, r3, #2
 80127c6:	bfcc      	ite	gt
 80127c8:	2500      	movgt	r5, #0
 80127ca:	2501      	movle	r5, #1
 80127cc:	2b03      	cmp	r3, #3
 80127ce:	f200 8085 	bhi.w	80128dc <_dtoa_r+0x30c>
 80127d2:	e8df f003 	tbb	[pc, r3]
 80127d6:	3b2e      	.short	0x3b2e
 80127d8:	5839      	.short	0x5839
 80127da:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80127de:	441d      	add	r5, r3
 80127e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80127e4:	2b20      	cmp	r3, #32
 80127e6:	bfc1      	itttt	gt
 80127e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80127ec:	fa08 f803 	lslgt.w	r8, r8, r3
 80127f0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80127f4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80127f8:	bfd6      	itet	le
 80127fa:	f1c3 0320 	rsble	r3, r3, #32
 80127fe:	ea48 0003 	orrgt.w	r0, r8, r3
 8012802:	fa06 f003 	lslle.w	r0, r6, r3
 8012806:	f7ed fea5 	bl	8000554 <__aeabi_ui2d>
 801280a:	2201      	movs	r2, #1
 801280c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8012810:	3d01      	subs	r5, #1
 8012812:	920e      	str	r2, [sp, #56]	; 0x38
 8012814:	e76f      	b.n	80126f6 <_dtoa_r+0x126>
 8012816:	2301      	movs	r3, #1
 8012818:	e7b3      	b.n	8012782 <_dtoa_r+0x1b2>
 801281a:	900c      	str	r0, [sp, #48]	; 0x30
 801281c:	e7b2      	b.n	8012784 <_dtoa_r+0x1b4>
 801281e:	9b05      	ldr	r3, [sp, #20]
 8012820:	eba3 030b 	sub.w	r3, r3, fp
 8012824:	9305      	str	r3, [sp, #20]
 8012826:	f1cb 0300 	rsb	r3, fp, #0
 801282a:	9308      	str	r3, [sp, #32]
 801282c:	2300      	movs	r3, #0
 801282e:	930b      	str	r3, [sp, #44]	; 0x2c
 8012830:	e7bf      	b.n	80127b2 <_dtoa_r+0x1e2>
 8012832:	2300      	movs	r3, #0
 8012834:	9309      	str	r3, [sp, #36]	; 0x24
 8012836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012838:	2b00      	cmp	r3, #0
 801283a:	dc52      	bgt.n	80128e2 <_dtoa_r+0x312>
 801283c:	2301      	movs	r3, #1
 801283e:	9301      	str	r3, [sp, #4]
 8012840:	9304      	str	r3, [sp, #16]
 8012842:	461a      	mov	r2, r3
 8012844:	920a      	str	r2, [sp, #40]	; 0x28
 8012846:	e00b      	b.n	8012860 <_dtoa_r+0x290>
 8012848:	2301      	movs	r3, #1
 801284a:	e7f3      	b.n	8012834 <_dtoa_r+0x264>
 801284c:	2300      	movs	r3, #0
 801284e:	9309      	str	r3, [sp, #36]	; 0x24
 8012850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012852:	445b      	add	r3, fp
 8012854:	9301      	str	r3, [sp, #4]
 8012856:	3301      	adds	r3, #1
 8012858:	2b01      	cmp	r3, #1
 801285a:	9304      	str	r3, [sp, #16]
 801285c:	bfb8      	it	lt
 801285e:	2301      	movlt	r3, #1
 8012860:	69e0      	ldr	r0, [r4, #28]
 8012862:	2100      	movs	r1, #0
 8012864:	2204      	movs	r2, #4
 8012866:	f102 0614 	add.w	r6, r2, #20
 801286a:	429e      	cmp	r6, r3
 801286c:	d93d      	bls.n	80128ea <_dtoa_r+0x31a>
 801286e:	6041      	str	r1, [r0, #4]
 8012870:	4620      	mov	r0, r4
 8012872:	f000 fd9f 	bl	80133b4 <_Balloc>
 8012876:	9000      	str	r0, [sp, #0]
 8012878:	2800      	cmp	r0, #0
 801287a:	d139      	bne.n	80128f0 <_dtoa_r+0x320>
 801287c:	4b16      	ldr	r3, [pc, #88]	; (80128d8 <_dtoa_r+0x308>)
 801287e:	4602      	mov	r2, r0
 8012880:	f240 11af 	movw	r1, #431	; 0x1af
 8012884:	e6bd      	b.n	8012602 <_dtoa_r+0x32>
 8012886:	2301      	movs	r3, #1
 8012888:	e7e1      	b.n	801284e <_dtoa_r+0x27e>
 801288a:	2501      	movs	r5, #1
 801288c:	2300      	movs	r3, #0
 801288e:	9307      	str	r3, [sp, #28]
 8012890:	9509      	str	r5, [sp, #36]	; 0x24
 8012892:	f04f 33ff 	mov.w	r3, #4294967295
 8012896:	9301      	str	r3, [sp, #4]
 8012898:	9304      	str	r3, [sp, #16]
 801289a:	2200      	movs	r2, #0
 801289c:	2312      	movs	r3, #18
 801289e:	e7d1      	b.n	8012844 <_dtoa_r+0x274>
 80128a0:	636f4361 	.word	0x636f4361
 80128a4:	3fd287a7 	.word	0x3fd287a7
 80128a8:	8b60c8b3 	.word	0x8b60c8b3
 80128ac:	3fc68a28 	.word	0x3fc68a28
 80128b0:	509f79fb 	.word	0x509f79fb
 80128b4:	3fd34413 	.word	0x3fd34413
 80128b8:	0801894a 	.word	0x0801894a
 80128bc:	08018961 	.word	0x08018961
 80128c0:	7ff00000 	.word	0x7ff00000
 80128c4:	08018946 	.word	0x08018946
 80128c8:	0801893d 	.word	0x0801893d
 80128cc:	08018915 	.word	0x08018915
 80128d0:	3ff80000 	.word	0x3ff80000
 80128d4:	08018a50 	.word	0x08018a50
 80128d8:	080189b9 	.word	0x080189b9
 80128dc:	2301      	movs	r3, #1
 80128de:	9309      	str	r3, [sp, #36]	; 0x24
 80128e0:	e7d7      	b.n	8012892 <_dtoa_r+0x2c2>
 80128e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128e4:	9301      	str	r3, [sp, #4]
 80128e6:	9304      	str	r3, [sp, #16]
 80128e8:	e7ba      	b.n	8012860 <_dtoa_r+0x290>
 80128ea:	3101      	adds	r1, #1
 80128ec:	0052      	lsls	r2, r2, #1
 80128ee:	e7ba      	b.n	8012866 <_dtoa_r+0x296>
 80128f0:	69e3      	ldr	r3, [r4, #28]
 80128f2:	9a00      	ldr	r2, [sp, #0]
 80128f4:	601a      	str	r2, [r3, #0]
 80128f6:	9b04      	ldr	r3, [sp, #16]
 80128f8:	2b0e      	cmp	r3, #14
 80128fa:	f200 80a8 	bhi.w	8012a4e <_dtoa_r+0x47e>
 80128fe:	2d00      	cmp	r5, #0
 8012900:	f000 80a5 	beq.w	8012a4e <_dtoa_r+0x47e>
 8012904:	f1bb 0f00 	cmp.w	fp, #0
 8012908:	dd38      	ble.n	801297c <_dtoa_r+0x3ac>
 801290a:	4bc0      	ldr	r3, [pc, #768]	; (8012c0c <_dtoa_r+0x63c>)
 801290c:	f00b 020f 	and.w	r2, fp, #15
 8012910:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012914:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012918:	e9d3 6700 	ldrd	r6, r7, [r3]
 801291c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8012920:	d019      	beq.n	8012956 <_dtoa_r+0x386>
 8012922:	4bbb      	ldr	r3, [pc, #748]	; (8012c10 <_dtoa_r+0x640>)
 8012924:	ec51 0b18 	vmov	r0, r1, d8
 8012928:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801292c:	f7ed ffb6 	bl	800089c <__aeabi_ddiv>
 8012930:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012934:	f008 080f 	and.w	r8, r8, #15
 8012938:	2503      	movs	r5, #3
 801293a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8012c10 <_dtoa_r+0x640>
 801293e:	f1b8 0f00 	cmp.w	r8, #0
 8012942:	d10a      	bne.n	801295a <_dtoa_r+0x38a>
 8012944:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012948:	4632      	mov	r2, r6
 801294a:	463b      	mov	r3, r7
 801294c:	f7ed ffa6 	bl	800089c <__aeabi_ddiv>
 8012950:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012954:	e02b      	b.n	80129ae <_dtoa_r+0x3de>
 8012956:	2502      	movs	r5, #2
 8012958:	e7ef      	b.n	801293a <_dtoa_r+0x36a>
 801295a:	f018 0f01 	tst.w	r8, #1
 801295e:	d008      	beq.n	8012972 <_dtoa_r+0x3a2>
 8012960:	4630      	mov	r0, r6
 8012962:	4639      	mov	r1, r7
 8012964:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012968:	f7ed fe6e 	bl	8000648 <__aeabi_dmul>
 801296c:	3501      	adds	r5, #1
 801296e:	4606      	mov	r6, r0
 8012970:	460f      	mov	r7, r1
 8012972:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012976:	f109 0908 	add.w	r9, r9, #8
 801297a:	e7e0      	b.n	801293e <_dtoa_r+0x36e>
 801297c:	f000 809f 	beq.w	8012abe <_dtoa_r+0x4ee>
 8012980:	f1cb 0600 	rsb	r6, fp, #0
 8012984:	4ba1      	ldr	r3, [pc, #644]	; (8012c0c <_dtoa_r+0x63c>)
 8012986:	4fa2      	ldr	r7, [pc, #648]	; (8012c10 <_dtoa_r+0x640>)
 8012988:	f006 020f 	and.w	r2, r6, #15
 801298c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012994:	ec51 0b18 	vmov	r0, r1, d8
 8012998:	f7ed fe56 	bl	8000648 <__aeabi_dmul>
 801299c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80129a0:	1136      	asrs	r6, r6, #4
 80129a2:	2300      	movs	r3, #0
 80129a4:	2502      	movs	r5, #2
 80129a6:	2e00      	cmp	r6, #0
 80129a8:	d17e      	bne.n	8012aa8 <_dtoa_r+0x4d8>
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d1d0      	bne.n	8012950 <_dtoa_r+0x380>
 80129ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80129b0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	f000 8084 	beq.w	8012ac2 <_dtoa_r+0x4f2>
 80129ba:	4b96      	ldr	r3, [pc, #600]	; (8012c14 <_dtoa_r+0x644>)
 80129bc:	2200      	movs	r2, #0
 80129be:	4640      	mov	r0, r8
 80129c0:	4649      	mov	r1, r9
 80129c2:	f7ee f8b3 	bl	8000b2c <__aeabi_dcmplt>
 80129c6:	2800      	cmp	r0, #0
 80129c8:	d07b      	beq.n	8012ac2 <_dtoa_r+0x4f2>
 80129ca:	9b04      	ldr	r3, [sp, #16]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d078      	beq.n	8012ac2 <_dtoa_r+0x4f2>
 80129d0:	9b01      	ldr	r3, [sp, #4]
 80129d2:	2b00      	cmp	r3, #0
 80129d4:	dd39      	ble.n	8012a4a <_dtoa_r+0x47a>
 80129d6:	4b90      	ldr	r3, [pc, #576]	; (8012c18 <_dtoa_r+0x648>)
 80129d8:	2200      	movs	r2, #0
 80129da:	4640      	mov	r0, r8
 80129dc:	4649      	mov	r1, r9
 80129de:	f7ed fe33 	bl	8000648 <__aeabi_dmul>
 80129e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80129e6:	9e01      	ldr	r6, [sp, #4]
 80129e8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80129ec:	3501      	adds	r5, #1
 80129ee:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80129f2:	4628      	mov	r0, r5
 80129f4:	f7ed fdbe 	bl	8000574 <__aeabi_i2d>
 80129f8:	4642      	mov	r2, r8
 80129fa:	464b      	mov	r3, r9
 80129fc:	f7ed fe24 	bl	8000648 <__aeabi_dmul>
 8012a00:	4b86      	ldr	r3, [pc, #536]	; (8012c1c <_dtoa_r+0x64c>)
 8012a02:	2200      	movs	r2, #0
 8012a04:	f7ed fc6a 	bl	80002dc <__adddf3>
 8012a08:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8012a0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012a10:	9303      	str	r3, [sp, #12]
 8012a12:	2e00      	cmp	r6, #0
 8012a14:	d158      	bne.n	8012ac8 <_dtoa_r+0x4f8>
 8012a16:	4b82      	ldr	r3, [pc, #520]	; (8012c20 <_dtoa_r+0x650>)
 8012a18:	2200      	movs	r2, #0
 8012a1a:	4640      	mov	r0, r8
 8012a1c:	4649      	mov	r1, r9
 8012a1e:	f7ed fc5b 	bl	80002d8 <__aeabi_dsub>
 8012a22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012a26:	4680      	mov	r8, r0
 8012a28:	4689      	mov	r9, r1
 8012a2a:	f7ee f89d 	bl	8000b68 <__aeabi_dcmpgt>
 8012a2e:	2800      	cmp	r0, #0
 8012a30:	f040 8296 	bne.w	8012f60 <_dtoa_r+0x990>
 8012a34:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8012a38:	4640      	mov	r0, r8
 8012a3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012a3e:	4649      	mov	r1, r9
 8012a40:	f7ee f874 	bl	8000b2c <__aeabi_dcmplt>
 8012a44:	2800      	cmp	r0, #0
 8012a46:	f040 8289 	bne.w	8012f5c <_dtoa_r+0x98c>
 8012a4a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8012a4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	f2c0 814e 	blt.w	8012cf2 <_dtoa_r+0x722>
 8012a56:	f1bb 0f0e 	cmp.w	fp, #14
 8012a5a:	f300 814a 	bgt.w	8012cf2 <_dtoa_r+0x722>
 8012a5e:	4b6b      	ldr	r3, [pc, #428]	; (8012c0c <_dtoa_r+0x63c>)
 8012a60:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012a64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	f280 80dc 	bge.w	8012c28 <_dtoa_r+0x658>
 8012a70:	9b04      	ldr	r3, [sp, #16]
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	f300 80d8 	bgt.w	8012c28 <_dtoa_r+0x658>
 8012a78:	f040 826f 	bne.w	8012f5a <_dtoa_r+0x98a>
 8012a7c:	4b68      	ldr	r3, [pc, #416]	; (8012c20 <_dtoa_r+0x650>)
 8012a7e:	2200      	movs	r2, #0
 8012a80:	4640      	mov	r0, r8
 8012a82:	4649      	mov	r1, r9
 8012a84:	f7ed fde0 	bl	8000648 <__aeabi_dmul>
 8012a88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012a8c:	f7ee f862 	bl	8000b54 <__aeabi_dcmpge>
 8012a90:	9e04      	ldr	r6, [sp, #16]
 8012a92:	4637      	mov	r7, r6
 8012a94:	2800      	cmp	r0, #0
 8012a96:	f040 8245 	bne.w	8012f24 <_dtoa_r+0x954>
 8012a9a:	9d00      	ldr	r5, [sp, #0]
 8012a9c:	2331      	movs	r3, #49	; 0x31
 8012a9e:	f805 3b01 	strb.w	r3, [r5], #1
 8012aa2:	f10b 0b01 	add.w	fp, fp, #1
 8012aa6:	e241      	b.n	8012f2c <_dtoa_r+0x95c>
 8012aa8:	07f2      	lsls	r2, r6, #31
 8012aaa:	d505      	bpl.n	8012ab8 <_dtoa_r+0x4e8>
 8012aac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012ab0:	f7ed fdca 	bl	8000648 <__aeabi_dmul>
 8012ab4:	3501      	adds	r5, #1
 8012ab6:	2301      	movs	r3, #1
 8012ab8:	1076      	asrs	r6, r6, #1
 8012aba:	3708      	adds	r7, #8
 8012abc:	e773      	b.n	80129a6 <_dtoa_r+0x3d6>
 8012abe:	2502      	movs	r5, #2
 8012ac0:	e775      	b.n	80129ae <_dtoa_r+0x3de>
 8012ac2:	9e04      	ldr	r6, [sp, #16]
 8012ac4:	465f      	mov	r7, fp
 8012ac6:	e792      	b.n	80129ee <_dtoa_r+0x41e>
 8012ac8:	9900      	ldr	r1, [sp, #0]
 8012aca:	4b50      	ldr	r3, [pc, #320]	; (8012c0c <_dtoa_r+0x63c>)
 8012acc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ad0:	4431      	add	r1, r6
 8012ad2:	9102      	str	r1, [sp, #8]
 8012ad4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012ad6:	eeb0 9a47 	vmov.f32	s18, s14
 8012ada:	eef0 9a67 	vmov.f32	s19, s15
 8012ade:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012ae2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012ae6:	2900      	cmp	r1, #0
 8012ae8:	d044      	beq.n	8012b74 <_dtoa_r+0x5a4>
 8012aea:	494e      	ldr	r1, [pc, #312]	; (8012c24 <_dtoa_r+0x654>)
 8012aec:	2000      	movs	r0, #0
 8012aee:	f7ed fed5 	bl	800089c <__aeabi_ddiv>
 8012af2:	ec53 2b19 	vmov	r2, r3, d9
 8012af6:	f7ed fbef 	bl	80002d8 <__aeabi_dsub>
 8012afa:	9d00      	ldr	r5, [sp, #0]
 8012afc:	ec41 0b19 	vmov	d9, r0, r1
 8012b00:	4649      	mov	r1, r9
 8012b02:	4640      	mov	r0, r8
 8012b04:	f7ee f850 	bl	8000ba8 <__aeabi_d2iz>
 8012b08:	4606      	mov	r6, r0
 8012b0a:	f7ed fd33 	bl	8000574 <__aeabi_i2d>
 8012b0e:	4602      	mov	r2, r0
 8012b10:	460b      	mov	r3, r1
 8012b12:	4640      	mov	r0, r8
 8012b14:	4649      	mov	r1, r9
 8012b16:	f7ed fbdf 	bl	80002d8 <__aeabi_dsub>
 8012b1a:	3630      	adds	r6, #48	; 0x30
 8012b1c:	f805 6b01 	strb.w	r6, [r5], #1
 8012b20:	ec53 2b19 	vmov	r2, r3, d9
 8012b24:	4680      	mov	r8, r0
 8012b26:	4689      	mov	r9, r1
 8012b28:	f7ee f800 	bl	8000b2c <__aeabi_dcmplt>
 8012b2c:	2800      	cmp	r0, #0
 8012b2e:	d164      	bne.n	8012bfa <_dtoa_r+0x62a>
 8012b30:	4642      	mov	r2, r8
 8012b32:	464b      	mov	r3, r9
 8012b34:	4937      	ldr	r1, [pc, #220]	; (8012c14 <_dtoa_r+0x644>)
 8012b36:	2000      	movs	r0, #0
 8012b38:	f7ed fbce 	bl	80002d8 <__aeabi_dsub>
 8012b3c:	ec53 2b19 	vmov	r2, r3, d9
 8012b40:	f7ed fff4 	bl	8000b2c <__aeabi_dcmplt>
 8012b44:	2800      	cmp	r0, #0
 8012b46:	f040 80b6 	bne.w	8012cb6 <_dtoa_r+0x6e6>
 8012b4a:	9b02      	ldr	r3, [sp, #8]
 8012b4c:	429d      	cmp	r5, r3
 8012b4e:	f43f af7c 	beq.w	8012a4a <_dtoa_r+0x47a>
 8012b52:	4b31      	ldr	r3, [pc, #196]	; (8012c18 <_dtoa_r+0x648>)
 8012b54:	ec51 0b19 	vmov	r0, r1, d9
 8012b58:	2200      	movs	r2, #0
 8012b5a:	f7ed fd75 	bl	8000648 <__aeabi_dmul>
 8012b5e:	4b2e      	ldr	r3, [pc, #184]	; (8012c18 <_dtoa_r+0x648>)
 8012b60:	ec41 0b19 	vmov	d9, r0, r1
 8012b64:	2200      	movs	r2, #0
 8012b66:	4640      	mov	r0, r8
 8012b68:	4649      	mov	r1, r9
 8012b6a:	f7ed fd6d 	bl	8000648 <__aeabi_dmul>
 8012b6e:	4680      	mov	r8, r0
 8012b70:	4689      	mov	r9, r1
 8012b72:	e7c5      	b.n	8012b00 <_dtoa_r+0x530>
 8012b74:	ec51 0b17 	vmov	r0, r1, d7
 8012b78:	f7ed fd66 	bl	8000648 <__aeabi_dmul>
 8012b7c:	9b02      	ldr	r3, [sp, #8]
 8012b7e:	9d00      	ldr	r5, [sp, #0]
 8012b80:	930f      	str	r3, [sp, #60]	; 0x3c
 8012b82:	ec41 0b19 	vmov	d9, r0, r1
 8012b86:	4649      	mov	r1, r9
 8012b88:	4640      	mov	r0, r8
 8012b8a:	f7ee f80d 	bl	8000ba8 <__aeabi_d2iz>
 8012b8e:	4606      	mov	r6, r0
 8012b90:	f7ed fcf0 	bl	8000574 <__aeabi_i2d>
 8012b94:	3630      	adds	r6, #48	; 0x30
 8012b96:	4602      	mov	r2, r0
 8012b98:	460b      	mov	r3, r1
 8012b9a:	4640      	mov	r0, r8
 8012b9c:	4649      	mov	r1, r9
 8012b9e:	f7ed fb9b 	bl	80002d8 <__aeabi_dsub>
 8012ba2:	f805 6b01 	strb.w	r6, [r5], #1
 8012ba6:	9b02      	ldr	r3, [sp, #8]
 8012ba8:	429d      	cmp	r5, r3
 8012baa:	4680      	mov	r8, r0
 8012bac:	4689      	mov	r9, r1
 8012bae:	f04f 0200 	mov.w	r2, #0
 8012bb2:	d124      	bne.n	8012bfe <_dtoa_r+0x62e>
 8012bb4:	4b1b      	ldr	r3, [pc, #108]	; (8012c24 <_dtoa_r+0x654>)
 8012bb6:	ec51 0b19 	vmov	r0, r1, d9
 8012bba:	f7ed fb8f 	bl	80002dc <__adddf3>
 8012bbe:	4602      	mov	r2, r0
 8012bc0:	460b      	mov	r3, r1
 8012bc2:	4640      	mov	r0, r8
 8012bc4:	4649      	mov	r1, r9
 8012bc6:	f7ed ffcf 	bl	8000b68 <__aeabi_dcmpgt>
 8012bca:	2800      	cmp	r0, #0
 8012bcc:	d173      	bne.n	8012cb6 <_dtoa_r+0x6e6>
 8012bce:	ec53 2b19 	vmov	r2, r3, d9
 8012bd2:	4914      	ldr	r1, [pc, #80]	; (8012c24 <_dtoa_r+0x654>)
 8012bd4:	2000      	movs	r0, #0
 8012bd6:	f7ed fb7f 	bl	80002d8 <__aeabi_dsub>
 8012bda:	4602      	mov	r2, r0
 8012bdc:	460b      	mov	r3, r1
 8012bde:	4640      	mov	r0, r8
 8012be0:	4649      	mov	r1, r9
 8012be2:	f7ed ffa3 	bl	8000b2c <__aeabi_dcmplt>
 8012be6:	2800      	cmp	r0, #0
 8012be8:	f43f af2f 	beq.w	8012a4a <_dtoa_r+0x47a>
 8012bec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8012bee:	1e6b      	subs	r3, r5, #1
 8012bf0:	930f      	str	r3, [sp, #60]	; 0x3c
 8012bf2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012bf6:	2b30      	cmp	r3, #48	; 0x30
 8012bf8:	d0f8      	beq.n	8012bec <_dtoa_r+0x61c>
 8012bfa:	46bb      	mov	fp, r7
 8012bfc:	e04a      	b.n	8012c94 <_dtoa_r+0x6c4>
 8012bfe:	4b06      	ldr	r3, [pc, #24]	; (8012c18 <_dtoa_r+0x648>)
 8012c00:	f7ed fd22 	bl	8000648 <__aeabi_dmul>
 8012c04:	4680      	mov	r8, r0
 8012c06:	4689      	mov	r9, r1
 8012c08:	e7bd      	b.n	8012b86 <_dtoa_r+0x5b6>
 8012c0a:	bf00      	nop
 8012c0c:	08018a50 	.word	0x08018a50
 8012c10:	08018a28 	.word	0x08018a28
 8012c14:	3ff00000 	.word	0x3ff00000
 8012c18:	40240000 	.word	0x40240000
 8012c1c:	401c0000 	.word	0x401c0000
 8012c20:	40140000 	.word	0x40140000
 8012c24:	3fe00000 	.word	0x3fe00000
 8012c28:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012c2c:	9d00      	ldr	r5, [sp, #0]
 8012c2e:	4642      	mov	r2, r8
 8012c30:	464b      	mov	r3, r9
 8012c32:	4630      	mov	r0, r6
 8012c34:	4639      	mov	r1, r7
 8012c36:	f7ed fe31 	bl	800089c <__aeabi_ddiv>
 8012c3a:	f7ed ffb5 	bl	8000ba8 <__aeabi_d2iz>
 8012c3e:	9001      	str	r0, [sp, #4]
 8012c40:	f7ed fc98 	bl	8000574 <__aeabi_i2d>
 8012c44:	4642      	mov	r2, r8
 8012c46:	464b      	mov	r3, r9
 8012c48:	f7ed fcfe 	bl	8000648 <__aeabi_dmul>
 8012c4c:	4602      	mov	r2, r0
 8012c4e:	460b      	mov	r3, r1
 8012c50:	4630      	mov	r0, r6
 8012c52:	4639      	mov	r1, r7
 8012c54:	f7ed fb40 	bl	80002d8 <__aeabi_dsub>
 8012c58:	9e01      	ldr	r6, [sp, #4]
 8012c5a:	9f04      	ldr	r7, [sp, #16]
 8012c5c:	3630      	adds	r6, #48	; 0x30
 8012c5e:	f805 6b01 	strb.w	r6, [r5], #1
 8012c62:	9e00      	ldr	r6, [sp, #0]
 8012c64:	1bae      	subs	r6, r5, r6
 8012c66:	42b7      	cmp	r7, r6
 8012c68:	4602      	mov	r2, r0
 8012c6a:	460b      	mov	r3, r1
 8012c6c:	d134      	bne.n	8012cd8 <_dtoa_r+0x708>
 8012c6e:	f7ed fb35 	bl	80002dc <__adddf3>
 8012c72:	4642      	mov	r2, r8
 8012c74:	464b      	mov	r3, r9
 8012c76:	4606      	mov	r6, r0
 8012c78:	460f      	mov	r7, r1
 8012c7a:	f7ed ff75 	bl	8000b68 <__aeabi_dcmpgt>
 8012c7e:	b9c8      	cbnz	r0, 8012cb4 <_dtoa_r+0x6e4>
 8012c80:	4642      	mov	r2, r8
 8012c82:	464b      	mov	r3, r9
 8012c84:	4630      	mov	r0, r6
 8012c86:	4639      	mov	r1, r7
 8012c88:	f7ed ff46 	bl	8000b18 <__aeabi_dcmpeq>
 8012c8c:	b110      	cbz	r0, 8012c94 <_dtoa_r+0x6c4>
 8012c8e:	9b01      	ldr	r3, [sp, #4]
 8012c90:	07db      	lsls	r3, r3, #31
 8012c92:	d40f      	bmi.n	8012cb4 <_dtoa_r+0x6e4>
 8012c94:	4651      	mov	r1, sl
 8012c96:	4620      	mov	r0, r4
 8012c98:	f000 fbcc 	bl	8013434 <_Bfree>
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012ca0:	702b      	strb	r3, [r5, #0]
 8012ca2:	f10b 0301 	add.w	r3, fp, #1
 8012ca6:	6013      	str	r3, [r2, #0]
 8012ca8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	f43f ace2 	beq.w	8012674 <_dtoa_r+0xa4>
 8012cb0:	601d      	str	r5, [r3, #0]
 8012cb2:	e4df      	b.n	8012674 <_dtoa_r+0xa4>
 8012cb4:	465f      	mov	r7, fp
 8012cb6:	462b      	mov	r3, r5
 8012cb8:	461d      	mov	r5, r3
 8012cba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012cbe:	2a39      	cmp	r2, #57	; 0x39
 8012cc0:	d106      	bne.n	8012cd0 <_dtoa_r+0x700>
 8012cc2:	9a00      	ldr	r2, [sp, #0]
 8012cc4:	429a      	cmp	r2, r3
 8012cc6:	d1f7      	bne.n	8012cb8 <_dtoa_r+0x6e8>
 8012cc8:	9900      	ldr	r1, [sp, #0]
 8012cca:	2230      	movs	r2, #48	; 0x30
 8012ccc:	3701      	adds	r7, #1
 8012cce:	700a      	strb	r2, [r1, #0]
 8012cd0:	781a      	ldrb	r2, [r3, #0]
 8012cd2:	3201      	adds	r2, #1
 8012cd4:	701a      	strb	r2, [r3, #0]
 8012cd6:	e790      	b.n	8012bfa <_dtoa_r+0x62a>
 8012cd8:	4ba3      	ldr	r3, [pc, #652]	; (8012f68 <_dtoa_r+0x998>)
 8012cda:	2200      	movs	r2, #0
 8012cdc:	f7ed fcb4 	bl	8000648 <__aeabi_dmul>
 8012ce0:	2200      	movs	r2, #0
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	4606      	mov	r6, r0
 8012ce6:	460f      	mov	r7, r1
 8012ce8:	f7ed ff16 	bl	8000b18 <__aeabi_dcmpeq>
 8012cec:	2800      	cmp	r0, #0
 8012cee:	d09e      	beq.n	8012c2e <_dtoa_r+0x65e>
 8012cf0:	e7d0      	b.n	8012c94 <_dtoa_r+0x6c4>
 8012cf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012cf4:	2a00      	cmp	r2, #0
 8012cf6:	f000 80ca 	beq.w	8012e8e <_dtoa_r+0x8be>
 8012cfa:	9a07      	ldr	r2, [sp, #28]
 8012cfc:	2a01      	cmp	r2, #1
 8012cfe:	f300 80ad 	bgt.w	8012e5c <_dtoa_r+0x88c>
 8012d02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012d04:	2a00      	cmp	r2, #0
 8012d06:	f000 80a5 	beq.w	8012e54 <_dtoa_r+0x884>
 8012d0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012d0e:	9e08      	ldr	r6, [sp, #32]
 8012d10:	9d05      	ldr	r5, [sp, #20]
 8012d12:	9a05      	ldr	r2, [sp, #20]
 8012d14:	441a      	add	r2, r3
 8012d16:	9205      	str	r2, [sp, #20]
 8012d18:	9a06      	ldr	r2, [sp, #24]
 8012d1a:	2101      	movs	r1, #1
 8012d1c:	441a      	add	r2, r3
 8012d1e:	4620      	mov	r0, r4
 8012d20:	9206      	str	r2, [sp, #24]
 8012d22:	f000 fc87 	bl	8013634 <__i2b>
 8012d26:	4607      	mov	r7, r0
 8012d28:	b165      	cbz	r5, 8012d44 <_dtoa_r+0x774>
 8012d2a:	9b06      	ldr	r3, [sp, #24]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	dd09      	ble.n	8012d44 <_dtoa_r+0x774>
 8012d30:	42ab      	cmp	r3, r5
 8012d32:	9a05      	ldr	r2, [sp, #20]
 8012d34:	bfa8      	it	ge
 8012d36:	462b      	movge	r3, r5
 8012d38:	1ad2      	subs	r2, r2, r3
 8012d3a:	9205      	str	r2, [sp, #20]
 8012d3c:	9a06      	ldr	r2, [sp, #24]
 8012d3e:	1aed      	subs	r5, r5, r3
 8012d40:	1ad3      	subs	r3, r2, r3
 8012d42:	9306      	str	r3, [sp, #24]
 8012d44:	9b08      	ldr	r3, [sp, #32]
 8012d46:	b1f3      	cbz	r3, 8012d86 <_dtoa_r+0x7b6>
 8012d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	f000 80a3 	beq.w	8012e96 <_dtoa_r+0x8c6>
 8012d50:	2e00      	cmp	r6, #0
 8012d52:	dd10      	ble.n	8012d76 <_dtoa_r+0x7a6>
 8012d54:	4639      	mov	r1, r7
 8012d56:	4632      	mov	r2, r6
 8012d58:	4620      	mov	r0, r4
 8012d5a:	f000 fd2b 	bl	80137b4 <__pow5mult>
 8012d5e:	4652      	mov	r2, sl
 8012d60:	4601      	mov	r1, r0
 8012d62:	4607      	mov	r7, r0
 8012d64:	4620      	mov	r0, r4
 8012d66:	f000 fc7b 	bl	8013660 <__multiply>
 8012d6a:	4651      	mov	r1, sl
 8012d6c:	4680      	mov	r8, r0
 8012d6e:	4620      	mov	r0, r4
 8012d70:	f000 fb60 	bl	8013434 <_Bfree>
 8012d74:	46c2      	mov	sl, r8
 8012d76:	9b08      	ldr	r3, [sp, #32]
 8012d78:	1b9a      	subs	r2, r3, r6
 8012d7a:	d004      	beq.n	8012d86 <_dtoa_r+0x7b6>
 8012d7c:	4651      	mov	r1, sl
 8012d7e:	4620      	mov	r0, r4
 8012d80:	f000 fd18 	bl	80137b4 <__pow5mult>
 8012d84:	4682      	mov	sl, r0
 8012d86:	2101      	movs	r1, #1
 8012d88:	4620      	mov	r0, r4
 8012d8a:	f000 fc53 	bl	8013634 <__i2b>
 8012d8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	4606      	mov	r6, r0
 8012d94:	f340 8081 	ble.w	8012e9a <_dtoa_r+0x8ca>
 8012d98:	461a      	mov	r2, r3
 8012d9a:	4601      	mov	r1, r0
 8012d9c:	4620      	mov	r0, r4
 8012d9e:	f000 fd09 	bl	80137b4 <__pow5mult>
 8012da2:	9b07      	ldr	r3, [sp, #28]
 8012da4:	2b01      	cmp	r3, #1
 8012da6:	4606      	mov	r6, r0
 8012da8:	dd7a      	ble.n	8012ea0 <_dtoa_r+0x8d0>
 8012daa:	f04f 0800 	mov.w	r8, #0
 8012dae:	6933      	ldr	r3, [r6, #16]
 8012db0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012db4:	6918      	ldr	r0, [r3, #16]
 8012db6:	f000 fbef 	bl	8013598 <__hi0bits>
 8012dba:	f1c0 0020 	rsb	r0, r0, #32
 8012dbe:	9b06      	ldr	r3, [sp, #24]
 8012dc0:	4418      	add	r0, r3
 8012dc2:	f010 001f 	ands.w	r0, r0, #31
 8012dc6:	f000 8094 	beq.w	8012ef2 <_dtoa_r+0x922>
 8012dca:	f1c0 0320 	rsb	r3, r0, #32
 8012dce:	2b04      	cmp	r3, #4
 8012dd0:	f340 8085 	ble.w	8012ede <_dtoa_r+0x90e>
 8012dd4:	9b05      	ldr	r3, [sp, #20]
 8012dd6:	f1c0 001c 	rsb	r0, r0, #28
 8012dda:	4403      	add	r3, r0
 8012ddc:	9305      	str	r3, [sp, #20]
 8012dde:	9b06      	ldr	r3, [sp, #24]
 8012de0:	4403      	add	r3, r0
 8012de2:	4405      	add	r5, r0
 8012de4:	9306      	str	r3, [sp, #24]
 8012de6:	9b05      	ldr	r3, [sp, #20]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	dd05      	ble.n	8012df8 <_dtoa_r+0x828>
 8012dec:	4651      	mov	r1, sl
 8012dee:	461a      	mov	r2, r3
 8012df0:	4620      	mov	r0, r4
 8012df2:	f000 fd39 	bl	8013868 <__lshift>
 8012df6:	4682      	mov	sl, r0
 8012df8:	9b06      	ldr	r3, [sp, #24]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	dd05      	ble.n	8012e0a <_dtoa_r+0x83a>
 8012dfe:	4631      	mov	r1, r6
 8012e00:	461a      	mov	r2, r3
 8012e02:	4620      	mov	r0, r4
 8012e04:	f000 fd30 	bl	8013868 <__lshift>
 8012e08:	4606      	mov	r6, r0
 8012e0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	d072      	beq.n	8012ef6 <_dtoa_r+0x926>
 8012e10:	4631      	mov	r1, r6
 8012e12:	4650      	mov	r0, sl
 8012e14:	f000 fd94 	bl	8013940 <__mcmp>
 8012e18:	2800      	cmp	r0, #0
 8012e1a:	da6c      	bge.n	8012ef6 <_dtoa_r+0x926>
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	4651      	mov	r1, sl
 8012e20:	220a      	movs	r2, #10
 8012e22:	4620      	mov	r0, r4
 8012e24:	f000 fb28 	bl	8013478 <__multadd>
 8012e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012e2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012e2e:	4682      	mov	sl, r0
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	f000 81b0 	beq.w	8013196 <_dtoa_r+0xbc6>
 8012e36:	2300      	movs	r3, #0
 8012e38:	4639      	mov	r1, r7
 8012e3a:	220a      	movs	r2, #10
 8012e3c:	4620      	mov	r0, r4
 8012e3e:	f000 fb1b 	bl	8013478 <__multadd>
 8012e42:	9b01      	ldr	r3, [sp, #4]
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	4607      	mov	r7, r0
 8012e48:	f300 8096 	bgt.w	8012f78 <_dtoa_r+0x9a8>
 8012e4c:	9b07      	ldr	r3, [sp, #28]
 8012e4e:	2b02      	cmp	r3, #2
 8012e50:	dc59      	bgt.n	8012f06 <_dtoa_r+0x936>
 8012e52:	e091      	b.n	8012f78 <_dtoa_r+0x9a8>
 8012e54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012e56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012e5a:	e758      	b.n	8012d0e <_dtoa_r+0x73e>
 8012e5c:	9b04      	ldr	r3, [sp, #16]
 8012e5e:	1e5e      	subs	r6, r3, #1
 8012e60:	9b08      	ldr	r3, [sp, #32]
 8012e62:	42b3      	cmp	r3, r6
 8012e64:	bfbf      	itttt	lt
 8012e66:	9b08      	ldrlt	r3, [sp, #32]
 8012e68:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8012e6a:	9608      	strlt	r6, [sp, #32]
 8012e6c:	1af3      	sublt	r3, r6, r3
 8012e6e:	bfb4      	ite	lt
 8012e70:	18d2      	addlt	r2, r2, r3
 8012e72:	1b9e      	subge	r6, r3, r6
 8012e74:	9b04      	ldr	r3, [sp, #16]
 8012e76:	bfbc      	itt	lt
 8012e78:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8012e7a:	2600      	movlt	r6, #0
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	bfb7      	itett	lt
 8012e80:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8012e84:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8012e88:	1a9d      	sublt	r5, r3, r2
 8012e8a:	2300      	movlt	r3, #0
 8012e8c:	e741      	b.n	8012d12 <_dtoa_r+0x742>
 8012e8e:	9e08      	ldr	r6, [sp, #32]
 8012e90:	9d05      	ldr	r5, [sp, #20]
 8012e92:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8012e94:	e748      	b.n	8012d28 <_dtoa_r+0x758>
 8012e96:	9a08      	ldr	r2, [sp, #32]
 8012e98:	e770      	b.n	8012d7c <_dtoa_r+0x7ac>
 8012e9a:	9b07      	ldr	r3, [sp, #28]
 8012e9c:	2b01      	cmp	r3, #1
 8012e9e:	dc19      	bgt.n	8012ed4 <_dtoa_r+0x904>
 8012ea0:	9b02      	ldr	r3, [sp, #8]
 8012ea2:	b9bb      	cbnz	r3, 8012ed4 <_dtoa_r+0x904>
 8012ea4:	9b03      	ldr	r3, [sp, #12]
 8012ea6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012eaa:	b99b      	cbnz	r3, 8012ed4 <_dtoa_r+0x904>
 8012eac:	9b03      	ldr	r3, [sp, #12]
 8012eae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012eb2:	0d1b      	lsrs	r3, r3, #20
 8012eb4:	051b      	lsls	r3, r3, #20
 8012eb6:	b183      	cbz	r3, 8012eda <_dtoa_r+0x90a>
 8012eb8:	9b05      	ldr	r3, [sp, #20]
 8012eba:	3301      	adds	r3, #1
 8012ebc:	9305      	str	r3, [sp, #20]
 8012ebe:	9b06      	ldr	r3, [sp, #24]
 8012ec0:	3301      	adds	r3, #1
 8012ec2:	9306      	str	r3, [sp, #24]
 8012ec4:	f04f 0801 	mov.w	r8, #1
 8012ec8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	f47f af6f 	bne.w	8012dae <_dtoa_r+0x7de>
 8012ed0:	2001      	movs	r0, #1
 8012ed2:	e774      	b.n	8012dbe <_dtoa_r+0x7ee>
 8012ed4:	f04f 0800 	mov.w	r8, #0
 8012ed8:	e7f6      	b.n	8012ec8 <_dtoa_r+0x8f8>
 8012eda:	4698      	mov	r8, r3
 8012edc:	e7f4      	b.n	8012ec8 <_dtoa_r+0x8f8>
 8012ede:	d082      	beq.n	8012de6 <_dtoa_r+0x816>
 8012ee0:	9a05      	ldr	r2, [sp, #20]
 8012ee2:	331c      	adds	r3, #28
 8012ee4:	441a      	add	r2, r3
 8012ee6:	9205      	str	r2, [sp, #20]
 8012ee8:	9a06      	ldr	r2, [sp, #24]
 8012eea:	441a      	add	r2, r3
 8012eec:	441d      	add	r5, r3
 8012eee:	9206      	str	r2, [sp, #24]
 8012ef0:	e779      	b.n	8012de6 <_dtoa_r+0x816>
 8012ef2:	4603      	mov	r3, r0
 8012ef4:	e7f4      	b.n	8012ee0 <_dtoa_r+0x910>
 8012ef6:	9b04      	ldr	r3, [sp, #16]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	dc37      	bgt.n	8012f6c <_dtoa_r+0x99c>
 8012efc:	9b07      	ldr	r3, [sp, #28]
 8012efe:	2b02      	cmp	r3, #2
 8012f00:	dd34      	ble.n	8012f6c <_dtoa_r+0x99c>
 8012f02:	9b04      	ldr	r3, [sp, #16]
 8012f04:	9301      	str	r3, [sp, #4]
 8012f06:	9b01      	ldr	r3, [sp, #4]
 8012f08:	b963      	cbnz	r3, 8012f24 <_dtoa_r+0x954>
 8012f0a:	4631      	mov	r1, r6
 8012f0c:	2205      	movs	r2, #5
 8012f0e:	4620      	mov	r0, r4
 8012f10:	f000 fab2 	bl	8013478 <__multadd>
 8012f14:	4601      	mov	r1, r0
 8012f16:	4606      	mov	r6, r0
 8012f18:	4650      	mov	r0, sl
 8012f1a:	f000 fd11 	bl	8013940 <__mcmp>
 8012f1e:	2800      	cmp	r0, #0
 8012f20:	f73f adbb 	bgt.w	8012a9a <_dtoa_r+0x4ca>
 8012f24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f26:	9d00      	ldr	r5, [sp, #0]
 8012f28:	ea6f 0b03 	mvn.w	fp, r3
 8012f2c:	f04f 0800 	mov.w	r8, #0
 8012f30:	4631      	mov	r1, r6
 8012f32:	4620      	mov	r0, r4
 8012f34:	f000 fa7e 	bl	8013434 <_Bfree>
 8012f38:	2f00      	cmp	r7, #0
 8012f3a:	f43f aeab 	beq.w	8012c94 <_dtoa_r+0x6c4>
 8012f3e:	f1b8 0f00 	cmp.w	r8, #0
 8012f42:	d005      	beq.n	8012f50 <_dtoa_r+0x980>
 8012f44:	45b8      	cmp	r8, r7
 8012f46:	d003      	beq.n	8012f50 <_dtoa_r+0x980>
 8012f48:	4641      	mov	r1, r8
 8012f4a:	4620      	mov	r0, r4
 8012f4c:	f000 fa72 	bl	8013434 <_Bfree>
 8012f50:	4639      	mov	r1, r7
 8012f52:	4620      	mov	r0, r4
 8012f54:	f000 fa6e 	bl	8013434 <_Bfree>
 8012f58:	e69c      	b.n	8012c94 <_dtoa_r+0x6c4>
 8012f5a:	2600      	movs	r6, #0
 8012f5c:	4637      	mov	r7, r6
 8012f5e:	e7e1      	b.n	8012f24 <_dtoa_r+0x954>
 8012f60:	46bb      	mov	fp, r7
 8012f62:	4637      	mov	r7, r6
 8012f64:	e599      	b.n	8012a9a <_dtoa_r+0x4ca>
 8012f66:	bf00      	nop
 8012f68:	40240000 	.word	0x40240000
 8012f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	f000 80c8 	beq.w	8013104 <_dtoa_r+0xb34>
 8012f74:	9b04      	ldr	r3, [sp, #16]
 8012f76:	9301      	str	r3, [sp, #4]
 8012f78:	2d00      	cmp	r5, #0
 8012f7a:	dd05      	ble.n	8012f88 <_dtoa_r+0x9b8>
 8012f7c:	4639      	mov	r1, r7
 8012f7e:	462a      	mov	r2, r5
 8012f80:	4620      	mov	r0, r4
 8012f82:	f000 fc71 	bl	8013868 <__lshift>
 8012f86:	4607      	mov	r7, r0
 8012f88:	f1b8 0f00 	cmp.w	r8, #0
 8012f8c:	d05b      	beq.n	8013046 <_dtoa_r+0xa76>
 8012f8e:	6879      	ldr	r1, [r7, #4]
 8012f90:	4620      	mov	r0, r4
 8012f92:	f000 fa0f 	bl	80133b4 <_Balloc>
 8012f96:	4605      	mov	r5, r0
 8012f98:	b928      	cbnz	r0, 8012fa6 <_dtoa_r+0x9d6>
 8012f9a:	4b83      	ldr	r3, [pc, #524]	; (80131a8 <_dtoa_r+0xbd8>)
 8012f9c:	4602      	mov	r2, r0
 8012f9e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8012fa2:	f7ff bb2e 	b.w	8012602 <_dtoa_r+0x32>
 8012fa6:	693a      	ldr	r2, [r7, #16]
 8012fa8:	3202      	adds	r2, #2
 8012faa:	0092      	lsls	r2, r2, #2
 8012fac:	f107 010c 	add.w	r1, r7, #12
 8012fb0:	300c      	adds	r0, #12
 8012fb2:	f7ff fa70 	bl	8012496 <memcpy>
 8012fb6:	2201      	movs	r2, #1
 8012fb8:	4629      	mov	r1, r5
 8012fba:	4620      	mov	r0, r4
 8012fbc:	f000 fc54 	bl	8013868 <__lshift>
 8012fc0:	9b00      	ldr	r3, [sp, #0]
 8012fc2:	3301      	adds	r3, #1
 8012fc4:	9304      	str	r3, [sp, #16]
 8012fc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fca:	4413      	add	r3, r2
 8012fcc:	9308      	str	r3, [sp, #32]
 8012fce:	9b02      	ldr	r3, [sp, #8]
 8012fd0:	f003 0301 	and.w	r3, r3, #1
 8012fd4:	46b8      	mov	r8, r7
 8012fd6:	9306      	str	r3, [sp, #24]
 8012fd8:	4607      	mov	r7, r0
 8012fda:	9b04      	ldr	r3, [sp, #16]
 8012fdc:	4631      	mov	r1, r6
 8012fde:	3b01      	subs	r3, #1
 8012fe0:	4650      	mov	r0, sl
 8012fe2:	9301      	str	r3, [sp, #4]
 8012fe4:	f7ff fa6c 	bl	80124c0 <quorem>
 8012fe8:	4641      	mov	r1, r8
 8012fea:	9002      	str	r0, [sp, #8]
 8012fec:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8012ff0:	4650      	mov	r0, sl
 8012ff2:	f000 fca5 	bl	8013940 <__mcmp>
 8012ff6:	463a      	mov	r2, r7
 8012ff8:	9005      	str	r0, [sp, #20]
 8012ffa:	4631      	mov	r1, r6
 8012ffc:	4620      	mov	r0, r4
 8012ffe:	f000 fcbb 	bl	8013978 <__mdiff>
 8013002:	68c2      	ldr	r2, [r0, #12]
 8013004:	4605      	mov	r5, r0
 8013006:	bb02      	cbnz	r2, 801304a <_dtoa_r+0xa7a>
 8013008:	4601      	mov	r1, r0
 801300a:	4650      	mov	r0, sl
 801300c:	f000 fc98 	bl	8013940 <__mcmp>
 8013010:	4602      	mov	r2, r0
 8013012:	4629      	mov	r1, r5
 8013014:	4620      	mov	r0, r4
 8013016:	9209      	str	r2, [sp, #36]	; 0x24
 8013018:	f000 fa0c 	bl	8013434 <_Bfree>
 801301c:	9b07      	ldr	r3, [sp, #28]
 801301e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013020:	9d04      	ldr	r5, [sp, #16]
 8013022:	ea43 0102 	orr.w	r1, r3, r2
 8013026:	9b06      	ldr	r3, [sp, #24]
 8013028:	4319      	orrs	r1, r3
 801302a:	d110      	bne.n	801304e <_dtoa_r+0xa7e>
 801302c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013030:	d029      	beq.n	8013086 <_dtoa_r+0xab6>
 8013032:	9b05      	ldr	r3, [sp, #20]
 8013034:	2b00      	cmp	r3, #0
 8013036:	dd02      	ble.n	801303e <_dtoa_r+0xa6e>
 8013038:	9b02      	ldr	r3, [sp, #8]
 801303a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 801303e:	9b01      	ldr	r3, [sp, #4]
 8013040:	f883 9000 	strb.w	r9, [r3]
 8013044:	e774      	b.n	8012f30 <_dtoa_r+0x960>
 8013046:	4638      	mov	r0, r7
 8013048:	e7ba      	b.n	8012fc0 <_dtoa_r+0x9f0>
 801304a:	2201      	movs	r2, #1
 801304c:	e7e1      	b.n	8013012 <_dtoa_r+0xa42>
 801304e:	9b05      	ldr	r3, [sp, #20]
 8013050:	2b00      	cmp	r3, #0
 8013052:	db04      	blt.n	801305e <_dtoa_r+0xa8e>
 8013054:	9907      	ldr	r1, [sp, #28]
 8013056:	430b      	orrs	r3, r1
 8013058:	9906      	ldr	r1, [sp, #24]
 801305a:	430b      	orrs	r3, r1
 801305c:	d120      	bne.n	80130a0 <_dtoa_r+0xad0>
 801305e:	2a00      	cmp	r2, #0
 8013060:	dded      	ble.n	801303e <_dtoa_r+0xa6e>
 8013062:	4651      	mov	r1, sl
 8013064:	2201      	movs	r2, #1
 8013066:	4620      	mov	r0, r4
 8013068:	f000 fbfe 	bl	8013868 <__lshift>
 801306c:	4631      	mov	r1, r6
 801306e:	4682      	mov	sl, r0
 8013070:	f000 fc66 	bl	8013940 <__mcmp>
 8013074:	2800      	cmp	r0, #0
 8013076:	dc03      	bgt.n	8013080 <_dtoa_r+0xab0>
 8013078:	d1e1      	bne.n	801303e <_dtoa_r+0xa6e>
 801307a:	f019 0f01 	tst.w	r9, #1
 801307e:	d0de      	beq.n	801303e <_dtoa_r+0xa6e>
 8013080:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013084:	d1d8      	bne.n	8013038 <_dtoa_r+0xa68>
 8013086:	9a01      	ldr	r2, [sp, #4]
 8013088:	2339      	movs	r3, #57	; 0x39
 801308a:	7013      	strb	r3, [r2, #0]
 801308c:	462b      	mov	r3, r5
 801308e:	461d      	mov	r5, r3
 8013090:	3b01      	subs	r3, #1
 8013092:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013096:	2a39      	cmp	r2, #57	; 0x39
 8013098:	d06c      	beq.n	8013174 <_dtoa_r+0xba4>
 801309a:	3201      	adds	r2, #1
 801309c:	701a      	strb	r2, [r3, #0]
 801309e:	e747      	b.n	8012f30 <_dtoa_r+0x960>
 80130a0:	2a00      	cmp	r2, #0
 80130a2:	dd07      	ble.n	80130b4 <_dtoa_r+0xae4>
 80130a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80130a8:	d0ed      	beq.n	8013086 <_dtoa_r+0xab6>
 80130aa:	9a01      	ldr	r2, [sp, #4]
 80130ac:	f109 0301 	add.w	r3, r9, #1
 80130b0:	7013      	strb	r3, [r2, #0]
 80130b2:	e73d      	b.n	8012f30 <_dtoa_r+0x960>
 80130b4:	9b04      	ldr	r3, [sp, #16]
 80130b6:	9a08      	ldr	r2, [sp, #32]
 80130b8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80130bc:	4293      	cmp	r3, r2
 80130be:	d043      	beq.n	8013148 <_dtoa_r+0xb78>
 80130c0:	4651      	mov	r1, sl
 80130c2:	2300      	movs	r3, #0
 80130c4:	220a      	movs	r2, #10
 80130c6:	4620      	mov	r0, r4
 80130c8:	f000 f9d6 	bl	8013478 <__multadd>
 80130cc:	45b8      	cmp	r8, r7
 80130ce:	4682      	mov	sl, r0
 80130d0:	f04f 0300 	mov.w	r3, #0
 80130d4:	f04f 020a 	mov.w	r2, #10
 80130d8:	4641      	mov	r1, r8
 80130da:	4620      	mov	r0, r4
 80130dc:	d107      	bne.n	80130ee <_dtoa_r+0xb1e>
 80130de:	f000 f9cb 	bl	8013478 <__multadd>
 80130e2:	4680      	mov	r8, r0
 80130e4:	4607      	mov	r7, r0
 80130e6:	9b04      	ldr	r3, [sp, #16]
 80130e8:	3301      	adds	r3, #1
 80130ea:	9304      	str	r3, [sp, #16]
 80130ec:	e775      	b.n	8012fda <_dtoa_r+0xa0a>
 80130ee:	f000 f9c3 	bl	8013478 <__multadd>
 80130f2:	4639      	mov	r1, r7
 80130f4:	4680      	mov	r8, r0
 80130f6:	2300      	movs	r3, #0
 80130f8:	220a      	movs	r2, #10
 80130fa:	4620      	mov	r0, r4
 80130fc:	f000 f9bc 	bl	8013478 <__multadd>
 8013100:	4607      	mov	r7, r0
 8013102:	e7f0      	b.n	80130e6 <_dtoa_r+0xb16>
 8013104:	9b04      	ldr	r3, [sp, #16]
 8013106:	9301      	str	r3, [sp, #4]
 8013108:	9d00      	ldr	r5, [sp, #0]
 801310a:	4631      	mov	r1, r6
 801310c:	4650      	mov	r0, sl
 801310e:	f7ff f9d7 	bl	80124c0 <quorem>
 8013112:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8013116:	9b00      	ldr	r3, [sp, #0]
 8013118:	f805 9b01 	strb.w	r9, [r5], #1
 801311c:	1aea      	subs	r2, r5, r3
 801311e:	9b01      	ldr	r3, [sp, #4]
 8013120:	4293      	cmp	r3, r2
 8013122:	dd07      	ble.n	8013134 <_dtoa_r+0xb64>
 8013124:	4651      	mov	r1, sl
 8013126:	2300      	movs	r3, #0
 8013128:	220a      	movs	r2, #10
 801312a:	4620      	mov	r0, r4
 801312c:	f000 f9a4 	bl	8013478 <__multadd>
 8013130:	4682      	mov	sl, r0
 8013132:	e7ea      	b.n	801310a <_dtoa_r+0xb3a>
 8013134:	9b01      	ldr	r3, [sp, #4]
 8013136:	2b00      	cmp	r3, #0
 8013138:	bfc8      	it	gt
 801313a:	461d      	movgt	r5, r3
 801313c:	9b00      	ldr	r3, [sp, #0]
 801313e:	bfd8      	it	le
 8013140:	2501      	movle	r5, #1
 8013142:	441d      	add	r5, r3
 8013144:	f04f 0800 	mov.w	r8, #0
 8013148:	4651      	mov	r1, sl
 801314a:	2201      	movs	r2, #1
 801314c:	4620      	mov	r0, r4
 801314e:	f000 fb8b 	bl	8013868 <__lshift>
 8013152:	4631      	mov	r1, r6
 8013154:	4682      	mov	sl, r0
 8013156:	f000 fbf3 	bl	8013940 <__mcmp>
 801315a:	2800      	cmp	r0, #0
 801315c:	dc96      	bgt.n	801308c <_dtoa_r+0xabc>
 801315e:	d102      	bne.n	8013166 <_dtoa_r+0xb96>
 8013160:	f019 0f01 	tst.w	r9, #1
 8013164:	d192      	bne.n	801308c <_dtoa_r+0xabc>
 8013166:	462b      	mov	r3, r5
 8013168:	461d      	mov	r5, r3
 801316a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801316e:	2a30      	cmp	r2, #48	; 0x30
 8013170:	d0fa      	beq.n	8013168 <_dtoa_r+0xb98>
 8013172:	e6dd      	b.n	8012f30 <_dtoa_r+0x960>
 8013174:	9a00      	ldr	r2, [sp, #0]
 8013176:	429a      	cmp	r2, r3
 8013178:	d189      	bne.n	801308e <_dtoa_r+0xabe>
 801317a:	f10b 0b01 	add.w	fp, fp, #1
 801317e:	2331      	movs	r3, #49	; 0x31
 8013180:	e796      	b.n	80130b0 <_dtoa_r+0xae0>
 8013182:	4b0a      	ldr	r3, [pc, #40]	; (80131ac <_dtoa_r+0xbdc>)
 8013184:	f7ff ba99 	b.w	80126ba <_dtoa_r+0xea>
 8013188:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801318a:	2b00      	cmp	r3, #0
 801318c:	f47f aa6d 	bne.w	801266a <_dtoa_r+0x9a>
 8013190:	4b07      	ldr	r3, [pc, #28]	; (80131b0 <_dtoa_r+0xbe0>)
 8013192:	f7ff ba92 	b.w	80126ba <_dtoa_r+0xea>
 8013196:	9b01      	ldr	r3, [sp, #4]
 8013198:	2b00      	cmp	r3, #0
 801319a:	dcb5      	bgt.n	8013108 <_dtoa_r+0xb38>
 801319c:	9b07      	ldr	r3, [sp, #28]
 801319e:	2b02      	cmp	r3, #2
 80131a0:	f73f aeb1 	bgt.w	8012f06 <_dtoa_r+0x936>
 80131a4:	e7b0      	b.n	8013108 <_dtoa_r+0xb38>
 80131a6:	bf00      	nop
 80131a8:	080189b9 	.word	0x080189b9
 80131ac:	08018914 	.word	0x08018914
 80131b0:	0801893d 	.word	0x0801893d

080131b4 <_free_r>:
 80131b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80131b6:	2900      	cmp	r1, #0
 80131b8:	d044      	beq.n	8013244 <_free_r+0x90>
 80131ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80131be:	9001      	str	r0, [sp, #4]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	f1a1 0404 	sub.w	r4, r1, #4
 80131c6:	bfb8      	it	lt
 80131c8:	18e4      	addlt	r4, r4, r3
 80131ca:	f000 f8e7 	bl	801339c <__malloc_lock>
 80131ce:	4a1e      	ldr	r2, [pc, #120]	; (8013248 <_free_r+0x94>)
 80131d0:	9801      	ldr	r0, [sp, #4]
 80131d2:	6813      	ldr	r3, [r2, #0]
 80131d4:	b933      	cbnz	r3, 80131e4 <_free_r+0x30>
 80131d6:	6063      	str	r3, [r4, #4]
 80131d8:	6014      	str	r4, [r2, #0]
 80131da:	b003      	add	sp, #12
 80131dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80131e0:	f000 b8e2 	b.w	80133a8 <__malloc_unlock>
 80131e4:	42a3      	cmp	r3, r4
 80131e6:	d908      	bls.n	80131fa <_free_r+0x46>
 80131e8:	6825      	ldr	r5, [r4, #0]
 80131ea:	1961      	adds	r1, r4, r5
 80131ec:	428b      	cmp	r3, r1
 80131ee:	bf01      	itttt	eq
 80131f0:	6819      	ldreq	r1, [r3, #0]
 80131f2:	685b      	ldreq	r3, [r3, #4]
 80131f4:	1949      	addeq	r1, r1, r5
 80131f6:	6021      	streq	r1, [r4, #0]
 80131f8:	e7ed      	b.n	80131d6 <_free_r+0x22>
 80131fa:	461a      	mov	r2, r3
 80131fc:	685b      	ldr	r3, [r3, #4]
 80131fe:	b10b      	cbz	r3, 8013204 <_free_r+0x50>
 8013200:	42a3      	cmp	r3, r4
 8013202:	d9fa      	bls.n	80131fa <_free_r+0x46>
 8013204:	6811      	ldr	r1, [r2, #0]
 8013206:	1855      	adds	r5, r2, r1
 8013208:	42a5      	cmp	r5, r4
 801320a:	d10b      	bne.n	8013224 <_free_r+0x70>
 801320c:	6824      	ldr	r4, [r4, #0]
 801320e:	4421      	add	r1, r4
 8013210:	1854      	adds	r4, r2, r1
 8013212:	42a3      	cmp	r3, r4
 8013214:	6011      	str	r1, [r2, #0]
 8013216:	d1e0      	bne.n	80131da <_free_r+0x26>
 8013218:	681c      	ldr	r4, [r3, #0]
 801321a:	685b      	ldr	r3, [r3, #4]
 801321c:	6053      	str	r3, [r2, #4]
 801321e:	440c      	add	r4, r1
 8013220:	6014      	str	r4, [r2, #0]
 8013222:	e7da      	b.n	80131da <_free_r+0x26>
 8013224:	d902      	bls.n	801322c <_free_r+0x78>
 8013226:	230c      	movs	r3, #12
 8013228:	6003      	str	r3, [r0, #0]
 801322a:	e7d6      	b.n	80131da <_free_r+0x26>
 801322c:	6825      	ldr	r5, [r4, #0]
 801322e:	1961      	adds	r1, r4, r5
 8013230:	428b      	cmp	r3, r1
 8013232:	bf04      	itt	eq
 8013234:	6819      	ldreq	r1, [r3, #0]
 8013236:	685b      	ldreq	r3, [r3, #4]
 8013238:	6063      	str	r3, [r4, #4]
 801323a:	bf04      	itt	eq
 801323c:	1949      	addeq	r1, r1, r5
 801323e:	6021      	streq	r1, [r4, #0]
 8013240:	6054      	str	r4, [r2, #4]
 8013242:	e7ca      	b.n	80131da <_free_r+0x26>
 8013244:	b003      	add	sp, #12
 8013246:	bd30      	pop	{r4, r5, pc}
 8013248:	20002758 	.word	0x20002758

0801324c <malloc>:
 801324c:	4b02      	ldr	r3, [pc, #8]	; (8013258 <malloc+0xc>)
 801324e:	4601      	mov	r1, r0
 8013250:	6818      	ldr	r0, [r3, #0]
 8013252:	f000 b823 	b.w	801329c <_malloc_r>
 8013256:	bf00      	nop
 8013258:	200002b4 	.word	0x200002b4

0801325c <sbrk_aligned>:
 801325c:	b570      	push	{r4, r5, r6, lr}
 801325e:	4e0e      	ldr	r6, [pc, #56]	; (8013298 <sbrk_aligned+0x3c>)
 8013260:	460c      	mov	r4, r1
 8013262:	6831      	ldr	r1, [r6, #0]
 8013264:	4605      	mov	r5, r0
 8013266:	b911      	cbnz	r1, 801326e <sbrk_aligned+0x12>
 8013268:	f001 fe1a 	bl	8014ea0 <_sbrk_r>
 801326c:	6030      	str	r0, [r6, #0]
 801326e:	4621      	mov	r1, r4
 8013270:	4628      	mov	r0, r5
 8013272:	f001 fe15 	bl	8014ea0 <_sbrk_r>
 8013276:	1c43      	adds	r3, r0, #1
 8013278:	d00a      	beq.n	8013290 <sbrk_aligned+0x34>
 801327a:	1cc4      	adds	r4, r0, #3
 801327c:	f024 0403 	bic.w	r4, r4, #3
 8013280:	42a0      	cmp	r0, r4
 8013282:	d007      	beq.n	8013294 <sbrk_aligned+0x38>
 8013284:	1a21      	subs	r1, r4, r0
 8013286:	4628      	mov	r0, r5
 8013288:	f001 fe0a 	bl	8014ea0 <_sbrk_r>
 801328c:	3001      	adds	r0, #1
 801328e:	d101      	bne.n	8013294 <sbrk_aligned+0x38>
 8013290:	f04f 34ff 	mov.w	r4, #4294967295
 8013294:	4620      	mov	r0, r4
 8013296:	bd70      	pop	{r4, r5, r6, pc}
 8013298:	2000275c 	.word	0x2000275c

0801329c <_malloc_r>:
 801329c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80132a0:	1ccd      	adds	r5, r1, #3
 80132a2:	f025 0503 	bic.w	r5, r5, #3
 80132a6:	3508      	adds	r5, #8
 80132a8:	2d0c      	cmp	r5, #12
 80132aa:	bf38      	it	cc
 80132ac:	250c      	movcc	r5, #12
 80132ae:	2d00      	cmp	r5, #0
 80132b0:	4607      	mov	r7, r0
 80132b2:	db01      	blt.n	80132b8 <_malloc_r+0x1c>
 80132b4:	42a9      	cmp	r1, r5
 80132b6:	d905      	bls.n	80132c4 <_malloc_r+0x28>
 80132b8:	230c      	movs	r3, #12
 80132ba:	603b      	str	r3, [r7, #0]
 80132bc:	2600      	movs	r6, #0
 80132be:	4630      	mov	r0, r6
 80132c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80132c4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013398 <_malloc_r+0xfc>
 80132c8:	f000 f868 	bl	801339c <__malloc_lock>
 80132cc:	f8d8 3000 	ldr.w	r3, [r8]
 80132d0:	461c      	mov	r4, r3
 80132d2:	bb5c      	cbnz	r4, 801332c <_malloc_r+0x90>
 80132d4:	4629      	mov	r1, r5
 80132d6:	4638      	mov	r0, r7
 80132d8:	f7ff ffc0 	bl	801325c <sbrk_aligned>
 80132dc:	1c43      	adds	r3, r0, #1
 80132de:	4604      	mov	r4, r0
 80132e0:	d155      	bne.n	801338e <_malloc_r+0xf2>
 80132e2:	f8d8 4000 	ldr.w	r4, [r8]
 80132e6:	4626      	mov	r6, r4
 80132e8:	2e00      	cmp	r6, #0
 80132ea:	d145      	bne.n	8013378 <_malloc_r+0xdc>
 80132ec:	2c00      	cmp	r4, #0
 80132ee:	d048      	beq.n	8013382 <_malloc_r+0xe6>
 80132f0:	6823      	ldr	r3, [r4, #0]
 80132f2:	4631      	mov	r1, r6
 80132f4:	4638      	mov	r0, r7
 80132f6:	eb04 0903 	add.w	r9, r4, r3
 80132fa:	f001 fdd1 	bl	8014ea0 <_sbrk_r>
 80132fe:	4581      	cmp	r9, r0
 8013300:	d13f      	bne.n	8013382 <_malloc_r+0xe6>
 8013302:	6821      	ldr	r1, [r4, #0]
 8013304:	1a6d      	subs	r5, r5, r1
 8013306:	4629      	mov	r1, r5
 8013308:	4638      	mov	r0, r7
 801330a:	f7ff ffa7 	bl	801325c <sbrk_aligned>
 801330e:	3001      	adds	r0, #1
 8013310:	d037      	beq.n	8013382 <_malloc_r+0xe6>
 8013312:	6823      	ldr	r3, [r4, #0]
 8013314:	442b      	add	r3, r5
 8013316:	6023      	str	r3, [r4, #0]
 8013318:	f8d8 3000 	ldr.w	r3, [r8]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d038      	beq.n	8013392 <_malloc_r+0xf6>
 8013320:	685a      	ldr	r2, [r3, #4]
 8013322:	42a2      	cmp	r2, r4
 8013324:	d12b      	bne.n	801337e <_malloc_r+0xe2>
 8013326:	2200      	movs	r2, #0
 8013328:	605a      	str	r2, [r3, #4]
 801332a:	e00f      	b.n	801334c <_malloc_r+0xb0>
 801332c:	6822      	ldr	r2, [r4, #0]
 801332e:	1b52      	subs	r2, r2, r5
 8013330:	d41f      	bmi.n	8013372 <_malloc_r+0xd6>
 8013332:	2a0b      	cmp	r2, #11
 8013334:	d917      	bls.n	8013366 <_malloc_r+0xca>
 8013336:	1961      	adds	r1, r4, r5
 8013338:	42a3      	cmp	r3, r4
 801333a:	6025      	str	r5, [r4, #0]
 801333c:	bf18      	it	ne
 801333e:	6059      	strne	r1, [r3, #4]
 8013340:	6863      	ldr	r3, [r4, #4]
 8013342:	bf08      	it	eq
 8013344:	f8c8 1000 	streq.w	r1, [r8]
 8013348:	5162      	str	r2, [r4, r5]
 801334a:	604b      	str	r3, [r1, #4]
 801334c:	4638      	mov	r0, r7
 801334e:	f104 060b 	add.w	r6, r4, #11
 8013352:	f000 f829 	bl	80133a8 <__malloc_unlock>
 8013356:	f026 0607 	bic.w	r6, r6, #7
 801335a:	1d23      	adds	r3, r4, #4
 801335c:	1af2      	subs	r2, r6, r3
 801335e:	d0ae      	beq.n	80132be <_malloc_r+0x22>
 8013360:	1b9b      	subs	r3, r3, r6
 8013362:	50a3      	str	r3, [r4, r2]
 8013364:	e7ab      	b.n	80132be <_malloc_r+0x22>
 8013366:	42a3      	cmp	r3, r4
 8013368:	6862      	ldr	r2, [r4, #4]
 801336a:	d1dd      	bne.n	8013328 <_malloc_r+0x8c>
 801336c:	f8c8 2000 	str.w	r2, [r8]
 8013370:	e7ec      	b.n	801334c <_malloc_r+0xb0>
 8013372:	4623      	mov	r3, r4
 8013374:	6864      	ldr	r4, [r4, #4]
 8013376:	e7ac      	b.n	80132d2 <_malloc_r+0x36>
 8013378:	4634      	mov	r4, r6
 801337a:	6876      	ldr	r6, [r6, #4]
 801337c:	e7b4      	b.n	80132e8 <_malloc_r+0x4c>
 801337e:	4613      	mov	r3, r2
 8013380:	e7cc      	b.n	801331c <_malloc_r+0x80>
 8013382:	230c      	movs	r3, #12
 8013384:	603b      	str	r3, [r7, #0]
 8013386:	4638      	mov	r0, r7
 8013388:	f000 f80e 	bl	80133a8 <__malloc_unlock>
 801338c:	e797      	b.n	80132be <_malloc_r+0x22>
 801338e:	6025      	str	r5, [r4, #0]
 8013390:	e7dc      	b.n	801334c <_malloc_r+0xb0>
 8013392:	605b      	str	r3, [r3, #4]
 8013394:	deff      	udf	#255	; 0xff
 8013396:	bf00      	nop
 8013398:	20002758 	.word	0x20002758

0801339c <__malloc_lock>:
 801339c:	4801      	ldr	r0, [pc, #4]	; (80133a4 <__malloc_lock+0x8>)
 801339e:	f7ff b878 	b.w	8012492 <__retarget_lock_acquire_recursive>
 80133a2:	bf00      	nop
 80133a4:	20002754 	.word	0x20002754

080133a8 <__malloc_unlock>:
 80133a8:	4801      	ldr	r0, [pc, #4]	; (80133b0 <__malloc_unlock+0x8>)
 80133aa:	f7ff b873 	b.w	8012494 <__retarget_lock_release_recursive>
 80133ae:	bf00      	nop
 80133b0:	20002754 	.word	0x20002754

080133b4 <_Balloc>:
 80133b4:	b570      	push	{r4, r5, r6, lr}
 80133b6:	69c6      	ldr	r6, [r0, #28]
 80133b8:	4604      	mov	r4, r0
 80133ba:	460d      	mov	r5, r1
 80133bc:	b976      	cbnz	r6, 80133dc <_Balloc+0x28>
 80133be:	2010      	movs	r0, #16
 80133c0:	f7ff ff44 	bl	801324c <malloc>
 80133c4:	4602      	mov	r2, r0
 80133c6:	61e0      	str	r0, [r4, #28]
 80133c8:	b920      	cbnz	r0, 80133d4 <_Balloc+0x20>
 80133ca:	4b18      	ldr	r3, [pc, #96]	; (801342c <_Balloc+0x78>)
 80133cc:	4818      	ldr	r0, [pc, #96]	; (8013430 <_Balloc+0x7c>)
 80133ce:	216b      	movs	r1, #107	; 0x6b
 80133d0:	f001 fd7e 	bl	8014ed0 <__assert_func>
 80133d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80133d8:	6006      	str	r6, [r0, #0]
 80133da:	60c6      	str	r6, [r0, #12]
 80133dc:	69e6      	ldr	r6, [r4, #28]
 80133de:	68f3      	ldr	r3, [r6, #12]
 80133e0:	b183      	cbz	r3, 8013404 <_Balloc+0x50>
 80133e2:	69e3      	ldr	r3, [r4, #28]
 80133e4:	68db      	ldr	r3, [r3, #12]
 80133e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80133ea:	b9b8      	cbnz	r0, 801341c <_Balloc+0x68>
 80133ec:	2101      	movs	r1, #1
 80133ee:	fa01 f605 	lsl.w	r6, r1, r5
 80133f2:	1d72      	adds	r2, r6, #5
 80133f4:	0092      	lsls	r2, r2, #2
 80133f6:	4620      	mov	r0, r4
 80133f8:	f001 fd88 	bl	8014f0c <_calloc_r>
 80133fc:	b160      	cbz	r0, 8013418 <_Balloc+0x64>
 80133fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013402:	e00e      	b.n	8013422 <_Balloc+0x6e>
 8013404:	2221      	movs	r2, #33	; 0x21
 8013406:	2104      	movs	r1, #4
 8013408:	4620      	mov	r0, r4
 801340a:	f001 fd7f 	bl	8014f0c <_calloc_r>
 801340e:	69e3      	ldr	r3, [r4, #28]
 8013410:	60f0      	str	r0, [r6, #12]
 8013412:	68db      	ldr	r3, [r3, #12]
 8013414:	2b00      	cmp	r3, #0
 8013416:	d1e4      	bne.n	80133e2 <_Balloc+0x2e>
 8013418:	2000      	movs	r0, #0
 801341a:	bd70      	pop	{r4, r5, r6, pc}
 801341c:	6802      	ldr	r2, [r0, #0]
 801341e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013422:	2300      	movs	r3, #0
 8013424:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013428:	e7f7      	b.n	801341a <_Balloc+0x66>
 801342a:	bf00      	nop
 801342c:	0801894a 	.word	0x0801894a
 8013430:	080189ca 	.word	0x080189ca

08013434 <_Bfree>:
 8013434:	b570      	push	{r4, r5, r6, lr}
 8013436:	69c6      	ldr	r6, [r0, #28]
 8013438:	4605      	mov	r5, r0
 801343a:	460c      	mov	r4, r1
 801343c:	b976      	cbnz	r6, 801345c <_Bfree+0x28>
 801343e:	2010      	movs	r0, #16
 8013440:	f7ff ff04 	bl	801324c <malloc>
 8013444:	4602      	mov	r2, r0
 8013446:	61e8      	str	r0, [r5, #28]
 8013448:	b920      	cbnz	r0, 8013454 <_Bfree+0x20>
 801344a:	4b09      	ldr	r3, [pc, #36]	; (8013470 <_Bfree+0x3c>)
 801344c:	4809      	ldr	r0, [pc, #36]	; (8013474 <_Bfree+0x40>)
 801344e:	218f      	movs	r1, #143	; 0x8f
 8013450:	f001 fd3e 	bl	8014ed0 <__assert_func>
 8013454:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013458:	6006      	str	r6, [r0, #0]
 801345a:	60c6      	str	r6, [r0, #12]
 801345c:	b13c      	cbz	r4, 801346e <_Bfree+0x3a>
 801345e:	69eb      	ldr	r3, [r5, #28]
 8013460:	6862      	ldr	r2, [r4, #4]
 8013462:	68db      	ldr	r3, [r3, #12]
 8013464:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013468:	6021      	str	r1, [r4, #0]
 801346a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801346e:	bd70      	pop	{r4, r5, r6, pc}
 8013470:	0801894a 	.word	0x0801894a
 8013474:	080189ca 	.word	0x080189ca

08013478 <__multadd>:
 8013478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801347c:	690d      	ldr	r5, [r1, #16]
 801347e:	4607      	mov	r7, r0
 8013480:	460c      	mov	r4, r1
 8013482:	461e      	mov	r6, r3
 8013484:	f101 0c14 	add.w	ip, r1, #20
 8013488:	2000      	movs	r0, #0
 801348a:	f8dc 3000 	ldr.w	r3, [ip]
 801348e:	b299      	uxth	r1, r3
 8013490:	fb02 6101 	mla	r1, r2, r1, r6
 8013494:	0c1e      	lsrs	r6, r3, #16
 8013496:	0c0b      	lsrs	r3, r1, #16
 8013498:	fb02 3306 	mla	r3, r2, r6, r3
 801349c:	b289      	uxth	r1, r1
 801349e:	3001      	adds	r0, #1
 80134a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80134a4:	4285      	cmp	r5, r0
 80134a6:	f84c 1b04 	str.w	r1, [ip], #4
 80134aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80134ae:	dcec      	bgt.n	801348a <__multadd+0x12>
 80134b0:	b30e      	cbz	r6, 80134f6 <__multadd+0x7e>
 80134b2:	68a3      	ldr	r3, [r4, #8]
 80134b4:	42ab      	cmp	r3, r5
 80134b6:	dc19      	bgt.n	80134ec <__multadd+0x74>
 80134b8:	6861      	ldr	r1, [r4, #4]
 80134ba:	4638      	mov	r0, r7
 80134bc:	3101      	adds	r1, #1
 80134be:	f7ff ff79 	bl	80133b4 <_Balloc>
 80134c2:	4680      	mov	r8, r0
 80134c4:	b928      	cbnz	r0, 80134d2 <__multadd+0x5a>
 80134c6:	4602      	mov	r2, r0
 80134c8:	4b0c      	ldr	r3, [pc, #48]	; (80134fc <__multadd+0x84>)
 80134ca:	480d      	ldr	r0, [pc, #52]	; (8013500 <__multadd+0x88>)
 80134cc:	21ba      	movs	r1, #186	; 0xba
 80134ce:	f001 fcff 	bl	8014ed0 <__assert_func>
 80134d2:	6922      	ldr	r2, [r4, #16]
 80134d4:	3202      	adds	r2, #2
 80134d6:	f104 010c 	add.w	r1, r4, #12
 80134da:	0092      	lsls	r2, r2, #2
 80134dc:	300c      	adds	r0, #12
 80134de:	f7fe ffda 	bl	8012496 <memcpy>
 80134e2:	4621      	mov	r1, r4
 80134e4:	4638      	mov	r0, r7
 80134e6:	f7ff ffa5 	bl	8013434 <_Bfree>
 80134ea:	4644      	mov	r4, r8
 80134ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80134f0:	3501      	adds	r5, #1
 80134f2:	615e      	str	r6, [r3, #20]
 80134f4:	6125      	str	r5, [r4, #16]
 80134f6:	4620      	mov	r0, r4
 80134f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80134fc:	080189b9 	.word	0x080189b9
 8013500:	080189ca 	.word	0x080189ca

08013504 <__s2b>:
 8013504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013508:	460c      	mov	r4, r1
 801350a:	4615      	mov	r5, r2
 801350c:	461f      	mov	r7, r3
 801350e:	2209      	movs	r2, #9
 8013510:	3308      	adds	r3, #8
 8013512:	4606      	mov	r6, r0
 8013514:	fb93 f3f2 	sdiv	r3, r3, r2
 8013518:	2100      	movs	r1, #0
 801351a:	2201      	movs	r2, #1
 801351c:	429a      	cmp	r2, r3
 801351e:	db09      	blt.n	8013534 <__s2b+0x30>
 8013520:	4630      	mov	r0, r6
 8013522:	f7ff ff47 	bl	80133b4 <_Balloc>
 8013526:	b940      	cbnz	r0, 801353a <__s2b+0x36>
 8013528:	4602      	mov	r2, r0
 801352a:	4b19      	ldr	r3, [pc, #100]	; (8013590 <__s2b+0x8c>)
 801352c:	4819      	ldr	r0, [pc, #100]	; (8013594 <__s2b+0x90>)
 801352e:	21d3      	movs	r1, #211	; 0xd3
 8013530:	f001 fcce 	bl	8014ed0 <__assert_func>
 8013534:	0052      	lsls	r2, r2, #1
 8013536:	3101      	adds	r1, #1
 8013538:	e7f0      	b.n	801351c <__s2b+0x18>
 801353a:	9b08      	ldr	r3, [sp, #32]
 801353c:	6143      	str	r3, [r0, #20]
 801353e:	2d09      	cmp	r5, #9
 8013540:	f04f 0301 	mov.w	r3, #1
 8013544:	6103      	str	r3, [r0, #16]
 8013546:	dd16      	ble.n	8013576 <__s2b+0x72>
 8013548:	f104 0909 	add.w	r9, r4, #9
 801354c:	46c8      	mov	r8, r9
 801354e:	442c      	add	r4, r5
 8013550:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013554:	4601      	mov	r1, r0
 8013556:	3b30      	subs	r3, #48	; 0x30
 8013558:	220a      	movs	r2, #10
 801355a:	4630      	mov	r0, r6
 801355c:	f7ff ff8c 	bl	8013478 <__multadd>
 8013560:	45a0      	cmp	r8, r4
 8013562:	d1f5      	bne.n	8013550 <__s2b+0x4c>
 8013564:	f1a5 0408 	sub.w	r4, r5, #8
 8013568:	444c      	add	r4, r9
 801356a:	1b2d      	subs	r5, r5, r4
 801356c:	1963      	adds	r3, r4, r5
 801356e:	42bb      	cmp	r3, r7
 8013570:	db04      	blt.n	801357c <__s2b+0x78>
 8013572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013576:	340a      	adds	r4, #10
 8013578:	2509      	movs	r5, #9
 801357a:	e7f6      	b.n	801356a <__s2b+0x66>
 801357c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013580:	4601      	mov	r1, r0
 8013582:	3b30      	subs	r3, #48	; 0x30
 8013584:	220a      	movs	r2, #10
 8013586:	4630      	mov	r0, r6
 8013588:	f7ff ff76 	bl	8013478 <__multadd>
 801358c:	e7ee      	b.n	801356c <__s2b+0x68>
 801358e:	bf00      	nop
 8013590:	080189b9 	.word	0x080189b9
 8013594:	080189ca 	.word	0x080189ca

08013598 <__hi0bits>:
 8013598:	0c03      	lsrs	r3, r0, #16
 801359a:	041b      	lsls	r3, r3, #16
 801359c:	b9d3      	cbnz	r3, 80135d4 <__hi0bits+0x3c>
 801359e:	0400      	lsls	r0, r0, #16
 80135a0:	2310      	movs	r3, #16
 80135a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80135a6:	bf04      	itt	eq
 80135a8:	0200      	lsleq	r0, r0, #8
 80135aa:	3308      	addeq	r3, #8
 80135ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80135b0:	bf04      	itt	eq
 80135b2:	0100      	lsleq	r0, r0, #4
 80135b4:	3304      	addeq	r3, #4
 80135b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80135ba:	bf04      	itt	eq
 80135bc:	0080      	lsleq	r0, r0, #2
 80135be:	3302      	addeq	r3, #2
 80135c0:	2800      	cmp	r0, #0
 80135c2:	db05      	blt.n	80135d0 <__hi0bits+0x38>
 80135c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80135c8:	f103 0301 	add.w	r3, r3, #1
 80135cc:	bf08      	it	eq
 80135ce:	2320      	moveq	r3, #32
 80135d0:	4618      	mov	r0, r3
 80135d2:	4770      	bx	lr
 80135d4:	2300      	movs	r3, #0
 80135d6:	e7e4      	b.n	80135a2 <__hi0bits+0xa>

080135d8 <__lo0bits>:
 80135d8:	6803      	ldr	r3, [r0, #0]
 80135da:	f013 0207 	ands.w	r2, r3, #7
 80135de:	d00c      	beq.n	80135fa <__lo0bits+0x22>
 80135e0:	07d9      	lsls	r1, r3, #31
 80135e2:	d422      	bmi.n	801362a <__lo0bits+0x52>
 80135e4:	079a      	lsls	r2, r3, #30
 80135e6:	bf49      	itett	mi
 80135e8:	085b      	lsrmi	r3, r3, #1
 80135ea:	089b      	lsrpl	r3, r3, #2
 80135ec:	6003      	strmi	r3, [r0, #0]
 80135ee:	2201      	movmi	r2, #1
 80135f0:	bf5c      	itt	pl
 80135f2:	6003      	strpl	r3, [r0, #0]
 80135f4:	2202      	movpl	r2, #2
 80135f6:	4610      	mov	r0, r2
 80135f8:	4770      	bx	lr
 80135fa:	b299      	uxth	r1, r3
 80135fc:	b909      	cbnz	r1, 8013602 <__lo0bits+0x2a>
 80135fe:	0c1b      	lsrs	r3, r3, #16
 8013600:	2210      	movs	r2, #16
 8013602:	b2d9      	uxtb	r1, r3
 8013604:	b909      	cbnz	r1, 801360a <__lo0bits+0x32>
 8013606:	3208      	adds	r2, #8
 8013608:	0a1b      	lsrs	r3, r3, #8
 801360a:	0719      	lsls	r1, r3, #28
 801360c:	bf04      	itt	eq
 801360e:	091b      	lsreq	r3, r3, #4
 8013610:	3204      	addeq	r2, #4
 8013612:	0799      	lsls	r1, r3, #30
 8013614:	bf04      	itt	eq
 8013616:	089b      	lsreq	r3, r3, #2
 8013618:	3202      	addeq	r2, #2
 801361a:	07d9      	lsls	r1, r3, #31
 801361c:	d403      	bmi.n	8013626 <__lo0bits+0x4e>
 801361e:	085b      	lsrs	r3, r3, #1
 8013620:	f102 0201 	add.w	r2, r2, #1
 8013624:	d003      	beq.n	801362e <__lo0bits+0x56>
 8013626:	6003      	str	r3, [r0, #0]
 8013628:	e7e5      	b.n	80135f6 <__lo0bits+0x1e>
 801362a:	2200      	movs	r2, #0
 801362c:	e7e3      	b.n	80135f6 <__lo0bits+0x1e>
 801362e:	2220      	movs	r2, #32
 8013630:	e7e1      	b.n	80135f6 <__lo0bits+0x1e>
	...

08013634 <__i2b>:
 8013634:	b510      	push	{r4, lr}
 8013636:	460c      	mov	r4, r1
 8013638:	2101      	movs	r1, #1
 801363a:	f7ff febb 	bl	80133b4 <_Balloc>
 801363e:	4602      	mov	r2, r0
 8013640:	b928      	cbnz	r0, 801364e <__i2b+0x1a>
 8013642:	4b05      	ldr	r3, [pc, #20]	; (8013658 <__i2b+0x24>)
 8013644:	4805      	ldr	r0, [pc, #20]	; (801365c <__i2b+0x28>)
 8013646:	f240 1145 	movw	r1, #325	; 0x145
 801364a:	f001 fc41 	bl	8014ed0 <__assert_func>
 801364e:	2301      	movs	r3, #1
 8013650:	6144      	str	r4, [r0, #20]
 8013652:	6103      	str	r3, [r0, #16]
 8013654:	bd10      	pop	{r4, pc}
 8013656:	bf00      	nop
 8013658:	080189b9 	.word	0x080189b9
 801365c:	080189ca 	.word	0x080189ca

08013660 <__multiply>:
 8013660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013664:	4691      	mov	r9, r2
 8013666:	690a      	ldr	r2, [r1, #16]
 8013668:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801366c:	429a      	cmp	r2, r3
 801366e:	bfb8      	it	lt
 8013670:	460b      	movlt	r3, r1
 8013672:	460c      	mov	r4, r1
 8013674:	bfbc      	itt	lt
 8013676:	464c      	movlt	r4, r9
 8013678:	4699      	movlt	r9, r3
 801367a:	6927      	ldr	r7, [r4, #16]
 801367c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013680:	68a3      	ldr	r3, [r4, #8]
 8013682:	6861      	ldr	r1, [r4, #4]
 8013684:	eb07 060a 	add.w	r6, r7, sl
 8013688:	42b3      	cmp	r3, r6
 801368a:	b085      	sub	sp, #20
 801368c:	bfb8      	it	lt
 801368e:	3101      	addlt	r1, #1
 8013690:	f7ff fe90 	bl	80133b4 <_Balloc>
 8013694:	b930      	cbnz	r0, 80136a4 <__multiply+0x44>
 8013696:	4602      	mov	r2, r0
 8013698:	4b44      	ldr	r3, [pc, #272]	; (80137ac <__multiply+0x14c>)
 801369a:	4845      	ldr	r0, [pc, #276]	; (80137b0 <__multiply+0x150>)
 801369c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80136a0:	f001 fc16 	bl	8014ed0 <__assert_func>
 80136a4:	f100 0514 	add.w	r5, r0, #20
 80136a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80136ac:	462b      	mov	r3, r5
 80136ae:	2200      	movs	r2, #0
 80136b0:	4543      	cmp	r3, r8
 80136b2:	d321      	bcc.n	80136f8 <__multiply+0x98>
 80136b4:	f104 0314 	add.w	r3, r4, #20
 80136b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80136bc:	f109 0314 	add.w	r3, r9, #20
 80136c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80136c4:	9202      	str	r2, [sp, #8]
 80136c6:	1b3a      	subs	r2, r7, r4
 80136c8:	3a15      	subs	r2, #21
 80136ca:	f022 0203 	bic.w	r2, r2, #3
 80136ce:	3204      	adds	r2, #4
 80136d0:	f104 0115 	add.w	r1, r4, #21
 80136d4:	428f      	cmp	r7, r1
 80136d6:	bf38      	it	cc
 80136d8:	2204      	movcc	r2, #4
 80136da:	9201      	str	r2, [sp, #4]
 80136dc:	9a02      	ldr	r2, [sp, #8]
 80136de:	9303      	str	r3, [sp, #12]
 80136e0:	429a      	cmp	r2, r3
 80136e2:	d80c      	bhi.n	80136fe <__multiply+0x9e>
 80136e4:	2e00      	cmp	r6, #0
 80136e6:	dd03      	ble.n	80136f0 <__multiply+0x90>
 80136e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d05b      	beq.n	80137a8 <__multiply+0x148>
 80136f0:	6106      	str	r6, [r0, #16]
 80136f2:	b005      	add	sp, #20
 80136f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136f8:	f843 2b04 	str.w	r2, [r3], #4
 80136fc:	e7d8      	b.n	80136b0 <__multiply+0x50>
 80136fe:	f8b3 a000 	ldrh.w	sl, [r3]
 8013702:	f1ba 0f00 	cmp.w	sl, #0
 8013706:	d024      	beq.n	8013752 <__multiply+0xf2>
 8013708:	f104 0e14 	add.w	lr, r4, #20
 801370c:	46a9      	mov	r9, r5
 801370e:	f04f 0c00 	mov.w	ip, #0
 8013712:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013716:	f8d9 1000 	ldr.w	r1, [r9]
 801371a:	fa1f fb82 	uxth.w	fp, r2
 801371e:	b289      	uxth	r1, r1
 8013720:	fb0a 110b 	mla	r1, sl, fp, r1
 8013724:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013728:	f8d9 2000 	ldr.w	r2, [r9]
 801372c:	4461      	add	r1, ip
 801372e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013732:	fb0a c20b 	mla	r2, sl, fp, ip
 8013736:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801373a:	b289      	uxth	r1, r1
 801373c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013740:	4577      	cmp	r7, lr
 8013742:	f849 1b04 	str.w	r1, [r9], #4
 8013746:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801374a:	d8e2      	bhi.n	8013712 <__multiply+0xb2>
 801374c:	9a01      	ldr	r2, [sp, #4]
 801374e:	f845 c002 	str.w	ip, [r5, r2]
 8013752:	9a03      	ldr	r2, [sp, #12]
 8013754:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013758:	3304      	adds	r3, #4
 801375a:	f1b9 0f00 	cmp.w	r9, #0
 801375e:	d021      	beq.n	80137a4 <__multiply+0x144>
 8013760:	6829      	ldr	r1, [r5, #0]
 8013762:	f104 0c14 	add.w	ip, r4, #20
 8013766:	46ae      	mov	lr, r5
 8013768:	f04f 0a00 	mov.w	sl, #0
 801376c:	f8bc b000 	ldrh.w	fp, [ip]
 8013770:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013774:	fb09 220b 	mla	r2, r9, fp, r2
 8013778:	4452      	add	r2, sl
 801377a:	b289      	uxth	r1, r1
 801377c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013780:	f84e 1b04 	str.w	r1, [lr], #4
 8013784:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013788:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801378c:	f8be 1000 	ldrh.w	r1, [lr]
 8013790:	fb09 110a 	mla	r1, r9, sl, r1
 8013794:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8013798:	4567      	cmp	r7, ip
 801379a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801379e:	d8e5      	bhi.n	801376c <__multiply+0x10c>
 80137a0:	9a01      	ldr	r2, [sp, #4]
 80137a2:	50a9      	str	r1, [r5, r2]
 80137a4:	3504      	adds	r5, #4
 80137a6:	e799      	b.n	80136dc <__multiply+0x7c>
 80137a8:	3e01      	subs	r6, #1
 80137aa:	e79b      	b.n	80136e4 <__multiply+0x84>
 80137ac:	080189b9 	.word	0x080189b9
 80137b0:	080189ca 	.word	0x080189ca

080137b4 <__pow5mult>:
 80137b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137b8:	4615      	mov	r5, r2
 80137ba:	f012 0203 	ands.w	r2, r2, #3
 80137be:	4606      	mov	r6, r0
 80137c0:	460f      	mov	r7, r1
 80137c2:	d007      	beq.n	80137d4 <__pow5mult+0x20>
 80137c4:	4c25      	ldr	r4, [pc, #148]	; (801385c <__pow5mult+0xa8>)
 80137c6:	3a01      	subs	r2, #1
 80137c8:	2300      	movs	r3, #0
 80137ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80137ce:	f7ff fe53 	bl	8013478 <__multadd>
 80137d2:	4607      	mov	r7, r0
 80137d4:	10ad      	asrs	r5, r5, #2
 80137d6:	d03d      	beq.n	8013854 <__pow5mult+0xa0>
 80137d8:	69f4      	ldr	r4, [r6, #28]
 80137da:	b97c      	cbnz	r4, 80137fc <__pow5mult+0x48>
 80137dc:	2010      	movs	r0, #16
 80137de:	f7ff fd35 	bl	801324c <malloc>
 80137e2:	4602      	mov	r2, r0
 80137e4:	61f0      	str	r0, [r6, #28]
 80137e6:	b928      	cbnz	r0, 80137f4 <__pow5mult+0x40>
 80137e8:	4b1d      	ldr	r3, [pc, #116]	; (8013860 <__pow5mult+0xac>)
 80137ea:	481e      	ldr	r0, [pc, #120]	; (8013864 <__pow5mult+0xb0>)
 80137ec:	f240 11b3 	movw	r1, #435	; 0x1b3
 80137f0:	f001 fb6e 	bl	8014ed0 <__assert_func>
 80137f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80137f8:	6004      	str	r4, [r0, #0]
 80137fa:	60c4      	str	r4, [r0, #12]
 80137fc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8013800:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013804:	b94c      	cbnz	r4, 801381a <__pow5mult+0x66>
 8013806:	f240 2171 	movw	r1, #625	; 0x271
 801380a:	4630      	mov	r0, r6
 801380c:	f7ff ff12 	bl	8013634 <__i2b>
 8013810:	2300      	movs	r3, #0
 8013812:	f8c8 0008 	str.w	r0, [r8, #8]
 8013816:	4604      	mov	r4, r0
 8013818:	6003      	str	r3, [r0, #0]
 801381a:	f04f 0900 	mov.w	r9, #0
 801381e:	07eb      	lsls	r3, r5, #31
 8013820:	d50a      	bpl.n	8013838 <__pow5mult+0x84>
 8013822:	4639      	mov	r1, r7
 8013824:	4622      	mov	r2, r4
 8013826:	4630      	mov	r0, r6
 8013828:	f7ff ff1a 	bl	8013660 <__multiply>
 801382c:	4639      	mov	r1, r7
 801382e:	4680      	mov	r8, r0
 8013830:	4630      	mov	r0, r6
 8013832:	f7ff fdff 	bl	8013434 <_Bfree>
 8013836:	4647      	mov	r7, r8
 8013838:	106d      	asrs	r5, r5, #1
 801383a:	d00b      	beq.n	8013854 <__pow5mult+0xa0>
 801383c:	6820      	ldr	r0, [r4, #0]
 801383e:	b938      	cbnz	r0, 8013850 <__pow5mult+0x9c>
 8013840:	4622      	mov	r2, r4
 8013842:	4621      	mov	r1, r4
 8013844:	4630      	mov	r0, r6
 8013846:	f7ff ff0b 	bl	8013660 <__multiply>
 801384a:	6020      	str	r0, [r4, #0]
 801384c:	f8c0 9000 	str.w	r9, [r0]
 8013850:	4604      	mov	r4, r0
 8013852:	e7e4      	b.n	801381e <__pow5mult+0x6a>
 8013854:	4638      	mov	r0, r7
 8013856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801385a:	bf00      	nop
 801385c:	08018b18 	.word	0x08018b18
 8013860:	0801894a 	.word	0x0801894a
 8013864:	080189ca 	.word	0x080189ca

08013868 <__lshift>:
 8013868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801386c:	460c      	mov	r4, r1
 801386e:	6849      	ldr	r1, [r1, #4]
 8013870:	6923      	ldr	r3, [r4, #16]
 8013872:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013876:	68a3      	ldr	r3, [r4, #8]
 8013878:	4607      	mov	r7, r0
 801387a:	4691      	mov	r9, r2
 801387c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013880:	f108 0601 	add.w	r6, r8, #1
 8013884:	42b3      	cmp	r3, r6
 8013886:	db0b      	blt.n	80138a0 <__lshift+0x38>
 8013888:	4638      	mov	r0, r7
 801388a:	f7ff fd93 	bl	80133b4 <_Balloc>
 801388e:	4605      	mov	r5, r0
 8013890:	b948      	cbnz	r0, 80138a6 <__lshift+0x3e>
 8013892:	4602      	mov	r2, r0
 8013894:	4b28      	ldr	r3, [pc, #160]	; (8013938 <__lshift+0xd0>)
 8013896:	4829      	ldr	r0, [pc, #164]	; (801393c <__lshift+0xd4>)
 8013898:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801389c:	f001 fb18 	bl	8014ed0 <__assert_func>
 80138a0:	3101      	adds	r1, #1
 80138a2:	005b      	lsls	r3, r3, #1
 80138a4:	e7ee      	b.n	8013884 <__lshift+0x1c>
 80138a6:	2300      	movs	r3, #0
 80138a8:	f100 0114 	add.w	r1, r0, #20
 80138ac:	f100 0210 	add.w	r2, r0, #16
 80138b0:	4618      	mov	r0, r3
 80138b2:	4553      	cmp	r3, sl
 80138b4:	db33      	blt.n	801391e <__lshift+0xb6>
 80138b6:	6920      	ldr	r0, [r4, #16]
 80138b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80138bc:	f104 0314 	add.w	r3, r4, #20
 80138c0:	f019 091f 	ands.w	r9, r9, #31
 80138c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80138c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80138cc:	d02b      	beq.n	8013926 <__lshift+0xbe>
 80138ce:	f1c9 0e20 	rsb	lr, r9, #32
 80138d2:	468a      	mov	sl, r1
 80138d4:	2200      	movs	r2, #0
 80138d6:	6818      	ldr	r0, [r3, #0]
 80138d8:	fa00 f009 	lsl.w	r0, r0, r9
 80138dc:	4310      	orrs	r0, r2
 80138de:	f84a 0b04 	str.w	r0, [sl], #4
 80138e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80138e6:	459c      	cmp	ip, r3
 80138e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80138ec:	d8f3      	bhi.n	80138d6 <__lshift+0x6e>
 80138ee:	ebac 0304 	sub.w	r3, ip, r4
 80138f2:	3b15      	subs	r3, #21
 80138f4:	f023 0303 	bic.w	r3, r3, #3
 80138f8:	3304      	adds	r3, #4
 80138fa:	f104 0015 	add.w	r0, r4, #21
 80138fe:	4584      	cmp	ip, r0
 8013900:	bf38      	it	cc
 8013902:	2304      	movcc	r3, #4
 8013904:	50ca      	str	r2, [r1, r3]
 8013906:	b10a      	cbz	r2, 801390c <__lshift+0xa4>
 8013908:	f108 0602 	add.w	r6, r8, #2
 801390c:	3e01      	subs	r6, #1
 801390e:	4638      	mov	r0, r7
 8013910:	612e      	str	r6, [r5, #16]
 8013912:	4621      	mov	r1, r4
 8013914:	f7ff fd8e 	bl	8013434 <_Bfree>
 8013918:	4628      	mov	r0, r5
 801391a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801391e:	f842 0f04 	str.w	r0, [r2, #4]!
 8013922:	3301      	adds	r3, #1
 8013924:	e7c5      	b.n	80138b2 <__lshift+0x4a>
 8013926:	3904      	subs	r1, #4
 8013928:	f853 2b04 	ldr.w	r2, [r3], #4
 801392c:	f841 2f04 	str.w	r2, [r1, #4]!
 8013930:	459c      	cmp	ip, r3
 8013932:	d8f9      	bhi.n	8013928 <__lshift+0xc0>
 8013934:	e7ea      	b.n	801390c <__lshift+0xa4>
 8013936:	bf00      	nop
 8013938:	080189b9 	.word	0x080189b9
 801393c:	080189ca 	.word	0x080189ca

08013940 <__mcmp>:
 8013940:	b530      	push	{r4, r5, lr}
 8013942:	6902      	ldr	r2, [r0, #16]
 8013944:	690c      	ldr	r4, [r1, #16]
 8013946:	1b12      	subs	r2, r2, r4
 8013948:	d10e      	bne.n	8013968 <__mcmp+0x28>
 801394a:	f100 0314 	add.w	r3, r0, #20
 801394e:	3114      	adds	r1, #20
 8013950:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013954:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013958:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801395c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013960:	42a5      	cmp	r5, r4
 8013962:	d003      	beq.n	801396c <__mcmp+0x2c>
 8013964:	d305      	bcc.n	8013972 <__mcmp+0x32>
 8013966:	2201      	movs	r2, #1
 8013968:	4610      	mov	r0, r2
 801396a:	bd30      	pop	{r4, r5, pc}
 801396c:	4283      	cmp	r3, r0
 801396e:	d3f3      	bcc.n	8013958 <__mcmp+0x18>
 8013970:	e7fa      	b.n	8013968 <__mcmp+0x28>
 8013972:	f04f 32ff 	mov.w	r2, #4294967295
 8013976:	e7f7      	b.n	8013968 <__mcmp+0x28>

08013978 <__mdiff>:
 8013978:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801397c:	460c      	mov	r4, r1
 801397e:	4606      	mov	r6, r0
 8013980:	4611      	mov	r1, r2
 8013982:	4620      	mov	r0, r4
 8013984:	4690      	mov	r8, r2
 8013986:	f7ff ffdb 	bl	8013940 <__mcmp>
 801398a:	1e05      	subs	r5, r0, #0
 801398c:	d110      	bne.n	80139b0 <__mdiff+0x38>
 801398e:	4629      	mov	r1, r5
 8013990:	4630      	mov	r0, r6
 8013992:	f7ff fd0f 	bl	80133b4 <_Balloc>
 8013996:	b930      	cbnz	r0, 80139a6 <__mdiff+0x2e>
 8013998:	4b3a      	ldr	r3, [pc, #232]	; (8013a84 <__mdiff+0x10c>)
 801399a:	4602      	mov	r2, r0
 801399c:	f240 2137 	movw	r1, #567	; 0x237
 80139a0:	4839      	ldr	r0, [pc, #228]	; (8013a88 <__mdiff+0x110>)
 80139a2:	f001 fa95 	bl	8014ed0 <__assert_func>
 80139a6:	2301      	movs	r3, #1
 80139a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80139ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139b0:	bfa4      	itt	ge
 80139b2:	4643      	movge	r3, r8
 80139b4:	46a0      	movge	r8, r4
 80139b6:	4630      	mov	r0, r6
 80139b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80139bc:	bfa6      	itte	ge
 80139be:	461c      	movge	r4, r3
 80139c0:	2500      	movge	r5, #0
 80139c2:	2501      	movlt	r5, #1
 80139c4:	f7ff fcf6 	bl	80133b4 <_Balloc>
 80139c8:	b920      	cbnz	r0, 80139d4 <__mdiff+0x5c>
 80139ca:	4b2e      	ldr	r3, [pc, #184]	; (8013a84 <__mdiff+0x10c>)
 80139cc:	4602      	mov	r2, r0
 80139ce:	f240 2145 	movw	r1, #581	; 0x245
 80139d2:	e7e5      	b.n	80139a0 <__mdiff+0x28>
 80139d4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80139d8:	6926      	ldr	r6, [r4, #16]
 80139da:	60c5      	str	r5, [r0, #12]
 80139dc:	f104 0914 	add.w	r9, r4, #20
 80139e0:	f108 0514 	add.w	r5, r8, #20
 80139e4:	f100 0e14 	add.w	lr, r0, #20
 80139e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80139ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80139f0:	f108 0210 	add.w	r2, r8, #16
 80139f4:	46f2      	mov	sl, lr
 80139f6:	2100      	movs	r1, #0
 80139f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80139fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013a00:	fa11 f88b 	uxtah	r8, r1, fp
 8013a04:	b299      	uxth	r1, r3
 8013a06:	0c1b      	lsrs	r3, r3, #16
 8013a08:	eba8 0801 	sub.w	r8, r8, r1
 8013a0c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013a10:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013a14:	fa1f f888 	uxth.w	r8, r8
 8013a18:	1419      	asrs	r1, r3, #16
 8013a1a:	454e      	cmp	r6, r9
 8013a1c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013a20:	f84a 3b04 	str.w	r3, [sl], #4
 8013a24:	d8e8      	bhi.n	80139f8 <__mdiff+0x80>
 8013a26:	1b33      	subs	r3, r6, r4
 8013a28:	3b15      	subs	r3, #21
 8013a2a:	f023 0303 	bic.w	r3, r3, #3
 8013a2e:	3304      	adds	r3, #4
 8013a30:	3415      	adds	r4, #21
 8013a32:	42a6      	cmp	r6, r4
 8013a34:	bf38      	it	cc
 8013a36:	2304      	movcc	r3, #4
 8013a38:	441d      	add	r5, r3
 8013a3a:	4473      	add	r3, lr
 8013a3c:	469e      	mov	lr, r3
 8013a3e:	462e      	mov	r6, r5
 8013a40:	4566      	cmp	r6, ip
 8013a42:	d30e      	bcc.n	8013a62 <__mdiff+0xea>
 8013a44:	f10c 0203 	add.w	r2, ip, #3
 8013a48:	1b52      	subs	r2, r2, r5
 8013a4a:	f022 0203 	bic.w	r2, r2, #3
 8013a4e:	3d03      	subs	r5, #3
 8013a50:	45ac      	cmp	ip, r5
 8013a52:	bf38      	it	cc
 8013a54:	2200      	movcc	r2, #0
 8013a56:	4413      	add	r3, r2
 8013a58:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8013a5c:	b17a      	cbz	r2, 8013a7e <__mdiff+0x106>
 8013a5e:	6107      	str	r7, [r0, #16]
 8013a60:	e7a4      	b.n	80139ac <__mdiff+0x34>
 8013a62:	f856 8b04 	ldr.w	r8, [r6], #4
 8013a66:	fa11 f288 	uxtah	r2, r1, r8
 8013a6a:	1414      	asrs	r4, r2, #16
 8013a6c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013a70:	b292      	uxth	r2, r2
 8013a72:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013a76:	f84e 2b04 	str.w	r2, [lr], #4
 8013a7a:	1421      	asrs	r1, r4, #16
 8013a7c:	e7e0      	b.n	8013a40 <__mdiff+0xc8>
 8013a7e:	3f01      	subs	r7, #1
 8013a80:	e7ea      	b.n	8013a58 <__mdiff+0xe0>
 8013a82:	bf00      	nop
 8013a84:	080189b9 	.word	0x080189b9
 8013a88:	080189ca 	.word	0x080189ca

08013a8c <__ulp>:
 8013a8c:	b082      	sub	sp, #8
 8013a8e:	ed8d 0b00 	vstr	d0, [sp]
 8013a92:	9a01      	ldr	r2, [sp, #4]
 8013a94:	4b0f      	ldr	r3, [pc, #60]	; (8013ad4 <__ulp+0x48>)
 8013a96:	4013      	ands	r3, r2
 8013a98:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	dc08      	bgt.n	8013ab2 <__ulp+0x26>
 8013aa0:	425b      	negs	r3, r3
 8013aa2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8013aa6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013aaa:	da04      	bge.n	8013ab6 <__ulp+0x2a>
 8013aac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013ab0:	4113      	asrs	r3, r2
 8013ab2:	2200      	movs	r2, #0
 8013ab4:	e008      	b.n	8013ac8 <__ulp+0x3c>
 8013ab6:	f1a2 0314 	sub.w	r3, r2, #20
 8013aba:	2b1e      	cmp	r3, #30
 8013abc:	bfda      	itte	le
 8013abe:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8013ac2:	40da      	lsrle	r2, r3
 8013ac4:	2201      	movgt	r2, #1
 8013ac6:	2300      	movs	r3, #0
 8013ac8:	4619      	mov	r1, r3
 8013aca:	4610      	mov	r0, r2
 8013acc:	ec41 0b10 	vmov	d0, r0, r1
 8013ad0:	b002      	add	sp, #8
 8013ad2:	4770      	bx	lr
 8013ad4:	7ff00000 	.word	0x7ff00000

08013ad8 <__b2d>:
 8013ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013adc:	6906      	ldr	r6, [r0, #16]
 8013ade:	f100 0814 	add.w	r8, r0, #20
 8013ae2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013ae6:	1f37      	subs	r7, r6, #4
 8013ae8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013aec:	4610      	mov	r0, r2
 8013aee:	f7ff fd53 	bl	8013598 <__hi0bits>
 8013af2:	f1c0 0320 	rsb	r3, r0, #32
 8013af6:	280a      	cmp	r0, #10
 8013af8:	600b      	str	r3, [r1, #0]
 8013afa:	491b      	ldr	r1, [pc, #108]	; (8013b68 <__b2d+0x90>)
 8013afc:	dc15      	bgt.n	8013b2a <__b2d+0x52>
 8013afe:	f1c0 0c0b 	rsb	ip, r0, #11
 8013b02:	fa22 f30c 	lsr.w	r3, r2, ip
 8013b06:	45b8      	cmp	r8, r7
 8013b08:	ea43 0501 	orr.w	r5, r3, r1
 8013b0c:	bf34      	ite	cc
 8013b0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013b12:	2300      	movcs	r3, #0
 8013b14:	3015      	adds	r0, #21
 8013b16:	fa02 f000 	lsl.w	r0, r2, r0
 8013b1a:	fa23 f30c 	lsr.w	r3, r3, ip
 8013b1e:	4303      	orrs	r3, r0
 8013b20:	461c      	mov	r4, r3
 8013b22:	ec45 4b10 	vmov	d0, r4, r5
 8013b26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b2a:	45b8      	cmp	r8, r7
 8013b2c:	bf3a      	itte	cc
 8013b2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013b32:	f1a6 0708 	subcc.w	r7, r6, #8
 8013b36:	2300      	movcs	r3, #0
 8013b38:	380b      	subs	r0, #11
 8013b3a:	d012      	beq.n	8013b62 <__b2d+0x8a>
 8013b3c:	f1c0 0120 	rsb	r1, r0, #32
 8013b40:	fa23 f401 	lsr.w	r4, r3, r1
 8013b44:	4082      	lsls	r2, r0
 8013b46:	4322      	orrs	r2, r4
 8013b48:	4547      	cmp	r7, r8
 8013b4a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8013b4e:	bf8c      	ite	hi
 8013b50:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013b54:	2200      	movls	r2, #0
 8013b56:	4083      	lsls	r3, r0
 8013b58:	40ca      	lsrs	r2, r1
 8013b5a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8013b5e:	4313      	orrs	r3, r2
 8013b60:	e7de      	b.n	8013b20 <__b2d+0x48>
 8013b62:	ea42 0501 	orr.w	r5, r2, r1
 8013b66:	e7db      	b.n	8013b20 <__b2d+0x48>
 8013b68:	3ff00000 	.word	0x3ff00000

08013b6c <__d2b>:
 8013b6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013b70:	460f      	mov	r7, r1
 8013b72:	2101      	movs	r1, #1
 8013b74:	ec59 8b10 	vmov	r8, r9, d0
 8013b78:	4616      	mov	r6, r2
 8013b7a:	f7ff fc1b 	bl	80133b4 <_Balloc>
 8013b7e:	4604      	mov	r4, r0
 8013b80:	b930      	cbnz	r0, 8013b90 <__d2b+0x24>
 8013b82:	4602      	mov	r2, r0
 8013b84:	4b24      	ldr	r3, [pc, #144]	; (8013c18 <__d2b+0xac>)
 8013b86:	4825      	ldr	r0, [pc, #148]	; (8013c1c <__d2b+0xb0>)
 8013b88:	f240 310f 	movw	r1, #783	; 0x30f
 8013b8c:	f001 f9a0 	bl	8014ed0 <__assert_func>
 8013b90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013b94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013b98:	bb2d      	cbnz	r5, 8013be6 <__d2b+0x7a>
 8013b9a:	9301      	str	r3, [sp, #4]
 8013b9c:	f1b8 0300 	subs.w	r3, r8, #0
 8013ba0:	d026      	beq.n	8013bf0 <__d2b+0x84>
 8013ba2:	4668      	mov	r0, sp
 8013ba4:	9300      	str	r3, [sp, #0]
 8013ba6:	f7ff fd17 	bl	80135d8 <__lo0bits>
 8013baa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013bae:	b1e8      	cbz	r0, 8013bec <__d2b+0x80>
 8013bb0:	f1c0 0320 	rsb	r3, r0, #32
 8013bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8013bb8:	430b      	orrs	r3, r1
 8013bba:	40c2      	lsrs	r2, r0
 8013bbc:	6163      	str	r3, [r4, #20]
 8013bbe:	9201      	str	r2, [sp, #4]
 8013bc0:	9b01      	ldr	r3, [sp, #4]
 8013bc2:	61a3      	str	r3, [r4, #24]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	bf14      	ite	ne
 8013bc8:	2202      	movne	r2, #2
 8013bca:	2201      	moveq	r2, #1
 8013bcc:	6122      	str	r2, [r4, #16]
 8013bce:	b1bd      	cbz	r5, 8013c00 <__d2b+0x94>
 8013bd0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013bd4:	4405      	add	r5, r0
 8013bd6:	603d      	str	r5, [r7, #0]
 8013bd8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013bdc:	6030      	str	r0, [r6, #0]
 8013bde:	4620      	mov	r0, r4
 8013be0:	b003      	add	sp, #12
 8013be2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013be6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013bea:	e7d6      	b.n	8013b9a <__d2b+0x2e>
 8013bec:	6161      	str	r1, [r4, #20]
 8013bee:	e7e7      	b.n	8013bc0 <__d2b+0x54>
 8013bf0:	a801      	add	r0, sp, #4
 8013bf2:	f7ff fcf1 	bl	80135d8 <__lo0bits>
 8013bf6:	9b01      	ldr	r3, [sp, #4]
 8013bf8:	6163      	str	r3, [r4, #20]
 8013bfa:	3020      	adds	r0, #32
 8013bfc:	2201      	movs	r2, #1
 8013bfe:	e7e5      	b.n	8013bcc <__d2b+0x60>
 8013c00:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013c04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013c08:	6038      	str	r0, [r7, #0]
 8013c0a:	6918      	ldr	r0, [r3, #16]
 8013c0c:	f7ff fcc4 	bl	8013598 <__hi0bits>
 8013c10:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013c14:	e7e2      	b.n	8013bdc <__d2b+0x70>
 8013c16:	bf00      	nop
 8013c18:	080189b9 	.word	0x080189b9
 8013c1c:	080189ca 	.word	0x080189ca

08013c20 <__ratio>:
 8013c20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c24:	4688      	mov	r8, r1
 8013c26:	4669      	mov	r1, sp
 8013c28:	4681      	mov	r9, r0
 8013c2a:	f7ff ff55 	bl	8013ad8 <__b2d>
 8013c2e:	a901      	add	r1, sp, #4
 8013c30:	4640      	mov	r0, r8
 8013c32:	ec55 4b10 	vmov	r4, r5, d0
 8013c36:	f7ff ff4f 	bl	8013ad8 <__b2d>
 8013c3a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013c3e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8013c42:	eba3 0c02 	sub.w	ip, r3, r2
 8013c46:	e9dd 3200 	ldrd	r3, r2, [sp]
 8013c4a:	1a9b      	subs	r3, r3, r2
 8013c4c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8013c50:	ec51 0b10 	vmov	r0, r1, d0
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	bfd6      	itet	le
 8013c58:	460a      	movle	r2, r1
 8013c5a:	462a      	movgt	r2, r5
 8013c5c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013c60:	468b      	mov	fp, r1
 8013c62:	462f      	mov	r7, r5
 8013c64:	bfd4      	ite	le
 8013c66:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8013c6a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8013c6e:	4620      	mov	r0, r4
 8013c70:	ee10 2a10 	vmov	r2, s0
 8013c74:	465b      	mov	r3, fp
 8013c76:	4639      	mov	r1, r7
 8013c78:	f7ec fe10 	bl	800089c <__aeabi_ddiv>
 8013c7c:	ec41 0b10 	vmov	d0, r0, r1
 8013c80:	b003      	add	sp, #12
 8013c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013c86 <__copybits>:
 8013c86:	3901      	subs	r1, #1
 8013c88:	b570      	push	{r4, r5, r6, lr}
 8013c8a:	1149      	asrs	r1, r1, #5
 8013c8c:	6914      	ldr	r4, [r2, #16]
 8013c8e:	3101      	adds	r1, #1
 8013c90:	f102 0314 	add.w	r3, r2, #20
 8013c94:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013c98:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013c9c:	1f05      	subs	r5, r0, #4
 8013c9e:	42a3      	cmp	r3, r4
 8013ca0:	d30c      	bcc.n	8013cbc <__copybits+0x36>
 8013ca2:	1aa3      	subs	r3, r4, r2
 8013ca4:	3b11      	subs	r3, #17
 8013ca6:	f023 0303 	bic.w	r3, r3, #3
 8013caa:	3211      	adds	r2, #17
 8013cac:	42a2      	cmp	r2, r4
 8013cae:	bf88      	it	hi
 8013cb0:	2300      	movhi	r3, #0
 8013cb2:	4418      	add	r0, r3
 8013cb4:	2300      	movs	r3, #0
 8013cb6:	4288      	cmp	r0, r1
 8013cb8:	d305      	bcc.n	8013cc6 <__copybits+0x40>
 8013cba:	bd70      	pop	{r4, r5, r6, pc}
 8013cbc:	f853 6b04 	ldr.w	r6, [r3], #4
 8013cc0:	f845 6f04 	str.w	r6, [r5, #4]!
 8013cc4:	e7eb      	b.n	8013c9e <__copybits+0x18>
 8013cc6:	f840 3b04 	str.w	r3, [r0], #4
 8013cca:	e7f4      	b.n	8013cb6 <__copybits+0x30>

08013ccc <__any_on>:
 8013ccc:	f100 0214 	add.w	r2, r0, #20
 8013cd0:	6900      	ldr	r0, [r0, #16]
 8013cd2:	114b      	asrs	r3, r1, #5
 8013cd4:	4298      	cmp	r0, r3
 8013cd6:	b510      	push	{r4, lr}
 8013cd8:	db11      	blt.n	8013cfe <__any_on+0x32>
 8013cda:	dd0a      	ble.n	8013cf2 <__any_on+0x26>
 8013cdc:	f011 011f 	ands.w	r1, r1, #31
 8013ce0:	d007      	beq.n	8013cf2 <__any_on+0x26>
 8013ce2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013ce6:	fa24 f001 	lsr.w	r0, r4, r1
 8013cea:	fa00 f101 	lsl.w	r1, r0, r1
 8013cee:	428c      	cmp	r4, r1
 8013cf0:	d10b      	bne.n	8013d0a <__any_on+0x3e>
 8013cf2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013cf6:	4293      	cmp	r3, r2
 8013cf8:	d803      	bhi.n	8013d02 <__any_on+0x36>
 8013cfa:	2000      	movs	r0, #0
 8013cfc:	bd10      	pop	{r4, pc}
 8013cfe:	4603      	mov	r3, r0
 8013d00:	e7f7      	b.n	8013cf2 <__any_on+0x26>
 8013d02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013d06:	2900      	cmp	r1, #0
 8013d08:	d0f5      	beq.n	8013cf6 <__any_on+0x2a>
 8013d0a:	2001      	movs	r0, #1
 8013d0c:	e7f6      	b.n	8013cfc <__any_on+0x30>

08013d0e <sulp>:
 8013d0e:	b570      	push	{r4, r5, r6, lr}
 8013d10:	4604      	mov	r4, r0
 8013d12:	460d      	mov	r5, r1
 8013d14:	ec45 4b10 	vmov	d0, r4, r5
 8013d18:	4616      	mov	r6, r2
 8013d1a:	f7ff feb7 	bl	8013a8c <__ulp>
 8013d1e:	ec51 0b10 	vmov	r0, r1, d0
 8013d22:	b17e      	cbz	r6, 8013d44 <sulp+0x36>
 8013d24:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013d28:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	dd09      	ble.n	8013d44 <sulp+0x36>
 8013d30:	051b      	lsls	r3, r3, #20
 8013d32:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013d36:	2400      	movs	r4, #0
 8013d38:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013d3c:	4622      	mov	r2, r4
 8013d3e:	462b      	mov	r3, r5
 8013d40:	f7ec fc82 	bl	8000648 <__aeabi_dmul>
 8013d44:	bd70      	pop	{r4, r5, r6, pc}
	...

08013d48 <_strtod_l>:
 8013d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d4c:	ed2d 8b02 	vpush	{d8}
 8013d50:	b09b      	sub	sp, #108	; 0x6c
 8013d52:	4604      	mov	r4, r0
 8013d54:	9213      	str	r2, [sp, #76]	; 0x4c
 8013d56:	2200      	movs	r2, #0
 8013d58:	9216      	str	r2, [sp, #88]	; 0x58
 8013d5a:	460d      	mov	r5, r1
 8013d5c:	f04f 0800 	mov.w	r8, #0
 8013d60:	f04f 0900 	mov.w	r9, #0
 8013d64:	460a      	mov	r2, r1
 8013d66:	9215      	str	r2, [sp, #84]	; 0x54
 8013d68:	7811      	ldrb	r1, [r2, #0]
 8013d6a:	292b      	cmp	r1, #43	; 0x2b
 8013d6c:	d04c      	beq.n	8013e08 <_strtod_l+0xc0>
 8013d6e:	d83a      	bhi.n	8013de6 <_strtod_l+0x9e>
 8013d70:	290d      	cmp	r1, #13
 8013d72:	d834      	bhi.n	8013dde <_strtod_l+0x96>
 8013d74:	2908      	cmp	r1, #8
 8013d76:	d834      	bhi.n	8013de2 <_strtod_l+0x9a>
 8013d78:	2900      	cmp	r1, #0
 8013d7a:	d03d      	beq.n	8013df8 <_strtod_l+0xb0>
 8013d7c:	2200      	movs	r2, #0
 8013d7e:	920a      	str	r2, [sp, #40]	; 0x28
 8013d80:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8013d82:	7832      	ldrb	r2, [r6, #0]
 8013d84:	2a30      	cmp	r2, #48	; 0x30
 8013d86:	f040 80b4 	bne.w	8013ef2 <_strtod_l+0x1aa>
 8013d8a:	7872      	ldrb	r2, [r6, #1]
 8013d8c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8013d90:	2a58      	cmp	r2, #88	; 0x58
 8013d92:	d170      	bne.n	8013e76 <_strtod_l+0x12e>
 8013d94:	9302      	str	r3, [sp, #8]
 8013d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d98:	9301      	str	r3, [sp, #4]
 8013d9a:	ab16      	add	r3, sp, #88	; 0x58
 8013d9c:	9300      	str	r3, [sp, #0]
 8013d9e:	4a8e      	ldr	r2, [pc, #568]	; (8013fd8 <_strtod_l+0x290>)
 8013da0:	ab17      	add	r3, sp, #92	; 0x5c
 8013da2:	a915      	add	r1, sp, #84	; 0x54
 8013da4:	4620      	mov	r0, r4
 8013da6:	f001 f92f 	bl	8015008 <__gethex>
 8013daa:	f010 070f 	ands.w	r7, r0, #15
 8013dae:	4605      	mov	r5, r0
 8013db0:	d005      	beq.n	8013dbe <_strtod_l+0x76>
 8013db2:	2f06      	cmp	r7, #6
 8013db4:	d12a      	bne.n	8013e0c <_strtod_l+0xc4>
 8013db6:	3601      	adds	r6, #1
 8013db8:	2300      	movs	r3, #0
 8013dba:	9615      	str	r6, [sp, #84]	; 0x54
 8013dbc:	930a      	str	r3, [sp, #40]	; 0x28
 8013dbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	f040 857f 	bne.w	80148c4 <_strtod_l+0xb7c>
 8013dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013dc8:	b1db      	cbz	r3, 8013e02 <_strtod_l+0xba>
 8013dca:	4642      	mov	r2, r8
 8013dcc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013dd0:	ec43 2b10 	vmov	d0, r2, r3
 8013dd4:	b01b      	add	sp, #108	; 0x6c
 8013dd6:	ecbd 8b02 	vpop	{d8}
 8013dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dde:	2920      	cmp	r1, #32
 8013de0:	d1cc      	bne.n	8013d7c <_strtod_l+0x34>
 8013de2:	3201      	adds	r2, #1
 8013de4:	e7bf      	b.n	8013d66 <_strtod_l+0x1e>
 8013de6:	292d      	cmp	r1, #45	; 0x2d
 8013de8:	d1c8      	bne.n	8013d7c <_strtod_l+0x34>
 8013dea:	2101      	movs	r1, #1
 8013dec:	910a      	str	r1, [sp, #40]	; 0x28
 8013dee:	1c51      	adds	r1, r2, #1
 8013df0:	9115      	str	r1, [sp, #84]	; 0x54
 8013df2:	7852      	ldrb	r2, [r2, #1]
 8013df4:	2a00      	cmp	r2, #0
 8013df6:	d1c3      	bne.n	8013d80 <_strtod_l+0x38>
 8013df8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013dfa:	9515      	str	r5, [sp, #84]	; 0x54
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	f040 855f 	bne.w	80148c0 <_strtod_l+0xb78>
 8013e02:	4642      	mov	r2, r8
 8013e04:	464b      	mov	r3, r9
 8013e06:	e7e3      	b.n	8013dd0 <_strtod_l+0x88>
 8013e08:	2100      	movs	r1, #0
 8013e0a:	e7ef      	b.n	8013dec <_strtod_l+0xa4>
 8013e0c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013e0e:	b13a      	cbz	r2, 8013e20 <_strtod_l+0xd8>
 8013e10:	2135      	movs	r1, #53	; 0x35
 8013e12:	a818      	add	r0, sp, #96	; 0x60
 8013e14:	f7ff ff37 	bl	8013c86 <__copybits>
 8013e18:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013e1a:	4620      	mov	r0, r4
 8013e1c:	f7ff fb0a 	bl	8013434 <_Bfree>
 8013e20:	3f01      	subs	r7, #1
 8013e22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013e24:	2f04      	cmp	r7, #4
 8013e26:	d806      	bhi.n	8013e36 <_strtod_l+0xee>
 8013e28:	e8df f007 	tbb	[pc, r7]
 8013e2c:	201d0314 	.word	0x201d0314
 8013e30:	14          	.byte	0x14
 8013e31:	00          	.byte	0x00
 8013e32:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8013e36:	05e9      	lsls	r1, r5, #23
 8013e38:	bf48      	it	mi
 8013e3a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8013e3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013e42:	0d1b      	lsrs	r3, r3, #20
 8013e44:	051b      	lsls	r3, r3, #20
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d1b9      	bne.n	8013dbe <_strtod_l+0x76>
 8013e4a:	f7fe faf7 	bl	801243c <__errno>
 8013e4e:	2322      	movs	r3, #34	; 0x22
 8013e50:	6003      	str	r3, [r0, #0]
 8013e52:	e7b4      	b.n	8013dbe <_strtod_l+0x76>
 8013e54:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8013e58:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013e5c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013e60:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8013e64:	e7e7      	b.n	8013e36 <_strtod_l+0xee>
 8013e66:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8013fe0 <_strtod_l+0x298>
 8013e6a:	e7e4      	b.n	8013e36 <_strtod_l+0xee>
 8013e6c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8013e70:	f04f 38ff 	mov.w	r8, #4294967295
 8013e74:	e7df      	b.n	8013e36 <_strtod_l+0xee>
 8013e76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013e78:	1c5a      	adds	r2, r3, #1
 8013e7a:	9215      	str	r2, [sp, #84]	; 0x54
 8013e7c:	785b      	ldrb	r3, [r3, #1]
 8013e7e:	2b30      	cmp	r3, #48	; 0x30
 8013e80:	d0f9      	beq.n	8013e76 <_strtod_l+0x12e>
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	d09b      	beq.n	8013dbe <_strtod_l+0x76>
 8013e86:	2301      	movs	r3, #1
 8013e88:	f04f 0a00 	mov.w	sl, #0
 8013e8c:	9304      	str	r3, [sp, #16]
 8013e8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013e90:	930b      	str	r3, [sp, #44]	; 0x2c
 8013e92:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8013e96:	46d3      	mov	fp, sl
 8013e98:	220a      	movs	r2, #10
 8013e9a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8013e9c:	7806      	ldrb	r6, [r0, #0]
 8013e9e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8013ea2:	b2d9      	uxtb	r1, r3
 8013ea4:	2909      	cmp	r1, #9
 8013ea6:	d926      	bls.n	8013ef6 <_strtod_l+0x1ae>
 8013ea8:	494c      	ldr	r1, [pc, #304]	; (8013fdc <_strtod_l+0x294>)
 8013eaa:	2201      	movs	r2, #1
 8013eac:	f000 ffe6 	bl	8014e7c <strncmp>
 8013eb0:	2800      	cmp	r0, #0
 8013eb2:	d030      	beq.n	8013f16 <_strtod_l+0x1ce>
 8013eb4:	2000      	movs	r0, #0
 8013eb6:	4632      	mov	r2, r6
 8013eb8:	9005      	str	r0, [sp, #20]
 8013eba:	465e      	mov	r6, fp
 8013ebc:	4603      	mov	r3, r0
 8013ebe:	2a65      	cmp	r2, #101	; 0x65
 8013ec0:	d001      	beq.n	8013ec6 <_strtod_l+0x17e>
 8013ec2:	2a45      	cmp	r2, #69	; 0x45
 8013ec4:	d113      	bne.n	8013eee <_strtod_l+0x1a6>
 8013ec6:	b91e      	cbnz	r6, 8013ed0 <_strtod_l+0x188>
 8013ec8:	9a04      	ldr	r2, [sp, #16]
 8013eca:	4302      	orrs	r2, r0
 8013ecc:	d094      	beq.n	8013df8 <_strtod_l+0xb0>
 8013ece:	2600      	movs	r6, #0
 8013ed0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8013ed2:	1c6a      	adds	r2, r5, #1
 8013ed4:	9215      	str	r2, [sp, #84]	; 0x54
 8013ed6:	786a      	ldrb	r2, [r5, #1]
 8013ed8:	2a2b      	cmp	r2, #43	; 0x2b
 8013eda:	d074      	beq.n	8013fc6 <_strtod_l+0x27e>
 8013edc:	2a2d      	cmp	r2, #45	; 0x2d
 8013ede:	d078      	beq.n	8013fd2 <_strtod_l+0x28a>
 8013ee0:	f04f 0c00 	mov.w	ip, #0
 8013ee4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8013ee8:	2909      	cmp	r1, #9
 8013eea:	d97f      	bls.n	8013fec <_strtod_l+0x2a4>
 8013eec:	9515      	str	r5, [sp, #84]	; 0x54
 8013eee:	2700      	movs	r7, #0
 8013ef0:	e09e      	b.n	8014030 <_strtod_l+0x2e8>
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	e7c8      	b.n	8013e88 <_strtod_l+0x140>
 8013ef6:	f1bb 0f08 	cmp.w	fp, #8
 8013efa:	bfd8      	it	le
 8013efc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8013efe:	f100 0001 	add.w	r0, r0, #1
 8013f02:	bfda      	itte	le
 8013f04:	fb02 3301 	mlale	r3, r2, r1, r3
 8013f08:	9309      	strle	r3, [sp, #36]	; 0x24
 8013f0a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8013f0e:	f10b 0b01 	add.w	fp, fp, #1
 8013f12:	9015      	str	r0, [sp, #84]	; 0x54
 8013f14:	e7c1      	b.n	8013e9a <_strtod_l+0x152>
 8013f16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013f18:	1c5a      	adds	r2, r3, #1
 8013f1a:	9215      	str	r2, [sp, #84]	; 0x54
 8013f1c:	785a      	ldrb	r2, [r3, #1]
 8013f1e:	f1bb 0f00 	cmp.w	fp, #0
 8013f22:	d037      	beq.n	8013f94 <_strtod_l+0x24c>
 8013f24:	9005      	str	r0, [sp, #20]
 8013f26:	465e      	mov	r6, fp
 8013f28:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8013f2c:	2b09      	cmp	r3, #9
 8013f2e:	d912      	bls.n	8013f56 <_strtod_l+0x20e>
 8013f30:	2301      	movs	r3, #1
 8013f32:	e7c4      	b.n	8013ebe <_strtod_l+0x176>
 8013f34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013f36:	1c5a      	adds	r2, r3, #1
 8013f38:	9215      	str	r2, [sp, #84]	; 0x54
 8013f3a:	785a      	ldrb	r2, [r3, #1]
 8013f3c:	3001      	adds	r0, #1
 8013f3e:	2a30      	cmp	r2, #48	; 0x30
 8013f40:	d0f8      	beq.n	8013f34 <_strtod_l+0x1ec>
 8013f42:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8013f46:	2b08      	cmp	r3, #8
 8013f48:	f200 84c1 	bhi.w	80148ce <_strtod_l+0xb86>
 8013f4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013f4e:	9005      	str	r0, [sp, #20]
 8013f50:	2000      	movs	r0, #0
 8013f52:	930b      	str	r3, [sp, #44]	; 0x2c
 8013f54:	4606      	mov	r6, r0
 8013f56:	3a30      	subs	r2, #48	; 0x30
 8013f58:	f100 0301 	add.w	r3, r0, #1
 8013f5c:	d014      	beq.n	8013f88 <_strtod_l+0x240>
 8013f5e:	9905      	ldr	r1, [sp, #20]
 8013f60:	4419      	add	r1, r3
 8013f62:	9105      	str	r1, [sp, #20]
 8013f64:	4633      	mov	r3, r6
 8013f66:	eb00 0c06 	add.w	ip, r0, r6
 8013f6a:	210a      	movs	r1, #10
 8013f6c:	4563      	cmp	r3, ip
 8013f6e:	d113      	bne.n	8013f98 <_strtod_l+0x250>
 8013f70:	1833      	adds	r3, r6, r0
 8013f72:	2b08      	cmp	r3, #8
 8013f74:	f106 0601 	add.w	r6, r6, #1
 8013f78:	4406      	add	r6, r0
 8013f7a:	dc1a      	bgt.n	8013fb2 <_strtod_l+0x26a>
 8013f7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013f7e:	230a      	movs	r3, #10
 8013f80:	fb03 2301 	mla	r3, r3, r1, r2
 8013f84:	9309      	str	r3, [sp, #36]	; 0x24
 8013f86:	2300      	movs	r3, #0
 8013f88:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013f8a:	1c51      	adds	r1, r2, #1
 8013f8c:	9115      	str	r1, [sp, #84]	; 0x54
 8013f8e:	7852      	ldrb	r2, [r2, #1]
 8013f90:	4618      	mov	r0, r3
 8013f92:	e7c9      	b.n	8013f28 <_strtod_l+0x1e0>
 8013f94:	4658      	mov	r0, fp
 8013f96:	e7d2      	b.n	8013f3e <_strtod_l+0x1f6>
 8013f98:	2b08      	cmp	r3, #8
 8013f9a:	f103 0301 	add.w	r3, r3, #1
 8013f9e:	dc03      	bgt.n	8013fa8 <_strtod_l+0x260>
 8013fa0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013fa2:	434f      	muls	r7, r1
 8013fa4:	9709      	str	r7, [sp, #36]	; 0x24
 8013fa6:	e7e1      	b.n	8013f6c <_strtod_l+0x224>
 8013fa8:	2b10      	cmp	r3, #16
 8013faa:	bfd8      	it	le
 8013fac:	fb01 fa0a 	mulle.w	sl, r1, sl
 8013fb0:	e7dc      	b.n	8013f6c <_strtod_l+0x224>
 8013fb2:	2e10      	cmp	r6, #16
 8013fb4:	bfdc      	itt	le
 8013fb6:	230a      	movle	r3, #10
 8013fb8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8013fbc:	e7e3      	b.n	8013f86 <_strtod_l+0x23e>
 8013fbe:	2300      	movs	r3, #0
 8013fc0:	9305      	str	r3, [sp, #20]
 8013fc2:	2301      	movs	r3, #1
 8013fc4:	e780      	b.n	8013ec8 <_strtod_l+0x180>
 8013fc6:	f04f 0c00 	mov.w	ip, #0
 8013fca:	1caa      	adds	r2, r5, #2
 8013fcc:	9215      	str	r2, [sp, #84]	; 0x54
 8013fce:	78aa      	ldrb	r2, [r5, #2]
 8013fd0:	e788      	b.n	8013ee4 <_strtod_l+0x19c>
 8013fd2:	f04f 0c01 	mov.w	ip, #1
 8013fd6:	e7f8      	b.n	8013fca <_strtod_l+0x282>
 8013fd8:	08018b28 	.word	0x08018b28
 8013fdc:	08018b24 	.word	0x08018b24
 8013fe0:	7ff00000 	.word	0x7ff00000
 8013fe4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013fe6:	1c51      	adds	r1, r2, #1
 8013fe8:	9115      	str	r1, [sp, #84]	; 0x54
 8013fea:	7852      	ldrb	r2, [r2, #1]
 8013fec:	2a30      	cmp	r2, #48	; 0x30
 8013fee:	d0f9      	beq.n	8013fe4 <_strtod_l+0x29c>
 8013ff0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8013ff4:	2908      	cmp	r1, #8
 8013ff6:	f63f af7a 	bhi.w	8013eee <_strtod_l+0x1a6>
 8013ffa:	3a30      	subs	r2, #48	; 0x30
 8013ffc:	9208      	str	r2, [sp, #32]
 8013ffe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014000:	920c      	str	r2, [sp, #48]	; 0x30
 8014002:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014004:	1c57      	adds	r7, r2, #1
 8014006:	9715      	str	r7, [sp, #84]	; 0x54
 8014008:	7852      	ldrb	r2, [r2, #1]
 801400a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801400e:	f1be 0f09 	cmp.w	lr, #9
 8014012:	d938      	bls.n	8014086 <_strtod_l+0x33e>
 8014014:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014016:	1a7f      	subs	r7, r7, r1
 8014018:	2f08      	cmp	r7, #8
 801401a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801401e:	dc03      	bgt.n	8014028 <_strtod_l+0x2e0>
 8014020:	9908      	ldr	r1, [sp, #32]
 8014022:	428f      	cmp	r7, r1
 8014024:	bfa8      	it	ge
 8014026:	460f      	movge	r7, r1
 8014028:	f1bc 0f00 	cmp.w	ip, #0
 801402c:	d000      	beq.n	8014030 <_strtod_l+0x2e8>
 801402e:	427f      	negs	r7, r7
 8014030:	2e00      	cmp	r6, #0
 8014032:	d14f      	bne.n	80140d4 <_strtod_l+0x38c>
 8014034:	9904      	ldr	r1, [sp, #16]
 8014036:	4301      	orrs	r1, r0
 8014038:	f47f aec1 	bne.w	8013dbe <_strtod_l+0x76>
 801403c:	2b00      	cmp	r3, #0
 801403e:	f47f aedb 	bne.w	8013df8 <_strtod_l+0xb0>
 8014042:	2a69      	cmp	r2, #105	; 0x69
 8014044:	d029      	beq.n	801409a <_strtod_l+0x352>
 8014046:	dc26      	bgt.n	8014096 <_strtod_l+0x34e>
 8014048:	2a49      	cmp	r2, #73	; 0x49
 801404a:	d026      	beq.n	801409a <_strtod_l+0x352>
 801404c:	2a4e      	cmp	r2, #78	; 0x4e
 801404e:	f47f aed3 	bne.w	8013df8 <_strtod_l+0xb0>
 8014052:	499b      	ldr	r1, [pc, #620]	; (80142c0 <_strtod_l+0x578>)
 8014054:	a815      	add	r0, sp, #84	; 0x54
 8014056:	f001 fa17 	bl	8015488 <__match>
 801405a:	2800      	cmp	r0, #0
 801405c:	f43f aecc 	beq.w	8013df8 <_strtod_l+0xb0>
 8014060:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014062:	781b      	ldrb	r3, [r3, #0]
 8014064:	2b28      	cmp	r3, #40	; 0x28
 8014066:	d12f      	bne.n	80140c8 <_strtod_l+0x380>
 8014068:	4996      	ldr	r1, [pc, #600]	; (80142c4 <_strtod_l+0x57c>)
 801406a:	aa18      	add	r2, sp, #96	; 0x60
 801406c:	a815      	add	r0, sp, #84	; 0x54
 801406e:	f001 fa1f 	bl	80154b0 <__hexnan>
 8014072:	2805      	cmp	r0, #5
 8014074:	d128      	bne.n	80140c8 <_strtod_l+0x380>
 8014076:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014078:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801407c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8014080:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8014084:	e69b      	b.n	8013dbe <_strtod_l+0x76>
 8014086:	9f08      	ldr	r7, [sp, #32]
 8014088:	210a      	movs	r1, #10
 801408a:	fb01 2107 	mla	r1, r1, r7, r2
 801408e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8014092:	9208      	str	r2, [sp, #32]
 8014094:	e7b5      	b.n	8014002 <_strtod_l+0x2ba>
 8014096:	2a6e      	cmp	r2, #110	; 0x6e
 8014098:	e7d9      	b.n	801404e <_strtod_l+0x306>
 801409a:	498b      	ldr	r1, [pc, #556]	; (80142c8 <_strtod_l+0x580>)
 801409c:	a815      	add	r0, sp, #84	; 0x54
 801409e:	f001 f9f3 	bl	8015488 <__match>
 80140a2:	2800      	cmp	r0, #0
 80140a4:	f43f aea8 	beq.w	8013df8 <_strtod_l+0xb0>
 80140a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80140aa:	4988      	ldr	r1, [pc, #544]	; (80142cc <_strtod_l+0x584>)
 80140ac:	3b01      	subs	r3, #1
 80140ae:	a815      	add	r0, sp, #84	; 0x54
 80140b0:	9315      	str	r3, [sp, #84]	; 0x54
 80140b2:	f001 f9e9 	bl	8015488 <__match>
 80140b6:	b910      	cbnz	r0, 80140be <_strtod_l+0x376>
 80140b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80140ba:	3301      	adds	r3, #1
 80140bc:	9315      	str	r3, [sp, #84]	; 0x54
 80140be:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80142dc <_strtod_l+0x594>
 80140c2:	f04f 0800 	mov.w	r8, #0
 80140c6:	e67a      	b.n	8013dbe <_strtod_l+0x76>
 80140c8:	4881      	ldr	r0, [pc, #516]	; (80142d0 <_strtod_l+0x588>)
 80140ca:	f000 fef9 	bl	8014ec0 <nan>
 80140ce:	ec59 8b10 	vmov	r8, r9, d0
 80140d2:	e674      	b.n	8013dbe <_strtod_l+0x76>
 80140d4:	9b05      	ldr	r3, [sp, #20]
 80140d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80140d8:	1afb      	subs	r3, r7, r3
 80140da:	f1bb 0f00 	cmp.w	fp, #0
 80140de:	bf08      	it	eq
 80140e0:	46b3      	moveq	fp, r6
 80140e2:	2e10      	cmp	r6, #16
 80140e4:	9308      	str	r3, [sp, #32]
 80140e6:	4635      	mov	r5, r6
 80140e8:	bfa8      	it	ge
 80140ea:	2510      	movge	r5, #16
 80140ec:	f7ec fa32 	bl	8000554 <__aeabi_ui2d>
 80140f0:	2e09      	cmp	r6, #9
 80140f2:	4680      	mov	r8, r0
 80140f4:	4689      	mov	r9, r1
 80140f6:	dd13      	ble.n	8014120 <_strtod_l+0x3d8>
 80140f8:	4b76      	ldr	r3, [pc, #472]	; (80142d4 <_strtod_l+0x58c>)
 80140fa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80140fe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014102:	f7ec faa1 	bl	8000648 <__aeabi_dmul>
 8014106:	4680      	mov	r8, r0
 8014108:	4650      	mov	r0, sl
 801410a:	4689      	mov	r9, r1
 801410c:	f7ec fa22 	bl	8000554 <__aeabi_ui2d>
 8014110:	4602      	mov	r2, r0
 8014112:	460b      	mov	r3, r1
 8014114:	4640      	mov	r0, r8
 8014116:	4649      	mov	r1, r9
 8014118:	f7ec f8e0 	bl	80002dc <__adddf3>
 801411c:	4680      	mov	r8, r0
 801411e:	4689      	mov	r9, r1
 8014120:	2e0f      	cmp	r6, #15
 8014122:	dc38      	bgt.n	8014196 <_strtod_l+0x44e>
 8014124:	9b08      	ldr	r3, [sp, #32]
 8014126:	2b00      	cmp	r3, #0
 8014128:	f43f ae49 	beq.w	8013dbe <_strtod_l+0x76>
 801412c:	dd24      	ble.n	8014178 <_strtod_l+0x430>
 801412e:	2b16      	cmp	r3, #22
 8014130:	dc0b      	bgt.n	801414a <_strtod_l+0x402>
 8014132:	4968      	ldr	r1, [pc, #416]	; (80142d4 <_strtod_l+0x58c>)
 8014134:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014138:	e9d1 0100 	ldrd	r0, r1, [r1]
 801413c:	4642      	mov	r2, r8
 801413e:	464b      	mov	r3, r9
 8014140:	f7ec fa82 	bl	8000648 <__aeabi_dmul>
 8014144:	4680      	mov	r8, r0
 8014146:	4689      	mov	r9, r1
 8014148:	e639      	b.n	8013dbe <_strtod_l+0x76>
 801414a:	9a08      	ldr	r2, [sp, #32]
 801414c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8014150:	4293      	cmp	r3, r2
 8014152:	db20      	blt.n	8014196 <_strtod_l+0x44e>
 8014154:	4c5f      	ldr	r4, [pc, #380]	; (80142d4 <_strtod_l+0x58c>)
 8014156:	f1c6 060f 	rsb	r6, r6, #15
 801415a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 801415e:	4642      	mov	r2, r8
 8014160:	464b      	mov	r3, r9
 8014162:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014166:	f7ec fa6f 	bl	8000648 <__aeabi_dmul>
 801416a:	9b08      	ldr	r3, [sp, #32]
 801416c:	1b9e      	subs	r6, r3, r6
 801416e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8014172:	e9d4 2300 	ldrd	r2, r3, [r4]
 8014176:	e7e3      	b.n	8014140 <_strtod_l+0x3f8>
 8014178:	9b08      	ldr	r3, [sp, #32]
 801417a:	3316      	adds	r3, #22
 801417c:	db0b      	blt.n	8014196 <_strtod_l+0x44e>
 801417e:	9b05      	ldr	r3, [sp, #20]
 8014180:	1bdf      	subs	r7, r3, r7
 8014182:	4b54      	ldr	r3, [pc, #336]	; (80142d4 <_strtod_l+0x58c>)
 8014184:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8014188:	e9d7 2300 	ldrd	r2, r3, [r7]
 801418c:	4640      	mov	r0, r8
 801418e:	4649      	mov	r1, r9
 8014190:	f7ec fb84 	bl	800089c <__aeabi_ddiv>
 8014194:	e7d6      	b.n	8014144 <_strtod_l+0x3fc>
 8014196:	9b08      	ldr	r3, [sp, #32]
 8014198:	1b75      	subs	r5, r6, r5
 801419a:	441d      	add	r5, r3
 801419c:	2d00      	cmp	r5, #0
 801419e:	dd70      	ble.n	8014282 <_strtod_l+0x53a>
 80141a0:	f015 030f 	ands.w	r3, r5, #15
 80141a4:	d00a      	beq.n	80141bc <_strtod_l+0x474>
 80141a6:	494b      	ldr	r1, [pc, #300]	; (80142d4 <_strtod_l+0x58c>)
 80141a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80141ac:	4642      	mov	r2, r8
 80141ae:	464b      	mov	r3, r9
 80141b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80141b4:	f7ec fa48 	bl	8000648 <__aeabi_dmul>
 80141b8:	4680      	mov	r8, r0
 80141ba:	4689      	mov	r9, r1
 80141bc:	f035 050f 	bics.w	r5, r5, #15
 80141c0:	d04d      	beq.n	801425e <_strtod_l+0x516>
 80141c2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80141c6:	dd22      	ble.n	801420e <_strtod_l+0x4c6>
 80141c8:	2500      	movs	r5, #0
 80141ca:	46ab      	mov	fp, r5
 80141cc:	9509      	str	r5, [sp, #36]	; 0x24
 80141ce:	9505      	str	r5, [sp, #20]
 80141d0:	2322      	movs	r3, #34	; 0x22
 80141d2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80142dc <_strtod_l+0x594>
 80141d6:	6023      	str	r3, [r4, #0]
 80141d8:	f04f 0800 	mov.w	r8, #0
 80141dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80141de:	2b00      	cmp	r3, #0
 80141e0:	f43f aded 	beq.w	8013dbe <_strtod_l+0x76>
 80141e4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80141e6:	4620      	mov	r0, r4
 80141e8:	f7ff f924 	bl	8013434 <_Bfree>
 80141ec:	9905      	ldr	r1, [sp, #20]
 80141ee:	4620      	mov	r0, r4
 80141f0:	f7ff f920 	bl	8013434 <_Bfree>
 80141f4:	4659      	mov	r1, fp
 80141f6:	4620      	mov	r0, r4
 80141f8:	f7ff f91c 	bl	8013434 <_Bfree>
 80141fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80141fe:	4620      	mov	r0, r4
 8014200:	f7ff f918 	bl	8013434 <_Bfree>
 8014204:	4629      	mov	r1, r5
 8014206:	4620      	mov	r0, r4
 8014208:	f7ff f914 	bl	8013434 <_Bfree>
 801420c:	e5d7      	b.n	8013dbe <_strtod_l+0x76>
 801420e:	4b32      	ldr	r3, [pc, #200]	; (80142d8 <_strtod_l+0x590>)
 8014210:	9304      	str	r3, [sp, #16]
 8014212:	2300      	movs	r3, #0
 8014214:	112d      	asrs	r5, r5, #4
 8014216:	4640      	mov	r0, r8
 8014218:	4649      	mov	r1, r9
 801421a:	469a      	mov	sl, r3
 801421c:	2d01      	cmp	r5, #1
 801421e:	dc21      	bgt.n	8014264 <_strtod_l+0x51c>
 8014220:	b10b      	cbz	r3, 8014226 <_strtod_l+0x4de>
 8014222:	4680      	mov	r8, r0
 8014224:	4689      	mov	r9, r1
 8014226:	492c      	ldr	r1, [pc, #176]	; (80142d8 <_strtod_l+0x590>)
 8014228:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801422c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014230:	4642      	mov	r2, r8
 8014232:	464b      	mov	r3, r9
 8014234:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014238:	f7ec fa06 	bl	8000648 <__aeabi_dmul>
 801423c:	4b27      	ldr	r3, [pc, #156]	; (80142dc <_strtod_l+0x594>)
 801423e:	460a      	mov	r2, r1
 8014240:	400b      	ands	r3, r1
 8014242:	4927      	ldr	r1, [pc, #156]	; (80142e0 <_strtod_l+0x598>)
 8014244:	428b      	cmp	r3, r1
 8014246:	4680      	mov	r8, r0
 8014248:	d8be      	bhi.n	80141c8 <_strtod_l+0x480>
 801424a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801424e:	428b      	cmp	r3, r1
 8014250:	bf86      	itte	hi
 8014252:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80142e4 <_strtod_l+0x59c>
 8014256:	f04f 38ff 	movhi.w	r8, #4294967295
 801425a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 801425e:	2300      	movs	r3, #0
 8014260:	9304      	str	r3, [sp, #16]
 8014262:	e07b      	b.n	801435c <_strtod_l+0x614>
 8014264:	07ea      	lsls	r2, r5, #31
 8014266:	d505      	bpl.n	8014274 <_strtod_l+0x52c>
 8014268:	9b04      	ldr	r3, [sp, #16]
 801426a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801426e:	f7ec f9eb 	bl	8000648 <__aeabi_dmul>
 8014272:	2301      	movs	r3, #1
 8014274:	9a04      	ldr	r2, [sp, #16]
 8014276:	3208      	adds	r2, #8
 8014278:	f10a 0a01 	add.w	sl, sl, #1
 801427c:	106d      	asrs	r5, r5, #1
 801427e:	9204      	str	r2, [sp, #16]
 8014280:	e7cc      	b.n	801421c <_strtod_l+0x4d4>
 8014282:	d0ec      	beq.n	801425e <_strtod_l+0x516>
 8014284:	426d      	negs	r5, r5
 8014286:	f015 020f 	ands.w	r2, r5, #15
 801428a:	d00a      	beq.n	80142a2 <_strtod_l+0x55a>
 801428c:	4b11      	ldr	r3, [pc, #68]	; (80142d4 <_strtod_l+0x58c>)
 801428e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014292:	4640      	mov	r0, r8
 8014294:	4649      	mov	r1, r9
 8014296:	e9d3 2300 	ldrd	r2, r3, [r3]
 801429a:	f7ec faff 	bl	800089c <__aeabi_ddiv>
 801429e:	4680      	mov	r8, r0
 80142a0:	4689      	mov	r9, r1
 80142a2:	112d      	asrs	r5, r5, #4
 80142a4:	d0db      	beq.n	801425e <_strtod_l+0x516>
 80142a6:	2d1f      	cmp	r5, #31
 80142a8:	dd1e      	ble.n	80142e8 <_strtod_l+0x5a0>
 80142aa:	2500      	movs	r5, #0
 80142ac:	46ab      	mov	fp, r5
 80142ae:	9509      	str	r5, [sp, #36]	; 0x24
 80142b0:	9505      	str	r5, [sp, #20]
 80142b2:	2322      	movs	r3, #34	; 0x22
 80142b4:	f04f 0800 	mov.w	r8, #0
 80142b8:	f04f 0900 	mov.w	r9, #0
 80142bc:	6023      	str	r3, [r4, #0]
 80142be:	e78d      	b.n	80141dc <_strtod_l+0x494>
 80142c0:	08018911 	.word	0x08018911
 80142c4:	08018b3c 	.word	0x08018b3c
 80142c8:	08018909 	.word	0x08018909
 80142cc:	08018940 	.word	0x08018940
 80142d0:	08018ccd 	.word	0x08018ccd
 80142d4:	08018a50 	.word	0x08018a50
 80142d8:	08018a28 	.word	0x08018a28
 80142dc:	7ff00000 	.word	0x7ff00000
 80142e0:	7ca00000 	.word	0x7ca00000
 80142e4:	7fefffff 	.word	0x7fefffff
 80142e8:	f015 0310 	ands.w	r3, r5, #16
 80142ec:	bf18      	it	ne
 80142ee:	236a      	movne	r3, #106	; 0x6a
 80142f0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8014694 <_strtod_l+0x94c>
 80142f4:	9304      	str	r3, [sp, #16]
 80142f6:	4640      	mov	r0, r8
 80142f8:	4649      	mov	r1, r9
 80142fa:	2300      	movs	r3, #0
 80142fc:	07ea      	lsls	r2, r5, #31
 80142fe:	d504      	bpl.n	801430a <_strtod_l+0x5c2>
 8014300:	e9da 2300 	ldrd	r2, r3, [sl]
 8014304:	f7ec f9a0 	bl	8000648 <__aeabi_dmul>
 8014308:	2301      	movs	r3, #1
 801430a:	106d      	asrs	r5, r5, #1
 801430c:	f10a 0a08 	add.w	sl, sl, #8
 8014310:	d1f4      	bne.n	80142fc <_strtod_l+0x5b4>
 8014312:	b10b      	cbz	r3, 8014318 <_strtod_l+0x5d0>
 8014314:	4680      	mov	r8, r0
 8014316:	4689      	mov	r9, r1
 8014318:	9b04      	ldr	r3, [sp, #16]
 801431a:	b1bb      	cbz	r3, 801434c <_strtod_l+0x604>
 801431c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8014320:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014324:	2b00      	cmp	r3, #0
 8014326:	4649      	mov	r1, r9
 8014328:	dd10      	ble.n	801434c <_strtod_l+0x604>
 801432a:	2b1f      	cmp	r3, #31
 801432c:	f340 811e 	ble.w	801456c <_strtod_l+0x824>
 8014330:	2b34      	cmp	r3, #52	; 0x34
 8014332:	bfde      	ittt	le
 8014334:	f04f 33ff 	movle.w	r3, #4294967295
 8014338:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801433c:	4093      	lslle	r3, r2
 801433e:	f04f 0800 	mov.w	r8, #0
 8014342:	bfcc      	ite	gt
 8014344:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8014348:	ea03 0901 	andle.w	r9, r3, r1
 801434c:	2200      	movs	r2, #0
 801434e:	2300      	movs	r3, #0
 8014350:	4640      	mov	r0, r8
 8014352:	4649      	mov	r1, r9
 8014354:	f7ec fbe0 	bl	8000b18 <__aeabi_dcmpeq>
 8014358:	2800      	cmp	r0, #0
 801435a:	d1a6      	bne.n	80142aa <_strtod_l+0x562>
 801435c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801435e:	9300      	str	r3, [sp, #0]
 8014360:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014362:	4633      	mov	r3, r6
 8014364:	465a      	mov	r2, fp
 8014366:	4620      	mov	r0, r4
 8014368:	f7ff f8cc 	bl	8013504 <__s2b>
 801436c:	9009      	str	r0, [sp, #36]	; 0x24
 801436e:	2800      	cmp	r0, #0
 8014370:	f43f af2a 	beq.w	80141c8 <_strtod_l+0x480>
 8014374:	9a08      	ldr	r2, [sp, #32]
 8014376:	9b05      	ldr	r3, [sp, #20]
 8014378:	2a00      	cmp	r2, #0
 801437a:	eba3 0307 	sub.w	r3, r3, r7
 801437e:	bfa8      	it	ge
 8014380:	2300      	movge	r3, #0
 8014382:	930c      	str	r3, [sp, #48]	; 0x30
 8014384:	2500      	movs	r5, #0
 8014386:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801438a:	9312      	str	r3, [sp, #72]	; 0x48
 801438c:	46ab      	mov	fp, r5
 801438e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014390:	4620      	mov	r0, r4
 8014392:	6859      	ldr	r1, [r3, #4]
 8014394:	f7ff f80e 	bl	80133b4 <_Balloc>
 8014398:	9005      	str	r0, [sp, #20]
 801439a:	2800      	cmp	r0, #0
 801439c:	f43f af18 	beq.w	80141d0 <_strtod_l+0x488>
 80143a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80143a2:	691a      	ldr	r2, [r3, #16]
 80143a4:	3202      	adds	r2, #2
 80143a6:	f103 010c 	add.w	r1, r3, #12
 80143aa:	0092      	lsls	r2, r2, #2
 80143ac:	300c      	adds	r0, #12
 80143ae:	f7fe f872 	bl	8012496 <memcpy>
 80143b2:	ec49 8b10 	vmov	d0, r8, r9
 80143b6:	aa18      	add	r2, sp, #96	; 0x60
 80143b8:	a917      	add	r1, sp, #92	; 0x5c
 80143ba:	4620      	mov	r0, r4
 80143bc:	f7ff fbd6 	bl	8013b6c <__d2b>
 80143c0:	ec49 8b18 	vmov	d8, r8, r9
 80143c4:	9016      	str	r0, [sp, #88]	; 0x58
 80143c6:	2800      	cmp	r0, #0
 80143c8:	f43f af02 	beq.w	80141d0 <_strtod_l+0x488>
 80143cc:	2101      	movs	r1, #1
 80143ce:	4620      	mov	r0, r4
 80143d0:	f7ff f930 	bl	8013634 <__i2b>
 80143d4:	4683      	mov	fp, r0
 80143d6:	2800      	cmp	r0, #0
 80143d8:	f43f aefa 	beq.w	80141d0 <_strtod_l+0x488>
 80143dc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80143de:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80143e0:	2e00      	cmp	r6, #0
 80143e2:	bfab      	itete	ge
 80143e4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80143e6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80143e8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80143ea:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80143ee:	bfac      	ite	ge
 80143f0:	eb06 0a03 	addge.w	sl, r6, r3
 80143f4:	1b9f      	sublt	r7, r3, r6
 80143f6:	9b04      	ldr	r3, [sp, #16]
 80143f8:	1af6      	subs	r6, r6, r3
 80143fa:	4416      	add	r6, r2
 80143fc:	4ba0      	ldr	r3, [pc, #640]	; (8014680 <_strtod_l+0x938>)
 80143fe:	3e01      	subs	r6, #1
 8014400:	429e      	cmp	r6, r3
 8014402:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014406:	f280 80c4 	bge.w	8014592 <_strtod_l+0x84a>
 801440a:	1b9b      	subs	r3, r3, r6
 801440c:	2b1f      	cmp	r3, #31
 801440e:	eba2 0203 	sub.w	r2, r2, r3
 8014412:	f04f 0101 	mov.w	r1, #1
 8014416:	f300 80b0 	bgt.w	801457a <_strtod_l+0x832>
 801441a:	fa01 f303 	lsl.w	r3, r1, r3
 801441e:	930e      	str	r3, [sp, #56]	; 0x38
 8014420:	2300      	movs	r3, #0
 8014422:	930d      	str	r3, [sp, #52]	; 0x34
 8014424:	eb0a 0602 	add.w	r6, sl, r2
 8014428:	9b04      	ldr	r3, [sp, #16]
 801442a:	45b2      	cmp	sl, r6
 801442c:	4417      	add	r7, r2
 801442e:	441f      	add	r7, r3
 8014430:	4653      	mov	r3, sl
 8014432:	bfa8      	it	ge
 8014434:	4633      	movge	r3, r6
 8014436:	42bb      	cmp	r3, r7
 8014438:	bfa8      	it	ge
 801443a:	463b      	movge	r3, r7
 801443c:	2b00      	cmp	r3, #0
 801443e:	bfc2      	ittt	gt
 8014440:	1af6      	subgt	r6, r6, r3
 8014442:	1aff      	subgt	r7, r7, r3
 8014444:	ebaa 0a03 	subgt.w	sl, sl, r3
 8014448:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801444a:	2b00      	cmp	r3, #0
 801444c:	dd17      	ble.n	801447e <_strtod_l+0x736>
 801444e:	4659      	mov	r1, fp
 8014450:	461a      	mov	r2, r3
 8014452:	4620      	mov	r0, r4
 8014454:	f7ff f9ae 	bl	80137b4 <__pow5mult>
 8014458:	4683      	mov	fp, r0
 801445a:	2800      	cmp	r0, #0
 801445c:	f43f aeb8 	beq.w	80141d0 <_strtod_l+0x488>
 8014460:	4601      	mov	r1, r0
 8014462:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014464:	4620      	mov	r0, r4
 8014466:	f7ff f8fb 	bl	8013660 <__multiply>
 801446a:	900b      	str	r0, [sp, #44]	; 0x2c
 801446c:	2800      	cmp	r0, #0
 801446e:	f43f aeaf 	beq.w	80141d0 <_strtod_l+0x488>
 8014472:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014474:	4620      	mov	r0, r4
 8014476:	f7fe ffdd 	bl	8013434 <_Bfree>
 801447a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801447c:	9316      	str	r3, [sp, #88]	; 0x58
 801447e:	2e00      	cmp	r6, #0
 8014480:	f300 808c 	bgt.w	801459c <_strtod_l+0x854>
 8014484:	9b08      	ldr	r3, [sp, #32]
 8014486:	2b00      	cmp	r3, #0
 8014488:	dd08      	ble.n	801449c <_strtod_l+0x754>
 801448a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801448c:	9905      	ldr	r1, [sp, #20]
 801448e:	4620      	mov	r0, r4
 8014490:	f7ff f990 	bl	80137b4 <__pow5mult>
 8014494:	9005      	str	r0, [sp, #20]
 8014496:	2800      	cmp	r0, #0
 8014498:	f43f ae9a 	beq.w	80141d0 <_strtod_l+0x488>
 801449c:	2f00      	cmp	r7, #0
 801449e:	dd08      	ble.n	80144b2 <_strtod_l+0x76a>
 80144a0:	9905      	ldr	r1, [sp, #20]
 80144a2:	463a      	mov	r2, r7
 80144a4:	4620      	mov	r0, r4
 80144a6:	f7ff f9df 	bl	8013868 <__lshift>
 80144aa:	9005      	str	r0, [sp, #20]
 80144ac:	2800      	cmp	r0, #0
 80144ae:	f43f ae8f 	beq.w	80141d0 <_strtod_l+0x488>
 80144b2:	f1ba 0f00 	cmp.w	sl, #0
 80144b6:	dd08      	ble.n	80144ca <_strtod_l+0x782>
 80144b8:	4659      	mov	r1, fp
 80144ba:	4652      	mov	r2, sl
 80144bc:	4620      	mov	r0, r4
 80144be:	f7ff f9d3 	bl	8013868 <__lshift>
 80144c2:	4683      	mov	fp, r0
 80144c4:	2800      	cmp	r0, #0
 80144c6:	f43f ae83 	beq.w	80141d0 <_strtod_l+0x488>
 80144ca:	9a05      	ldr	r2, [sp, #20]
 80144cc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80144ce:	4620      	mov	r0, r4
 80144d0:	f7ff fa52 	bl	8013978 <__mdiff>
 80144d4:	4605      	mov	r5, r0
 80144d6:	2800      	cmp	r0, #0
 80144d8:	f43f ae7a 	beq.w	80141d0 <_strtod_l+0x488>
 80144dc:	68c3      	ldr	r3, [r0, #12]
 80144de:	930b      	str	r3, [sp, #44]	; 0x2c
 80144e0:	2300      	movs	r3, #0
 80144e2:	60c3      	str	r3, [r0, #12]
 80144e4:	4659      	mov	r1, fp
 80144e6:	f7ff fa2b 	bl	8013940 <__mcmp>
 80144ea:	2800      	cmp	r0, #0
 80144ec:	da60      	bge.n	80145b0 <_strtod_l+0x868>
 80144ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80144f0:	ea53 0308 	orrs.w	r3, r3, r8
 80144f4:	f040 8084 	bne.w	8014600 <_strtod_l+0x8b8>
 80144f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d17f      	bne.n	8014600 <_strtod_l+0x8b8>
 8014500:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014504:	0d1b      	lsrs	r3, r3, #20
 8014506:	051b      	lsls	r3, r3, #20
 8014508:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801450c:	d978      	bls.n	8014600 <_strtod_l+0x8b8>
 801450e:	696b      	ldr	r3, [r5, #20]
 8014510:	b913      	cbnz	r3, 8014518 <_strtod_l+0x7d0>
 8014512:	692b      	ldr	r3, [r5, #16]
 8014514:	2b01      	cmp	r3, #1
 8014516:	dd73      	ble.n	8014600 <_strtod_l+0x8b8>
 8014518:	4629      	mov	r1, r5
 801451a:	2201      	movs	r2, #1
 801451c:	4620      	mov	r0, r4
 801451e:	f7ff f9a3 	bl	8013868 <__lshift>
 8014522:	4659      	mov	r1, fp
 8014524:	4605      	mov	r5, r0
 8014526:	f7ff fa0b 	bl	8013940 <__mcmp>
 801452a:	2800      	cmp	r0, #0
 801452c:	dd68      	ble.n	8014600 <_strtod_l+0x8b8>
 801452e:	9904      	ldr	r1, [sp, #16]
 8014530:	4a54      	ldr	r2, [pc, #336]	; (8014684 <_strtod_l+0x93c>)
 8014532:	464b      	mov	r3, r9
 8014534:	2900      	cmp	r1, #0
 8014536:	f000 8084 	beq.w	8014642 <_strtod_l+0x8fa>
 801453a:	ea02 0109 	and.w	r1, r2, r9
 801453e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014542:	dc7e      	bgt.n	8014642 <_strtod_l+0x8fa>
 8014544:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014548:	f77f aeb3 	ble.w	80142b2 <_strtod_l+0x56a>
 801454c:	4b4e      	ldr	r3, [pc, #312]	; (8014688 <_strtod_l+0x940>)
 801454e:	4640      	mov	r0, r8
 8014550:	4649      	mov	r1, r9
 8014552:	2200      	movs	r2, #0
 8014554:	f7ec f878 	bl	8000648 <__aeabi_dmul>
 8014558:	4b4a      	ldr	r3, [pc, #296]	; (8014684 <_strtod_l+0x93c>)
 801455a:	400b      	ands	r3, r1
 801455c:	4680      	mov	r8, r0
 801455e:	4689      	mov	r9, r1
 8014560:	2b00      	cmp	r3, #0
 8014562:	f47f ae3f 	bne.w	80141e4 <_strtod_l+0x49c>
 8014566:	2322      	movs	r3, #34	; 0x22
 8014568:	6023      	str	r3, [r4, #0]
 801456a:	e63b      	b.n	80141e4 <_strtod_l+0x49c>
 801456c:	f04f 32ff 	mov.w	r2, #4294967295
 8014570:	fa02 f303 	lsl.w	r3, r2, r3
 8014574:	ea03 0808 	and.w	r8, r3, r8
 8014578:	e6e8      	b.n	801434c <_strtod_l+0x604>
 801457a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 801457e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014582:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014586:	36e2      	adds	r6, #226	; 0xe2
 8014588:	fa01 f306 	lsl.w	r3, r1, r6
 801458c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8014590:	e748      	b.n	8014424 <_strtod_l+0x6dc>
 8014592:	2100      	movs	r1, #0
 8014594:	2301      	movs	r3, #1
 8014596:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801459a:	e743      	b.n	8014424 <_strtod_l+0x6dc>
 801459c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801459e:	4632      	mov	r2, r6
 80145a0:	4620      	mov	r0, r4
 80145a2:	f7ff f961 	bl	8013868 <__lshift>
 80145a6:	9016      	str	r0, [sp, #88]	; 0x58
 80145a8:	2800      	cmp	r0, #0
 80145aa:	f47f af6b 	bne.w	8014484 <_strtod_l+0x73c>
 80145ae:	e60f      	b.n	80141d0 <_strtod_l+0x488>
 80145b0:	46ca      	mov	sl, r9
 80145b2:	d171      	bne.n	8014698 <_strtod_l+0x950>
 80145b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80145b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80145ba:	b352      	cbz	r2, 8014612 <_strtod_l+0x8ca>
 80145bc:	4a33      	ldr	r2, [pc, #204]	; (801468c <_strtod_l+0x944>)
 80145be:	4293      	cmp	r3, r2
 80145c0:	d12a      	bne.n	8014618 <_strtod_l+0x8d0>
 80145c2:	9b04      	ldr	r3, [sp, #16]
 80145c4:	4641      	mov	r1, r8
 80145c6:	b1fb      	cbz	r3, 8014608 <_strtod_l+0x8c0>
 80145c8:	4b2e      	ldr	r3, [pc, #184]	; (8014684 <_strtod_l+0x93c>)
 80145ca:	ea09 0303 	and.w	r3, r9, r3
 80145ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80145d2:	f04f 32ff 	mov.w	r2, #4294967295
 80145d6:	d81a      	bhi.n	801460e <_strtod_l+0x8c6>
 80145d8:	0d1b      	lsrs	r3, r3, #20
 80145da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80145de:	fa02 f303 	lsl.w	r3, r2, r3
 80145e2:	4299      	cmp	r1, r3
 80145e4:	d118      	bne.n	8014618 <_strtod_l+0x8d0>
 80145e6:	4b2a      	ldr	r3, [pc, #168]	; (8014690 <_strtod_l+0x948>)
 80145e8:	459a      	cmp	sl, r3
 80145ea:	d102      	bne.n	80145f2 <_strtod_l+0x8aa>
 80145ec:	3101      	adds	r1, #1
 80145ee:	f43f adef 	beq.w	80141d0 <_strtod_l+0x488>
 80145f2:	4b24      	ldr	r3, [pc, #144]	; (8014684 <_strtod_l+0x93c>)
 80145f4:	ea0a 0303 	and.w	r3, sl, r3
 80145f8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80145fc:	f04f 0800 	mov.w	r8, #0
 8014600:	9b04      	ldr	r3, [sp, #16]
 8014602:	2b00      	cmp	r3, #0
 8014604:	d1a2      	bne.n	801454c <_strtod_l+0x804>
 8014606:	e5ed      	b.n	80141e4 <_strtod_l+0x49c>
 8014608:	f04f 33ff 	mov.w	r3, #4294967295
 801460c:	e7e9      	b.n	80145e2 <_strtod_l+0x89a>
 801460e:	4613      	mov	r3, r2
 8014610:	e7e7      	b.n	80145e2 <_strtod_l+0x89a>
 8014612:	ea53 0308 	orrs.w	r3, r3, r8
 8014616:	d08a      	beq.n	801452e <_strtod_l+0x7e6>
 8014618:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801461a:	b1e3      	cbz	r3, 8014656 <_strtod_l+0x90e>
 801461c:	ea13 0f0a 	tst.w	r3, sl
 8014620:	d0ee      	beq.n	8014600 <_strtod_l+0x8b8>
 8014622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014624:	9a04      	ldr	r2, [sp, #16]
 8014626:	4640      	mov	r0, r8
 8014628:	4649      	mov	r1, r9
 801462a:	b1c3      	cbz	r3, 801465e <_strtod_l+0x916>
 801462c:	f7ff fb6f 	bl	8013d0e <sulp>
 8014630:	4602      	mov	r2, r0
 8014632:	460b      	mov	r3, r1
 8014634:	ec51 0b18 	vmov	r0, r1, d8
 8014638:	f7eb fe50 	bl	80002dc <__adddf3>
 801463c:	4680      	mov	r8, r0
 801463e:	4689      	mov	r9, r1
 8014640:	e7de      	b.n	8014600 <_strtod_l+0x8b8>
 8014642:	4013      	ands	r3, r2
 8014644:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014648:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801464c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8014650:	f04f 38ff 	mov.w	r8, #4294967295
 8014654:	e7d4      	b.n	8014600 <_strtod_l+0x8b8>
 8014656:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014658:	ea13 0f08 	tst.w	r3, r8
 801465c:	e7e0      	b.n	8014620 <_strtod_l+0x8d8>
 801465e:	f7ff fb56 	bl	8013d0e <sulp>
 8014662:	4602      	mov	r2, r0
 8014664:	460b      	mov	r3, r1
 8014666:	ec51 0b18 	vmov	r0, r1, d8
 801466a:	f7eb fe35 	bl	80002d8 <__aeabi_dsub>
 801466e:	2200      	movs	r2, #0
 8014670:	2300      	movs	r3, #0
 8014672:	4680      	mov	r8, r0
 8014674:	4689      	mov	r9, r1
 8014676:	f7ec fa4f 	bl	8000b18 <__aeabi_dcmpeq>
 801467a:	2800      	cmp	r0, #0
 801467c:	d0c0      	beq.n	8014600 <_strtod_l+0x8b8>
 801467e:	e618      	b.n	80142b2 <_strtod_l+0x56a>
 8014680:	fffffc02 	.word	0xfffffc02
 8014684:	7ff00000 	.word	0x7ff00000
 8014688:	39500000 	.word	0x39500000
 801468c:	000fffff 	.word	0x000fffff
 8014690:	7fefffff 	.word	0x7fefffff
 8014694:	08018b50 	.word	0x08018b50
 8014698:	4659      	mov	r1, fp
 801469a:	4628      	mov	r0, r5
 801469c:	f7ff fac0 	bl	8013c20 <__ratio>
 80146a0:	ec57 6b10 	vmov	r6, r7, d0
 80146a4:	ee10 0a10 	vmov	r0, s0
 80146a8:	2200      	movs	r2, #0
 80146aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80146ae:	4639      	mov	r1, r7
 80146b0:	f7ec fa46 	bl	8000b40 <__aeabi_dcmple>
 80146b4:	2800      	cmp	r0, #0
 80146b6:	d071      	beq.n	801479c <_strtod_l+0xa54>
 80146b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d17c      	bne.n	80147b8 <_strtod_l+0xa70>
 80146be:	f1b8 0f00 	cmp.w	r8, #0
 80146c2:	d15a      	bne.n	801477a <_strtod_l+0xa32>
 80146c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	d15d      	bne.n	8014788 <_strtod_l+0xa40>
 80146cc:	4b90      	ldr	r3, [pc, #576]	; (8014910 <_strtod_l+0xbc8>)
 80146ce:	2200      	movs	r2, #0
 80146d0:	4630      	mov	r0, r6
 80146d2:	4639      	mov	r1, r7
 80146d4:	f7ec fa2a 	bl	8000b2c <__aeabi_dcmplt>
 80146d8:	2800      	cmp	r0, #0
 80146da:	d15c      	bne.n	8014796 <_strtod_l+0xa4e>
 80146dc:	4630      	mov	r0, r6
 80146de:	4639      	mov	r1, r7
 80146e0:	4b8c      	ldr	r3, [pc, #560]	; (8014914 <_strtod_l+0xbcc>)
 80146e2:	2200      	movs	r2, #0
 80146e4:	f7eb ffb0 	bl	8000648 <__aeabi_dmul>
 80146e8:	4606      	mov	r6, r0
 80146ea:	460f      	mov	r7, r1
 80146ec:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80146f0:	9606      	str	r6, [sp, #24]
 80146f2:	9307      	str	r3, [sp, #28]
 80146f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80146f8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80146fc:	4b86      	ldr	r3, [pc, #536]	; (8014918 <_strtod_l+0xbd0>)
 80146fe:	ea0a 0303 	and.w	r3, sl, r3
 8014702:	930d      	str	r3, [sp, #52]	; 0x34
 8014704:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014706:	4b85      	ldr	r3, [pc, #532]	; (801491c <_strtod_l+0xbd4>)
 8014708:	429a      	cmp	r2, r3
 801470a:	f040 8090 	bne.w	801482e <_strtod_l+0xae6>
 801470e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8014712:	ec49 8b10 	vmov	d0, r8, r9
 8014716:	f7ff f9b9 	bl	8013a8c <__ulp>
 801471a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801471e:	ec51 0b10 	vmov	r0, r1, d0
 8014722:	f7eb ff91 	bl	8000648 <__aeabi_dmul>
 8014726:	4642      	mov	r2, r8
 8014728:	464b      	mov	r3, r9
 801472a:	f7eb fdd7 	bl	80002dc <__adddf3>
 801472e:	460b      	mov	r3, r1
 8014730:	4979      	ldr	r1, [pc, #484]	; (8014918 <_strtod_l+0xbd0>)
 8014732:	4a7b      	ldr	r2, [pc, #492]	; (8014920 <_strtod_l+0xbd8>)
 8014734:	4019      	ands	r1, r3
 8014736:	4291      	cmp	r1, r2
 8014738:	4680      	mov	r8, r0
 801473a:	d944      	bls.n	80147c6 <_strtod_l+0xa7e>
 801473c:	ee18 2a90 	vmov	r2, s17
 8014740:	4b78      	ldr	r3, [pc, #480]	; (8014924 <_strtod_l+0xbdc>)
 8014742:	429a      	cmp	r2, r3
 8014744:	d104      	bne.n	8014750 <_strtod_l+0xa08>
 8014746:	ee18 3a10 	vmov	r3, s16
 801474a:	3301      	adds	r3, #1
 801474c:	f43f ad40 	beq.w	80141d0 <_strtod_l+0x488>
 8014750:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8014924 <_strtod_l+0xbdc>
 8014754:	f04f 38ff 	mov.w	r8, #4294967295
 8014758:	9916      	ldr	r1, [sp, #88]	; 0x58
 801475a:	4620      	mov	r0, r4
 801475c:	f7fe fe6a 	bl	8013434 <_Bfree>
 8014760:	9905      	ldr	r1, [sp, #20]
 8014762:	4620      	mov	r0, r4
 8014764:	f7fe fe66 	bl	8013434 <_Bfree>
 8014768:	4659      	mov	r1, fp
 801476a:	4620      	mov	r0, r4
 801476c:	f7fe fe62 	bl	8013434 <_Bfree>
 8014770:	4629      	mov	r1, r5
 8014772:	4620      	mov	r0, r4
 8014774:	f7fe fe5e 	bl	8013434 <_Bfree>
 8014778:	e609      	b.n	801438e <_strtod_l+0x646>
 801477a:	f1b8 0f01 	cmp.w	r8, #1
 801477e:	d103      	bne.n	8014788 <_strtod_l+0xa40>
 8014780:	f1b9 0f00 	cmp.w	r9, #0
 8014784:	f43f ad95 	beq.w	80142b2 <_strtod_l+0x56a>
 8014788:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80148e0 <_strtod_l+0xb98>
 801478c:	4f60      	ldr	r7, [pc, #384]	; (8014910 <_strtod_l+0xbc8>)
 801478e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014792:	2600      	movs	r6, #0
 8014794:	e7ae      	b.n	80146f4 <_strtod_l+0x9ac>
 8014796:	4f5f      	ldr	r7, [pc, #380]	; (8014914 <_strtod_l+0xbcc>)
 8014798:	2600      	movs	r6, #0
 801479a:	e7a7      	b.n	80146ec <_strtod_l+0x9a4>
 801479c:	4b5d      	ldr	r3, [pc, #372]	; (8014914 <_strtod_l+0xbcc>)
 801479e:	4630      	mov	r0, r6
 80147a0:	4639      	mov	r1, r7
 80147a2:	2200      	movs	r2, #0
 80147a4:	f7eb ff50 	bl	8000648 <__aeabi_dmul>
 80147a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80147aa:	4606      	mov	r6, r0
 80147ac:	460f      	mov	r7, r1
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d09c      	beq.n	80146ec <_strtod_l+0x9a4>
 80147b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80147b6:	e79d      	b.n	80146f4 <_strtod_l+0x9ac>
 80147b8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80148e8 <_strtod_l+0xba0>
 80147bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80147c0:	ec57 6b17 	vmov	r6, r7, d7
 80147c4:	e796      	b.n	80146f4 <_strtod_l+0x9ac>
 80147c6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80147ca:	9b04      	ldr	r3, [sp, #16]
 80147cc:	46ca      	mov	sl, r9
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d1c2      	bne.n	8014758 <_strtod_l+0xa10>
 80147d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80147d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80147d8:	0d1b      	lsrs	r3, r3, #20
 80147da:	051b      	lsls	r3, r3, #20
 80147dc:	429a      	cmp	r2, r3
 80147de:	d1bb      	bne.n	8014758 <_strtod_l+0xa10>
 80147e0:	4630      	mov	r0, r6
 80147e2:	4639      	mov	r1, r7
 80147e4:	f7ec fa90 	bl	8000d08 <__aeabi_d2lz>
 80147e8:	f7eb ff00 	bl	80005ec <__aeabi_l2d>
 80147ec:	4602      	mov	r2, r0
 80147ee:	460b      	mov	r3, r1
 80147f0:	4630      	mov	r0, r6
 80147f2:	4639      	mov	r1, r7
 80147f4:	f7eb fd70 	bl	80002d8 <__aeabi_dsub>
 80147f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80147fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80147fe:	ea43 0308 	orr.w	r3, r3, r8
 8014802:	4313      	orrs	r3, r2
 8014804:	4606      	mov	r6, r0
 8014806:	460f      	mov	r7, r1
 8014808:	d054      	beq.n	80148b4 <_strtod_l+0xb6c>
 801480a:	a339      	add	r3, pc, #228	; (adr r3, 80148f0 <_strtod_l+0xba8>)
 801480c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014810:	f7ec f98c 	bl	8000b2c <__aeabi_dcmplt>
 8014814:	2800      	cmp	r0, #0
 8014816:	f47f ace5 	bne.w	80141e4 <_strtod_l+0x49c>
 801481a:	a337      	add	r3, pc, #220	; (adr r3, 80148f8 <_strtod_l+0xbb0>)
 801481c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014820:	4630      	mov	r0, r6
 8014822:	4639      	mov	r1, r7
 8014824:	f7ec f9a0 	bl	8000b68 <__aeabi_dcmpgt>
 8014828:	2800      	cmp	r0, #0
 801482a:	d095      	beq.n	8014758 <_strtod_l+0xa10>
 801482c:	e4da      	b.n	80141e4 <_strtod_l+0x49c>
 801482e:	9b04      	ldr	r3, [sp, #16]
 8014830:	b333      	cbz	r3, 8014880 <_strtod_l+0xb38>
 8014832:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014834:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014838:	d822      	bhi.n	8014880 <_strtod_l+0xb38>
 801483a:	a331      	add	r3, pc, #196	; (adr r3, 8014900 <_strtod_l+0xbb8>)
 801483c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014840:	4630      	mov	r0, r6
 8014842:	4639      	mov	r1, r7
 8014844:	f7ec f97c 	bl	8000b40 <__aeabi_dcmple>
 8014848:	b1a0      	cbz	r0, 8014874 <_strtod_l+0xb2c>
 801484a:	4639      	mov	r1, r7
 801484c:	4630      	mov	r0, r6
 801484e:	f7ec f9d3 	bl	8000bf8 <__aeabi_d2uiz>
 8014852:	2801      	cmp	r0, #1
 8014854:	bf38      	it	cc
 8014856:	2001      	movcc	r0, #1
 8014858:	f7eb fe7c 	bl	8000554 <__aeabi_ui2d>
 801485c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801485e:	4606      	mov	r6, r0
 8014860:	460f      	mov	r7, r1
 8014862:	bb23      	cbnz	r3, 80148ae <_strtod_l+0xb66>
 8014864:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014868:	9010      	str	r0, [sp, #64]	; 0x40
 801486a:	9311      	str	r3, [sp, #68]	; 0x44
 801486c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014870:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8014874:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014876:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014878:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801487c:	1a9b      	subs	r3, r3, r2
 801487e:	930f      	str	r3, [sp, #60]	; 0x3c
 8014880:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014884:	eeb0 0a48 	vmov.f32	s0, s16
 8014888:	eef0 0a68 	vmov.f32	s1, s17
 801488c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8014890:	f7ff f8fc 	bl	8013a8c <__ulp>
 8014894:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014898:	ec53 2b10 	vmov	r2, r3, d0
 801489c:	f7eb fed4 	bl	8000648 <__aeabi_dmul>
 80148a0:	ec53 2b18 	vmov	r2, r3, d8
 80148a4:	f7eb fd1a 	bl	80002dc <__adddf3>
 80148a8:	4680      	mov	r8, r0
 80148aa:	4689      	mov	r9, r1
 80148ac:	e78d      	b.n	80147ca <_strtod_l+0xa82>
 80148ae:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80148b2:	e7db      	b.n	801486c <_strtod_l+0xb24>
 80148b4:	a314      	add	r3, pc, #80	; (adr r3, 8014908 <_strtod_l+0xbc0>)
 80148b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148ba:	f7ec f937 	bl	8000b2c <__aeabi_dcmplt>
 80148be:	e7b3      	b.n	8014828 <_strtod_l+0xae0>
 80148c0:	2300      	movs	r3, #0
 80148c2:	930a      	str	r3, [sp, #40]	; 0x28
 80148c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80148c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80148c8:	6013      	str	r3, [r2, #0]
 80148ca:	f7ff ba7c 	b.w	8013dc6 <_strtod_l+0x7e>
 80148ce:	2a65      	cmp	r2, #101	; 0x65
 80148d0:	f43f ab75 	beq.w	8013fbe <_strtod_l+0x276>
 80148d4:	2a45      	cmp	r2, #69	; 0x45
 80148d6:	f43f ab72 	beq.w	8013fbe <_strtod_l+0x276>
 80148da:	2301      	movs	r3, #1
 80148dc:	f7ff bbaa 	b.w	8014034 <_strtod_l+0x2ec>
 80148e0:	00000000 	.word	0x00000000
 80148e4:	bff00000 	.word	0xbff00000
 80148e8:	00000000 	.word	0x00000000
 80148ec:	3ff00000 	.word	0x3ff00000
 80148f0:	94a03595 	.word	0x94a03595
 80148f4:	3fdfffff 	.word	0x3fdfffff
 80148f8:	35afe535 	.word	0x35afe535
 80148fc:	3fe00000 	.word	0x3fe00000
 8014900:	ffc00000 	.word	0xffc00000
 8014904:	41dfffff 	.word	0x41dfffff
 8014908:	94a03595 	.word	0x94a03595
 801490c:	3fcfffff 	.word	0x3fcfffff
 8014910:	3ff00000 	.word	0x3ff00000
 8014914:	3fe00000 	.word	0x3fe00000
 8014918:	7ff00000 	.word	0x7ff00000
 801491c:	7fe00000 	.word	0x7fe00000
 8014920:	7c9fffff 	.word	0x7c9fffff
 8014924:	7fefffff 	.word	0x7fefffff

08014928 <_strtod_r>:
 8014928:	4b01      	ldr	r3, [pc, #4]	; (8014930 <_strtod_r+0x8>)
 801492a:	f7ff ba0d 	b.w	8013d48 <_strtod_l>
 801492e:	bf00      	nop
 8014930:	200002b8 	.word	0x200002b8

08014934 <_strtol_l.constprop.0>:
 8014934:	2b01      	cmp	r3, #1
 8014936:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801493a:	d001      	beq.n	8014940 <_strtol_l.constprop.0+0xc>
 801493c:	2b24      	cmp	r3, #36	; 0x24
 801493e:	d906      	bls.n	801494e <_strtol_l.constprop.0+0x1a>
 8014940:	f7fd fd7c 	bl	801243c <__errno>
 8014944:	2316      	movs	r3, #22
 8014946:	6003      	str	r3, [r0, #0]
 8014948:	2000      	movs	r0, #0
 801494a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801494e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8014a34 <_strtol_l.constprop.0+0x100>
 8014952:	460d      	mov	r5, r1
 8014954:	462e      	mov	r6, r5
 8014956:	f815 4b01 	ldrb.w	r4, [r5], #1
 801495a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801495e:	f017 0708 	ands.w	r7, r7, #8
 8014962:	d1f7      	bne.n	8014954 <_strtol_l.constprop.0+0x20>
 8014964:	2c2d      	cmp	r4, #45	; 0x2d
 8014966:	d132      	bne.n	80149ce <_strtol_l.constprop.0+0x9a>
 8014968:	782c      	ldrb	r4, [r5, #0]
 801496a:	2701      	movs	r7, #1
 801496c:	1cb5      	adds	r5, r6, #2
 801496e:	2b00      	cmp	r3, #0
 8014970:	d05b      	beq.n	8014a2a <_strtol_l.constprop.0+0xf6>
 8014972:	2b10      	cmp	r3, #16
 8014974:	d109      	bne.n	801498a <_strtol_l.constprop.0+0x56>
 8014976:	2c30      	cmp	r4, #48	; 0x30
 8014978:	d107      	bne.n	801498a <_strtol_l.constprop.0+0x56>
 801497a:	782c      	ldrb	r4, [r5, #0]
 801497c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8014980:	2c58      	cmp	r4, #88	; 0x58
 8014982:	d14d      	bne.n	8014a20 <_strtol_l.constprop.0+0xec>
 8014984:	786c      	ldrb	r4, [r5, #1]
 8014986:	2310      	movs	r3, #16
 8014988:	3502      	adds	r5, #2
 801498a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801498e:	f108 38ff 	add.w	r8, r8, #4294967295
 8014992:	f04f 0e00 	mov.w	lr, #0
 8014996:	fbb8 f9f3 	udiv	r9, r8, r3
 801499a:	4676      	mov	r6, lr
 801499c:	fb03 8a19 	mls	sl, r3, r9, r8
 80149a0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80149a4:	f1bc 0f09 	cmp.w	ip, #9
 80149a8:	d816      	bhi.n	80149d8 <_strtol_l.constprop.0+0xa4>
 80149aa:	4664      	mov	r4, ip
 80149ac:	42a3      	cmp	r3, r4
 80149ae:	dd24      	ble.n	80149fa <_strtol_l.constprop.0+0xc6>
 80149b0:	f1be 3fff 	cmp.w	lr, #4294967295
 80149b4:	d008      	beq.n	80149c8 <_strtol_l.constprop.0+0x94>
 80149b6:	45b1      	cmp	r9, r6
 80149b8:	d31c      	bcc.n	80149f4 <_strtol_l.constprop.0+0xc0>
 80149ba:	d101      	bne.n	80149c0 <_strtol_l.constprop.0+0x8c>
 80149bc:	45a2      	cmp	sl, r4
 80149be:	db19      	blt.n	80149f4 <_strtol_l.constprop.0+0xc0>
 80149c0:	fb06 4603 	mla	r6, r6, r3, r4
 80149c4:	f04f 0e01 	mov.w	lr, #1
 80149c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80149cc:	e7e8      	b.n	80149a0 <_strtol_l.constprop.0+0x6c>
 80149ce:	2c2b      	cmp	r4, #43	; 0x2b
 80149d0:	bf04      	itt	eq
 80149d2:	782c      	ldrbeq	r4, [r5, #0]
 80149d4:	1cb5      	addeq	r5, r6, #2
 80149d6:	e7ca      	b.n	801496e <_strtol_l.constprop.0+0x3a>
 80149d8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80149dc:	f1bc 0f19 	cmp.w	ip, #25
 80149e0:	d801      	bhi.n	80149e6 <_strtol_l.constprop.0+0xb2>
 80149e2:	3c37      	subs	r4, #55	; 0x37
 80149e4:	e7e2      	b.n	80149ac <_strtol_l.constprop.0+0x78>
 80149e6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80149ea:	f1bc 0f19 	cmp.w	ip, #25
 80149ee:	d804      	bhi.n	80149fa <_strtol_l.constprop.0+0xc6>
 80149f0:	3c57      	subs	r4, #87	; 0x57
 80149f2:	e7db      	b.n	80149ac <_strtol_l.constprop.0+0x78>
 80149f4:	f04f 3eff 	mov.w	lr, #4294967295
 80149f8:	e7e6      	b.n	80149c8 <_strtol_l.constprop.0+0x94>
 80149fa:	f1be 3fff 	cmp.w	lr, #4294967295
 80149fe:	d105      	bne.n	8014a0c <_strtol_l.constprop.0+0xd8>
 8014a00:	2322      	movs	r3, #34	; 0x22
 8014a02:	6003      	str	r3, [r0, #0]
 8014a04:	4646      	mov	r6, r8
 8014a06:	b942      	cbnz	r2, 8014a1a <_strtol_l.constprop.0+0xe6>
 8014a08:	4630      	mov	r0, r6
 8014a0a:	e79e      	b.n	801494a <_strtol_l.constprop.0+0x16>
 8014a0c:	b107      	cbz	r7, 8014a10 <_strtol_l.constprop.0+0xdc>
 8014a0e:	4276      	negs	r6, r6
 8014a10:	2a00      	cmp	r2, #0
 8014a12:	d0f9      	beq.n	8014a08 <_strtol_l.constprop.0+0xd4>
 8014a14:	f1be 0f00 	cmp.w	lr, #0
 8014a18:	d000      	beq.n	8014a1c <_strtol_l.constprop.0+0xe8>
 8014a1a:	1e69      	subs	r1, r5, #1
 8014a1c:	6011      	str	r1, [r2, #0]
 8014a1e:	e7f3      	b.n	8014a08 <_strtol_l.constprop.0+0xd4>
 8014a20:	2430      	movs	r4, #48	; 0x30
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	d1b1      	bne.n	801498a <_strtol_l.constprop.0+0x56>
 8014a26:	2308      	movs	r3, #8
 8014a28:	e7af      	b.n	801498a <_strtol_l.constprop.0+0x56>
 8014a2a:	2c30      	cmp	r4, #48	; 0x30
 8014a2c:	d0a5      	beq.n	801497a <_strtol_l.constprop.0+0x46>
 8014a2e:	230a      	movs	r3, #10
 8014a30:	e7ab      	b.n	801498a <_strtol_l.constprop.0+0x56>
 8014a32:	bf00      	nop
 8014a34:	08018b79 	.word	0x08018b79

08014a38 <_strtol_r>:
 8014a38:	f7ff bf7c 	b.w	8014934 <_strtol_l.constprop.0>

08014a3c <__ssputs_r>:
 8014a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a40:	688e      	ldr	r6, [r1, #8]
 8014a42:	461f      	mov	r7, r3
 8014a44:	42be      	cmp	r6, r7
 8014a46:	680b      	ldr	r3, [r1, #0]
 8014a48:	4682      	mov	sl, r0
 8014a4a:	460c      	mov	r4, r1
 8014a4c:	4690      	mov	r8, r2
 8014a4e:	d82c      	bhi.n	8014aaa <__ssputs_r+0x6e>
 8014a50:	898a      	ldrh	r2, [r1, #12]
 8014a52:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014a56:	d026      	beq.n	8014aa6 <__ssputs_r+0x6a>
 8014a58:	6965      	ldr	r5, [r4, #20]
 8014a5a:	6909      	ldr	r1, [r1, #16]
 8014a5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014a60:	eba3 0901 	sub.w	r9, r3, r1
 8014a64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014a68:	1c7b      	adds	r3, r7, #1
 8014a6a:	444b      	add	r3, r9
 8014a6c:	106d      	asrs	r5, r5, #1
 8014a6e:	429d      	cmp	r5, r3
 8014a70:	bf38      	it	cc
 8014a72:	461d      	movcc	r5, r3
 8014a74:	0553      	lsls	r3, r2, #21
 8014a76:	d527      	bpl.n	8014ac8 <__ssputs_r+0x8c>
 8014a78:	4629      	mov	r1, r5
 8014a7a:	f7fe fc0f 	bl	801329c <_malloc_r>
 8014a7e:	4606      	mov	r6, r0
 8014a80:	b360      	cbz	r0, 8014adc <__ssputs_r+0xa0>
 8014a82:	6921      	ldr	r1, [r4, #16]
 8014a84:	464a      	mov	r2, r9
 8014a86:	f7fd fd06 	bl	8012496 <memcpy>
 8014a8a:	89a3      	ldrh	r3, [r4, #12]
 8014a8c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014a90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a94:	81a3      	strh	r3, [r4, #12]
 8014a96:	6126      	str	r6, [r4, #16]
 8014a98:	6165      	str	r5, [r4, #20]
 8014a9a:	444e      	add	r6, r9
 8014a9c:	eba5 0509 	sub.w	r5, r5, r9
 8014aa0:	6026      	str	r6, [r4, #0]
 8014aa2:	60a5      	str	r5, [r4, #8]
 8014aa4:	463e      	mov	r6, r7
 8014aa6:	42be      	cmp	r6, r7
 8014aa8:	d900      	bls.n	8014aac <__ssputs_r+0x70>
 8014aaa:	463e      	mov	r6, r7
 8014aac:	6820      	ldr	r0, [r4, #0]
 8014aae:	4632      	mov	r2, r6
 8014ab0:	4641      	mov	r1, r8
 8014ab2:	f000 f9c9 	bl	8014e48 <memmove>
 8014ab6:	68a3      	ldr	r3, [r4, #8]
 8014ab8:	1b9b      	subs	r3, r3, r6
 8014aba:	60a3      	str	r3, [r4, #8]
 8014abc:	6823      	ldr	r3, [r4, #0]
 8014abe:	4433      	add	r3, r6
 8014ac0:	6023      	str	r3, [r4, #0]
 8014ac2:	2000      	movs	r0, #0
 8014ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ac8:	462a      	mov	r2, r5
 8014aca:	f000 fd9e 	bl	801560a <_realloc_r>
 8014ace:	4606      	mov	r6, r0
 8014ad0:	2800      	cmp	r0, #0
 8014ad2:	d1e0      	bne.n	8014a96 <__ssputs_r+0x5a>
 8014ad4:	6921      	ldr	r1, [r4, #16]
 8014ad6:	4650      	mov	r0, sl
 8014ad8:	f7fe fb6c 	bl	80131b4 <_free_r>
 8014adc:	230c      	movs	r3, #12
 8014ade:	f8ca 3000 	str.w	r3, [sl]
 8014ae2:	89a3      	ldrh	r3, [r4, #12]
 8014ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014ae8:	81a3      	strh	r3, [r4, #12]
 8014aea:	f04f 30ff 	mov.w	r0, #4294967295
 8014aee:	e7e9      	b.n	8014ac4 <__ssputs_r+0x88>

08014af0 <_svfiprintf_r>:
 8014af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014af4:	4698      	mov	r8, r3
 8014af6:	898b      	ldrh	r3, [r1, #12]
 8014af8:	061b      	lsls	r3, r3, #24
 8014afa:	b09d      	sub	sp, #116	; 0x74
 8014afc:	4607      	mov	r7, r0
 8014afe:	460d      	mov	r5, r1
 8014b00:	4614      	mov	r4, r2
 8014b02:	d50e      	bpl.n	8014b22 <_svfiprintf_r+0x32>
 8014b04:	690b      	ldr	r3, [r1, #16]
 8014b06:	b963      	cbnz	r3, 8014b22 <_svfiprintf_r+0x32>
 8014b08:	2140      	movs	r1, #64	; 0x40
 8014b0a:	f7fe fbc7 	bl	801329c <_malloc_r>
 8014b0e:	6028      	str	r0, [r5, #0]
 8014b10:	6128      	str	r0, [r5, #16]
 8014b12:	b920      	cbnz	r0, 8014b1e <_svfiprintf_r+0x2e>
 8014b14:	230c      	movs	r3, #12
 8014b16:	603b      	str	r3, [r7, #0]
 8014b18:	f04f 30ff 	mov.w	r0, #4294967295
 8014b1c:	e0d0      	b.n	8014cc0 <_svfiprintf_r+0x1d0>
 8014b1e:	2340      	movs	r3, #64	; 0x40
 8014b20:	616b      	str	r3, [r5, #20]
 8014b22:	2300      	movs	r3, #0
 8014b24:	9309      	str	r3, [sp, #36]	; 0x24
 8014b26:	2320      	movs	r3, #32
 8014b28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014b2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014b30:	2330      	movs	r3, #48	; 0x30
 8014b32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8014cd8 <_svfiprintf_r+0x1e8>
 8014b36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014b3a:	f04f 0901 	mov.w	r9, #1
 8014b3e:	4623      	mov	r3, r4
 8014b40:	469a      	mov	sl, r3
 8014b42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014b46:	b10a      	cbz	r2, 8014b4c <_svfiprintf_r+0x5c>
 8014b48:	2a25      	cmp	r2, #37	; 0x25
 8014b4a:	d1f9      	bne.n	8014b40 <_svfiprintf_r+0x50>
 8014b4c:	ebba 0b04 	subs.w	fp, sl, r4
 8014b50:	d00b      	beq.n	8014b6a <_svfiprintf_r+0x7a>
 8014b52:	465b      	mov	r3, fp
 8014b54:	4622      	mov	r2, r4
 8014b56:	4629      	mov	r1, r5
 8014b58:	4638      	mov	r0, r7
 8014b5a:	f7ff ff6f 	bl	8014a3c <__ssputs_r>
 8014b5e:	3001      	adds	r0, #1
 8014b60:	f000 80a9 	beq.w	8014cb6 <_svfiprintf_r+0x1c6>
 8014b64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014b66:	445a      	add	r2, fp
 8014b68:	9209      	str	r2, [sp, #36]	; 0x24
 8014b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	f000 80a1 	beq.w	8014cb6 <_svfiprintf_r+0x1c6>
 8014b74:	2300      	movs	r3, #0
 8014b76:	f04f 32ff 	mov.w	r2, #4294967295
 8014b7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014b7e:	f10a 0a01 	add.w	sl, sl, #1
 8014b82:	9304      	str	r3, [sp, #16]
 8014b84:	9307      	str	r3, [sp, #28]
 8014b86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014b8a:	931a      	str	r3, [sp, #104]	; 0x68
 8014b8c:	4654      	mov	r4, sl
 8014b8e:	2205      	movs	r2, #5
 8014b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b94:	4850      	ldr	r0, [pc, #320]	; (8014cd8 <_svfiprintf_r+0x1e8>)
 8014b96:	f7eb fb43 	bl	8000220 <memchr>
 8014b9a:	9a04      	ldr	r2, [sp, #16]
 8014b9c:	b9d8      	cbnz	r0, 8014bd6 <_svfiprintf_r+0xe6>
 8014b9e:	06d0      	lsls	r0, r2, #27
 8014ba0:	bf44      	itt	mi
 8014ba2:	2320      	movmi	r3, #32
 8014ba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014ba8:	0711      	lsls	r1, r2, #28
 8014baa:	bf44      	itt	mi
 8014bac:	232b      	movmi	r3, #43	; 0x2b
 8014bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8014bb6:	2b2a      	cmp	r3, #42	; 0x2a
 8014bb8:	d015      	beq.n	8014be6 <_svfiprintf_r+0xf6>
 8014bba:	9a07      	ldr	r2, [sp, #28]
 8014bbc:	4654      	mov	r4, sl
 8014bbe:	2000      	movs	r0, #0
 8014bc0:	f04f 0c0a 	mov.w	ip, #10
 8014bc4:	4621      	mov	r1, r4
 8014bc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014bca:	3b30      	subs	r3, #48	; 0x30
 8014bcc:	2b09      	cmp	r3, #9
 8014bce:	d94d      	bls.n	8014c6c <_svfiprintf_r+0x17c>
 8014bd0:	b1b0      	cbz	r0, 8014c00 <_svfiprintf_r+0x110>
 8014bd2:	9207      	str	r2, [sp, #28]
 8014bd4:	e014      	b.n	8014c00 <_svfiprintf_r+0x110>
 8014bd6:	eba0 0308 	sub.w	r3, r0, r8
 8014bda:	fa09 f303 	lsl.w	r3, r9, r3
 8014bde:	4313      	orrs	r3, r2
 8014be0:	9304      	str	r3, [sp, #16]
 8014be2:	46a2      	mov	sl, r4
 8014be4:	e7d2      	b.n	8014b8c <_svfiprintf_r+0x9c>
 8014be6:	9b03      	ldr	r3, [sp, #12]
 8014be8:	1d19      	adds	r1, r3, #4
 8014bea:	681b      	ldr	r3, [r3, #0]
 8014bec:	9103      	str	r1, [sp, #12]
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	bfbb      	ittet	lt
 8014bf2:	425b      	neglt	r3, r3
 8014bf4:	f042 0202 	orrlt.w	r2, r2, #2
 8014bf8:	9307      	strge	r3, [sp, #28]
 8014bfa:	9307      	strlt	r3, [sp, #28]
 8014bfc:	bfb8      	it	lt
 8014bfe:	9204      	strlt	r2, [sp, #16]
 8014c00:	7823      	ldrb	r3, [r4, #0]
 8014c02:	2b2e      	cmp	r3, #46	; 0x2e
 8014c04:	d10c      	bne.n	8014c20 <_svfiprintf_r+0x130>
 8014c06:	7863      	ldrb	r3, [r4, #1]
 8014c08:	2b2a      	cmp	r3, #42	; 0x2a
 8014c0a:	d134      	bne.n	8014c76 <_svfiprintf_r+0x186>
 8014c0c:	9b03      	ldr	r3, [sp, #12]
 8014c0e:	1d1a      	adds	r2, r3, #4
 8014c10:	681b      	ldr	r3, [r3, #0]
 8014c12:	9203      	str	r2, [sp, #12]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	bfb8      	it	lt
 8014c18:	f04f 33ff 	movlt.w	r3, #4294967295
 8014c1c:	3402      	adds	r4, #2
 8014c1e:	9305      	str	r3, [sp, #20]
 8014c20:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8014ce8 <_svfiprintf_r+0x1f8>
 8014c24:	7821      	ldrb	r1, [r4, #0]
 8014c26:	2203      	movs	r2, #3
 8014c28:	4650      	mov	r0, sl
 8014c2a:	f7eb faf9 	bl	8000220 <memchr>
 8014c2e:	b138      	cbz	r0, 8014c40 <_svfiprintf_r+0x150>
 8014c30:	9b04      	ldr	r3, [sp, #16]
 8014c32:	eba0 000a 	sub.w	r0, r0, sl
 8014c36:	2240      	movs	r2, #64	; 0x40
 8014c38:	4082      	lsls	r2, r0
 8014c3a:	4313      	orrs	r3, r2
 8014c3c:	3401      	adds	r4, #1
 8014c3e:	9304      	str	r3, [sp, #16]
 8014c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c44:	4825      	ldr	r0, [pc, #148]	; (8014cdc <_svfiprintf_r+0x1ec>)
 8014c46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014c4a:	2206      	movs	r2, #6
 8014c4c:	f7eb fae8 	bl	8000220 <memchr>
 8014c50:	2800      	cmp	r0, #0
 8014c52:	d038      	beq.n	8014cc6 <_svfiprintf_r+0x1d6>
 8014c54:	4b22      	ldr	r3, [pc, #136]	; (8014ce0 <_svfiprintf_r+0x1f0>)
 8014c56:	bb1b      	cbnz	r3, 8014ca0 <_svfiprintf_r+0x1b0>
 8014c58:	9b03      	ldr	r3, [sp, #12]
 8014c5a:	3307      	adds	r3, #7
 8014c5c:	f023 0307 	bic.w	r3, r3, #7
 8014c60:	3308      	adds	r3, #8
 8014c62:	9303      	str	r3, [sp, #12]
 8014c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c66:	4433      	add	r3, r6
 8014c68:	9309      	str	r3, [sp, #36]	; 0x24
 8014c6a:	e768      	b.n	8014b3e <_svfiprintf_r+0x4e>
 8014c6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8014c70:	460c      	mov	r4, r1
 8014c72:	2001      	movs	r0, #1
 8014c74:	e7a6      	b.n	8014bc4 <_svfiprintf_r+0xd4>
 8014c76:	2300      	movs	r3, #0
 8014c78:	3401      	adds	r4, #1
 8014c7a:	9305      	str	r3, [sp, #20]
 8014c7c:	4619      	mov	r1, r3
 8014c7e:	f04f 0c0a 	mov.w	ip, #10
 8014c82:	4620      	mov	r0, r4
 8014c84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014c88:	3a30      	subs	r2, #48	; 0x30
 8014c8a:	2a09      	cmp	r2, #9
 8014c8c:	d903      	bls.n	8014c96 <_svfiprintf_r+0x1a6>
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d0c6      	beq.n	8014c20 <_svfiprintf_r+0x130>
 8014c92:	9105      	str	r1, [sp, #20]
 8014c94:	e7c4      	b.n	8014c20 <_svfiprintf_r+0x130>
 8014c96:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c9a:	4604      	mov	r4, r0
 8014c9c:	2301      	movs	r3, #1
 8014c9e:	e7f0      	b.n	8014c82 <_svfiprintf_r+0x192>
 8014ca0:	ab03      	add	r3, sp, #12
 8014ca2:	9300      	str	r3, [sp, #0]
 8014ca4:	462a      	mov	r2, r5
 8014ca6:	4b0f      	ldr	r3, [pc, #60]	; (8014ce4 <_svfiprintf_r+0x1f4>)
 8014ca8:	a904      	add	r1, sp, #16
 8014caa:	4638      	mov	r0, r7
 8014cac:	f7fc fc78 	bl	80115a0 <_printf_float>
 8014cb0:	1c42      	adds	r2, r0, #1
 8014cb2:	4606      	mov	r6, r0
 8014cb4:	d1d6      	bne.n	8014c64 <_svfiprintf_r+0x174>
 8014cb6:	89ab      	ldrh	r3, [r5, #12]
 8014cb8:	065b      	lsls	r3, r3, #25
 8014cba:	f53f af2d 	bmi.w	8014b18 <_svfiprintf_r+0x28>
 8014cbe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014cc0:	b01d      	add	sp, #116	; 0x74
 8014cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cc6:	ab03      	add	r3, sp, #12
 8014cc8:	9300      	str	r3, [sp, #0]
 8014cca:	462a      	mov	r2, r5
 8014ccc:	4b05      	ldr	r3, [pc, #20]	; (8014ce4 <_svfiprintf_r+0x1f4>)
 8014cce:	a904      	add	r1, sp, #16
 8014cd0:	4638      	mov	r0, r7
 8014cd2:	f7fc ff09 	bl	8011ae8 <_printf_i>
 8014cd6:	e7eb      	b.n	8014cb0 <_svfiprintf_r+0x1c0>
 8014cd8:	08018c79 	.word	0x08018c79
 8014cdc:	08018c83 	.word	0x08018c83
 8014ce0:	080115a1 	.word	0x080115a1
 8014ce4:	08014a3d 	.word	0x08014a3d
 8014ce8:	08018c7f 	.word	0x08018c7f

08014cec <__sflush_r>:
 8014cec:	898a      	ldrh	r2, [r1, #12]
 8014cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014cf2:	4605      	mov	r5, r0
 8014cf4:	0710      	lsls	r0, r2, #28
 8014cf6:	460c      	mov	r4, r1
 8014cf8:	d458      	bmi.n	8014dac <__sflush_r+0xc0>
 8014cfa:	684b      	ldr	r3, [r1, #4]
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	dc05      	bgt.n	8014d0c <__sflush_r+0x20>
 8014d00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014d02:	2b00      	cmp	r3, #0
 8014d04:	dc02      	bgt.n	8014d0c <__sflush_r+0x20>
 8014d06:	2000      	movs	r0, #0
 8014d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014d0e:	2e00      	cmp	r6, #0
 8014d10:	d0f9      	beq.n	8014d06 <__sflush_r+0x1a>
 8014d12:	2300      	movs	r3, #0
 8014d14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014d18:	682f      	ldr	r7, [r5, #0]
 8014d1a:	6a21      	ldr	r1, [r4, #32]
 8014d1c:	602b      	str	r3, [r5, #0]
 8014d1e:	d032      	beq.n	8014d86 <__sflush_r+0x9a>
 8014d20:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014d22:	89a3      	ldrh	r3, [r4, #12]
 8014d24:	075a      	lsls	r2, r3, #29
 8014d26:	d505      	bpl.n	8014d34 <__sflush_r+0x48>
 8014d28:	6863      	ldr	r3, [r4, #4]
 8014d2a:	1ac0      	subs	r0, r0, r3
 8014d2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014d2e:	b10b      	cbz	r3, 8014d34 <__sflush_r+0x48>
 8014d30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014d32:	1ac0      	subs	r0, r0, r3
 8014d34:	2300      	movs	r3, #0
 8014d36:	4602      	mov	r2, r0
 8014d38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014d3a:	6a21      	ldr	r1, [r4, #32]
 8014d3c:	4628      	mov	r0, r5
 8014d3e:	47b0      	blx	r6
 8014d40:	1c43      	adds	r3, r0, #1
 8014d42:	89a3      	ldrh	r3, [r4, #12]
 8014d44:	d106      	bne.n	8014d54 <__sflush_r+0x68>
 8014d46:	6829      	ldr	r1, [r5, #0]
 8014d48:	291d      	cmp	r1, #29
 8014d4a:	d82b      	bhi.n	8014da4 <__sflush_r+0xb8>
 8014d4c:	4a29      	ldr	r2, [pc, #164]	; (8014df4 <__sflush_r+0x108>)
 8014d4e:	410a      	asrs	r2, r1
 8014d50:	07d6      	lsls	r6, r2, #31
 8014d52:	d427      	bmi.n	8014da4 <__sflush_r+0xb8>
 8014d54:	2200      	movs	r2, #0
 8014d56:	6062      	str	r2, [r4, #4]
 8014d58:	04d9      	lsls	r1, r3, #19
 8014d5a:	6922      	ldr	r2, [r4, #16]
 8014d5c:	6022      	str	r2, [r4, #0]
 8014d5e:	d504      	bpl.n	8014d6a <__sflush_r+0x7e>
 8014d60:	1c42      	adds	r2, r0, #1
 8014d62:	d101      	bne.n	8014d68 <__sflush_r+0x7c>
 8014d64:	682b      	ldr	r3, [r5, #0]
 8014d66:	b903      	cbnz	r3, 8014d6a <__sflush_r+0x7e>
 8014d68:	6560      	str	r0, [r4, #84]	; 0x54
 8014d6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014d6c:	602f      	str	r7, [r5, #0]
 8014d6e:	2900      	cmp	r1, #0
 8014d70:	d0c9      	beq.n	8014d06 <__sflush_r+0x1a>
 8014d72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014d76:	4299      	cmp	r1, r3
 8014d78:	d002      	beq.n	8014d80 <__sflush_r+0x94>
 8014d7a:	4628      	mov	r0, r5
 8014d7c:	f7fe fa1a 	bl	80131b4 <_free_r>
 8014d80:	2000      	movs	r0, #0
 8014d82:	6360      	str	r0, [r4, #52]	; 0x34
 8014d84:	e7c0      	b.n	8014d08 <__sflush_r+0x1c>
 8014d86:	2301      	movs	r3, #1
 8014d88:	4628      	mov	r0, r5
 8014d8a:	47b0      	blx	r6
 8014d8c:	1c41      	adds	r1, r0, #1
 8014d8e:	d1c8      	bne.n	8014d22 <__sflush_r+0x36>
 8014d90:	682b      	ldr	r3, [r5, #0]
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d0c5      	beq.n	8014d22 <__sflush_r+0x36>
 8014d96:	2b1d      	cmp	r3, #29
 8014d98:	d001      	beq.n	8014d9e <__sflush_r+0xb2>
 8014d9a:	2b16      	cmp	r3, #22
 8014d9c:	d101      	bne.n	8014da2 <__sflush_r+0xb6>
 8014d9e:	602f      	str	r7, [r5, #0]
 8014da0:	e7b1      	b.n	8014d06 <__sflush_r+0x1a>
 8014da2:	89a3      	ldrh	r3, [r4, #12]
 8014da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014da8:	81a3      	strh	r3, [r4, #12]
 8014daa:	e7ad      	b.n	8014d08 <__sflush_r+0x1c>
 8014dac:	690f      	ldr	r7, [r1, #16]
 8014dae:	2f00      	cmp	r7, #0
 8014db0:	d0a9      	beq.n	8014d06 <__sflush_r+0x1a>
 8014db2:	0793      	lsls	r3, r2, #30
 8014db4:	680e      	ldr	r6, [r1, #0]
 8014db6:	bf08      	it	eq
 8014db8:	694b      	ldreq	r3, [r1, #20]
 8014dba:	600f      	str	r7, [r1, #0]
 8014dbc:	bf18      	it	ne
 8014dbe:	2300      	movne	r3, #0
 8014dc0:	eba6 0807 	sub.w	r8, r6, r7
 8014dc4:	608b      	str	r3, [r1, #8]
 8014dc6:	f1b8 0f00 	cmp.w	r8, #0
 8014dca:	dd9c      	ble.n	8014d06 <__sflush_r+0x1a>
 8014dcc:	6a21      	ldr	r1, [r4, #32]
 8014dce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014dd0:	4643      	mov	r3, r8
 8014dd2:	463a      	mov	r2, r7
 8014dd4:	4628      	mov	r0, r5
 8014dd6:	47b0      	blx	r6
 8014dd8:	2800      	cmp	r0, #0
 8014dda:	dc06      	bgt.n	8014dea <__sflush_r+0xfe>
 8014ddc:	89a3      	ldrh	r3, [r4, #12]
 8014dde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014de2:	81a3      	strh	r3, [r4, #12]
 8014de4:	f04f 30ff 	mov.w	r0, #4294967295
 8014de8:	e78e      	b.n	8014d08 <__sflush_r+0x1c>
 8014dea:	4407      	add	r7, r0
 8014dec:	eba8 0800 	sub.w	r8, r8, r0
 8014df0:	e7e9      	b.n	8014dc6 <__sflush_r+0xda>
 8014df2:	bf00      	nop
 8014df4:	dfbffffe 	.word	0xdfbffffe

08014df8 <_fflush_r>:
 8014df8:	b538      	push	{r3, r4, r5, lr}
 8014dfa:	690b      	ldr	r3, [r1, #16]
 8014dfc:	4605      	mov	r5, r0
 8014dfe:	460c      	mov	r4, r1
 8014e00:	b913      	cbnz	r3, 8014e08 <_fflush_r+0x10>
 8014e02:	2500      	movs	r5, #0
 8014e04:	4628      	mov	r0, r5
 8014e06:	bd38      	pop	{r3, r4, r5, pc}
 8014e08:	b118      	cbz	r0, 8014e12 <_fflush_r+0x1a>
 8014e0a:	6a03      	ldr	r3, [r0, #32]
 8014e0c:	b90b      	cbnz	r3, 8014e12 <_fflush_r+0x1a>
 8014e0e:	f7fd fa29 	bl	8012264 <__sinit>
 8014e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	d0f3      	beq.n	8014e02 <_fflush_r+0xa>
 8014e1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014e1c:	07d0      	lsls	r0, r2, #31
 8014e1e:	d404      	bmi.n	8014e2a <_fflush_r+0x32>
 8014e20:	0599      	lsls	r1, r3, #22
 8014e22:	d402      	bmi.n	8014e2a <_fflush_r+0x32>
 8014e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014e26:	f7fd fb34 	bl	8012492 <__retarget_lock_acquire_recursive>
 8014e2a:	4628      	mov	r0, r5
 8014e2c:	4621      	mov	r1, r4
 8014e2e:	f7ff ff5d 	bl	8014cec <__sflush_r>
 8014e32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014e34:	07da      	lsls	r2, r3, #31
 8014e36:	4605      	mov	r5, r0
 8014e38:	d4e4      	bmi.n	8014e04 <_fflush_r+0xc>
 8014e3a:	89a3      	ldrh	r3, [r4, #12]
 8014e3c:	059b      	lsls	r3, r3, #22
 8014e3e:	d4e1      	bmi.n	8014e04 <_fflush_r+0xc>
 8014e40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014e42:	f7fd fb27 	bl	8012494 <__retarget_lock_release_recursive>
 8014e46:	e7dd      	b.n	8014e04 <_fflush_r+0xc>

08014e48 <memmove>:
 8014e48:	4288      	cmp	r0, r1
 8014e4a:	b510      	push	{r4, lr}
 8014e4c:	eb01 0402 	add.w	r4, r1, r2
 8014e50:	d902      	bls.n	8014e58 <memmove+0x10>
 8014e52:	4284      	cmp	r4, r0
 8014e54:	4623      	mov	r3, r4
 8014e56:	d807      	bhi.n	8014e68 <memmove+0x20>
 8014e58:	1e43      	subs	r3, r0, #1
 8014e5a:	42a1      	cmp	r1, r4
 8014e5c:	d008      	beq.n	8014e70 <memmove+0x28>
 8014e5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014e62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014e66:	e7f8      	b.n	8014e5a <memmove+0x12>
 8014e68:	4402      	add	r2, r0
 8014e6a:	4601      	mov	r1, r0
 8014e6c:	428a      	cmp	r2, r1
 8014e6e:	d100      	bne.n	8014e72 <memmove+0x2a>
 8014e70:	bd10      	pop	{r4, pc}
 8014e72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014e76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014e7a:	e7f7      	b.n	8014e6c <memmove+0x24>

08014e7c <strncmp>:
 8014e7c:	b510      	push	{r4, lr}
 8014e7e:	b16a      	cbz	r2, 8014e9c <strncmp+0x20>
 8014e80:	3901      	subs	r1, #1
 8014e82:	1884      	adds	r4, r0, r2
 8014e84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014e88:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014e8c:	429a      	cmp	r2, r3
 8014e8e:	d103      	bne.n	8014e98 <strncmp+0x1c>
 8014e90:	42a0      	cmp	r0, r4
 8014e92:	d001      	beq.n	8014e98 <strncmp+0x1c>
 8014e94:	2a00      	cmp	r2, #0
 8014e96:	d1f5      	bne.n	8014e84 <strncmp+0x8>
 8014e98:	1ad0      	subs	r0, r2, r3
 8014e9a:	bd10      	pop	{r4, pc}
 8014e9c:	4610      	mov	r0, r2
 8014e9e:	e7fc      	b.n	8014e9a <strncmp+0x1e>

08014ea0 <_sbrk_r>:
 8014ea0:	b538      	push	{r3, r4, r5, lr}
 8014ea2:	4d06      	ldr	r5, [pc, #24]	; (8014ebc <_sbrk_r+0x1c>)
 8014ea4:	2300      	movs	r3, #0
 8014ea6:	4604      	mov	r4, r0
 8014ea8:	4608      	mov	r0, r1
 8014eaa:	602b      	str	r3, [r5, #0]
 8014eac:	f7f1 f900 	bl	80060b0 <_sbrk>
 8014eb0:	1c43      	adds	r3, r0, #1
 8014eb2:	d102      	bne.n	8014eba <_sbrk_r+0x1a>
 8014eb4:	682b      	ldr	r3, [r5, #0]
 8014eb6:	b103      	cbz	r3, 8014eba <_sbrk_r+0x1a>
 8014eb8:	6023      	str	r3, [r4, #0]
 8014eba:	bd38      	pop	{r3, r4, r5, pc}
 8014ebc:	20002750 	.word	0x20002750

08014ec0 <nan>:
 8014ec0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014ec8 <nan+0x8>
 8014ec4:	4770      	bx	lr
 8014ec6:	bf00      	nop
 8014ec8:	00000000 	.word	0x00000000
 8014ecc:	7ff80000 	.word	0x7ff80000

08014ed0 <__assert_func>:
 8014ed0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014ed2:	4614      	mov	r4, r2
 8014ed4:	461a      	mov	r2, r3
 8014ed6:	4b09      	ldr	r3, [pc, #36]	; (8014efc <__assert_func+0x2c>)
 8014ed8:	681b      	ldr	r3, [r3, #0]
 8014eda:	4605      	mov	r5, r0
 8014edc:	68d8      	ldr	r0, [r3, #12]
 8014ede:	b14c      	cbz	r4, 8014ef4 <__assert_func+0x24>
 8014ee0:	4b07      	ldr	r3, [pc, #28]	; (8014f00 <__assert_func+0x30>)
 8014ee2:	9100      	str	r1, [sp, #0]
 8014ee4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014ee8:	4906      	ldr	r1, [pc, #24]	; (8014f04 <__assert_func+0x34>)
 8014eea:	462b      	mov	r3, r5
 8014eec:	f000 fbca 	bl	8015684 <fiprintf>
 8014ef0:	f000 fbda 	bl	80156a8 <abort>
 8014ef4:	4b04      	ldr	r3, [pc, #16]	; (8014f08 <__assert_func+0x38>)
 8014ef6:	461c      	mov	r4, r3
 8014ef8:	e7f3      	b.n	8014ee2 <__assert_func+0x12>
 8014efa:	bf00      	nop
 8014efc:	200002b4 	.word	0x200002b4
 8014f00:	08018c92 	.word	0x08018c92
 8014f04:	08018c9f 	.word	0x08018c9f
 8014f08:	08018ccd 	.word	0x08018ccd

08014f0c <_calloc_r>:
 8014f0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014f0e:	fba1 2402 	umull	r2, r4, r1, r2
 8014f12:	b94c      	cbnz	r4, 8014f28 <_calloc_r+0x1c>
 8014f14:	4611      	mov	r1, r2
 8014f16:	9201      	str	r2, [sp, #4]
 8014f18:	f7fe f9c0 	bl	801329c <_malloc_r>
 8014f1c:	9a01      	ldr	r2, [sp, #4]
 8014f1e:	4605      	mov	r5, r0
 8014f20:	b930      	cbnz	r0, 8014f30 <_calloc_r+0x24>
 8014f22:	4628      	mov	r0, r5
 8014f24:	b003      	add	sp, #12
 8014f26:	bd30      	pop	{r4, r5, pc}
 8014f28:	220c      	movs	r2, #12
 8014f2a:	6002      	str	r2, [r0, #0]
 8014f2c:	2500      	movs	r5, #0
 8014f2e:	e7f8      	b.n	8014f22 <_calloc_r+0x16>
 8014f30:	4621      	mov	r1, r4
 8014f32:	f7fd fa30 	bl	8012396 <memset>
 8014f36:	e7f4      	b.n	8014f22 <_calloc_r+0x16>

08014f38 <rshift>:
 8014f38:	6903      	ldr	r3, [r0, #16]
 8014f3a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014f3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014f42:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014f46:	f100 0414 	add.w	r4, r0, #20
 8014f4a:	dd45      	ble.n	8014fd8 <rshift+0xa0>
 8014f4c:	f011 011f 	ands.w	r1, r1, #31
 8014f50:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014f54:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014f58:	d10c      	bne.n	8014f74 <rshift+0x3c>
 8014f5a:	f100 0710 	add.w	r7, r0, #16
 8014f5e:	4629      	mov	r1, r5
 8014f60:	42b1      	cmp	r1, r6
 8014f62:	d334      	bcc.n	8014fce <rshift+0x96>
 8014f64:	1a9b      	subs	r3, r3, r2
 8014f66:	009b      	lsls	r3, r3, #2
 8014f68:	1eea      	subs	r2, r5, #3
 8014f6a:	4296      	cmp	r6, r2
 8014f6c:	bf38      	it	cc
 8014f6e:	2300      	movcc	r3, #0
 8014f70:	4423      	add	r3, r4
 8014f72:	e015      	b.n	8014fa0 <rshift+0x68>
 8014f74:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014f78:	f1c1 0820 	rsb	r8, r1, #32
 8014f7c:	40cf      	lsrs	r7, r1
 8014f7e:	f105 0e04 	add.w	lr, r5, #4
 8014f82:	46a1      	mov	r9, r4
 8014f84:	4576      	cmp	r6, lr
 8014f86:	46f4      	mov	ip, lr
 8014f88:	d815      	bhi.n	8014fb6 <rshift+0x7e>
 8014f8a:	1a9a      	subs	r2, r3, r2
 8014f8c:	0092      	lsls	r2, r2, #2
 8014f8e:	3a04      	subs	r2, #4
 8014f90:	3501      	adds	r5, #1
 8014f92:	42ae      	cmp	r6, r5
 8014f94:	bf38      	it	cc
 8014f96:	2200      	movcc	r2, #0
 8014f98:	18a3      	adds	r3, r4, r2
 8014f9a:	50a7      	str	r7, [r4, r2]
 8014f9c:	b107      	cbz	r7, 8014fa0 <rshift+0x68>
 8014f9e:	3304      	adds	r3, #4
 8014fa0:	1b1a      	subs	r2, r3, r4
 8014fa2:	42a3      	cmp	r3, r4
 8014fa4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014fa8:	bf08      	it	eq
 8014faa:	2300      	moveq	r3, #0
 8014fac:	6102      	str	r2, [r0, #16]
 8014fae:	bf08      	it	eq
 8014fb0:	6143      	streq	r3, [r0, #20]
 8014fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014fb6:	f8dc c000 	ldr.w	ip, [ip]
 8014fba:	fa0c fc08 	lsl.w	ip, ip, r8
 8014fbe:	ea4c 0707 	orr.w	r7, ip, r7
 8014fc2:	f849 7b04 	str.w	r7, [r9], #4
 8014fc6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014fca:	40cf      	lsrs	r7, r1
 8014fcc:	e7da      	b.n	8014f84 <rshift+0x4c>
 8014fce:	f851 cb04 	ldr.w	ip, [r1], #4
 8014fd2:	f847 cf04 	str.w	ip, [r7, #4]!
 8014fd6:	e7c3      	b.n	8014f60 <rshift+0x28>
 8014fd8:	4623      	mov	r3, r4
 8014fda:	e7e1      	b.n	8014fa0 <rshift+0x68>

08014fdc <__hexdig_fun>:
 8014fdc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014fe0:	2b09      	cmp	r3, #9
 8014fe2:	d802      	bhi.n	8014fea <__hexdig_fun+0xe>
 8014fe4:	3820      	subs	r0, #32
 8014fe6:	b2c0      	uxtb	r0, r0
 8014fe8:	4770      	bx	lr
 8014fea:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014fee:	2b05      	cmp	r3, #5
 8014ff0:	d801      	bhi.n	8014ff6 <__hexdig_fun+0x1a>
 8014ff2:	3847      	subs	r0, #71	; 0x47
 8014ff4:	e7f7      	b.n	8014fe6 <__hexdig_fun+0xa>
 8014ff6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014ffa:	2b05      	cmp	r3, #5
 8014ffc:	d801      	bhi.n	8015002 <__hexdig_fun+0x26>
 8014ffe:	3827      	subs	r0, #39	; 0x27
 8015000:	e7f1      	b.n	8014fe6 <__hexdig_fun+0xa>
 8015002:	2000      	movs	r0, #0
 8015004:	4770      	bx	lr
	...

08015008 <__gethex>:
 8015008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801500c:	4617      	mov	r7, r2
 801500e:	680a      	ldr	r2, [r1, #0]
 8015010:	b085      	sub	sp, #20
 8015012:	f102 0b02 	add.w	fp, r2, #2
 8015016:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801501a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801501e:	4681      	mov	r9, r0
 8015020:	468a      	mov	sl, r1
 8015022:	9302      	str	r3, [sp, #8]
 8015024:	32fe      	adds	r2, #254	; 0xfe
 8015026:	eb02 030b 	add.w	r3, r2, fp
 801502a:	46d8      	mov	r8, fp
 801502c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8015030:	9301      	str	r3, [sp, #4]
 8015032:	2830      	cmp	r0, #48	; 0x30
 8015034:	d0f7      	beq.n	8015026 <__gethex+0x1e>
 8015036:	f7ff ffd1 	bl	8014fdc <__hexdig_fun>
 801503a:	4604      	mov	r4, r0
 801503c:	2800      	cmp	r0, #0
 801503e:	d138      	bne.n	80150b2 <__gethex+0xaa>
 8015040:	49a7      	ldr	r1, [pc, #668]	; (80152e0 <__gethex+0x2d8>)
 8015042:	2201      	movs	r2, #1
 8015044:	4640      	mov	r0, r8
 8015046:	f7ff ff19 	bl	8014e7c <strncmp>
 801504a:	4606      	mov	r6, r0
 801504c:	2800      	cmp	r0, #0
 801504e:	d169      	bne.n	8015124 <__gethex+0x11c>
 8015050:	f898 0001 	ldrb.w	r0, [r8, #1]
 8015054:	465d      	mov	r5, fp
 8015056:	f7ff ffc1 	bl	8014fdc <__hexdig_fun>
 801505a:	2800      	cmp	r0, #0
 801505c:	d064      	beq.n	8015128 <__gethex+0x120>
 801505e:	465a      	mov	r2, fp
 8015060:	7810      	ldrb	r0, [r2, #0]
 8015062:	2830      	cmp	r0, #48	; 0x30
 8015064:	4690      	mov	r8, r2
 8015066:	f102 0201 	add.w	r2, r2, #1
 801506a:	d0f9      	beq.n	8015060 <__gethex+0x58>
 801506c:	f7ff ffb6 	bl	8014fdc <__hexdig_fun>
 8015070:	2301      	movs	r3, #1
 8015072:	fab0 f480 	clz	r4, r0
 8015076:	0964      	lsrs	r4, r4, #5
 8015078:	465e      	mov	r6, fp
 801507a:	9301      	str	r3, [sp, #4]
 801507c:	4642      	mov	r2, r8
 801507e:	4615      	mov	r5, r2
 8015080:	3201      	adds	r2, #1
 8015082:	7828      	ldrb	r0, [r5, #0]
 8015084:	f7ff ffaa 	bl	8014fdc <__hexdig_fun>
 8015088:	2800      	cmp	r0, #0
 801508a:	d1f8      	bne.n	801507e <__gethex+0x76>
 801508c:	4994      	ldr	r1, [pc, #592]	; (80152e0 <__gethex+0x2d8>)
 801508e:	2201      	movs	r2, #1
 8015090:	4628      	mov	r0, r5
 8015092:	f7ff fef3 	bl	8014e7c <strncmp>
 8015096:	b978      	cbnz	r0, 80150b8 <__gethex+0xb0>
 8015098:	b946      	cbnz	r6, 80150ac <__gethex+0xa4>
 801509a:	1c6e      	adds	r6, r5, #1
 801509c:	4632      	mov	r2, r6
 801509e:	4615      	mov	r5, r2
 80150a0:	3201      	adds	r2, #1
 80150a2:	7828      	ldrb	r0, [r5, #0]
 80150a4:	f7ff ff9a 	bl	8014fdc <__hexdig_fun>
 80150a8:	2800      	cmp	r0, #0
 80150aa:	d1f8      	bne.n	801509e <__gethex+0x96>
 80150ac:	1b73      	subs	r3, r6, r5
 80150ae:	009e      	lsls	r6, r3, #2
 80150b0:	e004      	b.n	80150bc <__gethex+0xb4>
 80150b2:	2400      	movs	r4, #0
 80150b4:	4626      	mov	r6, r4
 80150b6:	e7e1      	b.n	801507c <__gethex+0x74>
 80150b8:	2e00      	cmp	r6, #0
 80150ba:	d1f7      	bne.n	80150ac <__gethex+0xa4>
 80150bc:	782b      	ldrb	r3, [r5, #0]
 80150be:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80150c2:	2b50      	cmp	r3, #80	; 0x50
 80150c4:	d13d      	bne.n	8015142 <__gethex+0x13a>
 80150c6:	786b      	ldrb	r3, [r5, #1]
 80150c8:	2b2b      	cmp	r3, #43	; 0x2b
 80150ca:	d02f      	beq.n	801512c <__gethex+0x124>
 80150cc:	2b2d      	cmp	r3, #45	; 0x2d
 80150ce:	d031      	beq.n	8015134 <__gethex+0x12c>
 80150d0:	1c69      	adds	r1, r5, #1
 80150d2:	f04f 0b00 	mov.w	fp, #0
 80150d6:	7808      	ldrb	r0, [r1, #0]
 80150d8:	f7ff ff80 	bl	8014fdc <__hexdig_fun>
 80150dc:	1e42      	subs	r2, r0, #1
 80150de:	b2d2      	uxtb	r2, r2
 80150e0:	2a18      	cmp	r2, #24
 80150e2:	d82e      	bhi.n	8015142 <__gethex+0x13a>
 80150e4:	f1a0 0210 	sub.w	r2, r0, #16
 80150e8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80150ec:	f7ff ff76 	bl	8014fdc <__hexdig_fun>
 80150f0:	f100 3cff 	add.w	ip, r0, #4294967295
 80150f4:	fa5f fc8c 	uxtb.w	ip, ip
 80150f8:	f1bc 0f18 	cmp.w	ip, #24
 80150fc:	d91d      	bls.n	801513a <__gethex+0x132>
 80150fe:	f1bb 0f00 	cmp.w	fp, #0
 8015102:	d000      	beq.n	8015106 <__gethex+0xfe>
 8015104:	4252      	negs	r2, r2
 8015106:	4416      	add	r6, r2
 8015108:	f8ca 1000 	str.w	r1, [sl]
 801510c:	b1dc      	cbz	r4, 8015146 <__gethex+0x13e>
 801510e:	9b01      	ldr	r3, [sp, #4]
 8015110:	2b00      	cmp	r3, #0
 8015112:	bf14      	ite	ne
 8015114:	f04f 0800 	movne.w	r8, #0
 8015118:	f04f 0806 	moveq.w	r8, #6
 801511c:	4640      	mov	r0, r8
 801511e:	b005      	add	sp, #20
 8015120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015124:	4645      	mov	r5, r8
 8015126:	4626      	mov	r6, r4
 8015128:	2401      	movs	r4, #1
 801512a:	e7c7      	b.n	80150bc <__gethex+0xb4>
 801512c:	f04f 0b00 	mov.w	fp, #0
 8015130:	1ca9      	adds	r1, r5, #2
 8015132:	e7d0      	b.n	80150d6 <__gethex+0xce>
 8015134:	f04f 0b01 	mov.w	fp, #1
 8015138:	e7fa      	b.n	8015130 <__gethex+0x128>
 801513a:	230a      	movs	r3, #10
 801513c:	fb03 0002 	mla	r0, r3, r2, r0
 8015140:	e7d0      	b.n	80150e4 <__gethex+0xdc>
 8015142:	4629      	mov	r1, r5
 8015144:	e7e0      	b.n	8015108 <__gethex+0x100>
 8015146:	eba5 0308 	sub.w	r3, r5, r8
 801514a:	3b01      	subs	r3, #1
 801514c:	4621      	mov	r1, r4
 801514e:	2b07      	cmp	r3, #7
 8015150:	dc0a      	bgt.n	8015168 <__gethex+0x160>
 8015152:	4648      	mov	r0, r9
 8015154:	f7fe f92e 	bl	80133b4 <_Balloc>
 8015158:	4604      	mov	r4, r0
 801515a:	b940      	cbnz	r0, 801516e <__gethex+0x166>
 801515c:	4b61      	ldr	r3, [pc, #388]	; (80152e4 <__gethex+0x2dc>)
 801515e:	4602      	mov	r2, r0
 8015160:	21e4      	movs	r1, #228	; 0xe4
 8015162:	4861      	ldr	r0, [pc, #388]	; (80152e8 <__gethex+0x2e0>)
 8015164:	f7ff feb4 	bl	8014ed0 <__assert_func>
 8015168:	3101      	adds	r1, #1
 801516a:	105b      	asrs	r3, r3, #1
 801516c:	e7ef      	b.n	801514e <__gethex+0x146>
 801516e:	f100 0a14 	add.w	sl, r0, #20
 8015172:	2300      	movs	r3, #0
 8015174:	495a      	ldr	r1, [pc, #360]	; (80152e0 <__gethex+0x2d8>)
 8015176:	f8cd a004 	str.w	sl, [sp, #4]
 801517a:	469b      	mov	fp, r3
 801517c:	45a8      	cmp	r8, r5
 801517e:	d342      	bcc.n	8015206 <__gethex+0x1fe>
 8015180:	9801      	ldr	r0, [sp, #4]
 8015182:	f840 bb04 	str.w	fp, [r0], #4
 8015186:	eba0 000a 	sub.w	r0, r0, sl
 801518a:	1080      	asrs	r0, r0, #2
 801518c:	6120      	str	r0, [r4, #16]
 801518e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8015192:	4658      	mov	r0, fp
 8015194:	f7fe fa00 	bl	8013598 <__hi0bits>
 8015198:	683d      	ldr	r5, [r7, #0]
 801519a:	eba8 0000 	sub.w	r0, r8, r0
 801519e:	42a8      	cmp	r0, r5
 80151a0:	dd59      	ble.n	8015256 <__gethex+0x24e>
 80151a2:	eba0 0805 	sub.w	r8, r0, r5
 80151a6:	4641      	mov	r1, r8
 80151a8:	4620      	mov	r0, r4
 80151aa:	f7fe fd8f 	bl	8013ccc <__any_on>
 80151ae:	4683      	mov	fp, r0
 80151b0:	b1b8      	cbz	r0, 80151e2 <__gethex+0x1da>
 80151b2:	f108 33ff 	add.w	r3, r8, #4294967295
 80151b6:	1159      	asrs	r1, r3, #5
 80151b8:	f003 021f 	and.w	r2, r3, #31
 80151bc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80151c0:	f04f 0b01 	mov.w	fp, #1
 80151c4:	fa0b f202 	lsl.w	r2, fp, r2
 80151c8:	420a      	tst	r2, r1
 80151ca:	d00a      	beq.n	80151e2 <__gethex+0x1da>
 80151cc:	455b      	cmp	r3, fp
 80151ce:	dd06      	ble.n	80151de <__gethex+0x1d6>
 80151d0:	f1a8 0102 	sub.w	r1, r8, #2
 80151d4:	4620      	mov	r0, r4
 80151d6:	f7fe fd79 	bl	8013ccc <__any_on>
 80151da:	2800      	cmp	r0, #0
 80151dc:	d138      	bne.n	8015250 <__gethex+0x248>
 80151de:	f04f 0b02 	mov.w	fp, #2
 80151e2:	4641      	mov	r1, r8
 80151e4:	4620      	mov	r0, r4
 80151e6:	f7ff fea7 	bl	8014f38 <rshift>
 80151ea:	4446      	add	r6, r8
 80151ec:	68bb      	ldr	r3, [r7, #8]
 80151ee:	42b3      	cmp	r3, r6
 80151f0:	da41      	bge.n	8015276 <__gethex+0x26e>
 80151f2:	4621      	mov	r1, r4
 80151f4:	4648      	mov	r0, r9
 80151f6:	f7fe f91d 	bl	8013434 <_Bfree>
 80151fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80151fc:	2300      	movs	r3, #0
 80151fe:	6013      	str	r3, [r2, #0]
 8015200:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8015204:	e78a      	b.n	801511c <__gethex+0x114>
 8015206:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801520a:	2a2e      	cmp	r2, #46	; 0x2e
 801520c:	d014      	beq.n	8015238 <__gethex+0x230>
 801520e:	2b20      	cmp	r3, #32
 8015210:	d106      	bne.n	8015220 <__gethex+0x218>
 8015212:	9b01      	ldr	r3, [sp, #4]
 8015214:	f843 bb04 	str.w	fp, [r3], #4
 8015218:	f04f 0b00 	mov.w	fp, #0
 801521c:	9301      	str	r3, [sp, #4]
 801521e:	465b      	mov	r3, fp
 8015220:	7828      	ldrb	r0, [r5, #0]
 8015222:	9303      	str	r3, [sp, #12]
 8015224:	f7ff feda 	bl	8014fdc <__hexdig_fun>
 8015228:	9b03      	ldr	r3, [sp, #12]
 801522a:	f000 000f 	and.w	r0, r0, #15
 801522e:	4098      	lsls	r0, r3
 8015230:	ea4b 0b00 	orr.w	fp, fp, r0
 8015234:	3304      	adds	r3, #4
 8015236:	e7a1      	b.n	801517c <__gethex+0x174>
 8015238:	45a8      	cmp	r8, r5
 801523a:	d8e8      	bhi.n	801520e <__gethex+0x206>
 801523c:	2201      	movs	r2, #1
 801523e:	4628      	mov	r0, r5
 8015240:	9303      	str	r3, [sp, #12]
 8015242:	f7ff fe1b 	bl	8014e7c <strncmp>
 8015246:	4926      	ldr	r1, [pc, #152]	; (80152e0 <__gethex+0x2d8>)
 8015248:	9b03      	ldr	r3, [sp, #12]
 801524a:	2800      	cmp	r0, #0
 801524c:	d1df      	bne.n	801520e <__gethex+0x206>
 801524e:	e795      	b.n	801517c <__gethex+0x174>
 8015250:	f04f 0b03 	mov.w	fp, #3
 8015254:	e7c5      	b.n	80151e2 <__gethex+0x1da>
 8015256:	da0b      	bge.n	8015270 <__gethex+0x268>
 8015258:	eba5 0800 	sub.w	r8, r5, r0
 801525c:	4621      	mov	r1, r4
 801525e:	4642      	mov	r2, r8
 8015260:	4648      	mov	r0, r9
 8015262:	f7fe fb01 	bl	8013868 <__lshift>
 8015266:	eba6 0608 	sub.w	r6, r6, r8
 801526a:	4604      	mov	r4, r0
 801526c:	f100 0a14 	add.w	sl, r0, #20
 8015270:	f04f 0b00 	mov.w	fp, #0
 8015274:	e7ba      	b.n	80151ec <__gethex+0x1e4>
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	42b3      	cmp	r3, r6
 801527a:	dd73      	ble.n	8015364 <__gethex+0x35c>
 801527c:	1b9e      	subs	r6, r3, r6
 801527e:	42b5      	cmp	r5, r6
 8015280:	dc34      	bgt.n	80152ec <__gethex+0x2e4>
 8015282:	68fb      	ldr	r3, [r7, #12]
 8015284:	2b02      	cmp	r3, #2
 8015286:	d023      	beq.n	80152d0 <__gethex+0x2c8>
 8015288:	2b03      	cmp	r3, #3
 801528a:	d025      	beq.n	80152d8 <__gethex+0x2d0>
 801528c:	2b01      	cmp	r3, #1
 801528e:	d115      	bne.n	80152bc <__gethex+0x2b4>
 8015290:	42b5      	cmp	r5, r6
 8015292:	d113      	bne.n	80152bc <__gethex+0x2b4>
 8015294:	2d01      	cmp	r5, #1
 8015296:	d10b      	bne.n	80152b0 <__gethex+0x2a8>
 8015298:	9a02      	ldr	r2, [sp, #8]
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	6013      	str	r3, [r2, #0]
 801529e:	2301      	movs	r3, #1
 80152a0:	6123      	str	r3, [r4, #16]
 80152a2:	f8ca 3000 	str.w	r3, [sl]
 80152a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80152a8:	f04f 0862 	mov.w	r8, #98	; 0x62
 80152ac:	601c      	str	r4, [r3, #0]
 80152ae:	e735      	b.n	801511c <__gethex+0x114>
 80152b0:	1e69      	subs	r1, r5, #1
 80152b2:	4620      	mov	r0, r4
 80152b4:	f7fe fd0a 	bl	8013ccc <__any_on>
 80152b8:	2800      	cmp	r0, #0
 80152ba:	d1ed      	bne.n	8015298 <__gethex+0x290>
 80152bc:	4621      	mov	r1, r4
 80152be:	4648      	mov	r0, r9
 80152c0:	f7fe f8b8 	bl	8013434 <_Bfree>
 80152c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80152c6:	2300      	movs	r3, #0
 80152c8:	6013      	str	r3, [r2, #0]
 80152ca:	f04f 0850 	mov.w	r8, #80	; 0x50
 80152ce:	e725      	b.n	801511c <__gethex+0x114>
 80152d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d1f2      	bne.n	80152bc <__gethex+0x2b4>
 80152d6:	e7df      	b.n	8015298 <__gethex+0x290>
 80152d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d1dc      	bne.n	8015298 <__gethex+0x290>
 80152de:	e7ed      	b.n	80152bc <__gethex+0x2b4>
 80152e0:	08018b24 	.word	0x08018b24
 80152e4:	080189b9 	.word	0x080189b9
 80152e8:	08018cce 	.word	0x08018cce
 80152ec:	f106 38ff 	add.w	r8, r6, #4294967295
 80152f0:	f1bb 0f00 	cmp.w	fp, #0
 80152f4:	d133      	bne.n	801535e <__gethex+0x356>
 80152f6:	f1b8 0f00 	cmp.w	r8, #0
 80152fa:	d004      	beq.n	8015306 <__gethex+0x2fe>
 80152fc:	4641      	mov	r1, r8
 80152fe:	4620      	mov	r0, r4
 8015300:	f7fe fce4 	bl	8013ccc <__any_on>
 8015304:	4683      	mov	fp, r0
 8015306:	ea4f 1268 	mov.w	r2, r8, asr #5
 801530a:	2301      	movs	r3, #1
 801530c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015310:	f008 081f 	and.w	r8, r8, #31
 8015314:	fa03 f308 	lsl.w	r3, r3, r8
 8015318:	4213      	tst	r3, r2
 801531a:	4631      	mov	r1, r6
 801531c:	4620      	mov	r0, r4
 801531e:	bf18      	it	ne
 8015320:	f04b 0b02 	orrne.w	fp, fp, #2
 8015324:	1bad      	subs	r5, r5, r6
 8015326:	f7ff fe07 	bl	8014f38 <rshift>
 801532a:	687e      	ldr	r6, [r7, #4]
 801532c:	f04f 0802 	mov.w	r8, #2
 8015330:	f1bb 0f00 	cmp.w	fp, #0
 8015334:	d04a      	beq.n	80153cc <__gethex+0x3c4>
 8015336:	68fb      	ldr	r3, [r7, #12]
 8015338:	2b02      	cmp	r3, #2
 801533a:	d016      	beq.n	801536a <__gethex+0x362>
 801533c:	2b03      	cmp	r3, #3
 801533e:	d018      	beq.n	8015372 <__gethex+0x36a>
 8015340:	2b01      	cmp	r3, #1
 8015342:	d109      	bne.n	8015358 <__gethex+0x350>
 8015344:	f01b 0f02 	tst.w	fp, #2
 8015348:	d006      	beq.n	8015358 <__gethex+0x350>
 801534a:	f8da 3000 	ldr.w	r3, [sl]
 801534e:	ea4b 0b03 	orr.w	fp, fp, r3
 8015352:	f01b 0f01 	tst.w	fp, #1
 8015356:	d10f      	bne.n	8015378 <__gethex+0x370>
 8015358:	f048 0810 	orr.w	r8, r8, #16
 801535c:	e036      	b.n	80153cc <__gethex+0x3c4>
 801535e:	f04f 0b01 	mov.w	fp, #1
 8015362:	e7d0      	b.n	8015306 <__gethex+0x2fe>
 8015364:	f04f 0801 	mov.w	r8, #1
 8015368:	e7e2      	b.n	8015330 <__gethex+0x328>
 801536a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801536c:	f1c3 0301 	rsb	r3, r3, #1
 8015370:	930f      	str	r3, [sp, #60]	; 0x3c
 8015372:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015374:	2b00      	cmp	r3, #0
 8015376:	d0ef      	beq.n	8015358 <__gethex+0x350>
 8015378:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801537c:	f104 0214 	add.w	r2, r4, #20
 8015380:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8015384:	9301      	str	r3, [sp, #4]
 8015386:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801538a:	2300      	movs	r3, #0
 801538c:	4694      	mov	ip, r2
 801538e:	f852 1b04 	ldr.w	r1, [r2], #4
 8015392:	f1b1 3fff 	cmp.w	r1, #4294967295
 8015396:	d01e      	beq.n	80153d6 <__gethex+0x3ce>
 8015398:	3101      	adds	r1, #1
 801539a:	f8cc 1000 	str.w	r1, [ip]
 801539e:	f1b8 0f02 	cmp.w	r8, #2
 80153a2:	f104 0214 	add.w	r2, r4, #20
 80153a6:	d13d      	bne.n	8015424 <__gethex+0x41c>
 80153a8:	683b      	ldr	r3, [r7, #0]
 80153aa:	3b01      	subs	r3, #1
 80153ac:	42ab      	cmp	r3, r5
 80153ae:	d10b      	bne.n	80153c8 <__gethex+0x3c0>
 80153b0:	1169      	asrs	r1, r5, #5
 80153b2:	2301      	movs	r3, #1
 80153b4:	f005 051f 	and.w	r5, r5, #31
 80153b8:	fa03 f505 	lsl.w	r5, r3, r5
 80153bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80153c0:	421d      	tst	r5, r3
 80153c2:	bf18      	it	ne
 80153c4:	f04f 0801 	movne.w	r8, #1
 80153c8:	f048 0820 	orr.w	r8, r8, #32
 80153cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80153ce:	601c      	str	r4, [r3, #0]
 80153d0:	9b02      	ldr	r3, [sp, #8]
 80153d2:	601e      	str	r6, [r3, #0]
 80153d4:	e6a2      	b.n	801511c <__gethex+0x114>
 80153d6:	4290      	cmp	r0, r2
 80153d8:	f842 3c04 	str.w	r3, [r2, #-4]
 80153dc:	d8d6      	bhi.n	801538c <__gethex+0x384>
 80153de:	68a2      	ldr	r2, [r4, #8]
 80153e0:	4593      	cmp	fp, r2
 80153e2:	db17      	blt.n	8015414 <__gethex+0x40c>
 80153e4:	6861      	ldr	r1, [r4, #4]
 80153e6:	4648      	mov	r0, r9
 80153e8:	3101      	adds	r1, #1
 80153ea:	f7fd ffe3 	bl	80133b4 <_Balloc>
 80153ee:	4682      	mov	sl, r0
 80153f0:	b918      	cbnz	r0, 80153fa <__gethex+0x3f2>
 80153f2:	4b1b      	ldr	r3, [pc, #108]	; (8015460 <__gethex+0x458>)
 80153f4:	4602      	mov	r2, r0
 80153f6:	2184      	movs	r1, #132	; 0x84
 80153f8:	e6b3      	b.n	8015162 <__gethex+0x15a>
 80153fa:	6922      	ldr	r2, [r4, #16]
 80153fc:	3202      	adds	r2, #2
 80153fe:	f104 010c 	add.w	r1, r4, #12
 8015402:	0092      	lsls	r2, r2, #2
 8015404:	300c      	adds	r0, #12
 8015406:	f7fd f846 	bl	8012496 <memcpy>
 801540a:	4621      	mov	r1, r4
 801540c:	4648      	mov	r0, r9
 801540e:	f7fe f811 	bl	8013434 <_Bfree>
 8015412:	4654      	mov	r4, sl
 8015414:	6922      	ldr	r2, [r4, #16]
 8015416:	1c51      	adds	r1, r2, #1
 8015418:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801541c:	6121      	str	r1, [r4, #16]
 801541e:	2101      	movs	r1, #1
 8015420:	6151      	str	r1, [r2, #20]
 8015422:	e7bc      	b.n	801539e <__gethex+0x396>
 8015424:	6921      	ldr	r1, [r4, #16]
 8015426:	4559      	cmp	r1, fp
 8015428:	dd0b      	ble.n	8015442 <__gethex+0x43a>
 801542a:	2101      	movs	r1, #1
 801542c:	4620      	mov	r0, r4
 801542e:	f7ff fd83 	bl	8014f38 <rshift>
 8015432:	68bb      	ldr	r3, [r7, #8]
 8015434:	3601      	adds	r6, #1
 8015436:	42b3      	cmp	r3, r6
 8015438:	f6ff aedb 	blt.w	80151f2 <__gethex+0x1ea>
 801543c:	f04f 0801 	mov.w	r8, #1
 8015440:	e7c2      	b.n	80153c8 <__gethex+0x3c0>
 8015442:	f015 051f 	ands.w	r5, r5, #31
 8015446:	d0f9      	beq.n	801543c <__gethex+0x434>
 8015448:	9b01      	ldr	r3, [sp, #4]
 801544a:	441a      	add	r2, r3
 801544c:	f1c5 0520 	rsb	r5, r5, #32
 8015450:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8015454:	f7fe f8a0 	bl	8013598 <__hi0bits>
 8015458:	42a8      	cmp	r0, r5
 801545a:	dbe6      	blt.n	801542a <__gethex+0x422>
 801545c:	e7ee      	b.n	801543c <__gethex+0x434>
 801545e:	bf00      	nop
 8015460:	080189b9 	.word	0x080189b9

08015464 <L_shift>:
 8015464:	f1c2 0208 	rsb	r2, r2, #8
 8015468:	0092      	lsls	r2, r2, #2
 801546a:	b570      	push	{r4, r5, r6, lr}
 801546c:	f1c2 0620 	rsb	r6, r2, #32
 8015470:	6843      	ldr	r3, [r0, #4]
 8015472:	6804      	ldr	r4, [r0, #0]
 8015474:	fa03 f506 	lsl.w	r5, r3, r6
 8015478:	432c      	orrs	r4, r5
 801547a:	40d3      	lsrs	r3, r2
 801547c:	6004      	str	r4, [r0, #0]
 801547e:	f840 3f04 	str.w	r3, [r0, #4]!
 8015482:	4288      	cmp	r0, r1
 8015484:	d3f4      	bcc.n	8015470 <L_shift+0xc>
 8015486:	bd70      	pop	{r4, r5, r6, pc}

08015488 <__match>:
 8015488:	b530      	push	{r4, r5, lr}
 801548a:	6803      	ldr	r3, [r0, #0]
 801548c:	3301      	adds	r3, #1
 801548e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015492:	b914      	cbnz	r4, 801549a <__match+0x12>
 8015494:	6003      	str	r3, [r0, #0]
 8015496:	2001      	movs	r0, #1
 8015498:	bd30      	pop	{r4, r5, pc}
 801549a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801549e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80154a2:	2d19      	cmp	r5, #25
 80154a4:	bf98      	it	ls
 80154a6:	3220      	addls	r2, #32
 80154a8:	42a2      	cmp	r2, r4
 80154aa:	d0f0      	beq.n	801548e <__match+0x6>
 80154ac:	2000      	movs	r0, #0
 80154ae:	e7f3      	b.n	8015498 <__match+0x10>

080154b0 <__hexnan>:
 80154b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154b4:	680b      	ldr	r3, [r1, #0]
 80154b6:	6801      	ldr	r1, [r0, #0]
 80154b8:	115e      	asrs	r6, r3, #5
 80154ba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80154be:	f013 031f 	ands.w	r3, r3, #31
 80154c2:	b087      	sub	sp, #28
 80154c4:	bf18      	it	ne
 80154c6:	3604      	addne	r6, #4
 80154c8:	2500      	movs	r5, #0
 80154ca:	1f37      	subs	r7, r6, #4
 80154cc:	4682      	mov	sl, r0
 80154ce:	4690      	mov	r8, r2
 80154d0:	9301      	str	r3, [sp, #4]
 80154d2:	f846 5c04 	str.w	r5, [r6, #-4]
 80154d6:	46b9      	mov	r9, r7
 80154d8:	463c      	mov	r4, r7
 80154da:	9502      	str	r5, [sp, #8]
 80154dc:	46ab      	mov	fp, r5
 80154de:	784a      	ldrb	r2, [r1, #1]
 80154e0:	1c4b      	adds	r3, r1, #1
 80154e2:	9303      	str	r3, [sp, #12]
 80154e4:	b342      	cbz	r2, 8015538 <__hexnan+0x88>
 80154e6:	4610      	mov	r0, r2
 80154e8:	9105      	str	r1, [sp, #20]
 80154ea:	9204      	str	r2, [sp, #16]
 80154ec:	f7ff fd76 	bl	8014fdc <__hexdig_fun>
 80154f0:	2800      	cmp	r0, #0
 80154f2:	d14f      	bne.n	8015594 <__hexnan+0xe4>
 80154f4:	9a04      	ldr	r2, [sp, #16]
 80154f6:	9905      	ldr	r1, [sp, #20]
 80154f8:	2a20      	cmp	r2, #32
 80154fa:	d818      	bhi.n	801552e <__hexnan+0x7e>
 80154fc:	9b02      	ldr	r3, [sp, #8]
 80154fe:	459b      	cmp	fp, r3
 8015500:	dd13      	ble.n	801552a <__hexnan+0x7a>
 8015502:	454c      	cmp	r4, r9
 8015504:	d206      	bcs.n	8015514 <__hexnan+0x64>
 8015506:	2d07      	cmp	r5, #7
 8015508:	dc04      	bgt.n	8015514 <__hexnan+0x64>
 801550a:	462a      	mov	r2, r5
 801550c:	4649      	mov	r1, r9
 801550e:	4620      	mov	r0, r4
 8015510:	f7ff ffa8 	bl	8015464 <L_shift>
 8015514:	4544      	cmp	r4, r8
 8015516:	d950      	bls.n	80155ba <__hexnan+0x10a>
 8015518:	2300      	movs	r3, #0
 801551a:	f1a4 0904 	sub.w	r9, r4, #4
 801551e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015522:	f8cd b008 	str.w	fp, [sp, #8]
 8015526:	464c      	mov	r4, r9
 8015528:	461d      	mov	r5, r3
 801552a:	9903      	ldr	r1, [sp, #12]
 801552c:	e7d7      	b.n	80154de <__hexnan+0x2e>
 801552e:	2a29      	cmp	r2, #41	; 0x29
 8015530:	d155      	bne.n	80155de <__hexnan+0x12e>
 8015532:	3102      	adds	r1, #2
 8015534:	f8ca 1000 	str.w	r1, [sl]
 8015538:	f1bb 0f00 	cmp.w	fp, #0
 801553c:	d04f      	beq.n	80155de <__hexnan+0x12e>
 801553e:	454c      	cmp	r4, r9
 8015540:	d206      	bcs.n	8015550 <__hexnan+0xa0>
 8015542:	2d07      	cmp	r5, #7
 8015544:	dc04      	bgt.n	8015550 <__hexnan+0xa0>
 8015546:	462a      	mov	r2, r5
 8015548:	4649      	mov	r1, r9
 801554a:	4620      	mov	r0, r4
 801554c:	f7ff ff8a 	bl	8015464 <L_shift>
 8015550:	4544      	cmp	r4, r8
 8015552:	d934      	bls.n	80155be <__hexnan+0x10e>
 8015554:	f1a8 0204 	sub.w	r2, r8, #4
 8015558:	4623      	mov	r3, r4
 801555a:	f853 1b04 	ldr.w	r1, [r3], #4
 801555e:	f842 1f04 	str.w	r1, [r2, #4]!
 8015562:	429f      	cmp	r7, r3
 8015564:	d2f9      	bcs.n	801555a <__hexnan+0xaa>
 8015566:	1b3b      	subs	r3, r7, r4
 8015568:	f023 0303 	bic.w	r3, r3, #3
 801556c:	3304      	adds	r3, #4
 801556e:	3e03      	subs	r6, #3
 8015570:	3401      	adds	r4, #1
 8015572:	42a6      	cmp	r6, r4
 8015574:	bf38      	it	cc
 8015576:	2304      	movcc	r3, #4
 8015578:	4443      	add	r3, r8
 801557a:	2200      	movs	r2, #0
 801557c:	f843 2b04 	str.w	r2, [r3], #4
 8015580:	429f      	cmp	r7, r3
 8015582:	d2fb      	bcs.n	801557c <__hexnan+0xcc>
 8015584:	683b      	ldr	r3, [r7, #0]
 8015586:	b91b      	cbnz	r3, 8015590 <__hexnan+0xe0>
 8015588:	4547      	cmp	r7, r8
 801558a:	d126      	bne.n	80155da <__hexnan+0x12a>
 801558c:	2301      	movs	r3, #1
 801558e:	603b      	str	r3, [r7, #0]
 8015590:	2005      	movs	r0, #5
 8015592:	e025      	b.n	80155e0 <__hexnan+0x130>
 8015594:	3501      	adds	r5, #1
 8015596:	2d08      	cmp	r5, #8
 8015598:	f10b 0b01 	add.w	fp, fp, #1
 801559c:	dd06      	ble.n	80155ac <__hexnan+0xfc>
 801559e:	4544      	cmp	r4, r8
 80155a0:	d9c3      	bls.n	801552a <__hexnan+0x7a>
 80155a2:	2300      	movs	r3, #0
 80155a4:	f844 3c04 	str.w	r3, [r4, #-4]
 80155a8:	2501      	movs	r5, #1
 80155aa:	3c04      	subs	r4, #4
 80155ac:	6822      	ldr	r2, [r4, #0]
 80155ae:	f000 000f 	and.w	r0, r0, #15
 80155b2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80155b6:	6020      	str	r0, [r4, #0]
 80155b8:	e7b7      	b.n	801552a <__hexnan+0x7a>
 80155ba:	2508      	movs	r5, #8
 80155bc:	e7b5      	b.n	801552a <__hexnan+0x7a>
 80155be:	9b01      	ldr	r3, [sp, #4]
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	d0df      	beq.n	8015584 <__hexnan+0xd4>
 80155c4:	f1c3 0320 	rsb	r3, r3, #32
 80155c8:	f04f 32ff 	mov.w	r2, #4294967295
 80155cc:	40da      	lsrs	r2, r3
 80155ce:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80155d2:	4013      	ands	r3, r2
 80155d4:	f846 3c04 	str.w	r3, [r6, #-4]
 80155d8:	e7d4      	b.n	8015584 <__hexnan+0xd4>
 80155da:	3f04      	subs	r7, #4
 80155dc:	e7d2      	b.n	8015584 <__hexnan+0xd4>
 80155de:	2004      	movs	r0, #4
 80155e0:	b007      	add	sp, #28
 80155e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080155e6 <__ascii_mbtowc>:
 80155e6:	b082      	sub	sp, #8
 80155e8:	b901      	cbnz	r1, 80155ec <__ascii_mbtowc+0x6>
 80155ea:	a901      	add	r1, sp, #4
 80155ec:	b142      	cbz	r2, 8015600 <__ascii_mbtowc+0x1a>
 80155ee:	b14b      	cbz	r3, 8015604 <__ascii_mbtowc+0x1e>
 80155f0:	7813      	ldrb	r3, [r2, #0]
 80155f2:	600b      	str	r3, [r1, #0]
 80155f4:	7812      	ldrb	r2, [r2, #0]
 80155f6:	1e10      	subs	r0, r2, #0
 80155f8:	bf18      	it	ne
 80155fa:	2001      	movne	r0, #1
 80155fc:	b002      	add	sp, #8
 80155fe:	4770      	bx	lr
 8015600:	4610      	mov	r0, r2
 8015602:	e7fb      	b.n	80155fc <__ascii_mbtowc+0x16>
 8015604:	f06f 0001 	mvn.w	r0, #1
 8015608:	e7f8      	b.n	80155fc <__ascii_mbtowc+0x16>

0801560a <_realloc_r>:
 801560a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801560e:	4680      	mov	r8, r0
 8015610:	4614      	mov	r4, r2
 8015612:	460e      	mov	r6, r1
 8015614:	b921      	cbnz	r1, 8015620 <_realloc_r+0x16>
 8015616:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801561a:	4611      	mov	r1, r2
 801561c:	f7fd be3e 	b.w	801329c <_malloc_r>
 8015620:	b92a      	cbnz	r2, 801562e <_realloc_r+0x24>
 8015622:	f7fd fdc7 	bl	80131b4 <_free_r>
 8015626:	4625      	mov	r5, r4
 8015628:	4628      	mov	r0, r5
 801562a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801562e:	f000 f842 	bl	80156b6 <_malloc_usable_size_r>
 8015632:	4284      	cmp	r4, r0
 8015634:	4607      	mov	r7, r0
 8015636:	d802      	bhi.n	801563e <_realloc_r+0x34>
 8015638:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801563c:	d812      	bhi.n	8015664 <_realloc_r+0x5a>
 801563e:	4621      	mov	r1, r4
 8015640:	4640      	mov	r0, r8
 8015642:	f7fd fe2b 	bl	801329c <_malloc_r>
 8015646:	4605      	mov	r5, r0
 8015648:	2800      	cmp	r0, #0
 801564a:	d0ed      	beq.n	8015628 <_realloc_r+0x1e>
 801564c:	42bc      	cmp	r4, r7
 801564e:	4622      	mov	r2, r4
 8015650:	4631      	mov	r1, r6
 8015652:	bf28      	it	cs
 8015654:	463a      	movcs	r2, r7
 8015656:	f7fc ff1e 	bl	8012496 <memcpy>
 801565a:	4631      	mov	r1, r6
 801565c:	4640      	mov	r0, r8
 801565e:	f7fd fda9 	bl	80131b4 <_free_r>
 8015662:	e7e1      	b.n	8015628 <_realloc_r+0x1e>
 8015664:	4635      	mov	r5, r6
 8015666:	e7df      	b.n	8015628 <_realloc_r+0x1e>

08015668 <__ascii_wctomb>:
 8015668:	b149      	cbz	r1, 801567e <__ascii_wctomb+0x16>
 801566a:	2aff      	cmp	r2, #255	; 0xff
 801566c:	bf85      	ittet	hi
 801566e:	238a      	movhi	r3, #138	; 0x8a
 8015670:	6003      	strhi	r3, [r0, #0]
 8015672:	700a      	strbls	r2, [r1, #0]
 8015674:	f04f 30ff 	movhi.w	r0, #4294967295
 8015678:	bf98      	it	ls
 801567a:	2001      	movls	r0, #1
 801567c:	4770      	bx	lr
 801567e:	4608      	mov	r0, r1
 8015680:	4770      	bx	lr
	...

08015684 <fiprintf>:
 8015684:	b40e      	push	{r1, r2, r3}
 8015686:	b503      	push	{r0, r1, lr}
 8015688:	4601      	mov	r1, r0
 801568a:	ab03      	add	r3, sp, #12
 801568c:	4805      	ldr	r0, [pc, #20]	; (80156a4 <fiprintf+0x20>)
 801568e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015692:	6800      	ldr	r0, [r0, #0]
 8015694:	9301      	str	r3, [sp, #4]
 8015696:	f000 f83f 	bl	8015718 <_vfiprintf_r>
 801569a:	b002      	add	sp, #8
 801569c:	f85d eb04 	ldr.w	lr, [sp], #4
 80156a0:	b003      	add	sp, #12
 80156a2:	4770      	bx	lr
 80156a4:	200002b4 	.word	0x200002b4

080156a8 <abort>:
 80156a8:	b508      	push	{r3, lr}
 80156aa:	2006      	movs	r0, #6
 80156ac:	f000 fa0c 	bl	8015ac8 <raise>
 80156b0:	2001      	movs	r0, #1
 80156b2:	f7f0 fc85 	bl	8005fc0 <_exit>

080156b6 <_malloc_usable_size_r>:
 80156b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80156ba:	1f18      	subs	r0, r3, #4
 80156bc:	2b00      	cmp	r3, #0
 80156be:	bfbc      	itt	lt
 80156c0:	580b      	ldrlt	r3, [r1, r0]
 80156c2:	18c0      	addlt	r0, r0, r3
 80156c4:	4770      	bx	lr

080156c6 <__sfputc_r>:
 80156c6:	6893      	ldr	r3, [r2, #8]
 80156c8:	3b01      	subs	r3, #1
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	b410      	push	{r4}
 80156ce:	6093      	str	r3, [r2, #8]
 80156d0:	da08      	bge.n	80156e4 <__sfputc_r+0x1e>
 80156d2:	6994      	ldr	r4, [r2, #24]
 80156d4:	42a3      	cmp	r3, r4
 80156d6:	db01      	blt.n	80156dc <__sfputc_r+0x16>
 80156d8:	290a      	cmp	r1, #10
 80156da:	d103      	bne.n	80156e4 <__sfputc_r+0x1e>
 80156dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80156e0:	f000 b934 	b.w	801594c <__swbuf_r>
 80156e4:	6813      	ldr	r3, [r2, #0]
 80156e6:	1c58      	adds	r0, r3, #1
 80156e8:	6010      	str	r0, [r2, #0]
 80156ea:	7019      	strb	r1, [r3, #0]
 80156ec:	4608      	mov	r0, r1
 80156ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80156f2:	4770      	bx	lr

080156f4 <__sfputs_r>:
 80156f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80156f6:	4606      	mov	r6, r0
 80156f8:	460f      	mov	r7, r1
 80156fa:	4614      	mov	r4, r2
 80156fc:	18d5      	adds	r5, r2, r3
 80156fe:	42ac      	cmp	r4, r5
 8015700:	d101      	bne.n	8015706 <__sfputs_r+0x12>
 8015702:	2000      	movs	r0, #0
 8015704:	e007      	b.n	8015716 <__sfputs_r+0x22>
 8015706:	f814 1b01 	ldrb.w	r1, [r4], #1
 801570a:	463a      	mov	r2, r7
 801570c:	4630      	mov	r0, r6
 801570e:	f7ff ffda 	bl	80156c6 <__sfputc_r>
 8015712:	1c43      	adds	r3, r0, #1
 8015714:	d1f3      	bne.n	80156fe <__sfputs_r+0xa>
 8015716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015718 <_vfiprintf_r>:
 8015718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801571c:	460d      	mov	r5, r1
 801571e:	b09d      	sub	sp, #116	; 0x74
 8015720:	4614      	mov	r4, r2
 8015722:	4698      	mov	r8, r3
 8015724:	4606      	mov	r6, r0
 8015726:	b118      	cbz	r0, 8015730 <_vfiprintf_r+0x18>
 8015728:	6a03      	ldr	r3, [r0, #32]
 801572a:	b90b      	cbnz	r3, 8015730 <_vfiprintf_r+0x18>
 801572c:	f7fc fd9a 	bl	8012264 <__sinit>
 8015730:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015732:	07d9      	lsls	r1, r3, #31
 8015734:	d405      	bmi.n	8015742 <_vfiprintf_r+0x2a>
 8015736:	89ab      	ldrh	r3, [r5, #12]
 8015738:	059a      	lsls	r2, r3, #22
 801573a:	d402      	bmi.n	8015742 <_vfiprintf_r+0x2a>
 801573c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801573e:	f7fc fea8 	bl	8012492 <__retarget_lock_acquire_recursive>
 8015742:	89ab      	ldrh	r3, [r5, #12]
 8015744:	071b      	lsls	r3, r3, #28
 8015746:	d501      	bpl.n	801574c <_vfiprintf_r+0x34>
 8015748:	692b      	ldr	r3, [r5, #16]
 801574a:	b99b      	cbnz	r3, 8015774 <_vfiprintf_r+0x5c>
 801574c:	4629      	mov	r1, r5
 801574e:	4630      	mov	r0, r6
 8015750:	f000 f93a 	bl	80159c8 <__swsetup_r>
 8015754:	b170      	cbz	r0, 8015774 <_vfiprintf_r+0x5c>
 8015756:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015758:	07dc      	lsls	r4, r3, #31
 801575a:	d504      	bpl.n	8015766 <_vfiprintf_r+0x4e>
 801575c:	f04f 30ff 	mov.w	r0, #4294967295
 8015760:	b01d      	add	sp, #116	; 0x74
 8015762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015766:	89ab      	ldrh	r3, [r5, #12]
 8015768:	0598      	lsls	r0, r3, #22
 801576a:	d4f7      	bmi.n	801575c <_vfiprintf_r+0x44>
 801576c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801576e:	f7fc fe91 	bl	8012494 <__retarget_lock_release_recursive>
 8015772:	e7f3      	b.n	801575c <_vfiprintf_r+0x44>
 8015774:	2300      	movs	r3, #0
 8015776:	9309      	str	r3, [sp, #36]	; 0x24
 8015778:	2320      	movs	r3, #32
 801577a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801577e:	f8cd 800c 	str.w	r8, [sp, #12]
 8015782:	2330      	movs	r3, #48	; 0x30
 8015784:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8015938 <_vfiprintf_r+0x220>
 8015788:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801578c:	f04f 0901 	mov.w	r9, #1
 8015790:	4623      	mov	r3, r4
 8015792:	469a      	mov	sl, r3
 8015794:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015798:	b10a      	cbz	r2, 801579e <_vfiprintf_r+0x86>
 801579a:	2a25      	cmp	r2, #37	; 0x25
 801579c:	d1f9      	bne.n	8015792 <_vfiprintf_r+0x7a>
 801579e:	ebba 0b04 	subs.w	fp, sl, r4
 80157a2:	d00b      	beq.n	80157bc <_vfiprintf_r+0xa4>
 80157a4:	465b      	mov	r3, fp
 80157a6:	4622      	mov	r2, r4
 80157a8:	4629      	mov	r1, r5
 80157aa:	4630      	mov	r0, r6
 80157ac:	f7ff ffa2 	bl	80156f4 <__sfputs_r>
 80157b0:	3001      	adds	r0, #1
 80157b2:	f000 80a9 	beq.w	8015908 <_vfiprintf_r+0x1f0>
 80157b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80157b8:	445a      	add	r2, fp
 80157ba:	9209      	str	r2, [sp, #36]	; 0x24
 80157bc:	f89a 3000 	ldrb.w	r3, [sl]
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	f000 80a1 	beq.w	8015908 <_vfiprintf_r+0x1f0>
 80157c6:	2300      	movs	r3, #0
 80157c8:	f04f 32ff 	mov.w	r2, #4294967295
 80157cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80157d0:	f10a 0a01 	add.w	sl, sl, #1
 80157d4:	9304      	str	r3, [sp, #16]
 80157d6:	9307      	str	r3, [sp, #28]
 80157d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80157dc:	931a      	str	r3, [sp, #104]	; 0x68
 80157de:	4654      	mov	r4, sl
 80157e0:	2205      	movs	r2, #5
 80157e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80157e6:	4854      	ldr	r0, [pc, #336]	; (8015938 <_vfiprintf_r+0x220>)
 80157e8:	f7ea fd1a 	bl	8000220 <memchr>
 80157ec:	9a04      	ldr	r2, [sp, #16]
 80157ee:	b9d8      	cbnz	r0, 8015828 <_vfiprintf_r+0x110>
 80157f0:	06d1      	lsls	r1, r2, #27
 80157f2:	bf44      	itt	mi
 80157f4:	2320      	movmi	r3, #32
 80157f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80157fa:	0713      	lsls	r3, r2, #28
 80157fc:	bf44      	itt	mi
 80157fe:	232b      	movmi	r3, #43	; 0x2b
 8015800:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015804:	f89a 3000 	ldrb.w	r3, [sl]
 8015808:	2b2a      	cmp	r3, #42	; 0x2a
 801580a:	d015      	beq.n	8015838 <_vfiprintf_r+0x120>
 801580c:	9a07      	ldr	r2, [sp, #28]
 801580e:	4654      	mov	r4, sl
 8015810:	2000      	movs	r0, #0
 8015812:	f04f 0c0a 	mov.w	ip, #10
 8015816:	4621      	mov	r1, r4
 8015818:	f811 3b01 	ldrb.w	r3, [r1], #1
 801581c:	3b30      	subs	r3, #48	; 0x30
 801581e:	2b09      	cmp	r3, #9
 8015820:	d94d      	bls.n	80158be <_vfiprintf_r+0x1a6>
 8015822:	b1b0      	cbz	r0, 8015852 <_vfiprintf_r+0x13a>
 8015824:	9207      	str	r2, [sp, #28]
 8015826:	e014      	b.n	8015852 <_vfiprintf_r+0x13a>
 8015828:	eba0 0308 	sub.w	r3, r0, r8
 801582c:	fa09 f303 	lsl.w	r3, r9, r3
 8015830:	4313      	orrs	r3, r2
 8015832:	9304      	str	r3, [sp, #16]
 8015834:	46a2      	mov	sl, r4
 8015836:	e7d2      	b.n	80157de <_vfiprintf_r+0xc6>
 8015838:	9b03      	ldr	r3, [sp, #12]
 801583a:	1d19      	adds	r1, r3, #4
 801583c:	681b      	ldr	r3, [r3, #0]
 801583e:	9103      	str	r1, [sp, #12]
 8015840:	2b00      	cmp	r3, #0
 8015842:	bfbb      	ittet	lt
 8015844:	425b      	neglt	r3, r3
 8015846:	f042 0202 	orrlt.w	r2, r2, #2
 801584a:	9307      	strge	r3, [sp, #28]
 801584c:	9307      	strlt	r3, [sp, #28]
 801584e:	bfb8      	it	lt
 8015850:	9204      	strlt	r2, [sp, #16]
 8015852:	7823      	ldrb	r3, [r4, #0]
 8015854:	2b2e      	cmp	r3, #46	; 0x2e
 8015856:	d10c      	bne.n	8015872 <_vfiprintf_r+0x15a>
 8015858:	7863      	ldrb	r3, [r4, #1]
 801585a:	2b2a      	cmp	r3, #42	; 0x2a
 801585c:	d134      	bne.n	80158c8 <_vfiprintf_r+0x1b0>
 801585e:	9b03      	ldr	r3, [sp, #12]
 8015860:	1d1a      	adds	r2, r3, #4
 8015862:	681b      	ldr	r3, [r3, #0]
 8015864:	9203      	str	r2, [sp, #12]
 8015866:	2b00      	cmp	r3, #0
 8015868:	bfb8      	it	lt
 801586a:	f04f 33ff 	movlt.w	r3, #4294967295
 801586e:	3402      	adds	r4, #2
 8015870:	9305      	str	r3, [sp, #20]
 8015872:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8015948 <_vfiprintf_r+0x230>
 8015876:	7821      	ldrb	r1, [r4, #0]
 8015878:	2203      	movs	r2, #3
 801587a:	4650      	mov	r0, sl
 801587c:	f7ea fcd0 	bl	8000220 <memchr>
 8015880:	b138      	cbz	r0, 8015892 <_vfiprintf_r+0x17a>
 8015882:	9b04      	ldr	r3, [sp, #16]
 8015884:	eba0 000a 	sub.w	r0, r0, sl
 8015888:	2240      	movs	r2, #64	; 0x40
 801588a:	4082      	lsls	r2, r0
 801588c:	4313      	orrs	r3, r2
 801588e:	3401      	adds	r4, #1
 8015890:	9304      	str	r3, [sp, #16]
 8015892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015896:	4829      	ldr	r0, [pc, #164]	; (801593c <_vfiprintf_r+0x224>)
 8015898:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801589c:	2206      	movs	r2, #6
 801589e:	f7ea fcbf 	bl	8000220 <memchr>
 80158a2:	2800      	cmp	r0, #0
 80158a4:	d03f      	beq.n	8015926 <_vfiprintf_r+0x20e>
 80158a6:	4b26      	ldr	r3, [pc, #152]	; (8015940 <_vfiprintf_r+0x228>)
 80158a8:	bb1b      	cbnz	r3, 80158f2 <_vfiprintf_r+0x1da>
 80158aa:	9b03      	ldr	r3, [sp, #12]
 80158ac:	3307      	adds	r3, #7
 80158ae:	f023 0307 	bic.w	r3, r3, #7
 80158b2:	3308      	adds	r3, #8
 80158b4:	9303      	str	r3, [sp, #12]
 80158b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80158b8:	443b      	add	r3, r7
 80158ba:	9309      	str	r3, [sp, #36]	; 0x24
 80158bc:	e768      	b.n	8015790 <_vfiprintf_r+0x78>
 80158be:	fb0c 3202 	mla	r2, ip, r2, r3
 80158c2:	460c      	mov	r4, r1
 80158c4:	2001      	movs	r0, #1
 80158c6:	e7a6      	b.n	8015816 <_vfiprintf_r+0xfe>
 80158c8:	2300      	movs	r3, #0
 80158ca:	3401      	adds	r4, #1
 80158cc:	9305      	str	r3, [sp, #20]
 80158ce:	4619      	mov	r1, r3
 80158d0:	f04f 0c0a 	mov.w	ip, #10
 80158d4:	4620      	mov	r0, r4
 80158d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80158da:	3a30      	subs	r2, #48	; 0x30
 80158dc:	2a09      	cmp	r2, #9
 80158de:	d903      	bls.n	80158e8 <_vfiprintf_r+0x1d0>
 80158e0:	2b00      	cmp	r3, #0
 80158e2:	d0c6      	beq.n	8015872 <_vfiprintf_r+0x15a>
 80158e4:	9105      	str	r1, [sp, #20]
 80158e6:	e7c4      	b.n	8015872 <_vfiprintf_r+0x15a>
 80158e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80158ec:	4604      	mov	r4, r0
 80158ee:	2301      	movs	r3, #1
 80158f0:	e7f0      	b.n	80158d4 <_vfiprintf_r+0x1bc>
 80158f2:	ab03      	add	r3, sp, #12
 80158f4:	9300      	str	r3, [sp, #0]
 80158f6:	462a      	mov	r2, r5
 80158f8:	4b12      	ldr	r3, [pc, #72]	; (8015944 <_vfiprintf_r+0x22c>)
 80158fa:	a904      	add	r1, sp, #16
 80158fc:	4630      	mov	r0, r6
 80158fe:	f7fb fe4f 	bl	80115a0 <_printf_float>
 8015902:	4607      	mov	r7, r0
 8015904:	1c78      	adds	r0, r7, #1
 8015906:	d1d6      	bne.n	80158b6 <_vfiprintf_r+0x19e>
 8015908:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801590a:	07d9      	lsls	r1, r3, #31
 801590c:	d405      	bmi.n	801591a <_vfiprintf_r+0x202>
 801590e:	89ab      	ldrh	r3, [r5, #12]
 8015910:	059a      	lsls	r2, r3, #22
 8015912:	d402      	bmi.n	801591a <_vfiprintf_r+0x202>
 8015914:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015916:	f7fc fdbd 	bl	8012494 <__retarget_lock_release_recursive>
 801591a:	89ab      	ldrh	r3, [r5, #12]
 801591c:	065b      	lsls	r3, r3, #25
 801591e:	f53f af1d 	bmi.w	801575c <_vfiprintf_r+0x44>
 8015922:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015924:	e71c      	b.n	8015760 <_vfiprintf_r+0x48>
 8015926:	ab03      	add	r3, sp, #12
 8015928:	9300      	str	r3, [sp, #0]
 801592a:	462a      	mov	r2, r5
 801592c:	4b05      	ldr	r3, [pc, #20]	; (8015944 <_vfiprintf_r+0x22c>)
 801592e:	a904      	add	r1, sp, #16
 8015930:	4630      	mov	r0, r6
 8015932:	f7fc f8d9 	bl	8011ae8 <_printf_i>
 8015936:	e7e4      	b.n	8015902 <_vfiprintf_r+0x1ea>
 8015938:	08018c79 	.word	0x08018c79
 801593c:	08018c83 	.word	0x08018c83
 8015940:	080115a1 	.word	0x080115a1
 8015944:	080156f5 	.word	0x080156f5
 8015948:	08018c7f 	.word	0x08018c7f

0801594c <__swbuf_r>:
 801594c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801594e:	460e      	mov	r6, r1
 8015950:	4614      	mov	r4, r2
 8015952:	4605      	mov	r5, r0
 8015954:	b118      	cbz	r0, 801595e <__swbuf_r+0x12>
 8015956:	6a03      	ldr	r3, [r0, #32]
 8015958:	b90b      	cbnz	r3, 801595e <__swbuf_r+0x12>
 801595a:	f7fc fc83 	bl	8012264 <__sinit>
 801595e:	69a3      	ldr	r3, [r4, #24]
 8015960:	60a3      	str	r3, [r4, #8]
 8015962:	89a3      	ldrh	r3, [r4, #12]
 8015964:	071a      	lsls	r2, r3, #28
 8015966:	d525      	bpl.n	80159b4 <__swbuf_r+0x68>
 8015968:	6923      	ldr	r3, [r4, #16]
 801596a:	b31b      	cbz	r3, 80159b4 <__swbuf_r+0x68>
 801596c:	6823      	ldr	r3, [r4, #0]
 801596e:	6922      	ldr	r2, [r4, #16]
 8015970:	1a98      	subs	r0, r3, r2
 8015972:	6963      	ldr	r3, [r4, #20]
 8015974:	b2f6      	uxtb	r6, r6
 8015976:	4283      	cmp	r3, r0
 8015978:	4637      	mov	r7, r6
 801597a:	dc04      	bgt.n	8015986 <__swbuf_r+0x3a>
 801597c:	4621      	mov	r1, r4
 801597e:	4628      	mov	r0, r5
 8015980:	f7ff fa3a 	bl	8014df8 <_fflush_r>
 8015984:	b9e0      	cbnz	r0, 80159c0 <__swbuf_r+0x74>
 8015986:	68a3      	ldr	r3, [r4, #8]
 8015988:	3b01      	subs	r3, #1
 801598a:	60a3      	str	r3, [r4, #8]
 801598c:	6823      	ldr	r3, [r4, #0]
 801598e:	1c5a      	adds	r2, r3, #1
 8015990:	6022      	str	r2, [r4, #0]
 8015992:	701e      	strb	r6, [r3, #0]
 8015994:	6962      	ldr	r2, [r4, #20]
 8015996:	1c43      	adds	r3, r0, #1
 8015998:	429a      	cmp	r2, r3
 801599a:	d004      	beq.n	80159a6 <__swbuf_r+0x5a>
 801599c:	89a3      	ldrh	r3, [r4, #12]
 801599e:	07db      	lsls	r3, r3, #31
 80159a0:	d506      	bpl.n	80159b0 <__swbuf_r+0x64>
 80159a2:	2e0a      	cmp	r6, #10
 80159a4:	d104      	bne.n	80159b0 <__swbuf_r+0x64>
 80159a6:	4621      	mov	r1, r4
 80159a8:	4628      	mov	r0, r5
 80159aa:	f7ff fa25 	bl	8014df8 <_fflush_r>
 80159ae:	b938      	cbnz	r0, 80159c0 <__swbuf_r+0x74>
 80159b0:	4638      	mov	r0, r7
 80159b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80159b4:	4621      	mov	r1, r4
 80159b6:	4628      	mov	r0, r5
 80159b8:	f000 f806 	bl	80159c8 <__swsetup_r>
 80159bc:	2800      	cmp	r0, #0
 80159be:	d0d5      	beq.n	801596c <__swbuf_r+0x20>
 80159c0:	f04f 37ff 	mov.w	r7, #4294967295
 80159c4:	e7f4      	b.n	80159b0 <__swbuf_r+0x64>
	...

080159c8 <__swsetup_r>:
 80159c8:	b538      	push	{r3, r4, r5, lr}
 80159ca:	4b2a      	ldr	r3, [pc, #168]	; (8015a74 <__swsetup_r+0xac>)
 80159cc:	4605      	mov	r5, r0
 80159ce:	6818      	ldr	r0, [r3, #0]
 80159d0:	460c      	mov	r4, r1
 80159d2:	b118      	cbz	r0, 80159dc <__swsetup_r+0x14>
 80159d4:	6a03      	ldr	r3, [r0, #32]
 80159d6:	b90b      	cbnz	r3, 80159dc <__swsetup_r+0x14>
 80159d8:	f7fc fc44 	bl	8012264 <__sinit>
 80159dc:	89a3      	ldrh	r3, [r4, #12]
 80159de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80159e2:	0718      	lsls	r0, r3, #28
 80159e4:	d422      	bmi.n	8015a2c <__swsetup_r+0x64>
 80159e6:	06d9      	lsls	r1, r3, #27
 80159e8:	d407      	bmi.n	80159fa <__swsetup_r+0x32>
 80159ea:	2309      	movs	r3, #9
 80159ec:	602b      	str	r3, [r5, #0]
 80159ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80159f2:	81a3      	strh	r3, [r4, #12]
 80159f4:	f04f 30ff 	mov.w	r0, #4294967295
 80159f8:	e034      	b.n	8015a64 <__swsetup_r+0x9c>
 80159fa:	0758      	lsls	r0, r3, #29
 80159fc:	d512      	bpl.n	8015a24 <__swsetup_r+0x5c>
 80159fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015a00:	b141      	cbz	r1, 8015a14 <__swsetup_r+0x4c>
 8015a02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015a06:	4299      	cmp	r1, r3
 8015a08:	d002      	beq.n	8015a10 <__swsetup_r+0x48>
 8015a0a:	4628      	mov	r0, r5
 8015a0c:	f7fd fbd2 	bl	80131b4 <_free_r>
 8015a10:	2300      	movs	r3, #0
 8015a12:	6363      	str	r3, [r4, #52]	; 0x34
 8015a14:	89a3      	ldrh	r3, [r4, #12]
 8015a16:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015a1a:	81a3      	strh	r3, [r4, #12]
 8015a1c:	2300      	movs	r3, #0
 8015a1e:	6063      	str	r3, [r4, #4]
 8015a20:	6923      	ldr	r3, [r4, #16]
 8015a22:	6023      	str	r3, [r4, #0]
 8015a24:	89a3      	ldrh	r3, [r4, #12]
 8015a26:	f043 0308 	orr.w	r3, r3, #8
 8015a2a:	81a3      	strh	r3, [r4, #12]
 8015a2c:	6923      	ldr	r3, [r4, #16]
 8015a2e:	b94b      	cbnz	r3, 8015a44 <__swsetup_r+0x7c>
 8015a30:	89a3      	ldrh	r3, [r4, #12]
 8015a32:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015a36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015a3a:	d003      	beq.n	8015a44 <__swsetup_r+0x7c>
 8015a3c:	4621      	mov	r1, r4
 8015a3e:	4628      	mov	r0, r5
 8015a40:	f000 f884 	bl	8015b4c <__smakebuf_r>
 8015a44:	89a0      	ldrh	r0, [r4, #12]
 8015a46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015a4a:	f010 0301 	ands.w	r3, r0, #1
 8015a4e:	d00a      	beq.n	8015a66 <__swsetup_r+0x9e>
 8015a50:	2300      	movs	r3, #0
 8015a52:	60a3      	str	r3, [r4, #8]
 8015a54:	6963      	ldr	r3, [r4, #20]
 8015a56:	425b      	negs	r3, r3
 8015a58:	61a3      	str	r3, [r4, #24]
 8015a5a:	6923      	ldr	r3, [r4, #16]
 8015a5c:	b943      	cbnz	r3, 8015a70 <__swsetup_r+0xa8>
 8015a5e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015a62:	d1c4      	bne.n	80159ee <__swsetup_r+0x26>
 8015a64:	bd38      	pop	{r3, r4, r5, pc}
 8015a66:	0781      	lsls	r1, r0, #30
 8015a68:	bf58      	it	pl
 8015a6a:	6963      	ldrpl	r3, [r4, #20]
 8015a6c:	60a3      	str	r3, [r4, #8]
 8015a6e:	e7f4      	b.n	8015a5a <__swsetup_r+0x92>
 8015a70:	2000      	movs	r0, #0
 8015a72:	e7f7      	b.n	8015a64 <__swsetup_r+0x9c>
 8015a74:	200002b4 	.word	0x200002b4

08015a78 <_raise_r>:
 8015a78:	291f      	cmp	r1, #31
 8015a7a:	b538      	push	{r3, r4, r5, lr}
 8015a7c:	4604      	mov	r4, r0
 8015a7e:	460d      	mov	r5, r1
 8015a80:	d904      	bls.n	8015a8c <_raise_r+0x14>
 8015a82:	2316      	movs	r3, #22
 8015a84:	6003      	str	r3, [r0, #0]
 8015a86:	f04f 30ff 	mov.w	r0, #4294967295
 8015a8a:	bd38      	pop	{r3, r4, r5, pc}
 8015a8c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8015a8e:	b112      	cbz	r2, 8015a96 <_raise_r+0x1e>
 8015a90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015a94:	b94b      	cbnz	r3, 8015aaa <_raise_r+0x32>
 8015a96:	4620      	mov	r0, r4
 8015a98:	f000 f830 	bl	8015afc <_getpid_r>
 8015a9c:	462a      	mov	r2, r5
 8015a9e:	4601      	mov	r1, r0
 8015aa0:	4620      	mov	r0, r4
 8015aa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015aa6:	f000 b817 	b.w	8015ad8 <_kill_r>
 8015aaa:	2b01      	cmp	r3, #1
 8015aac:	d00a      	beq.n	8015ac4 <_raise_r+0x4c>
 8015aae:	1c59      	adds	r1, r3, #1
 8015ab0:	d103      	bne.n	8015aba <_raise_r+0x42>
 8015ab2:	2316      	movs	r3, #22
 8015ab4:	6003      	str	r3, [r0, #0]
 8015ab6:	2001      	movs	r0, #1
 8015ab8:	e7e7      	b.n	8015a8a <_raise_r+0x12>
 8015aba:	2400      	movs	r4, #0
 8015abc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015ac0:	4628      	mov	r0, r5
 8015ac2:	4798      	blx	r3
 8015ac4:	2000      	movs	r0, #0
 8015ac6:	e7e0      	b.n	8015a8a <_raise_r+0x12>

08015ac8 <raise>:
 8015ac8:	4b02      	ldr	r3, [pc, #8]	; (8015ad4 <raise+0xc>)
 8015aca:	4601      	mov	r1, r0
 8015acc:	6818      	ldr	r0, [r3, #0]
 8015ace:	f7ff bfd3 	b.w	8015a78 <_raise_r>
 8015ad2:	bf00      	nop
 8015ad4:	200002b4 	.word	0x200002b4

08015ad8 <_kill_r>:
 8015ad8:	b538      	push	{r3, r4, r5, lr}
 8015ada:	4d07      	ldr	r5, [pc, #28]	; (8015af8 <_kill_r+0x20>)
 8015adc:	2300      	movs	r3, #0
 8015ade:	4604      	mov	r4, r0
 8015ae0:	4608      	mov	r0, r1
 8015ae2:	4611      	mov	r1, r2
 8015ae4:	602b      	str	r3, [r5, #0]
 8015ae6:	f7f0 fa5b 	bl	8005fa0 <_kill>
 8015aea:	1c43      	adds	r3, r0, #1
 8015aec:	d102      	bne.n	8015af4 <_kill_r+0x1c>
 8015aee:	682b      	ldr	r3, [r5, #0]
 8015af0:	b103      	cbz	r3, 8015af4 <_kill_r+0x1c>
 8015af2:	6023      	str	r3, [r4, #0]
 8015af4:	bd38      	pop	{r3, r4, r5, pc}
 8015af6:	bf00      	nop
 8015af8:	20002750 	.word	0x20002750

08015afc <_getpid_r>:
 8015afc:	f7f0 ba48 	b.w	8005f90 <_getpid>

08015b00 <__swhatbuf_r>:
 8015b00:	b570      	push	{r4, r5, r6, lr}
 8015b02:	460c      	mov	r4, r1
 8015b04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b08:	2900      	cmp	r1, #0
 8015b0a:	b096      	sub	sp, #88	; 0x58
 8015b0c:	4615      	mov	r5, r2
 8015b0e:	461e      	mov	r6, r3
 8015b10:	da0d      	bge.n	8015b2e <__swhatbuf_r+0x2e>
 8015b12:	89a3      	ldrh	r3, [r4, #12]
 8015b14:	f013 0f80 	tst.w	r3, #128	; 0x80
 8015b18:	f04f 0100 	mov.w	r1, #0
 8015b1c:	bf0c      	ite	eq
 8015b1e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8015b22:	2340      	movne	r3, #64	; 0x40
 8015b24:	2000      	movs	r0, #0
 8015b26:	6031      	str	r1, [r6, #0]
 8015b28:	602b      	str	r3, [r5, #0]
 8015b2a:	b016      	add	sp, #88	; 0x58
 8015b2c:	bd70      	pop	{r4, r5, r6, pc}
 8015b2e:	466a      	mov	r2, sp
 8015b30:	f000 f848 	bl	8015bc4 <_fstat_r>
 8015b34:	2800      	cmp	r0, #0
 8015b36:	dbec      	blt.n	8015b12 <__swhatbuf_r+0x12>
 8015b38:	9901      	ldr	r1, [sp, #4]
 8015b3a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8015b3e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8015b42:	4259      	negs	r1, r3
 8015b44:	4159      	adcs	r1, r3
 8015b46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015b4a:	e7eb      	b.n	8015b24 <__swhatbuf_r+0x24>

08015b4c <__smakebuf_r>:
 8015b4c:	898b      	ldrh	r3, [r1, #12]
 8015b4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015b50:	079d      	lsls	r5, r3, #30
 8015b52:	4606      	mov	r6, r0
 8015b54:	460c      	mov	r4, r1
 8015b56:	d507      	bpl.n	8015b68 <__smakebuf_r+0x1c>
 8015b58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015b5c:	6023      	str	r3, [r4, #0]
 8015b5e:	6123      	str	r3, [r4, #16]
 8015b60:	2301      	movs	r3, #1
 8015b62:	6163      	str	r3, [r4, #20]
 8015b64:	b002      	add	sp, #8
 8015b66:	bd70      	pop	{r4, r5, r6, pc}
 8015b68:	ab01      	add	r3, sp, #4
 8015b6a:	466a      	mov	r2, sp
 8015b6c:	f7ff ffc8 	bl	8015b00 <__swhatbuf_r>
 8015b70:	9900      	ldr	r1, [sp, #0]
 8015b72:	4605      	mov	r5, r0
 8015b74:	4630      	mov	r0, r6
 8015b76:	f7fd fb91 	bl	801329c <_malloc_r>
 8015b7a:	b948      	cbnz	r0, 8015b90 <__smakebuf_r+0x44>
 8015b7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b80:	059a      	lsls	r2, r3, #22
 8015b82:	d4ef      	bmi.n	8015b64 <__smakebuf_r+0x18>
 8015b84:	f023 0303 	bic.w	r3, r3, #3
 8015b88:	f043 0302 	orr.w	r3, r3, #2
 8015b8c:	81a3      	strh	r3, [r4, #12]
 8015b8e:	e7e3      	b.n	8015b58 <__smakebuf_r+0xc>
 8015b90:	89a3      	ldrh	r3, [r4, #12]
 8015b92:	6020      	str	r0, [r4, #0]
 8015b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015b98:	81a3      	strh	r3, [r4, #12]
 8015b9a:	9b00      	ldr	r3, [sp, #0]
 8015b9c:	6163      	str	r3, [r4, #20]
 8015b9e:	9b01      	ldr	r3, [sp, #4]
 8015ba0:	6120      	str	r0, [r4, #16]
 8015ba2:	b15b      	cbz	r3, 8015bbc <__smakebuf_r+0x70>
 8015ba4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015ba8:	4630      	mov	r0, r6
 8015baa:	f000 f81d 	bl	8015be8 <_isatty_r>
 8015bae:	b128      	cbz	r0, 8015bbc <__smakebuf_r+0x70>
 8015bb0:	89a3      	ldrh	r3, [r4, #12]
 8015bb2:	f023 0303 	bic.w	r3, r3, #3
 8015bb6:	f043 0301 	orr.w	r3, r3, #1
 8015bba:	81a3      	strh	r3, [r4, #12]
 8015bbc:	89a3      	ldrh	r3, [r4, #12]
 8015bbe:	431d      	orrs	r5, r3
 8015bc0:	81a5      	strh	r5, [r4, #12]
 8015bc2:	e7cf      	b.n	8015b64 <__smakebuf_r+0x18>

08015bc4 <_fstat_r>:
 8015bc4:	b538      	push	{r3, r4, r5, lr}
 8015bc6:	4d07      	ldr	r5, [pc, #28]	; (8015be4 <_fstat_r+0x20>)
 8015bc8:	2300      	movs	r3, #0
 8015bca:	4604      	mov	r4, r0
 8015bcc:	4608      	mov	r0, r1
 8015bce:	4611      	mov	r1, r2
 8015bd0:	602b      	str	r3, [r5, #0]
 8015bd2:	f7f0 fa44 	bl	800605e <_fstat>
 8015bd6:	1c43      	adds	r3, r0, #1
 8015bd8:	d102      	bne.n	8015be0 <_fstat_r+0x1c>
 8015bda:	682b      	ldr	r3, [r5, #0]
 8015bdc:	b103      	cbz	r3, 8015be0 <_fstat_r+0x1c>
 8015bde:	6023      	str	r3, [r4, #0]
 8015be0:	bd38      	pop	{r3, r4, r5, pc}
 8015be2:	bf00      	nop
 8015be4:	20002750 	.word	0x20002750

08015be8 <_isatty_r>:
 8015be8:	b538      	push	{r3, r4, r5, lr}
 8015bea:	4d06      	ldr	r5, [pc, #24]	; (8015c04 <_isatty_r+0x1c>)
 8015bec:	2300      	movs	r3, #0
 8015bee:	4604      	mov	r4, r0
 8015bf0:	4608      	mov	r0, r1
 8015bf2:	602b      	str	r3, [r5, #0]
 8015bf4:	f7f0 fa43 	bl	800607e <_isatty>
 8015bf8:	1c43      	adds	r3, r0, #1
 8015bfa:	d102      	bne.n	8015c02 <_isatty_r+0x1a>
 8015bfc:	682b      	ldr	r3, [r5, #0]
 8015bfe:	b103      	cbz	r3, 8015c02 <_isatty_r+0x1a>
 8015c00:	6023      	str	r3, [r4, #0]
 8015c02:	bd38      	pop	{r3, r4, r5, pc}
 8015c04:	20002750 	.word	0x20002750

08015c08 <fmod>:
 8015c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c0a:	ed2d 8b02 	vpush	{d8}
 8015c0e:	ec57 6b10 	vmov	r6, r7, d0
 8015c12:	ec55 4b11 	vmov	r4, r5, d1
 8015c16:	f000 f86d 	bl	8015cf4 <__ieee754_fmod>
 8015c1a:	4622      	mov	r2, r4
 8015c1c:	462b      	mov	r3, r5
 8015c1e:	4630      	mov	r0, r6
 8015c20:	4639      	mov	r1, r7
 8015c22:	eeb0 8a40 	vmov.f32	s16, s0
 8015c26:	eef0 8a60 	vmov.f32	s17, s1
 8015c2a:	f7ea ffa7 	bl	8000b7c <__aeabi_dcmpun>
 8015c2e:	b990      	cbnz	r0, 8015c56 <fmod+0x4e>
 8015c30:	2200      	movs	r2, #0
 8015c32:	2300      	movs	r3, #0
 8015c34:	4620      	mov	r0, r4
 8015c36:	4629      	mov	r1, r5
 8015c38:	f7ea ff6e 	bl	8000b18 <__aeabi_dcmpeq>
 8015c3c:	b158      	cbz	r0, 8015c56 <fmod+0x4e>
 8015c3e:	f7fc fbfd 	bl	801243c <__errno>
 8015c42:	2321      	movs	r3, #33	; 0x21
 8015c44:	6003      	str	r3, [r0, #0]
 8015c46:	2200      	movs	r2, #0
 8015c48:	2300      	movs	r3, #0
 8015c4a:	4610      	mov	r0, r2
 8015c4c:	4619      	mov	r1, r3
 8015c4e:	f7ea fe25 	bl	800089c <__aeabi_ddiv>
 8015c52:	ec41 0b18 	vmov	d8, r0, r1
 8015c56:	eeb0 0a48 	vmov.f32	s0, s16
 8015c5a:	eef0 0a68 	vmov.f32	s1, s17
 8015c5e:	ecbd 8b02 	vpop	{d8}
 8015c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015c64 <round>:
 8015c64:	ec53 2b10 	vmov	r2, r3, d0
 8015c68:	b570      	push	{r4, r5, r6, lr}
 8015c6a:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8015c6e:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8015c72:	2813      	cmp	r0, #19
 8015c74:	ee10 5a10 	vmov	r5, s0
 8015c78:	4619      	mov	r1, r3
 8015c7a:	dc18      	bgt.n	8015cae <round+0x4a>
 8015c7c:	2800      	cmp	r0, #0
 8015c7e:	da09      	bge.n	8015c94 <round+0x30>
 8015c80:	3001      	adds	r0, #1
 8015c82:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8015c86:	d103      	bne.n	8015c90 <round+0x2c>
 8015c88:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8015c8c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8015c90:	2300      	movs	r3, #0
 8015c92:	e02a      	b.n	8015cea <round+0x86>
 8015c94:	4c16      	ldr	r4, [pc, #88]	; (8015cf0 <round+0x8c>)
 8015c96:	4104      	asrs	r4, r0
 8015c98:	ea03 0604 	and.w	r6, r3, r4
 8015c9c:	4316      	orrs	r6, r2
 8015c9e:	d011      	beq.n	8015cc4 <round+0x60>
 8015ca0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8015ca4:	4103      	asrs	r3, r0
 8015ca6:	440b      	add	r3, r1
 8015ca8:	ea23 0104 	bic.w	r1, r3, r4
 8015cac:	e7f0      	b.n	8015c90 <round+0x2c>
 8015cae:	2833      	cmp	r0, #51	; 0x33
 8015cb0:	dd0b      	ble.n	8015cca <round+0x66>
 8015cb2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8015cb6:	d105      	bne.n	8015cc4 <round+0x60>
 8015cb8:	ee10 0a10 	vmov	r0, s0
 8015cbc:	f7ea fb0e 	bl	80002dc <__adddf3>
 8015cc0:	4602      	mov	r2, r0
 8015cc2:	460b      	mov	r3, r1
 8015cc4:	ec43 2b10 	vmov	d0, r2, r3
 8015cc8:	bd70      	pop	{r4, r5, r6, pc}
 8015cca:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8015cce:	f04f 34ff 	mov.w	r4, #4294967295
 8015cd2:	40f4      	lsrs	r4, r6
 8015cd4:	4214      	tst	r4, r2
 8015cd6:	d0f5      	beq.n	8015cc4 <round+0x60>
 8015cd8:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8015cdc:	2301      	movs	r3, #1
 8015cde:	4083      	lsls	r3, r0
 8015ce0:	195b      	adds	r3, r3, r5
 8015ce2:	bf28      	it	cs
 8015ce4:	3101      	addcs	r1, #1
 8015ce6:	ea23 0304 	bic.w	r3, r3, r4
 8015cea:	461a      	mov	r2, r3
 8015cec:	460b      	mov	r3, r1
 8015cee:	e7e9      	b.n	8015cc4 <round+0x60>
 8015cf0:	000fffff 	.word	0x000fffff

08015cf4 <__ieee754_fmod>:
 8015cf4:	ec53 2b11 	vmov	r2, r3, d1
 8015cf8:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 8015cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d00:	ea5c 0402 	orrs.w	r4, ip, r2
 8015d04:	ec51 0b10 	vmov	r0, r1, d0
 8015d08:	ee11 7a10 	vmov	r7, s2
 8015d0c:	ee11 ea10 	vmov	lr, s2
 8015d10:	461e      	mov	r6, r3
 8015d12:	d00c      	beq.n	8015d2e <__ieee754_fmod+0x3a>
 8015d14:	4c78      	ldr	r4, [pc, #480]	; (8015ef8 <__ieee754_fmod+0x204>)
 8015d16:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8015d1a:	45a0      	cmp	r8, r4
 8015d1c:	4689      	mov	r9, r1
 8015d1e:	dc06      	bgt.n	8015d2e <__ieee754_fmod+0x3a>
 8015d20:	4254      	negs	r4, r2
 8015d22:	4d76      	ldr	r5, [pc, #472]	; (8015efc <__ieee754_fmod+0x208>)
 8015d24:	4314      	orrs	r4, r2
 8015d26:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 8015d2a:	42ac      	cmp	r4, r5
 8015d2c:	d909      	bls.n	8015d42 <__ieee754_fmod+0x4e>
 8015d2e:	f7ea fc8b 	bl	8000648 <__aeabi_dmul>
 8015d32:	4602      	mov	r2, r0
 8015d34:	460b      	mov	r3, r1
 8015d36:	f7ea fdb1 	bl	800089c <__aeabi_ddiv>
 8015d3a:	ec41 0b10 	vmov	d0, r0, r1
 8015d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d42:	45e0      	cmp	r8, ip
 8015d44:	ee10 aa10 	vmov	sl, s0
 8015d48:	ee10 4a10 	vmov	r4, s0
 8015d4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8015d50:	dc09      	bgt.n	8015d66 <__ieee754_fmod+0x72>
 8015d52:	dbf2      	blt.n	8015d3a <__ieee754_fmod+0x46>
 8015d54:	4290      	cmp	r0, r2
 8015d56:	d3f0      	bcc.n	8015d3a <__ieee754_fmod+0x46>
 8015d58:	d105      	bne.n	8015d66 <__ieee754_fmod+0x72>
 8015d5a:	4b69      	ldr	r3, [pc, #420]	; (8015f00 <__ieee754_fmod+0x20c>)
 8015d5c:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 8015d60:	e9d3 0100 	ldrd	r0, r1, [r3]
 8015d64:	e7e9      	b.n	8015d3a <__ieee754_fmod+0x46>
 8015d66:	4a65      	ldr	r2, [pc, #404]	; (8015efc <__ieee754_fmod+0x208>)
 8015d68:	ea19 0f02 	tst.w	r9, r2
 8015d6c:	d148      	bne.n	8015e00 <__ieee754_fmod+0x10c>
 8015d6e:	f1b8 0f00 	cmp.w	r8, #0
 8015d72:	d13d      	bne.n	8015df0 <__ieee754_fmod+0xfc>
 8015d74:	4963      	ldr	r1, [pc, #396]	; (8015f04 <__ieee754_fmod+0x210>)
 8015d76:	4653      	mov	r3, sl
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	dc36      	bgt.n	8015dea <__ieee754_fmod+0xf6>
 8015d7c:	4216      	tst	r6, r2
 8015d7e:	d14f      	bne.n	8015e20 <__ieee754_fmod+0x12c>
 8015d80:	f1bc 0f00 	cmp.w	ip, #0
 8015d84:	d144      	bne.n	8015e10 <__ieee754_fmod+0x11c>
 8015d86:	4a5f      	ldr	r2, [pc, #380]	; (8015f04 <__ieee754_fmod+0x210>)
 8015d88:	463b      	mov	r3, r7
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	dc3d      	bgt.n	8015e0a <__ieee754_fmod+0x116>
 8015d8e:	485e      	ldr	r0, [pc, #376]	; (8015f08 <__ieee754_fmod+0x214>)
 8015d90:	4281      	cmp	r1, r0
 8015d92:	db4a      	blt.n	8015e2a <__ieee754_fmod+0x136>
 8015d94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015d98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015d9c:	485a      	ldr	r0, [pc, #360]	; (8015f08 <__ieee754_fmod+0x214>)
 8015d9e:	4282      	cmp	r2, r0
 8015da0:	db57      	blt.n	8015e52 <__ieee754_fmod+0x15e>
 8015da2:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8015da6:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8015daa:	1a89      	subs	r1, r1, r2
 8015dac:	1b98      	subs	r0, r3, r6
 8015dae:	eba4 070e 	sub.w	r7, r4, lr
 8015db2:	2900      	cmp	r1, #0
 8015db4:	d162      	bne.n	8015e7c <__ieee754_fmod+0x188>
 8015db6:	4574      	cmp	r4, lr
 8015db8:	bf38      	it	cc
 8015dba:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8015dbe:	2800      	cmp	r0, #0
 8015dc0:	bfa4      	itt	ge
 8015dc2:	463c      	movge	r4, r7
 8015dc4:	4603      	movge	r3, r0
 8015dc6:	ea53 0104 	orrs.w	r1, r3, r4
 8015dca:	d0c6      	beq.n	8015d5a <__ieee754_fmod+0x66>
 8015dcc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015dd0:	db69      	blt.n	8015ea6 <__ieee754_fmod+0x1b2>
 8015dd2:	494d      	ldr	r1, [pc, #308]	; (8015f08 <__ieee754_fmod+0x214>)
 8015dd4:	428a      	cmp	r2, r1
 8015dd6:	db6c      	blt.n	8015eb2 <__ieee754_fmod+0x1be>
 8015dd8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8015ddc:	432b      	orrs	r3, r5
 8015dde:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8015de2:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8015de6:	4620      	mov	r0, r4
 8015de8:	e7a7      	b.n	8015d3a <__ieee754_fmod+0x46>
 8015dea:	3901      	subs	r1, #1
 8015dec:	005b      	lsls	r3, r3, #1
 8015dee:	e7c3      	b.n	8015d78 <__ieee754_fmod+0x84>
 8015df0:	4945      	ldr	r1, [pc, #276]	; (8015f08 <__ieee754_fmod+0x214>)
 8015df2:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	ddc0      	ble.n	8015d7c <__ieee754_fmod+0x88>
 8015dfa:	3901      	subs	r1, #1
 8015dfc:	005b      	lsls	r3, r3, #1
 8015dfe:	e7fa      	b.n	8015df6 <__ieee754_fmod+0x102>
 8015e00:	ea4f 5128 	mov.w	r1, r8, asr #20
 8015e04:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8015e08:	e7b8      	b.n	8015d7c <__ieee754_fmod+0x88>
 8015e0a:	3a01      	subs	r2, #1
 8015e0c:	005b      	lsls	r3, r3, #1
 8015e0e:	e7bc      	b.n	8015d8a <__ieee754_fmod+0x96>
 8015e10:	4a3d      	ldr	r2, [pc, #244]	; (8015f08 <__ieee754_fmod+0x214>)
 8015e12:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	ddb9      	ble.n	8015d8e <__ieee754_fmod+0x9a>
 8015e1a:	3a01      	subs	r2, #1
 8015e1c:	005b      	lsls	r3, r3, #1
 8015e1e:	e7fa      	b.n	8015e16 <__ieee754_fmod+0x122>
 8015e20:	ea4f 522c 	mov.w	r2, ip, asr #20
 8015e24:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8015e28:	e7b1      	b.n	8015d8e <__ieee754_fmod+0x9a>
 8015e2a:	1a40      	subs	r0, r0, r1
 8015e2c:	281f      	cmp	r0, #31
 8015e2e:	dc0a      	bgt.n	8015e46 <__ieee754_fmod+0x152>
 8015e30:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 8015e34:	fa08 f800 	lsl.w	r8, r8, r0
 8015e38:	fa2a f303 	lsr.w	r3, sl, r3
 8015e3c:	ea43 0308 	orr.w	r3, r3, r8
 8015e40:	fa0a f400 	lsl.w	r4, sl, r0
 8015e44:	e7aa      	b.n	8015d9c <__ieee754_fmod+0xa8>
 8015e46:	4b31      	ldr	r3, [pc, #196]	; (8015f0c <__ieee754_fmod+0x218>)
 8015e48:	1a5b      	subs	r3, r3, r1
 8015e4a:	fa0a f303 	lsl.w	r3, sl, r3
 8015e4e:	2400      	movs	r4, #0
 8015e50:	e7a4      	b.n	8015d9c <__ieee754_fmod+0xa8>
 8015e52:	1a80      	subs	r0, r0, r2
 8015e54:	281f      	cmp	r0, #31
 8015e56:	dc0a      	bgt.n	8015e6e <__ieee754_fmod+0x17a>
 8015e58:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 8015e5c:	fa0c fc00 	lsl.w	ip, ip, r0
 8015e60:	fa27 f606 	lsr.w	r6, r7, r6
 8015e64:	ea46 060c 	orr.w	r6, r6, ip
 8015e68:	fa07 fe00 	lsl.w	lr, r7, r0
 8015e6c:	e79d      	b.n	8015daa <__ieee754_fmod+0xb6>
 8015e6e:	4e27      	ldr	r6, [pc, #156]	; (8015f0c <__ieee754_fmod+0x218>)
 8015e70:	1ab6      	subs	r6, r6, r2
 8015e72:	fa07 f606 	lsl.w	r6, r7, r6
 8015e76:	f04f 0e00 	mov.w	lr, #0
 8015e7a:	e796      	b.n	8015daa <__ieee754_fmod+0xb6>
 8015e7c:	4574      	cmp	r4, lr
 8015e7e:	bf38      	it	cc
 8015e80:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8015e84:	2800      	cmp	r0, #0
 8015e86:	da05      	bge.n	8015e94 <__ieee754_fmod+0x1a0>
 8015e88:	0fe0      	lsrs	r0, r4, #31
 8015e8a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8015e8e:	0064      	lsls	r4, r4, #1
 8015e90:	3901      	subs	r1, #1
 8015e92:	e78b      	b.n	8015dac <__ieee754_fmod+0xb8>
 8015e94:	ea50 0307 	orrs.w	r3, r0, r7
 8015e98:	f43f af5f 	beq.w	8015d5a <__ieee754_fmod+0x66>
 8015e9c:	0ffb      	lsrs	r3, r7, #31
 8015e9e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8015ea2:	007c      	lsls	r4, r7, #1
 8015ea4:	e7f4      	b.n	8015e90 <__ieee754_fmod+0x19c>
 8015ea6:	0fe1      	lsrs	r1, r4, #31
 8015ea8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8015eac:	0064      	lsls	r4, r4, #1
 8015eae:	3a01      	subs	r2, #1
 8015eb0:	e78c      	b.n	8015dcc <__ieee754_fmod+0xd8>
 8015eb2:	1a89      	subs	r1, r1, r2
 8015eb4:	2914      	cmp	r1, #20
 8015eb6:	dc0a      	bgt.n	8015ece <__ieee754_fmod+0x1da>
 8015eb8:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8015ebc:	fa03 f202 	lsl.w	r2, r3, r2
 8015ec0:	40cc      	lsrs	r4, r1
 8015ec2:	4322      	orrs	r2, r4
 8015ec4:	410b      	asrs	r3, r1
 8015ec6:	ea43 0105 	orr.w	r1, r3, r5
 8015eca:	4610      	mov	r0, r2
 8015ecc:	e735      	b.n	8015d3a <__ieee754_fmod+0x46>
 8015ece:	291f      	cmp	r1, #31
 8015ed0:	dc07      	bgt.n	8015ee2 <__ieee754_fmod+0x1ee>
 8015ed2:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8015ed6:	40cc      	lsrs	r4, r1
 8015ed8:	fa03 f202 	lsl.w	r2, r3, r2
 8015edc:	4322      	orrs	r2, r4
 8015ede:	462b      	mov	r3, r5
 8015ee0:	e7f1      	b.n	8015ec6 <__ieee754_fmod+0x1d2>
 8015ee2:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8015ee6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8015eea:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8015eee:	32e2      	adds	r2, #226	; 0xe2
 8015ef0:	fa43 f202 	asr.w	r2, r3, r2
 8015ef4:	e7f3      	b.n	8015ede <__ieee754_fmod+0x1ea>
 8015ef6:	bf00      	nop
 8015ef8:	7fefffff 	.word	0x7fefffff
 8015efc:	7ff00000 	.word	0x7ff00000
 8015f00:	08018d30 	.word	0x08018d30
 8015f04:	fffffbed 	.word	0xfffffbed
 8015f08:	fffffc02 	.word	0xfffffc02
 8015f0c:	fffffbe2 	.word	0xfffffbe2

08015f10 <_init>:
 8015f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f12:	bf00      	nop
 8015f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f16:	bc08      	pop	{r3}
 8015f18:	469e      	mov	lr, r3
 8015f1a:	4770      	bx	lr

08015f1c <_fini>:
 8015f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f1e:	bf00      	nop
 8015f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015f22:	bc08      	pop	{r3}
 8015f24:	469e      	mov	lr, r3
 8015f26:	4770      	bx	lr
