INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_1/project_1.srcs/sources_1/new/Problem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_1/project_1.srcs/sim_1/new/Problem_1_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem_1_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
