1972-02-16 20:10:06,943 INFO  PULSE IS COMING:
1972-02-16 20:10:07,945 INFO  PULSE IS COMING:
1972-02-16 20:10:17,956 INFO  CHECK I2C STATUS:
1972-02-16 20:10:17,957 INFO     Took 0.0 seconds
1972-02-16 20:10:19,960 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:10:39,241 INFO  Initial RO Status
1972-02-16 20:10:39,244 INFO  {'ALIGNER_ALL': {'status': 4, 'status_dbg_fc_cnt': 0, 'status_dbg_lreset_rcvd': 0, 'status_dbg_orbsyn_rcvd': 1, 'status_done': 0}, 'CH_ALIGNER_0INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 2, 'status_align_seu_err': 0, 'status_hdr_mm_err': 0, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_10INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 2, 'status_align_seu_err': 0, 'status_hdr_mm_err': 0, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_11INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 2, 'status_align_seu_err': 0, 'status_hdr_mm_err': 0, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_1INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 6, 'status_align_seu_err': 0, 'status_hdr_mm_err': 1, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_2INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 6, 'status_align_seu_err': 0, 'status_hdr_mm_err': 1, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_3INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 6, 'status_align_seu_err': 0, 'status_hdr_mm_err': 1, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_4INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 6, 'status_align_seu_err': 0, 'status_hdr_mm_err': 1, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_5INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 2, 'status_align_seu_err': 0, 'status_hdr_mm_err': 0, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_6INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 6, 'status_align_seu_err': 0, 'status_hdr_mm_err': 1, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_7INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 6, 'status_align_seu_err': 0, 'status_hdr_mm_err': 1, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_8INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 2, 'status_align_seu_err': 0, 'status_hdr_mm_err': 0, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_ALIGNER_9INPUT_ALL': {'hdr_mm_cntr': 65535, 'orbsyn_arr_err_cnt': 255, 'orbsyn_fc_err_cnt': 0, 'orbsyn_hdr_err_cnt': 255, 'prbs_chk_err_cnt': 0, 'select': 32, 'snapshot': 0, 'snapshot2': 0, 'status': 2, 'status_align_seu_err': 0, 'status_hdr_mm_err': 0, 'status_orbsyn_arr_err': 0, 'status_orbsyn_fc_err': 0, 'status_orbsyn_hdr_err': 0, 'status_pattern_match': 0, 'status_prbs_chk_err': 0, 'status_snapshot_dv': 1}, 'CH_EPRXGRP_0INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 218, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 6}, 'CH_EPRXGRP_10INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 218, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 6}, 'CH_EPRXGRP_11INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 222, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 7}, 'CH_EPRXGRP_1INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 214, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 5}, 'CH_EPRXGRP_2INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 222, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 7}, 'CH_EPRXGRP_3INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 222, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 7}, 'CH_EPRXGRP_4INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 222, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 7}, 'CH_EPRXGRP_5INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 222, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 7}, 'CH_EPRXGRP_6INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 218, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 6}, 'CH_EPRXGRP_7INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 222, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 7}, 'CH_EPRXGRP_8INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 218, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 6}, 'CH_EPRXGRP_9INPUT_ALL': {'dllstatus': 5, 'dllstatus_dllLockFilterState': 2, 'dllstatus_dllLocked': 1, 'dllstatus_dllLossOfLockCount': 0, 'status': 226, 'status_channelLocked': 1, 'status_dllInstantLock': 1, 'status_dllState': 2, 'status_phaseSelect': 8}, 'CH_ERR_0INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 0, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 0, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_10INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 0, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 0, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_11INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 32, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 1, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_1INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 32, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 1, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_2INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 0, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 0, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_3INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 0, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 0, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_4INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 0, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 0, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_5INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 32, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 1, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_6INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 32, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 1, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_7INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 0, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 0, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_8INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 0, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 0, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'CH_ERR_9INPUT_ALL': {'error_data': 104, 'error_data_err_dat': 40, 'error_data_err_out': 1, 'error_mask': 0, 'error_mask_msk_dat': 0, 'raw_error': 32, 'raw_error_align_seu_err': 0, 'raw_error_err_raw_dat': 0, 'raw_error_hdr_mm_err': 1, 'raw_error_orbsyn_arr_err': 0, 'raw_error_orbsyn_fc_err': 0, 'raw_error_orbsyn_hdr_err': 0, 'raw_error_prbs_chk_err': 0}, 'ERRTOP_ALL': {'err_dat_top': 8191, 'err_dat_top_err_dat_top': 8191, 'err_dat_top_err_out_top': 0, 'msk_dat_top': 0}, 'FCTRL_ALL': {'fc_error_count': 255, 'lock_count': 1, 'status': 4, 'status_command_rx_inverted': 0, 'status_fc_error': 0, 'status_locked': 1}, 'FMTBUF_ALL': {'buffer_out_err': 0}, 'MISC_ALL': {'misc_ro_0': 9, 'misc_ro_0_PUSM_state': 9}, 'MISC_ERR_CNT_DOUBLE': {'rw_ecc_err_in_re_cnt_double_algorithm': 0, 'rw_ecc_err_in_re_cnt_double_aligner': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_0': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_1': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_10': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_11': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_2': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_3': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_4': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_5': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_6': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_7': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_8': 0, 'rw_ecc_err_in_re_cnt_double_chan_aligner_9': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_0': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_1': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_10': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_11': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_2': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_3': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_4': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_5': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_6': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_7': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_8': 0, 'rw_ecc_err_in_re_cnt_double_chan_eprxgrp_9': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_0': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_1': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_10': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_11': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_12': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_2': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_3': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_4': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_5': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_6': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_7': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_8': 0, 'rw_ecc_err_in_re_cnt_double_chan_err_9': 0, 'rw_ecc_err_in_re_cnt_double_eprxgrp_top': 0, 'rw_ecc_err_in_re_cnt_double_err_top': 0, 'rw_ecc_err_in_re_cnt_double_erx': 0, 'rw_ecc_err_in_re_cnt_double_etx': 0, 'rw_ecc_err_in_re_cnt_double_fast_ctrl_decoder': 0, 'rw_ecc_err_in_re_cnt_double_formatter_buffer': 0, 'rw_ecc_err_in_re_cnt_double_misc': 0, 'rw_ecc_err_in_re_cnt_double_mux_fix_calib': 0, 'rw_ecc_err_in_re_cnt_double_pll': 0}, 'MISC_ERR_CNT_PARITY': {'rw_ecc_err_in_re_cnt_parity_algorithm': 0, 'rw_ecc_err_in_re_cnt_parity_aligner': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_0': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_1': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_10': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_11': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_2': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_3': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_4': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_5': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_6': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_7': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_8': 0, 'rw_ecc_err_in_re_cnt_parity_chan_aligner_9': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_0': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_1': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_10': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_11': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_2': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_3': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_4': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_5': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_6': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_7': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_8': 0, 'rw_ecc_err_in_re_cnt_parity_chan_eprxgrp_9': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_0': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_1': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_10': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_11': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_12': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_2': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_3': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_4': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_5': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_6': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_7': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_8': 0, 'rw_ecc_err_in_re_cnt_parity_chan_err_9': 0, 'rw_ecc_err_in_re_cnt_parity_eprxgrp_top': 0, 'rw_ecc_err_in_re_cnt_parity_err_top': 0, 'rw_ecc_err_in_re_cnt_parity_erx': 0, 'rw_ecc_err_in_re_cnt_parity_etx': 0, 'rw_ecc_err_in_re_cnt_parity_fast_ctrl_decoder': 0, 'rw_ecc_err_in_re_cnt_parity_formatter_buffer': 0, 'rw_ecc_err_in_re_cnt_parity_misc': 0, 'rw_ecc_err_in_re_cnt_parity_mux_fix_calib': 0, 'rw_ecc_err_in_re_cnt_parity_pll': 0}, 'MISC_ERR_CNT_SINGLE': {'rw_ecc_err_in_re_cnt_single_algorithm': 0, 'rw_ecc_err_in_re_cnt_single_aligner': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_0': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_1': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_10': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_11': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_2': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_3': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_4': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_5': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_6': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_7': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_8': 0, 'rw_ecc_err_in_re_cnt_single_chan_aligner_9': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_0': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_1': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_10': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_11': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_2': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_3': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_4': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_5': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_6': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_7': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_8': 0, 'rw_ecc_err_in_re_cnt_single_chan_eprxgrp_9': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_0': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_1': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_10': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_11': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_12': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_2': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_3': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_4': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_5': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_6': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_7': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_8': 0, 'rw_ecc_err_in_re_cnt_single_chan_err_9': 0, 'rw_ecc_err_in_re_cnt_single_eprxgrp_top': 0, 'rw_ecc_err_in_re_cnt_single_err_top': 0, 'rw_ecc_err_in_re_cnt_single_erx': 0, 'rw_ecc_err_in_re_cnt_single_etx': 0, 'rw_ecc_err_in_re_cnt_single_fast_ctrl_decoder': 0, 'rw_ecc_err_in_re_cnt_single_formatter_buffer': 0, 'rw_ecc_err_in_re_cnt_single_misc': 0, 'rw_ecc_err_in_re_cnt_single_mux_fix_calib': 0, 'rw_ecc_err_in_re_cnt_single_pll': 0}, 'PLL_ALL': {'pll_read_bytes_2to0': 970766, 'pll_read_bytes_2to0_endCounterRefClk': 0, 'pll_read_bytes_2to0_endCounterVCO': 1, 'pll_read_bytes_2to0_lfInstLock': 1, 'pll_read_bytes_2to0_lfLocked': 1, 'pll_read_bytes_2to0_lfLossOfLockCount': 0, 'pll_read_bytes_2to0_lfState': 2, 'pll_read_bytes_2to0_ljCDRCapBankSearchActive': 1, 'pll_read_bytes_2to0_smLocked': 1, 'pll_read_bytes_2to0_smState': 11, 'pll_read_bytes_4to3': 8, 'pll_read_bytes_4to3_parallel_enable_intrA': 0, 'pll_read_bytes_4to3_parallel_enable_intrB': 0, 'pll_read_bytes_4to3_parallel_enable_intrC': 0, 'pll_read_bytes_4to3_pll_not_locked_timeout': 1}}
1972-02-16 20:10:39,245 INFO  Initial RW Status
1972-02-16 20:10:39,248 INFO  {'ALGO_DROPLSB': {'drop_lsb': 3}, 'ALGO_THRESHOLD_VAL': {'threshold_val_0': 4194303, 'threshold_val_1': 4194303, 'threshold_val_10': 4194303, 'threshold_val_11': 4194303, 'threshold_val_12': 4194303, 'threshold_val_13': 4194303, 'threshold_val_14': 4194303, 'threshold_val_15': 4194303, 'threshold_val_16': 4194303, 'threshold_val_17': 4194303, 'threshold_val_18': 4194303, 'threshold_val_19': 4194303, 'threshold_val_2': 4194303, 'threshold_val_20': 4194303, 'threshold_val_21': 4194303, 'threshold_val_22': 4194303, 'threshold_val_23': 4194303, 'threshold_val_24': 4194303, 'threshold_val_25': 4194303, 'threshold_val_26': 4194303, 'threshold_val_27': 4194303, 'threshold_val_28': 4194303, 'threshold_val_29': 4194303, 'threshold_val_3': 4194303, 'threshold_val_30': 4194303, 'threshold_val_31': 4194303, 'threshold_val_32': 4194303, 'threshold_val_33': 4194303, 'threshold_val_34': 4194303, 'threshold_val_35': 4194303, 'threshold_val_36': 4194303, 'threshold_val_37': 4194303, 'threshold_val_38': 4194303, 'threshold_val_39': 4194303, 'threshold_val_4': 4194303, 'threshold_val_40': 4194303, 'threshold_val_41': 4194303, 'threshold_val_42': 4194303, 'threshold_val_43': 4194303, 'threshold_val_44': 4194303, 'threshold_val_45': 4194303, 'threshold_val_46': 4194303, 'threshold_val_47': 4194303, 'threshold_val_5': 4194303, 'threshold_val_6': 4194303, 'threshold_val_7': 4194303, 'threshold_val_8': 4194303, 'threshold_val_9': 4194303}, 'ALIGNER_ALL': {'config': 3, 'config_dbg_fc_cnt_clr': 0, 'config_i2c_snapshot_en': 0, 'config_snapshot_arm': 1, 'config_snapshot_en': 1, 'idle_hdr': 10, 'idle_hdr_mask': 0, 'idle_hdr_val': 10, 'match_mask_val': 0, 'match_pattern_val': 11298630744610229452, 'orbsyn_cnt_load_val': 0, 'orbsyn_cnt_max_val': 3563, 'orbsyn_cnt_snapshot': 4, 'orbsyn_hdr': 9, 'orbsyn_hdr_mask': 0, 'orbsyn_hdr_val': 9}, 'AUTOENCODER_0INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_10INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_11INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_1INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_2INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_3INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_4INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_5INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_6INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_7INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_8INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'AUTOENCODER_9INPUT': {'weights_byte0': 0, 'weights_byte112': 0, 'weights_byte128': 0, 'weights_byte16': 0, 'weights_byte32': 0, 'weights_byte48': 0, 'weights_byte64': 0, 'weights_byte80': 0, 'weights_byte96': 0}, 'CH_ALIGNER_0INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_10INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_11INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_1INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_2INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_3INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_4INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_5INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_6INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_7INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_8INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_ALIGNER_9INPUT_ALL': {'config': 1, 'config_force_ch_outputs': 0, 'config_patt_en': 0, 'config_patt_sel': 0, 'config_per_ch_align_en': 1, 'config_prbs28_en': 0, 'config_prbs_chk_en': 0, 'config_sel_override_en': 0, 'seed_in': 0, 'sel_override_val': 0, 'user_word_0': 0, 'user_word_1': 0, 'user_word_2': 0, 'user_word_3': 0}, 'CH_EPRXGRP_0INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_10INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_11INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_1INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_2INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_3INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_4INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_5INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_6INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_7INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_8INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'CH_EPRXGRP_9INPUT_ALL': {'config': 0, 'config_dllResetReq': 0, 'config_phaseSelect': 0, 'config_resetChannels': 0, 'config_trainChannel': 0}, 'EPRXGRP_TOP_ALL': {'config': 42136, 'config_dataGatingEnable': 1, 'config_dllCoarseLockDetection': 0, 'config_dllConfirmCountSelect': 1, 'config_dllCurrentSet': 0, 'config_dllInitSMForceClockEnable': 0, 'config_dllLockThreshold': 2, 'config_dllReLockThreshold': 2, 'config_dllUnLockThreshold': 2, 'config_enableReInit': 0, 'config_trackMode': 1}, 'ERRTOP_ALL': {'config': 0, 'config_clr_on_read_top': 0, 'config_wren_err_top': 0, 'config_wren_msk_top': 0, 'err_wr_data': 1, 'wr_data_top': 0}, 'ERX_ALL': {'config_ch_0': 5, 'config_ch_0_ch_equalizer': 0, 'config_ch_0_enable': 1, 'config_ch_0_enable_termination': 1, 'config_ch_0_invert_data': 0, 'config_ch_0_set_common_mode': 0, 'config_ch_1': 5, 'config_ch_10': 5, 'config_ch_10_ch_equalizer': 0, 'config_ch_10_enable': 1, 'config_ch_10_enable_termination': 1, 'config_ch_10_invert_data': 0, 'config_ch_10_set_common_mode': 0, 'config_ch_11': 5, 'config_ch_11_ch_equalizer': 0, 'config_ch_11_enable': 1, 'config_ch_11_enable_termination': 1, 'config_ch_11_invert_data': 0, 'config_ch_11_set_common_mode': 0, 'config_ch_1_ch_equalizer': 0, 'config_ch_1_enable': 1, 'config_ch_1_enable_termination': 1, 'config_ch_1_invert_data': 0, 'config_ch_1_set_common_mode': 0, 'config_ch_2': 5, 'config_ch_2_ch_equalizer': 0, 'config_ch_2_enable': 1, 'config_ch_2_enable_termination': 1, 'config_ch_2_invert_data': 0, 'config_ch_2_set_common_mode': 0, 'config_ch_3': 5, 'config_ch_3_ch_equalizer': 0, 'config_ch_3_enable': 1, 'config_ch_3_enable_termination': 1, 'config_ch_3_invert_data': 0, 'config_ch_3_set_common_mode': 0, 'config_ch_4': 5, 'config_ch_4_ch_equalizer': 0, 'config_ch_4_enable': 1, 'config_ch_4_enable_termination': 1, 'config_ch_4_invert_data': 0, 'config_ch_4_set_common_mode': 0, 'config_ch_5': 5, 'config_ch_5_ch_equalizer': 0, 'config_ch_5_enable': 1, 'config_ch_5_enable_termination': 1, 'config_ch_5_invert_data': 0, 'config_ch_5_set_common_mode': 0, 'config_ch_6': 5, 'config_ch_6_ch_equalizer': 0, 'config_ch_6_enable': 1, 'config_ch_6_enable_termination': 1, 'config_ch_6_invert_data': 0, 'config_ch_6_set_common_mode': 0, 'config_ch_7': 5, 'config_ch_7_ch_equalizer': 0, 'config_ch_7_enable': 1, 'config_ch_7_enable_termination': 1, 'config_ch_7_invert_data': 0, 'config_ch_7_set_common_mode': 0, 'config_ch_8': 5, 'config_ch_8_ch_equalizer': 0, 'config_ch_8_enable': 1, 'config_ch_8_enable_termination': 1, 'config_ch_8_invert_data': 0, 'config_ch_8_set_common_mode': 0, 'config_ch_9': 5, 'config_ch_9_ch_equalizer': 0, 'config_ch_9_enable': 1, 'config_ch_9_enable_termination': 1, 'config_ch_9_invert_data': 0, 'config_ch_9_set_common_mode': 0, 'config_mux_0': 5, 'config_mux_0_ch_equalizer': 0, 'config_mux_0_enable': 1, 'config_mux_0_enable_termination': 1, 'config_mux_0_invert_data': 0, 'config_mux_0_set_common_mode': 0, 'config_mux_1': 5, 'config_mux_1_ch_equalizer': 0, 'config_mux_1_enable': 1, 'config_mux_1_enable_termination': 1, 'config_mux_1_invert_data': 0, 'config_mux_1_set_common_mode': 0, 'config_mux_2': 5, 'config_mux_2_ch_equalizer': 0, 'config_mux_2_enable': 1, 'config_mux_2_enable_termination': 1, 'config_mux_2_invert_data': 0, 'config_mux_2_set_common_mode': 0}, 'ETX_ALL': {'config_ch_0': 1542, 'config_ch_0_drive_strength': 3, 'config_ch_0_invert_data': 0, 'config_ch_0_pre_emphasis_mode': 0, 'config_ch_0_pre_emphasis_strength': 6, 'config_ch_0_pre_emphasis_width': 0, 'config_ch_1': 1542, 'config_ch_10': 1542, 'config_ch_10_drive_strength': 3, 'config_ch_10_invert_data': 0, 'config_ch_10_pre_emphasis_mode': 0, 'config_ch_10_pre_emphasis_strength': 6, 'config_ch_10_pre_emphasis_width': 0, 'config_ch_11': 1542, 'config_ch_11_drive_strength': 3, 'config_ch_11_invert_data': 0, 'config_ch_11_pre_emphasis_mode': 0, 'config_ch_11_pre_emphasis_strength': 6, 'config_ch_11_pre_emphasis_width': 0, 'config_ch_1_drive_strength': 3, 'config_ch_1_invert_data': 0, 'config_ch_1_pre_emphasis_mode': 0, 'config_ch_1_pre_emphasis_strength': 6, 'config_ch_1_pre_emphasis_width': 0, 'config_ch_2': 1542, 'config_ch_2_drive_strength': 3, 'config_ch_2_invert_data': 0, 'config_ch_2_pre_emphasis_mode': 0, 'config_ch_2_pre_emphasis_strength': 6, 'config_ch_2_pre_emphasis_width': 0, 'config_ch_3': 1542, 'config_ch_3_drive_strength': 3, 'config_ch_3_invert_data': 0, 'config_ch_3_pre_emphasis_mode': 0, 'config_ch_3_pre_emphasis_strength': 6, 'config_ch_3_pre_emphasis_width': 0, 'config_ch_4': 1542, 'config_ch_4_drive_strength': 3, 'config_ch_4_invert_data': 0, 'config_ch_4_pre_emphasis_mode': 0, 'config_ch_4_pre_emphasis_strength': 6, 'config_ch_4_pre_emphasis_width': 0, 'config_ch_5': 1542, 'config_ch_5_drive_strength': 3, 'config_ch_5_invert_data': 0, 'config_ch_5_pre_emphasis_mode': 0, 'config_ch_5_pre_emphasis_strength': 6, 'config_ch_5_pre_emphasis_width': 0, 'config_ch_6': 1542, 'config_ch_6_drive_strength': 3, 'config_ch_6_invert_data': 0, 'config_ch_6_pre_emphasis_mode': 0, 'config_ch_6_pre_emphasis_strength': 6, 'config_ch_6_pre_emphasis_width': 0, 'config_ch_7': 1542, 'config_ch_7_drive_strength': 3, 'config_ch_7_invert_data': 0, 'config_ch_7_pre_emphasis_mode': 0, 'config_ch_7_pre_emphasis_strength': 6, 'config_ch_7_pre_emphasis_width': 0, 'config_ch_8': 1542, 'config_ch_8_drive_strength': 3, 'config_ch_8_invert_data': 0, 'config_ch_8_pre_emphasis_mode': 0, 'config_ch_8_pre_emphasis_strength': 6, 'config_ch_8_pre_emphasis_width': 0, 'config_ch_9': 1542, 'config_ch_9_drive_strength': 3, 'config_ch_9_invert_data': 0, 'config_ch_9_pre_emphasis_mode': 0, 'config_ch_9_pre_emphasis_strength': 6, 'config_ch_9_pre_emphasis_width': 0, 'config_mux_0': 3085, 'config_mux_0_drive_strength': 3, 'config_mux_0_enable': 1, 'config_mux_0_invert_data': 0, 'config_mux_0_pre_emphasis_mode': 0, 'config_mux_0_pre_emphasis_strength': 6, 'config_mux_0_pre_emphasis_width': 0, 'config_mux_1': 3085, 'config_mux_1_drive_strength': 3, 'config_mux_1_enable': 1, 'config_mux_1_invert_data': 0, 'config_mux_1_pre_emphasis_mode': 0, 'config_mux_1_pre_emphasis_strength': 6, 'config_mux_1_pre_emphasis_width': 0, 'config_mux_2': 3085, 'config_mux_2_drive_strength': 3, 'config_mux_2_enable': 1, 'config_mux_2_invert_data': 0, 'config_mux_2_pre_emphasis_mode': 0, 'config_mux_2_pre_emphasis_strength': 6, 'config_mux_2_pre_emphasis_width': 0, 'config_mux_3': 3085, 'config_mux_3_drive_strength': 3, 'config_mux_3_enable': 1, 'config_mux_3_invert_data': 0, 'config_mux_3_pre_emphasis_mode': 0, 'config_mux_3_pre_emphasis_strength': 6, 'config_mux_3_pre_emphasis_width': 0}, 'FCTRL_ALL': {'config': 32, 'config_EdgeSel_T1': 0, 'config_PreL1AOffset': 0, 'config_force_fc_error': 0, 'config_invert_command_rx': 0, 'config_reset_b_fc_counters': 1}, 'FMTBUF_ALL': {'buff_t1': 338, 'buff_t2': 314, 'buff_t3': 25, 'config': 208, 'config_eporttx_numen': 13, 'config_stc_type': 0, 'config_use_sum': 0, 'mask_ae': 340282366920938463463374607431768211455, 'mask_ae2': 65535, 'tx_sync_word': 290}, 'MFC_ALGORITHM_SEL_DENSITY': {'algo': 8, 'algo_density': 1, 'algo_select': 0}, 'MFC_CAL_VAL': {'cal_0': 2048, 'cal_1': 2048, 'cal_10': 2048, 'cal_11': 2048, 'cal_12': 2048, 'cal_13': 2048, 'cal_14': 2048, 'cal_15': 2048, 'cal_16': 2048, 'cal_17': 2048, 'cal_18': 2048, 'cal_19': 2048, 'cal_2': 2048, 'cal_20': 2048, 'cal_21': 2048, 'cal_22': 2048, 'cal_23': 2048, 'cal_24': 2048, 'cal_25': 2048, 'cal_26': 2048, 'cal_27': 2048, 'cal_28': 2048, 'cal_29': 2048, 'cal_3': 2048, 'cal_30': 2048, 'cal_31': 2048, 'cal_32': 2048, 'cal_33': 2048, 'cal_34': 2048, 'cal_35': 2048, 'cal_36': 2048, 'cal_37': 2048, 'cal_38': 2048, 'cal_39': 2048, 'cal_4': 2048, 'cal_40': 2048, 'cal_41': 2048, 'cal_42': 2048, 'cal_43': 2048, 'cal_44': 2048, 'cal_45': 2048, 'cal_46': 2048, 'cal_47': 2048, 'cal_5': 2048, 'cal_6': 2048, 'cal_7': 2048, 'cal_8': 2048, 'cal_9': 2048}, 'MFC_MUX_SELECT': {'mux_select_0': 0, 'mux_select_1': 1, 'mux_select_10': 10, 'mux_select_11': 11, 'mux_select_12': 12, 'mux_select_13': 13, 'mux_select_14': 14, 'mux_select_15': 15, 'mux_select_16': 16, 'mux_select_17': 17, 'mux_select_18': 18, 'mux_select_19': 19, 'mux_select_2': 2, 'mux_select_20': 20, 'mux_select_21': 21, 'mux_select_22': 22, 'mux_select_23': 23, 'mux_select_24': 24, 'mux_select_25': 25, 'mux_select_26': 26, 'mux_select_27': 27, 'mux_select_28': 28, 'mux_select_29': 29, 'mux_select_3': 3, 'mux_select_30': 30, 'mux_select_31': 31, 'mux_select_32': 32, 'mux_select_33': 33, 'mux_select_34': 34, 'mux_select_35': 35, 'mux_select_36': 36, 'mux_select_37': 37, 'mux_select_38': 38, 'mux_select_39': 39, 'mux_select_4': 4, 'mux_select_40': 40, 'mux_select_41': 41, 'mux_select_42': 42, 'mux_select_43': 43, 'mux_select_44': 44, 'mux_select_45': 45, 'mux_select_46': 46, 'mux_select_47': 47, 'mux_select_5': 5, 'mux_select_6': 6, 'mux_select_7': 7, 'mux_select_8': 8, 'mux_select_9': 9}, 'MISC_ALL': {'misc_rw_0': 2, 'misc_rw_0_run': 1, 'misc_rw_0_rw_ecc_err_clr': 0}, 'PLL_ALL': {'pll_bytes_12to9': 877987157, 'pll_bytes_12to9_fromMemToLJCDR_CONFIG_FF_CAP_WL': 3, 'pll_bytes_12to9_fromMemToLJCDR_CONFIG_I_PLL_WL': 5, 'pll_bytes_12to9_fromMemToLJCDR_CONFIG_P_PLL_WL': 5, 'pll_bytes_12to9_fromMemToLJCDR_PLL_R_CONFIG_WL': 4, 'pll_bytes_17to13': 215030973784, 'pll_bytes_17to13_VCObypass': 0, 'pll_bytes_17to13_fromMemToLJCDR_BIASGEN_CONFIG': 8, 'pll_bytes_17to13_fromMemToLJCDR_CBOvcoCapSelect': 100, 'pll_bytes_17to13_fromMemToLJCDR_CONFIG_I_PLL': 5, 'pll_bytes_17to13_fromMemToLJCDR_CONFIG_P_PLL': 5, 'pll_bytes_17to13_fromMemToLJCDR_COconnectCDR': 0, 'pll_bytes_17to13_fromMemToLJCDR_COconnectPLL': 1, 'pll_bytes_17to13_fromMemToLJCDR_COenablePLL': 1, 'pll_bytes_17to13_fromMemToLJCDR_COoverrideVc': 0, 'pll_bytes_17to13_fromMemToLJCDR_COrefClkSel': 1, 'pll_bytes_17to13_fromMemToLJCDR_PLL_R_CONFIG': 4, 'pll_bytes_17to13_fromMemToLJCDR_vcoDAC': 8, 'pll_bytes_17to13_fromMemToLJCDR_vcoRailMode': 1, 'pll_bytes_1to0': 3584, 'pll_bytes_1to0_clktreeAdisable': 0, 'pll_bytes_1to0_clktreeBdisable': 0, 'pll_bytes_1to0_clktreeCdisable': 0, 'pll_bytes_1to0_enableDes': 1, 'pll_bytes_1to0_enableSer': 0, 'pll_bytes_21to18': 159959176, 'pll_bytes_21to18_fromFrameAligner_FrameAlignerIsLocked': 0, 'pll_bytes_21to18_fromMemToLJCDR_disableFrameAlignerLockControl': 0, 'pll_bytes_21to18_fromMemToLJCDR_enableCapBankOverride': 1, 'pll_bytes_21to18_fromMemToLJCDR_enableControlOverride': 0, 'pll_bytes_21to18_fromMemToLJCDR_lfEnable': 1, 'pll_bytes_21to18_fromMemToLJCDR_lfLockThrCounter': 8, 'pll_bytes_21to18_fromMemToLJCDR_lfReLockThrCounter': 8, 'pll_bytes_21to18_fromMemToLJCDR_lfUnLockThrCounter': 8, 'pll_bytes_21to18_fromMemToLJCDR_selEndOfCount': 12, 'pll_bytes_21to18_fromMemToLJCDR_waitCDRTime': 8, 'pll_bytes_21to18_fromMemToLJCDR_waitPLLTime': 8, 'pll_bytes_21to18_mode': 0, 'pll_bytes_21to18_rxLockMode': 0, 'pll_bytes_24to22': 3584, 'pll_bytes_24to22_phase_of_enable_1G28': 0, 'pll_bytes_24to22_toclkgen_disCLK': 0, 'pll_bytes_24to22_toclkgen_disDES': 0, 'pll_bytes_24to22_toclkgen_disEOM': 0, 'pll_bytes_24to22_toclkgen_disEXT': 1, 'pll_bytes_24to22_toclkgen_disSER': 0, 'pll_bytes_24to22_toclkgen_disVCO': 0, 'pll_bytes_26to25': 32776, 'pll_bytes_26to25_output_clk_sel': 0, 'pll_bytes_26to25_refClk_enableRx': 1, 'pll_bytes_26to25_refClk_enableTermination': 0, 'pll_bytes_26to25_refClk_setCommonMode': 0, 'pll_bytes_26to25_ref_clk_sel': 1, 'pll_bytes_26to25_tofbDiv_skip': 0, 'pll_bytes_27': 0, 'pll_bytes_27_reset_eTx_par_enable_intr': 0, 'pll_bytes_27_reset_pll_not_locked_intr': 0, 'pll_bytes_4to2': 16777215, 'pll_bytes_4to2_clk160Menable': 1, 'pll_bytes_4to2_clk1G28enable': 1, 'pll_bytes_4to2_clk2G56enable': 1, 'pll_bytes_4to2_clk320Menable': 1, 'pll_bytes_4to2_clk40Menable': 1, 'pll_bytes_4to2_clk640Menable': 1, 'pll_bytes_4to2_clk80Menable': 1, 'pll_bytes_4to2_enablePhaseShifter': 1, 'pll_bytes_8to5': 1039837870, 'pll_bytes_8to5_fromMemToLJCDR_COdisDataCounterRef': 1, 'pll_bytes_8to5_fromMemToLJCDR_COenableCDR': 0, 'pll_bytes_8to5_fromMemToLJCDR_COenableFD': 0}}
1972-02-16 20:10:39,249 INFO     Took 19.29 seconds
1972-02-16 20:11:07,279 INFO  PULSE IS COMING:
1972-02-16 20:11:08,281 INFO  PULSE IS COMING:
1972-02-16 20:11:18,292 INFO  CHECK I2C STATUS:
1972-02-16 20:11:24,886 INFO  RW Matches
1972-02-16 20:11:30,261 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (218, 234), 'status_phaseSelect': (6, 10)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (222, 238), 'status_phaseSelect': (7, 11)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (222, 238), 'status_phaseSelect': (7, 11)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 234), 'status_phaseSelect': (6, 10)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (222, 238), 'status_phaseSelect': (7, 11)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (218, 234), 'status_phaseSelect': (6, 10)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (226, 210), 'status_phaseSelect': (8, 4)}, 'FCTRL_ALL': {'lock_count': (1, 3)}}}
1972-02-16 20:11:30,262 INFO     Took 11.97 seconds
1972-02-16 20:11:32,270 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:11:51,541 INFO     Took 19.27 seconds
1972-02-16 20:12:08,559 INFO  PULSE IS COMING:
1972-02-16 20:12:09,561 INFO  PULSE IS COMING:
1972-02-16 20:12:19,572 INFO  CHECK I2C STATUS:
1972-02-16 20:12:26,201 INFO  RW Matches
1972-02-16 20:12:31,584 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 3)}}}
1972-02-16 20:12:31,591 INFO     Took 12.02 seconds
1972-02-16 20:12:33,594 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:12:52,915 INFO     Took 19.32 seconds
1972-02-16 20:13:09,932 INFO  PULSE IS COMING:
1972-02-16 20:13:20,945 INFO  CHECK I2C STATUS:
1972-02-16 20:13:27,548 INFO  RW Matches
1972-02-16 20:13:32,938 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 3)}}}
1972-02-16 20:13:32,939 INFO     Took 11.99 seconds
1972-02-16 20:13:34,942 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:13:54,207 INFO     Took 19.27 seconds
1972-02-16 20:14:10,225 INFO  PULSE IS COMING:
1972-02-16 20:14:11,227 INFO  PULSE IS COMING:
1972-02-16 20:14:21,237 INFO  CHECK I2C STATUS:
1972-02-16 20:14:27,831 INFO  RW Matches
1972-02-16 20:14:33,261 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (222, 238), 'status_phaseSelect': (7, 11)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 234), 'status_phaseSelect': (6, 10)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 4)}}}
1972-02-16 20:14:33,262 INFO     Took 12.02 seconds
1972-02-16 20:14:35,265 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:14:54,501 INFO     Took 19.24 seconds
1972-02-16 20:15:11,520 INFO  PULSE IS COMING:
1972-02-16 20:15:12,521 INFO  PULSE IS COMING:
1972-02-16 20:15:22,533 INFO  CHECK I2C STATUS:
1972-02-16 20:15:29,164 INFO  RW Matches
1972-02-16 20:15:34,540 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 3)}}}
1972-02-16 20:15:34,547 INFO     Took 12.01 seconds
1972-02-16 20:15:36,550 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:15:55,794 INFO     Took 19.24 seconds
1972-02-16 20:16:11,812 INFO  PULSE IS COMING:
1972-02-16 20:16:12,814 INFO  PULSE IS COMING:
1972-02-16 20:16:22,825 INFO  CHECK I2C STATUS:
1972-02-16 20:16:29,469 INFO  RW Matches
1972-02-16 20:16:34,898 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (218, 230), 'status_phaseSelect': (6, 9)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (222, 238), 'status_phaseSelect': (7, 11)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (222, 238), 'status_phaseSelect': (7, 11)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 3)}}}
1972-02-16 20:16:34,899 INFO     Took 12.07 seconds
1972-02-16 20:16:36,902 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:16:56,139 INFO     Took 19.24 seconds
1972-02-16 20:17:13,156 INFO  PULSE IS COMING:
1972-02-16 20:17:14,158 INFO  PULSE IS COMING:
1972-02-16 20:17:24,169 INFO  CHECK I2C STATUS:
1972-02-16 20:17:30,808 INFO  RW Matches
1972-02-16 20:17:36,190 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 238), 'status_phaseSelect': (7, 11)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 230), 'status_phaseSelect': (5, 9)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 238), 'status_phaseSelect': (7, 11)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (218, 234), 'status_phaseSelect': (6, 10)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 2)}, 'MISC_ERR_CNT_SINGLE': {'rw_ecc_err_in_re_cnt_single_mux_fix_calib': (0, 1)}}}
1972-02-16 20:17:36,192 INFO     Took 12.02 seconds
1972-02-16 20:17:38,199 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:17:57,495 INFO     Took 19.3 seconds
1972-02-16 20:18:13,512 INFO  PULSE IS COMING:
1972-02-16 20:18:14,514 INFO  PULSE IS COMING:
1972-02-16 20:18:24,526 INFO  CHECK I2C STATUS:
1972-02-16 20:18:31,133 INFO  RW Matches
1972-02-16 20:18:36,523 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 210), 'status_phaseSelect': (5, 4)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 234), 'status_phaseSelect': (6, 10)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 2)}}}
1972-02-16 20:18:36,530 INFO     Took 12.0 seconds
1972-02-16 20:18:38,532 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:18:57,841 INFO     Took 19.31 seconds
1972-02-16 20:19:14,860 INFO  PULSE IS COMING:
1972-02-16 20:19:15,862 INFO  PULSE IS COMING:
1972-02-16 20:19:25,872 INFO  CHECK I2C STATUS:
1972-02-16 20:19:32,499 INFO  RW Matches
1972-02-16 20:19:37,887 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 210), 'status_phaseSelect': (5, 4)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 210), 'status_phaseSelect': (5, 4)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 218), 'status_phaseSelect': (7, 6)}, 'FCTRL_ALL': {'lock_count': (1, 3)}}}
1972-02-16 20:19:37,888 INFO     Took 12.02 seconds
1972-02-16 20:19:39,891 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:19:59,225 INFO     Took 19.33 seconds
1972-02-16 20:20:16,245 INFO  PULSE IS COMING:
1972-02-16 20:20:26,256 INFO  CHECK I2C STATUS:
1972-02-16 20:20:32,854 INFO  RW Matches
1972-02-16 20:20:38,270 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 2)}}}
1972-02-16 20:20:38,272 INFO     Took 12.02 seconds
1972-02-16 20:20:40,274 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:20:59,495 INFO     Took 19.22 seconds
1972-02-16 20:21:16,514 INFO  PULSE IS COMING:
1972-02-16 20:21:17,516 INFO  PULSE IS COMING:
1972-02-16 20:21:27,527 INFO  CHECK I2C STATUS:
1972-02-16 20:21:34,162 INFO  RW Matches
1972-02-16 20:21:39,566 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 4)}}}
1972-02-16 20:21:39,567 INFO     Took 12.04 seconds
1972-02-16 20:21:41,570 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:22:00,827 INFO     Took 19.26 seconds
1972-02-16 20:22:17,846 INFO  PULSE IS COMING:
1972-02-16 20:22:18,848 INFO  PULSE IS COMING:
1972-02-16 20:22:28,859 INFO  CHECK I2C STATUS:
1972-02-16 20:22:35,482 INFO  RW Matches
1972-02-16 20:22:40,860 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 234), 'status_phaseSelect': (6, 10)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'FCTRL_ALL': {'lock_count': (1, 4)}}}
1972-02-16 20:22:40,862 INFO     Took 12.0 seconds
1972-02-16 20:22:42,864 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:23:02,132 INFO     Took 19.27 seconds
1972-02-16 20:23:18,149 INFO  PULSE IS COMING:
1972-02-16 20:23:19,151 INFO  PULSE IS COMING:
1972-02-16 20:23:29,161 INFO  CHECK I2C STATUS:
1972-02-16 20:23:35,762 INFO  RW Matches
1972-02-16 20:23:41,186 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 2)}}}
1972-02-16 20:23:41,187 INFO     Took 12.03 seconds
1972-02-16 20:23:43,195 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:24:02,449 INFO     Took 19.25 seconds
1972-02-16 20:24:19,467 INFO  PULSE IS COMING:
1972-02-16 20:24:20,469 INFO  PULSE IS COMING:
1972-02-16 20:24:30,479 INFO  CHECK I2C STATUS:
1972-02-16 20:24:37,107 INFO  RW Matches
1972-02-16 20:24:42,488 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (226, 214), 'status_phaseSelect': (8, 5)}, 'FCTRL_ALL': {'lock_count': (1, 3)}}}
1972-02-16 20:24:42,495 INFO     Took 12.02 seconds
1972-02-16 20:24:44,498 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:25:03,777 INFO     Took 19.28 seconds
1972-02-16 20:25:19,795 INFO  PULSE IS COMING:
1972-02-16 20:25:20,797 INFO  PULSE IS COMING:
1972-02-16 20:25:30,808 INFO  CHECK I2C STATUS:
1972-02-16 20:25:37,415 INFO  RW Matches
1972-02-16 20:25:42,795 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (222, 210), 'status_phaseSelect': (7, 4)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (226, 214), 'status_phaseSelect': (8, 5)}, 'FCTRL_ALL': {'lock_count': (1, 3)}}}
1972-02-16 20:25:42,797 INFO     Took 11.99 seconds
1972-02-16 20:25:44,799 INFO  WRITE I2C DEFAULTS:
1972-02-16 20:26:04,082 INFO     Took 19.28 seconds
1972-02-16 20:26:21,100 INFO  PULSE IS COMING:
1972-02-16 20:26:22,102 INFO  PULSE IS COMING:
1972-02-16 20:26:32,113 INFO  CHECK I2C STATUS:
1972-02-16 20:26:38,747 INFO  RW Matches
1972-02-16 20:26:44,157 INFO  RO Mismatches: {'ASIC': {'CH_EPRXGRP_0INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (218, 238), 'status_phaseSelect': (6, 11)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (214, 234), 'status_phaseSelect': (5, 10)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (214, 210), 'status_phaseSelect': (5, 4)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_5INPUT_ALL': {'status': (218, 214), 'status_phaseSelect': (6, 5)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 210), 'status_phaseSelect': (6, 4)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (214, 238), 'status_phaseSelect': (5, 11)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (222, 214), 'status_phaseSelect': (7, 5)}, 'FCTRL_ALL': {'lock_count': (1, 2)}}}
1972-02-16 20:26:44,159 INFO     Took 12.05 seconds
1972-02-16 20:26:46,161 INFO  WRITE I2C DEFAULTS:
