verilog xil_defaultlib --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_traffic_gen_0_0/sim/design_1_axi_traffic_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_traffic_gen_1_0/sim/design_1_axi_traffic_gen_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/2702/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/4676/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/46fd/hdl" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../Proyecto_1_FINAL.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
