Warning (10268): Verilog HDL information at coffeeSystem.sv(293): always construct contains both blocking and non-blocking assignments File: C:/Users/anicolazzo/Documents/GitHub/coffee-maker/src/coffeeSystem.sv Line: 293
