VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob147_circuit10_test.sv:50: $finish called at 1160 (1ps)
Hint: Output 'q' has 18 mismatches. First mismatch occurred at time 50.
Hint: Output 'state' has 12 mismatches. First mismatch occurred at time 80.
Hint: Total mismatched samples is 22 out of 232 samples

Simulation finished at 1160 ps
Mismatches: 22 in 232 samples
