# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL/ALU.vhd" \
"../../../../VHDL/tb_ALU.vhd" \

# Do not sort compile order
nosort
