<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="/home/stefan/PWM/PWM.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="47bb1e72a4d545e8a4d2cbc7f2792532"/>
    <Option Name="Part" Val="xc7z010clg225-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="SimulatorLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="trenz.biz:te0726_m:part0:3.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/PWM.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/PWM.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="te0726_m"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="113"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/unity_link/Synchronizer.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/FifoWritePort.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/FifoReadPort.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/RegFile2.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/FifoCtrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/pulse_gen.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/log_pkg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/gab_link_al_subgrp.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/fifo_out_mux.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/fifo_in_mux.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/Fifo.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/checksum.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/util_pkg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_tx.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_rx.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_gab_link_dl_tx_fsm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_gab_link_dl_rx_fsm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_gab_link_dl_ascii_enc.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_gab_link_dl_ascii_dec.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/rr_prio_enc.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/mod_m_counter.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/gab_link_al_submngr.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/fifo_reg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/dual_fifo_mux.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/wb_classic_interface.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_gab_link_dl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_asynch.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/gab_link_al_fsm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/wb_slv_mem_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/wb_mst_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_gab_link.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/ram_rwrw.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/wb_mem.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/uart_wb_link.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/clock_gen.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_link/wrap_unity.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/unity_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/BLDC_CONTROLLER.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/PWM_generator.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/vector_splitter.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/BLDC_DIR_CTRL.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/OL_BLDC_Stepper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Debouncer.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Toggler.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/inverter.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/BLDC_STARTUP.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/vector_mux.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/period_smoother.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/unity/unity.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_unity_ctrl_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_unity_ctrl_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_unity_ctrl_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_unity_ctrl_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_unity_ctrl_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_unity_ctrl_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_unity_ctrl_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_inverter_1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_inverter_1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_processing_system7_0_0/unity_processing_system7_0_0.xci">
          <Proxy FileSetName="unity_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_unity_ctrl_0_0/unity_unity_ctrl_0_0.xci">
          <Proxy FileSetName="unity_unity_ctrl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_BLDC_CONTROLLER_0_0/unity_BLDC_CONTROLLER_0_0.xci">
          <Proxy FileSetName="unity_BLDC_CONTROLLER_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_xlconstant_1_0/unity_xlconstant_1_0.xci">
          <Proxy FileSetName="unity_xlconstant_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_PWM_generator_0_0/unity_PWM_generator_0_0.xci">
          <Proxy FileSetName="unity_PWM_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_vector_splitter_0_0/unity_vector_splitter_0_0.xci">
          <Proxy FileSetName="unity_vector_splitter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_xlconcat_0_0/unity_xlconcat_0_0.xci">
          <Proxy FileSetName="unity_xlconcat_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_BLDC_DIR_CTRL_0_0/unity_BLDC_DIR_CTRL_0_0.xci">
          <Proxy FileSetName="unity_BLDC_DIR_CTRL_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_OL_BLDC_Stepper_0_0/unity_OL_BLDC_Stepper_0_0.xci">
          <Proxy FileSetName="unity_OL_BLDC_Stepper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_Debouncer_5_0/unity_Debouncer_5_0.xci">
          <Proxy FileSetName="unity_Debouncer_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_Toggler_0_0/unity_Toggler_0_0.xci">
          <Proxy FileSetName="unity_Toggler_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_inverter_1_0/unity_inverter_1_0.xci">
          <Proxy FileSetName="unity_inverter_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="hdl/unity.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_PWM_generator_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_PWM_generator_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_CONTROLLER_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_DIR_CTRL_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_splitter_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_vector_splitter_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_splitter_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_splitter_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_splitter_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_splitter_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_vector_splitter_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_PWM_generator_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_PWM_generator_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_PWM_generator_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_PWM_generator_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_PWM_generator_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_1_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Toggler_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_Toggler_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Toggler_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Toggler_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Toggler_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Toggler_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_Toggler_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_OL_BLDC_Stepper_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_0_1_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_OL_BLDC_Stepper_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_Debouncer_5_1.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_vector_mux_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_Debouncer_5_1.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_BLDC_STARTUP_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_0_1_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_1_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_1_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_1_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_1_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_BLDC_STARTUP_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_vector_mux_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_STARTUP_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_BLDC_STARTUP_0_0/unity_BLDC_STARTUP_0_0.xci">
          <Proxy FileSetName="unity_BLDC_STARTUP_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_Debouncer_5_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_Debouncer_5_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_BLDC_DIR_CTRL_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_CONTROLLER_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_CONTROLLER_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_DIR_CTRL_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_BLDC_CONTROLLER_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_inverter_0_1.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_inverter_0_1.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_1.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_Debouncer_5_1/unity_Debouncer_5_1.xci">
          <Proxy FileSetName="unity_Debouncer_5_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="hw_handoff/unity.hwh"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_0_1.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_inverter_0_1/unity_inverter_0_1.xci">
          <Proxy FileSetName="unity_inverter_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_period_smoother_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="hdl/unity.hwdef"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_1_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_1_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_mux_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_mux_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_mux_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_DIR_CTRL_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_1_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_mux_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_DIR_CTRL_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_CONTROLLER_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_DIR_CTRL_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_Debouncer_5_1_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_0_1_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_BLDC_CONTROLLER_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_vector_mux_0_0/unity_vector_mux_0_0.xci">
          <Proxy FileSetName="unity_vector_mux_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_vector_mux_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_OL_BLDC_Stepper_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_OL_BLDC_Stepper_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_OL_BLDC_Stepper_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_BLDC_CONTROLLER_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_OL_BLDC_Stepper_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_inverter_0_1_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="ip/unity_period_smoother_0_0/unity_period_smoother_0_0.xci">
          <Proxy FileSetName="unity_period_smoother_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_period_smoother_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="hw_handoff/unity_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="sim/unity_BLDC_DIR_CTRL_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="unity_OL_BLDC_Stepper_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unity.bd" FileRelPathName="synth/unity_period_smoother_0_0.vhd"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/unity/hdl/unity_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/unfuck/unfuck.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_Toggler_0_0/unfuck_Toggler_0_0.xci">
          <Proxy FileSetName="unfuck_Toggler_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_inverter_0_0/unfuck_inverter_0_0.xci">
          <Proxy FileSetName="unfuck_inverter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_inverter_1_0/unfuck_inverter_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_processing_system7_0_0/unfuck_processing_system7_0_0.xci">
          <Proxy FileSetName="unfuck_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_unity_ctrl_0_0/unfuck_unity_ctrl_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_vector_splitter_0_0/unfuck_vector_splitter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_xlconcat_0_0/unfuck_xlconcat_0_0.xci">
          <Proxy FileSetName="unfuck_xlconcat_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_xlconstant_1_0/unfuck_xlconstant_1_0.xci">
          <Proxy FileSetName="unfuck_xlconstant_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="hdl/unfuck.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="hw_handoff/unfuck.hwh"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="hw_handoff/unfuck_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="hdl/unfuck.hwdef"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_BLDC_CONTROLLER_0_0/unfuck_BLDC_CONTROLLER_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_BLDC_DIR_CTRL_0_0/unfuck_BLDC_DIR_CTRL_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_Debouncer_2_0/unfuck_Debouncer_2_0.xci">
          <Proxy FileSetName="unfuck_Debouncer_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_Debouncer_5_0/unfuck_Debouncer_5_0.xci"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="ip/unfuck_PWM_generator_0_0/unfuck_PWM_generator_0_0.xci">
          <Proxy FileSetName="unfuck_PWM_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_unity_ctrl_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_vector_splitter_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_PWM_generator_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_PWM_generator_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="sim/unfuck_PWM_generator_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Debouncer_5_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Debouncer_2_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="synth/unfuck_Debouncer_2_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Debouncer_2_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Debouncer_2_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Debouncer_2_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Debouncer_2_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="sim/unfuck_Debouncer_2_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_BLDC_DIR_CTRL_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_BLDC_CONTROLLER_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_inverter_1_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_inverter_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="synth/unfuck_inverter_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_inverter_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_inverter_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_inverter_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_inverter_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="sim/unfuck_inverter_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Toggler_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="synth/unfuck_Toggler_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Toggler_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Toggler_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Toggler_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_Toggler_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="sim/unfuck_Toggler_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_PWM_generator_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="synth/unfuck_PWM_generator_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_PWM_generator_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="unfuck.bd" FileRelPathName="unfuck_PWM_generator_0_0_sim_netlist.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/unfuck/hdl/unfuck_wrapper.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Rotary_counter.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Rotary_Encoder.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_Rotary_Encoder_0_0/design_1_Rotary_Encoder_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_Rotary_counter_0_0/design_1_Rotary_counter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_Debouncer_1_0/design_1_Debouncer_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_Toggler_0_0/design_1_Toggler_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_Debouncer_2_1/design_1_Debouncer_2_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_inverter_0_1/design_1_inverter_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_PWM_generator_0_0/design_1_PWM_generator_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_Debouncer_3_0/design_1_Debouncer_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_Debouncer_2_0/design_1_Debouncer_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="ip/design_1_inverter_0_0/design_1_inverter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_Rotary_counter_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_inverter_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_Debouncer_2_1.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_inverter_0_1.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_Toggler_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_PWM_generator_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_Debouncer_3_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_Debouncer_2_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_Debouncer_1_0.xml"/>
        <CompFileExtendedInfo CompFileName="design_1.bd" FileRelPathName="design_1_Rotary_Encoder_0_0.xml"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/AND_GATE.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="unity_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/constraints.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/new/unity_constr.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/unity_constr.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/PWM_tb.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/unity_tb_sim.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/debounce_sim.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/simulate_counter.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/rotary_enc_sim.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="PWM_generator_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="xsim.compile.xvhdl.relax" Val="false"/>
        <Option Name="xsim.simulate.runtime" Val="100000ns"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_unity_ctrl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_unity_ctrl_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_unity_ctrl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_xlconstant_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_xlconstant_1_0">
      <Config>
        <Option Name="TopModule" Val="unity_xlconstant_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_PWM_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_PWM_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_PWM_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_vector_splitter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_vector_splitter_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_vector_splitter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_xlconcat_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_xlconcat_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_xlconcat_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_Toggler_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_Toggler_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_Toggler_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unfuck_Debouncer_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unfuck_Debouncer_2_0">
      <Config>
        <Option Name="TopModule" Val="unfuck_Debouncer_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unfuck_PWM_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unfuck_PWM_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="unfuck_PWM_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unfuck_Toggler_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unfuck_Toggler_0_0">
      <Config>
        <Option Name="TopModule" Val="unfuck_Toggler_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unfuck_inverter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unfuck_inverter_0_0">
      <Config>
        <Option Name="TopModule" Val="unfuck_inverter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unfuck_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unfuck_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="unfuck_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unfuck_xlconcat_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unfuck_xlconcat_0_0">
      <Config>
        <Option Name="TopModule" Val="unfuck_xlconcat_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unfuck_xlconstant_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unfuck_xlconstant_1_0">
      <Config>
        <Option Name="TopModule" Val="unfuck_xlconstant_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_Debouncer_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_Debouncer_5_0">
      <Config>
        <Option Name="TopModule" Val="unity_Debouncer_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_inverter_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_inverter_1_0">
      <Config>
        <Option Name="TopModule" Val="unity_inverter_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_BLDC_STARTUP_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_BLDC_STARTUP_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_BLDC_STARTUP_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_Debouncer_5_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_Debouncer_5_1">
      <Config>
        <Option Name="TopModule" Val="unity_Debouncer_5_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_vector_mux_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_vector_mux_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_vector_mux_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_inverter_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_inverter_0_1">
      <Config>
        <Option Name="TopModule" Val="unity_inverter_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_BLDC_CONTROLLER_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_BLDC_CONTROLLER_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_BLDC_CONTROLLER_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_OL_BLDC_Stepper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_OL_BLDC_Stepper_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_OL_BLDC_Stepper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_BLDC_DIR_CTRL_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_BLDC_DIR_CTRL_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_BLDC_DIR_CTRL_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="unity_period_smoother_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/unity_period_smoother_0_0">
      <Config>
        <Option Name="TopModule" Val="unity_period_smoother_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="unity_synth" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg225-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/unity_synth" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_processing_system7_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_unity_ctrl_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_unity_ctrl_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_unity_ctrl_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_unity_ctrl_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_xlconstant_1_0_synth_1" Type="Ft3:Synth" SrcSet="unity_xlconstant_1_0" Part="xc7z010clg225-1" ConstrsSet="unity_xlconstant_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_xlconstant_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_PWM_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_PWM_generator_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_PWM_generator_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_PWM_generator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_vector_splitter_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_vector_splitter_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_vector_splitter_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_vector_splitter_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_xlconcat_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_xlconcat_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_xlconcat_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_xlconcat_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_Toggler_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_Toggler_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_Toggler_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_Toggler_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_Debouncer_2_0_synth_1" Type="Ft3:Synth" SrcSet="unfuck_Debouncer_2_0" Part="xc7z010clg225-1" ConstrsSet="unfuck_Debouncer_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unfuck_Debouncer_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_PWM_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="unfuck_PWM_generator_0_0" Part="xc7z010clg225-1" ConstrsSet="unfuck_PWM_generator_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unfuck_PWM_generator_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_Toggler_0_0_synth_1" Type="Ft3:Synth" SrcSet="unfuck_Toggler_0_0" Part="xc7z010clg225-1" ConstrsSet="unfuck_Toggler_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unfuck_Toggler_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_inverter_0_0_synth_1" Type="Ft3:Synth" SrcSet="unfuck_inverter_0_0" Part="xc7z010clg225-1" ConstrsSet="unfuck_inverter_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unfuck_inverter_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="unfuck_processing_system7_0_0" Part="xc7z010clg225-1" ConstrsSet="unfuck_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unfuck_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_xlconcat_0_0_synth_1" Type="Ft3:Synth" SrcSet="unfuck_xlconcat_0_0" Part="xc7z010clg225-1" ConstrsSet="unfuck_xlconcat_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unfuck_xlconcat_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_xlconstant_1_0_synth_1" Type="Ft3:Synth" SrcSet="unfuck_xlconstant_1_0" Part="xc7z010clg225-1" ConstrsSet="unfuck_xlconstant_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unfuck_xlconstant_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_Debouncer_5_0_synth_1" Type="Ft3:Synth" SrcSet="unity_Debouncer_5_0" Part="xc7z010clg225-1" ConstrsSet="unity_Debouncer_5_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_Debouncer_5_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_inverter_1_0_synth_1" Type="Ft3:Synth" SrcSet="unity_inverter_1_0" Part="xc7z010clg225-1" ConstrsSet="unity_inverter_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_inverter_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_BLDC_STARTUP_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_BLDC_STARTUP_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_BLDC_STARTUP_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_BLDC_STARTUP_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_Debouncer_5_1_synth_1" Type="Ft3:Synth" SrcSet="unity_Debouncer_5_1" Part="xc7z010clg225-1" ConstrsSet="unity_Debouncer_5_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_Debouncer_5_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_vector_mux_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_vector_mux_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_vector_mux_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_vector_mux_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_inverter_0_1_synth_1" Type="Ft3:Synth" SrcSet="unity_inverter_0_1" Part="xc7z010clg225-1" ConstrsSet="unity_inverter_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_inverter_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_BLDC_CONTROLLER_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_BLDC_CONTROLLER_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_BLDC_CONTROLLER_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_BLDC_CONTROLLER_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_OL_BLDC_Stepper_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_OL_BLDC_Stepper_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_OL_BLDC_Stepper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_OL_BLDC_Stepper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_BLDC_DIR_CTRL_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_BLDC_DIR_CTRL_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_BLDC_DIR_CTRL_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_BLDC_DIR_CTRL_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_period_smoother_0_0_synth_1" Type="Ft3:Synth" SrcSet="unity_period_smoother_0_0" Part="xc7z010clg225-1" ConstrsSet="unity_period_smoother_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/unity_period_smoother_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_impl" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/unity_impl" SynthRun="unity_synth" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="unity_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_unity_ctrl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_unity_ctrl_0_0" Description="Default settings for Implementation." SynthRun="unity_unity_ctrl_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_xlconstant_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_xlconstant_1_0" Description="Default settings for Implementation." SynthRun="unity_xlconstant_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_PWM_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_PWM_generator_0_0" Description="Default settings for Implementation." SynthRun="unity_PWM_generator_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_vector_splitter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_vector_splitter_0_0" Description="Default settings for Implementation." SynthRun="unity_vector_splitter_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_xlconcat_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_xlconcat_0_0" Description="Default settings for Implementation." SynthRun="unity_xlconcat_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_Toggler_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_Toggler_0_0" Description="Default settings for Implementation." SynthRun="unity_Toggler_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_Debouncer_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unfuck_Debouncer_2_0" Description="Default settings for Implementation." SynthRun="unfuck_Debouncer_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_PWM_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unfuck_PWM_generator_0_0" Description="Default settings for Implementation." SynthRun="unfuck_PWM_generator_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_Toggler_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unfuck_Toggler_0_0" Description="Default settings for Implementation." SynthRun="unfuck_Toggler_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_inverter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unfuck_inverter_0_0" Description="Default settings for Implementation." SynthRun="unfuck_inverter_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unfuck_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="unfuck_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_xlconcat_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unfuck_xlconcat_0_0" Description="Default settings for Implementation." SynthRun="unfuck_xlconcat_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unfuck_xlconstant_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unfuck_xlconstant_1_0" Description="Default settings for Implementation." SynthRun="unfuck_xlconstant_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_Debouncer_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_Debouncer_5_0" Description="Default settings for Implementation." SynthRun="unity_Debouncer_5_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_inverter_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_inverter_1_0" Description="Default settings for Implementation." SynthRun="unity_inverter_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_BLDC_STARTUP_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_BLDC_STARTUP_0_0" Description="Default settings for Implementation." SynthRun="unity_BLDC_STARTUP_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_Debouncer_5_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_Debouncer_5_1" Description="Default settings for Implementation." SynthRun="unity_Debouncer_5_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_vector_mux_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_vector_mux_0_0" Description="Default settings for Implementation." SynthRun="unity_vector_mux_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_inverter_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_inverter_0_1" Description="Default settings for Implementation." SynthRun="unity_inverter_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_BLDC_CONTROLLER_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_BLDC_CONTROLLER_0_0" Description="Default settings for Implementation." SynthRun="unity_BLDC_CONTROLLER_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_OL_BLDC_Stepper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_OL_BLDC_Stepper_0_0" Description="Default settings for Implementation." SynthRun="unity_OL_BLDC_Stepper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_BLDC_DIR_CTRL_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_BLDC_DIR_CTRL_0_0" Description="Default settings for Implementation." SynthRun="unity_BLDC_DIR_CTRL_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="unity_period_smoother_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg225-1" ConstrsSet="unity_period_smoother_0_0" Description="Default settings for Implementation." SynthRun="unity_period_smoother_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
