//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: 
// Driver 
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_30, texmode_independent
.address_size 32

	// .globl	search
.visible .const .align 4 .b8 K[348] = {152, 47, 138, 66, 145, 68, 55, 113, 207, 251, 192, 181, 165, 219, 181, 233, 91, 194, 86, 57, 241, 17, 241, 89, 164, 130, 63, 146, 213, 94, 28, 171, 152, 170, 7, 216, 1, 91, 131, 18, 190, 133, 49, 36, 195, 125, 12, 85, 116, 93, 190, 114, 254, 177, 222, 128, 167, 6, 220, 155, 116, 241, 155, 193, 193, 105, 155, 228, 134, 71, 190, 239, 198, 157, 193, 15, 204, 161, 12, 36, 111, 44, 233, 45, 170, 132, 116, 74, 220, 169, 176, 92, 218, 136, 249, 118, 82, 81, 62, 152, 109, 198, 49, 168, 200, 39, 3, 176, 199, 127, 89, 191, 243, 11, 224, 198, 71, 145, 167, 213, 81, 99, 202, 6, 103, 41, 41, 20, 133, 10, 183, 39, 56, 33, 27, 46, 252, 109, 44, 77, 19, 13, 56, 83, 84, 115, 10, 101, 187, 10, 106, 118, 46, 201, 194, 129, 133, 44, 114, 146, 161, 232, 191, 162, 75, 102, 26, 168, 112, 139, 75, 194, 163, 81, 108, 199, 25, 232, 146, 209, 36, 6, 153, 214, 133, 53, 14, 244, 112, 160, 106, 16, 22, 193, 164, 25, 8, 108, 55, 30, 76, 119, 72, 39, 181, 188, 176, 52, 179, 12, 28, 57, 74, 170, 216, 78, 79, 202, 156, 91, 243, 111, 46, 104, 238, 130, 143, 116, 111, 99, 165, 120, 20, 120, 200, 132, 8, 2, 199, 140, 250, 255, 190, 144, 235, 108, 80, 164, 247, 163, 249, 190, 242, 120, 113, 198, 244, 243, 155, 193, 0, 0, 0, 128, 128, 2, 0, 0, 85, 0, 160, 0, 104, 237, 119, 243, 58, 245, 79, 165, 229, 154, 144, 8, 60, 30, 187, 144, 140, 104, 5, 155, 243, 58, 11, 202, 114, 243, 110, 60, 133, 174, 103, 187, 103, 230, 9, 106, 91, 100, 198, 80, 127, 82, 14, 81, 36, 46, 196, 58, 152, 170, 7, 88, 116, 242, 155, 193, 0, 0, 160, 0, 0, 1, 0, 0, 0, 32, 0, 17, 34, 0, 64, 0, 237, 50, 96, 19};

.entry search(
	.param .u32 search_param_0,
	.param .u32 search_param_1,
	.param .u32 search_param_2,
	.param .u32 search_param_3,
	.param .u32 search_param_4,
	.param .u32 search_param_5,
	.param .u32 search_param_6,
	.param .u32 search_param_7,
	.param .u32 search_param_8,
	.param .u32 search_param_9,
	.param .u32 search_param_10,
	.param .u32 search_param_11,
	.param .u32 search_param_12,
	.param .u32 search_param_13,
	.param .u32 search_param_14,
	.param .u32 search_param_15,
	.param .u32 search_param_16,
	.param .u32 search_param_17,
	.param .u32 search_param_18,
	.param .u32 search_param_19,
	.param .u32 search_param_20,
	.param .u32 search_param_21,
	.param .u32 search_param_22,
	.param .u32 search_param_23,
	.param .u32 search_param_24,
	.param .u32 search_param_25,
	.param .u32 search_param_26,
	.param .u32 .ptr .global .align 4 search_param_27
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4183>;


	ld.param.u32 	%r3, [search_param_0];
	ld.param.u32 	%r4, [search_param_1];
	ld.param.u32 	%r5, [search_param_2];
	ld.param.u32 	%r6, [search_param_3];
	ld.param.u32 	%r7, [search_param_4];
	ld.param.u32 	%r8, [search_param_5];
	ld.param.u32 	%r9, [search_param_6];
	ld.param.u32 	%r10, [search_param_7];
	ld.param.u32 	%r11, [search_param_8];
	ld.param.u32 	%r12, [search_param_9];
	ld.param.u32 	%r13, [search_param_10];
	ld.param.u32 	%r14, [search_param_11];
	ld.param.u32 	%r15, [search_param_12];
	ld.param.u32 	%r16, [search_param_13];
	ld.param.u32 	%r17, [search_param_14];
	ld.param.u32 	%r18, [search_param_15];
	ld.param.u32 	%r19, [search_param_16];
	ld.param.u32 	%r20, [search_param_17];
	ld.param.u32 	%r21, [search_param_18];
	ld.param.u32 	%r22, [search_param_19];
	ld.param.u32 	%r23, [search_param_20];
	ld.param.u32 	%r24, [search_param_21];
	ld.param.u32 	%r25, [search_param_22];
	ld.param.u32 	%r26, [search_param_23];
	ld.param.u32 	%r27, [search_param_24];
	ld.param.u32 	%r28, [search_param_25];
	ld.param.u32 	%r29, [search_param_26];
	mov.b32	%r30, %envreg3;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %ntid.x;
	add.s32 	%r33, %r30, %r16;
	mad.lo.s32 	%r34, %r31, %r32, %r33;
	mov.u32 	%r35, %tid.x;
	add.s32 	%r1, %r34, %r35;
	add.s32 	%r36, %r1, %r29;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r36, 26;
	shr.b32 	%rhs, %r36, 6;
	add.u32 	%r37, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r36, 21;
	shr.b32 	%rhs, %r36, 11;
	add.u32 	%r38, %lhs, %rhs;
	}
	xor.b32  	%r39, %r38, %r37;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r36, 7;
	shr.b32 	%rhs, %r36, 25;
	add.u32 	%r40, %lhs, %rhs;
	}
	xor.b32  	%r41, %r39, %r40;
	and.b32  	%r42, %r36, %r11;
	not.b32 	%r43, %r36;
	and.b32  	%r44, %r43, %r12;
	or.b32  	%r45, %r44, %r42;
	add.s32 	%r46, %r41, %r23;
	add.s32 	%r47, %r46, %r45;
	add.s32 	%r48, %r47, %r15;
	add.s32 	%r49, %r1, %r28;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r49, 30;
	shr.b32 	%rhs, %r49, 2;
	add.u32 	%r50, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r49, 19;
	shr.b32 	%rhs, %r49, 13;
	add.u32 	%r51, %lhs, %rhs;
	}
	xor.b32  	%r52, %r51, %r50;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r49, 10;
	shr.b32 	%rhs, %r49, 22;
	add.u32 	%r53, %lhs, %rhs;
	}
	xor.b32  	%r54, %r52, %r53;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 26;
	shr.b32 	%rhs, %r48, 6;
	add.u32 	%r55, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 21;
	shr.b32 	%rhs, %r48, 11;
	add.u32 	%r56, %lhs, %rhs;
	}
	xor.b32  	%r57, %r56, %r55;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r48, 7;
	shr.b32 	%rhs, %r48, 25;
	add.u32 	%r58, %lhs, %rhs;
	}
	xor.b32  	%r59, %r57, %r58;
	and.b32  	%r60, %r48, %r36;
	not.b32 	%r61, %r48;
	and.b32  	%r62, %r61, %r11;
	or.b32  	%r63, %r62, %r60;
	add.s32 	%r64, %r63, %r24;
	add.s32 	%r65, %r64, %r59;
	add.s32 	%r66, %r65, %r14;
	xor.b32  	%r67, %r14, %r13;
	and.b32  	%r68, %r49, %r67;
	not.b32 	%r69, %r67;
	and.b32  	%r70, %r69, %r14;
	or.b32  	%r71, %r68, %r70;
	add.s32 	%r72, %r47, %r71;
	add.s32 	%r73, %r72, %r54;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r73, 30;
	shr.b32 	%rhs, %r73, 2;
	add.u32 	%r74, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r73, 19;
	shr.b32 	%rhs, %r73, 13;
	add.u32 	%r75, %lhs, %rhs;
	}
	xor.b32  	%r76, %r75, %r74;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r73, 10;
	shr.b32 	%rhs, %r73, 22;
	add.u32 	%r77, %lhs, %rhs;
	}
	xor.b32  	%r78, %r76, %r77;
	xor.b32  	%r79, %r49, %r13;
	and.b32  	%r80, %r73, %r79;
	not.b32 	%r81, %r79;
	and.b32  	%r82, %r81, %r13;
	or.b32  	%r83, %r80, %r82;
	add.s32 	%r84, %r65, %r83;
	add.s32 	%r85, %r84, %r78;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 26;
	shr.b32 	%rhs, %r66, 6;
	add.u32 	%r86, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 21;
	shr.b32 	%rhs, %r66, 11;
	add.u32 	%r87, %lhs, %rhs;
	}
	xor.b32  	%r88, %r87, %r86;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r66, 7;
	shr.b32 	%rhs, %r66, 25;
	add.u32 	%r89, %lhs, %rhs;
	}
	xor.b32  	%r90, %r88, %r89;
	and.b32  	%r91, %r66, %r48;
	not.b32 	%r92, %r66;
	and.b32  	%r93, %r36, %r92;
	or.b32  	%r94, %r93, %r91;
	add.s32 	%r95, %r94, %r25;
	add.s32 	%r96, %r95, %r90;
	add.s32 	%r97, %r96, %r13;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r85, 30;
	shr.b32 	%rhs, %r85, 2;
	add.u32 	%r98, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r85, 19;
	shr.b32 	%rhs, %r85, 13;
	add.u32 	%r99, %lhs, %rhs;
	}
	xor.b32  	%r100, %r99, %r98;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r85, 10;
	shr.b32 	%rhs, %r85, 22;
	add.u32 	%r101, %lhs, %rhs;
	}
	xor.b32  	%r102, %r100, %r101;
	xor.b32  	%r103, %r73, %r49;
	and.b32  	%r104, %r85, %r103;
	not.b32 	%r105, %r103;
	and.b32  	%r106, %r49, %r105;
	or.b32  	%r107, %r104, %r106;
	add.s32 	%r108, %r96, %r107;
	add.s32 	%r109, %r108, %r102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r97, 26;
	shr.b32 	%rhs, %r97, 6;
	add.u32 	%r110, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r97, 21;
	shr.b32 	%rhs, %r97, 11;
	add.u32 	%r111, %lhs, %rhs;
	}
	xor.b32  	%r112, %r111, %r110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r97, 7;
	shr.b32 	%rhs, %r97, 25;
	add.u32 	%r113, %lhs, %rhs;
	}
	xor.b32  	%r114, %r112, %r113;
	and.b32  	%r115, %r97, %r66;
	not.b32 	%r116, %r97;
	and.b32  	%r117, %r48, %r116;
	or.b32  	%r118, %r117, %r115;
	add.s32 	%r119, %r118, %r36;
	add.s32 	%r120, %r119, %r114;
	ld.const.u32 	%r121, [K+28];
	add.s32 	%r122, %r120, %r121;
	add.s32 	%r123, %r122, %r49;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r109, 30;
	shr.b32 	%rhs, %r109, 2;
	add.u32 	%r124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r109, 19;
	shr.b32 	%rhs, %r109, 13;
	add.u32 	%r125, %lhs, %rhs;
	}
	xor.b32  	%r126, %r125, %r124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r109, 10;
	shr.b32 	%rhs, %r109, 22;
	add.u32 	%r127, %lhs, %rhs;
	}
	xor.b32  	%r128, %r126, %r127;
	xor.b32  	%r129, %r85, %r73;
	and.b32  	%r130, %r109, %r129;
	not.b32 	%r131, %r129;
	and.b32  	%r132, %r73, %r131;
	or.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r122, %r133;
	add.s32 	%r135, %r134, %r128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r123, 26;
	shr.b32 	%rhs, %r123, 6;
	add.u32 	%r136, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r123, 21;
	shr.b32 	%rhs, %r123, 11;
	add.u32 	%r137, %lhs, %rhs;
	}
	xor.b32  	%r138, %r137, %r136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r123, 7;
	shr.b32 	%rhs, %r123, 25;
	add.u32 	%r139, %lhs, %rhs;
	}
	xor.b32  	%r140, %r138, %r139;
	and.b32  	%r141, %r123, %r97;
	not.b32 	%r142, %r123;
	and.b32  	%r143, %r66, %r142;
	or.b32  	%r144, %r143, %r141;
	add.s32 	%r145, %r144, %r48;
	add.s32 	%r146, %r145, %r140;
	ld.const.u32 	%r147, [K+32];
	add.s32 	%r148, %r146, %r147;
	add.s32 	%r149, %r148, %r73;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r135, 30;
	shr.b32 	%rhs, %r135, 2;
	add.u32 	%r150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r135, 19;
	shr.b32 	%rhs, %r135, 13;
	add.u32 	%r151, %lhs, %rhs;
	}
	xor.b32  	%r152, %r151, %r150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r135, 10;
	shr.b32 	%rhs, %r135, 22;
	add.u32 	%r153, %lhs, %rhs;
	}
	xor.b32  	%r154, %r152, %r153;
	xor.b32  	%r155, %r109, %r85;
	and.b32  	%r156, %r135, %r155;
	not.b32 	%r157, %r155;
	and.b32  	%r158, %r85, %r157;
	or.b32  	%r159, %r156, %r158;
	add.s32 	%r160, %r148, %r159;
	add.s32 	%r161, %r160, %r154;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 26;
	shr.b32 	%rhs, %r149, 6;
	add.u32 	%r162, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 21;
	shr.b32 	%rhs, %r149, 11;
	add.u32 	%r163, %lhs, %rhs;
	}
	xor.b32  	%r164, %r163, %r162;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r149, 7;
	shr.b32 	%rhs, %r149, 25;
	add.u32 	%r165, %lhs, %rhs;
	}
	xor.b32  	%r166, %r164, %r165;
	and.b32  	%r167, %r149, %r123;
	not.b32 	%r168, %r149;
	and.b32  	%r169, %r97, %r168;
	or.b32  	%r170, %r169, %r167;
	add.s32 	%r171, %r170, %r66;
	add.s32 	%r172, %r171, %r166;
	ld.const.u32 	%r173, [K+36];
	add.s32 	%r174, %r172, %r173;
	add.s32 	%r175, %r174, %r85;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r161, 30;
	shr.b32 	%rhs, %r161, 2;
	add.u32 	%r176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r161, 19;
	shr.b32 	%rhs, %r161, 13;
	add.u32 	%r177, %lhs, %rhs;
	}
	xor.b32  	%r178, %r177, %r176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r161, 10;
	shr.b32 	%rhs, %r161, 22;
	add.u32 	%r179, %lhs, %rhs;
	}
	xor.b32  	%r180, %r178, %r179;
	xor.b32  	%r181, %r135, %r109;
	and.b32  	%r182, %r161, %r181;
	not.b32 	%r183, %r181;
	and.b32  	%r184, %r109, %r183;
	or.b32  	%r185, %r182, %r184;
	add.s32 	%r186, %r174, %r185;
	add.s32 	%r187, %r186, %r180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r175, 26;
	shr.b32 	%rhs, %r175, 6;
	add.u32 	%r188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r175, 21;
	shr.b32 	%rhs, %r175, 11;
	add.u32 	%r189, %lhs, %rhs;
	}
	xor.b32  	%r190, %r189, %r188;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r175, 7;
	shr.b32 	%rhs, %r175, 25;
	add.u32 	%r191, %lhs, %rhs;
	}
	xor.b32  	%r192, %r190, %r191;
	and.b32  	%r193, %r175, %r149;
	not.b32 	%r194, %r175;
	and.b32  	%r195, %r123, %r194;
	or.b32  	%r196, %r195, %r193;
	add.s32 	%r197, %r196, %r97;
	add.s32 	%r198, %r197, %r192;
	ld.const.u32 	%r199, [K+40];
	add.s32 	%r200, %r198, %r199;
	add.s32 	%r201, %r200, %r109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 30;
	shr.b32 	%rhs, %r187, 2;
	add.u32 	%r202, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 19;
	shr.b32 	%rhs, %r187, 13;
	add.u32 	%r203, %lhs, %rhs;
	}
	xor.b32  	%r204, %r203, %r202;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 10;
	shr.b32 	%rhs, %r187, 22;
	add.u32 	%r205, %lhs, %rhs;
	}
	xor.b32  	%r206, %r204, %r205;
	xor.b32  	%r207, %r161, %r135;
	and.b32  	%r208, %r187, %r207;
	not.b32 	%r209, %r207;
	and.b32  	%r210, %r135, %r209;
	or.b32  	%r211, %r208, %r210;
	add.s32 	%r212, %r200, %r211;
	add.s32 	%r213, %r212, %r206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 26;
	shr.b32 	%rhs, %r201, 6;
	add.u32 	%r214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 21;
	shr.b32 	%rhs, %r201, 11;
	add.u32 	%r215, %lhs, %rhs;
	}
	xor.b32  	%r216, %r215, %r214;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 7;
	shr.b32 	%rhs, %r201, 25;
	add.u32 	%r217, %lhs, %rhs;
	}
	xor.b32  	%r218, %r216, %r217;
	and.b32  	%r219, %r201, %r175;
	not.b32 	%r220, %r201;
	and.b32  	%r221, %r149, %r220;
	or.b32  	%r222, %r221, %r219;
	add.s32 	%r223, %r222, %r123;
	add.s32 	%r224, %r223, %r218;
	ld.const.u32 	%r225, [K+44];
	add.s32 	%r226, %r224, %r225;
	add.s32 	%r227, %r226, %r135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 30;
	shr.b32 	%rhs, %r213, 2;
	add.u32 	%r228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 19;
	shr.b32 	%rhs, %r213, 13;
	add.u32 	%r229, %lhs, %rhs;
	}
	xor.b32  	%r230, %r229, %r228;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r213, 10;
	shr.b32 	%rhs, %r213, 22;
	add.u32 	%r231, %lhs, %rhs;
	}
	xor.b32  	%r232, %r230, %r231;
	xor.b32  	%r233, %r187, %r161;
	and.b32  	%r234, %r213, %r233;
	not.b32 	%r235, %r233;
	and.b32  	%r236, %r161, %r235;
	or.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r226, %r237;
	add.s32 	%r239, %r238, %r232;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 26;
	shr.b32 	%rhs, %r227, 6;
	add.u32 	%r240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 21;
	shr.b32 	%rhs, %r227, 11;
	add.u32 	%r241, %lhs, %rhs;
	}
	xor.b32  	%r242, %r241, %r240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r227, 7;
	shr.b32 	%rhs, %r227, 25;
	add.u32 	%r243, %lhs, %rhs;
	}
	xor.b32  	%r244, %r242, %r243;
	and.b32  	%r245, %r227, %r201;
	not.b32 	%r246, %r227;
	and.b32  	%r247, %r175, %r246;
	or.b32  	%r248, %r247, %r245;
	add.s32 	%r249, %r248, %r149;
	add.s32 	%r250, %r249, %r244;
	ld.const.u32 	%r251, [K+48];
	add.s32 	%r252, %r250, %r251;
	add.s32 	%r253, %r252, %r161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 30;
	shr.b32 	%rhs, %r239, 2;
	add.u32 	%r254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 19;
	shr.b32 	%rhs, %r239, 13;
	add.u32 	%r255, %lhs, %rhs;
	}
	xor.b32  	%r256, %r255, %r254;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 10;
	shr.b32 	%rhs, %r239, 22;
	add.u32 	%r257, %lhs, %rhs;
	}
	xor.b32  	%r258, %r256, %r257;
	xor.b32  	%r259, %r213, %r187;
	and.b32  	%r260, %r239, %r259;
	not.b32 	%r261, %r259;
	and.b32  	%r262, %r187, %r261;
	or.b32  	%r263, %r260, %r262;
	add.s32 	%r264, %r252, %r263;
	add.s32 	%r265, %r264, %r258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 26;
	shr.b32 	%rhs, %r253, 6;
	add.u32 	%r266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 21;
	shr.b32 	%rhs, %r253, 11;
	add.u32 	%r267, %lhs, %rhs;
	}
	xor.b32  	%r268, %r267, %r266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r253, 7;
	shr.b32 	%rhs, %r253, 25;
	add.u32 	%r269, %lhs, %rhs;
	}
	xor.b32  	%r270, %r268, %r269;
	and.b32  	%r271, %r253, %r227;
	not.b32 	%r272, %r253;
	and.b32  	%r273, %r201, %r272;
	or.b32  	%r274, %r273, %r271;
	add.s32 	%r275, %r274, %r175;
	add.s32 	%r276, %r275, %r270;
	ld.const.u32 	%r277, [K+52];
	add.s32 	%r278, %r276, %r277;
	add.s32 	%r279, %r278, %r187;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r265, 30;
	shr.b32 	%rhs, %r265, 2;
	add.u32 	%r280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r265, 19;
	shr.b32 	%rhs, %r265, 13;
	add.u32 	%r281, %lhs, %rhs;
	}
	xor.b32  	%r282, %r281, %r280;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r265, 10;
	shr.b32 	%rhs, %r265, 22;
	add.u32 	%r283, %lhs, %rhs;
	}
	xor.b32  	%r284, %r282, %r283;
	xor.b32  	%r285, %r239, %r213;
	and.b32  	%r286, %r265, %r285;
	not.b32 	%r287, %r285;
	and.b32  	%r288, %r213, %r287;
	or.b32  	%r289, %r286, %r288;
	add.s32 	%r290, %r278, %r289;
	add.s32 	%r291, %r290, %r284;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 26;
	shr.b32 	%rhs, %r279, 6;
	add.u32 	%r292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 21;
	shr.b32 	%rhs, %r279, 11;
	add.u32 	%r293, %lhs, %rhs;
	}
	xor.b32  	%r294, %r293, %r292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 7;
	shr.b32 	%rhs, %r279, 25;
	add.u32 	%r295, %lhs, %rhs;
	}
	xor.b32  	%r296, %r294, %r295;
	and.b32  	%r297, %r279, %r253;
	not.b32 	%r298, %r279;
	and.b32  	%r299, %r227, %r298;
	or.b32  	%r300, %r299, %r297;
	add.s32 	%r301, %r300, %r201;
	add.s32 	%r302, %r301, %r296;
	ld.const.u32 	%r303, [K+56];
	add.s32 	%r304, %r302, %r303;
	add.s32 	%r305, %r304, %r213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 30;
	shr.b32 	%rhs, %r291, 2;
	add.u32 	%r306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 19;
	shr.b32 	%rhs, %r291, 13;
	add.u32 	%r307, %lhs, %rhs;
	}
	xor.b32  	%r308, %r307, %r306;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r291, 10;
	shr.b32 	%rhs, %r291, 22;
	add.u32 	%r309, %lhs, %rhs;
	}
	xor.b32  	%r310, %r308, %r309;
	xor.b32  	%r311, %r265, %r239;
	and.b32  	%r312, %r291, %r311;
	not.b32 	%r313, %r311;
	and.b32  	%r314, %r239, %r313;
	or.b32  	%r315, %r312, %r314;
	add.s32 	%r316, %r304, %r315;
	add.s32 	%r317, %r316, %r310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 26;
	shr.b32 	%rhs, %r305, 6;
	add.u32 	%r318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 21;
	shr.b32 	%rhs, %r305, 11;
	add.u32 	%r319, %lhs, %rhs;
	}
	xor.b32  	%r320, %r319, %r318;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r305, 7;
	shr.b32 	%rhs, %r305, 25;
	add.u32 	%r321, %lhs, %rhs;
	}
	xor.b32  	%r322, %r320, %r321;
	and.b32  	%r323, %r305, %r279;
	not.b32 	%r324, %r305;
	and.b32  	%r325, %r253, %r324;
	or.b32  	%r326, %r325, %r323;
	add.s32 	%r327, %r326, %r227;
	add.s32 	%r328, %r327, %r322;
	ld.const.u32 	%r329, [K+256];
	add.s32 	%r330, %r328, %r329;
	add.s32 	%r331, %r330, %r239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 30;
	shr.b32 	%rhs, %r317, 2;
	add.u32 	%r332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 19;
	shr.b32 	%rhs, %r317, 13;
	add.u32 	%r333, %lhs, %rhs;
	}
	xor.b32  	%r334, %r333, %r332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 10;
	shr.b32 	%rhs, %r317, 22;
	add.u32 	%r335, %lhs, %rhs;
	}
	xor.b32  	%r336, %r334, %r335;
	xor.b32  	%r337, %r291, %r265;
	and.b32  	%r338, %r317, %r337;
	not.b32 	%r339, %r337;
	and.b32  	%r340, %r265, %r339;
	or.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r330, %r341;
	add.s32 	%r343, %r342, %r336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 26;
	shr.b32 	%rhs, %r331, 6;
	add.u32 	%r344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 21;
	shr.b32 	%rhs, %r331, 11;
	add.u32 	%r345, %lhs, %rhs;
	}
	xor.b32  	%r346, %r345, %r344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 7;
	shr.b32 	%rhs, %r331, 25;
	add.u32 	%r347, %lhs, %rhs;
	}
	xor.b32  	%r348, %r346, %r347;
	and.b32  	%r349, %r331, %r305;
	not.b32 	%r350, %r331;
	and.b32  	%r351, %r279, %r350;
	or.b32  	%r352, %r351, %r349;
	add.s32 	%r353, %r253, %r26;
	add.s32 	%r354, %r353, %r352;
	add.s32 	%r355, %r354, %r348;
	add.s32 	%r356, %r355, %r265;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r343, 30;
	shr.b32 	%rhs, %r343, 2;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r343, 19;
	shr.b32 	%rhs, %r343, 13;
	add.u32 	%r358, %lhs, %rhs;
	}
	xor.b32  	%r359, %r358, %r357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r343, 10;
	shr.b32 	%rhs, %r343, 22;
	add.u32 	%r360, %lhs, %rhs;
	}
	xor.b32  	%r361, %r359, %r360;
	xor.b32  	%r362, %r317, %r291;
	and.b32  	%r363, %r343, %r362;
	not.b32 	%r364, %r362;
	and.b32  	%r365, %r291, %r364;
	or.b32  	%r366, %r363, %r365;
	add.s32 	%r367, %r355, %r366;
	add.s32 	%r368, %r367, %r361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 26;
	shr.b32 	%rhs, %r356, 6;
	add.u32 	%r369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 21;
	shr.b32 	%rhs, %r356, 11;
	add.u32 	%r370, %lhs, %rhs;
	}
	xor.b32  	%r371, %r370, %r369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 7;
	shr.b32 	%rhs, %r356, 25;
	add.u32 	%r372, %lhs, %rhs;
	}
	xor.b32  	%r373, %r371, %r372;
	and.b32  	%r374, %r356, %r331;
	not.b32 	%r375, %r356;
	and.b32  	%r376, %r305, %r375;
	or.b32  	%r377, %r376, %r374;
	add.s32 	%r378, %r279, %r27;
	add.s32 	%r379, %r378, %r377;
	add.s32 	%r380, %r379, %r373;
	add.s32 	%r381, %r380, %r291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r368, 30;
	shr.b32 	%rhs, %r368, 2;
	add.u32 	%r382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r368, 19;
	shr.b32 	%rhs, %r368, 13;
	add.u32 	%r383, %lhs, %rhs;
	}
	xor.b32  	%r384, %r383, %r382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r368, 10;
	shr.b32 	%rhs, %r368, 22;
	add.u32 	%r385, %lhs, %rhs;
	}
	xor.b32  	%r386, %r384, %r385;
	xor.b32  	%r387, %r343, %r317;
	and.b32  	%r388, %r368, %r387;
	not.b32 	%r389, %r387;
	and.b32  	%r390, %r317, %r389;
	or.b32  	%r391, %r388, %r390;
	add.s32 	%r392, %r380, %r391;
	add.s32 	%r393, %r392, %r386;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1, 25;
	shr.b32 	%rhs, %r1, 7;
	add.u32 	%r394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1, 14;
	shr.b32 	%rhs, %r1, 18;
	add.u32 	%r395, %lhs, %rhs;
	}
	shr.u32 	%r396, %r1, 3;
	xor.b32  	%r397, %r394, %r396;
	xor.b32  	%r398, %r397, %r395;
	add.s32 	%r399, %r398, %r19;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 26;
	shr.b32 	%rhs, %r381, 6;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 21;
	shr.b32 	%rhs, %r381, 11;
	add.u32 	%r401, %lhs, %rhs;
	}
	xor.b32  	%r402, %r401, %r400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 7;
	shr.b32 	%rhs, %r381, 25;
	add.u32 	%r403, %lhs, %rhs;
	}
	xor.b32  	%r404, %r402, %r403;
	and.b32  	%r405, %r381, %r356;
	not.b32 	%r406, %r381;
	and.b32  	%r407, %r331, %r406;
	or.b32  	%r408, %r407, %r405;
	add.s32 	%r409, %r408, %r305;
	add.s32 	%r410, %r409, %r399;
	add.s32 	%r411, %r410, %r404;
	ld.const.u32 	%r412, [K+72];
	add.s32 	%r413, %r411, %r412;
	add.s32 	%r414, %r413, %r317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 30;
	shr.b32 	%rhs, %r393, 2;
	add.u32 	%r415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 19;
	shr.b32 	%rhs, %r393, 13;
	add.u32 	%r416, %lhs, %rhs;
	}
	xor.b32  	%r417, %r416, %r415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 10;
	shr.b32 	%rhs, %r393, 22;
	add.u32 	%r418, %lhs, %rhs;
	}
	xor.b32  	%r419, %r417, %r418;
	xor.b32  	%r420, %r368, %r343;
	and.b32  	%r421, %r393, %r420;
	not.b32 	%r422, %r420;
	and.b32  	%r423, %r343, %r422;
	or.b32  	%r424, %r421, %r423;
	add.s32 	%r425, %r413, %r424;
	add.s32 	%r426, %r425, %r419;
	add.s32 	%r427, %r1, %r20;
	add.s32 	%r428, %r331, %r427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 26;
	shr.b32 	%rhs, %r414, 6;
	add.u32 	%r429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 21;
	shr.b32 	%rhs, %r414, 11;
	add.u32 	%r430, %lhs, %rhs;
	}
	xor.b32  	%r431, %r430, %r429;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 7;
	shr.b32 	%rhs, %r414, 25;
	add.u32 	%r432, %lhs, %rhs;
	}
	xor.b32  	%r433, %r431, %r432;
	and.b32  	%r434, %r414, %r381;
	not.b32 	%r435, %r414;
	and.b32  	%r436, %r356, %r435;
	or.b32  	%r437, %r436, %r434;
	add.s32 	%r438, %r428, %r437;
	add.s32 	%r439, %r438, %r433;
	ld.const.u32 	%r440, [K+76];
	add.s32 	%r441, %r439, %r440;
	add.s32 	%r442, %r441, %r343;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 30;
	shr.b32 	%rhs, %r426, 2;
	add.u32 	%r443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 19;
	shr.b32 	%rhs, %r426, 13;
	add.u32 	%r444, %lhs, %rhs;
	}
	xor.b32  	%r445, %r444, %r443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 10;
	shr.b32 	%rhs, %r426, 22;
	add.u32 	%r446, %lhs, %rhs;
	}
	xor.b32  	%r447, %r445, %r446;
	xor.b32  	%r448, %r393, %r368;
	and.b32  	%r449, %r426, %r448;
	not.b32 	%r450, %r448;
	and.b32  	%r451, %r368, %r450;
	or.b32  	%r452, %r449, %r451;
	add.s32 	%r453, %r441, %r452;
	add.s32 	%r454, %r453, %r447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r399, 15;
	shr.b32 	%rhs, %r399, 17;
	add.u32 	%r455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r399, 13;
	shr.b32 	%rhs, %r399, 19;
	add.u32 	%r456, %lhs, %rhs;
	}
	shr.u32 	%r457, %r399, 10;
	xor.b32  	%r458, %r455, %r457;
	xor.b32  	%r459, %r458, %r456;
	ld.const.u32 	%r460, [K+260];
	add.s32 	%r461, %r459, %r460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 26;
	shr.b32 	%rhs, %r442, 6;
	add.u32 	%r462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 21;
	shr.b32 	%rhs, %r442, 11;
	add.u32 	%r463, %lhs, %rhs;
	}
	xor.b32  	%r464, %r463, %r462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 7;
	shr.b32 	%rhs, %r442, 25;
	add.u32 	%r465, %lhs, %rhs;
	}
	xor.b32  	%r466, %r464, %r465;
	and.b32  	%r467, %r442, %r414;
	not.b32 	%r468, %r442;
	and.b32  	%r469, %r381, %r468;
	or.b32  	%r470, %r469, %r467;
	add.s32 	%r471, %r470, %r356;
	add.s32 	%r472, %r471, %r461;
	add.s32 	%r473, %r472, %r466;
	ld.const.u32 	%r474, [K+80];
	add.s32 	%r475, %r473, %r474;
	add.s32 	%r476, %r475, %r368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 30;
	shr.b32 	%rhs, %r454, 2;
	add.u32 	%r477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 19;
	shr.b32 	%rhs, %r454, 13;
	add.u32 	%r478, %lhs, %rhs;
	}
	xor.b32  	%r479, %r478, %r477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 10;
	shr.b32 	%rhs, %r454, 22;
	add.u32 	%r480, %lhs, %rhs;
	}
	xor.b32  	%r481, %r479, %r480;
	xor.b32  	%r482, %r426, %r393;
	and.b32  	%r483, %r454, %r482;
	not.b32 	%r484, %r482;
	and.b32  	%r485, %r393, %r484;
	or.b32  	%r486, %r483, %r485;
	add.s32 	%r487, %r475, %r486;
	add.s32 	%r488, %r487, %r481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r427, 15;
	shr.b32 	%rhs, %r427, 17;
	add.u32 	%r489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r427, 13;
	shr.b32 	%rhs, %r427, 19;
	add.u32 	%r490, %lhs, %rhs;
	}
	shr.u32 	%r491, %r427, 10;
	xor.b32  	%r492, %r489, %r491;
	xor.b32  	%r493, %r492, %r490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 26;
	shr.b32 	%rhs, %r476, 6;
	add.u32 	%r494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 21;
	shr.b32 	%rhs, %r476, 11;
	add.u32 	%r495, %lhs, %rhs;
	}
	xor.b32  	%r496, %r495, %r494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 7;
	shr.b32 	%rhs, %r476, 25;
	add.u32 	%r497, %lhs, %rhs;
	}
	xor.b32  	%r498, %r496, %r497;
	and.b32  	%r499, %r476, %r442;
	not.b32 	%r500, %r476;
	and.b32  	%r501, %r414, %r500;
	or.b32  	%r502, %r501, %r499;
	add.s32 	%r503, %r502, %r381;
	add.s32 	%r504, %r503, %r493;
	add.s32 	%r505, %r504, %r498;
	ld.const.u32 	%r506, [K+84];
	add.s32 	%r507, %r505, %r506;
	add.s32 	%r508, %r507, %r393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r488, 30;
	shr.b32 	%rhs, %r488, 2;
	add.u32 	%r509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r488, 19;
	shr.b32 	%rhs, %r488, 13;
	add.u32 	%r510, %lhs, %rhs;
	}
	xor.b32  	%r511, %r510, %r509;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r488, 10;
	shr.b32 	%rhs, %r488, 22;
	add.u32 	%r512, %lhs, %rhs;
	}
	xor.b32  	%r513, %r511, %r512;
	xor.b32  	%r514, %r454, %r426;
	and.b32  	%r515, %r488, %r514;
	not.b32 	%r516, %r514;
	and.b32  	%r517, %r426, %r516;
	or.b32  	%r518, %r515, %r517;
	add.s32 	%r519, %r507, %r518;
	add.s32 	%r520, %r519, %r513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 15;
	shr.b32 	%rhs, %r461, 17;
	add.u32 	%r521, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 13;
	shr.b32 	%rhs, %r461, 19;
	add.u32 	%r522, %lhs, %rhs;
	}
	shr.u32 	%r523, %r461, 10;
	xor.b32  	%r524, %r521, %r523;
	xor.b32  	%r525, %r524, %r522;
	ld.const.u32 	%r526, [K+264];
	add.s32 	%r527, %r525, %r526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 26;
	shr.b32 	%rhs, %r508, 6;
	add.u32 	%r528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 21;
	shr.b32 	%rhs, %r508, 11;
	add.u32 	%r529, %lhs, %rhs;
	}
	xor.b32  	%r530, %r529, %r528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r508, 7;
	shr.b32 	%rhs, %r508, 25;
	add.u32 	%r531, %lhs, %rhs;
	}
	xor.b32  	%r532, %r530, %r531;
	and.b32  	%r533, %r508, %r476;
	not.b32 	%r534, %r508;
	and.b32  	%r535, %r442, %r534;
	or.b32  	%r536, %r535, %r533;
	add.s32 	%r537, %r536, %r414;
	add.s32 	%r538, %r537, %r527;
	add.s32 	%r539, %r538, %r532;
	ld.const.u32 	%r540, [K+88];
	add.s32 	%r541, %r539, %r540;
	add.s32 	%r542, %r541, %r426;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r520, 30;
	shr.b32 	%rhs, %r520, 2;
	add.u32 	%r543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r520, 19;
	shr.b32 	%rhs, %r520, 13;
	add.u32 	%r544, %lhs, %rhs;
	}
	xor.b32  	%r545, %r544, %r543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r520, 10;
	shr.b32 	%rhs, %r520, 22;
	add.u32 	%r546, %lhs, %rhs;
	}
	xor.b32  	%r547, %r545, %r546;
	xor.b32  	%r548, %r488, %r454;
	and.b32  	%r549, %r520, %r548;
	not.b32 	%r550, %r548;
	and.b32  	%r551, %r454, %r550;
	or.b32  	%r552, %r549, %r551;
	add.s32 	%r553, %r541, %r552;
	add.s32 	%r554, %r553, %r547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 15;
	shr.b32 	%rhs, %r493, 17;
	add.u32 	%r555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 13;
	shr.b32 	%rhs, %r493, 19;
	add.u32 	%r556, %lhs, %rhs;
	}
	shr.u32 	%r557, %r493, 10;
	xor.b32  	%r558, %r555, %r557;
	xor.b32  	%r559, %r558, %r556;
	add.s32 	%r560, %r559, %r17;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 26;
	shr.b32 	%rhs, %r542, 6;
	add.u32 	%r561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 21;
	shr.b32 	%rhs, %r542, 11;
	add.u32 	%r562, %lhs, %rhs;
	}
	xor.b32  	%r563, %r562, %r561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 7;
	shr.b32 	%rhs, %r542, 25;
	add.u32 	%r564, %lhs, %rhs;
	}
	xor.b32  	%r565, %r563, %r564;
	and.b32  	%r566, %r542, %r508;
	not.b32 	%r567, %r542;
	and.b32  	%r568, %r476, %r567;
	or.b32  	%r569, %r568, %r566;
	add.s32 	%r570, %r569, %r442;
	add.s32 	%r571, %r570, %r560;
	add.s32 	%r572, %r571, %r565;
	ld.const.u32 	%r573, [K+92];
	add.s32 	%r574, %r572, %r573;
	add.s32 	%r575, %r574, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r554, 30;
	shr.b32 	%rhs, %r554, 2;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r554, 19;
	shr.b32 	%rhs, %r554, 13;
	add.u32 	%r577, %lhs, %rhs;
	}
	xor.b32  	%r578, %r577, %r576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r554, 10;
	shr.b32 	%rhs, %r554, 22;
	add.u32 	%r579, %lhs, %rhs;
	}
	xor.b32  	%r580, %r578, %r579;
	xor.b32  	%r581, %r520, %r488;
	and.b32  	%r582, %r554, %r581;
	not.b32 	%r583, %r581;
	and.b32  	%r584, %r488, %r583;
	or.b32  	%r585, %r582, %r584;
	add.s32 	%r586, %r574, %r585;
	add.s32 	%r587, %r586, %r580;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 15;
	shr.b32 	%rhs, %r527, 17;
	add.u32 	%r588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 13;
	shr.b32 	%rhs, %r527, 19;
	add.u32 	%r589, %lhs, %rhs;
	}
	shr.u32 	%r590, %r527, 10;
	xor.b32  	%r591, %r588, %r590;
	xor.b32  	%r592, %r591, %r589;
	add.s32 	%r593, %r592, %r18;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 26;
	shr.b32 	%rhs, %r575, 6;
	add.u32 	%r594, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 21;
	shr.b32 	%rhs, %r575, 11;
	add.u32 	%r595, %lhs, %rhs;
	}
	xor.b32  	%r596, %r595, %r594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 7;
	shr.b32 	%rhs, %r575, 25;
	add.u32 	%r597, %lhs, %rhs;
	}
	xor.b32  	%r598, %r596, %r597;
	and.b32  	%r599, %r575, %r542;
	not.b32 	%r600, %r575;
	and.b32  	%r601, %r508, %r600;
	or.b32  	%r602, %r601, %r599;
	add.s32 	%r603, %r602, %r476;
	add.s32 	%r604, %r603, %r593;
	add.s32 	%r605, %r604, %r598;
	ld.const.u32 	%r606, [K+96];
	add.s32 	%r607, %r605, %r606;
	add.s32 	%r608, %r607, %r488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 30;
	shr.b32 	%rhs, %r587, 2;
	add.u32 	%r609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 19;
	shr.b32 	%rhs, %r587, 13;
	add.u32 	%r610, %lhs, %rhs;
	}
	xor.b32  	%r611, %r610, %r609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 10;
	shr.b32 	%rhs, %r587, 22;
	add.u32 	%r612, %lhs, %rhs;
	}
	xor.b32  	%r613, %r611, %r612;
	xor.b32  	%r614, %r554, %r520;
	and.b32  	%r615, %r587, %r614;
	not.b32 	%r616, %r614;
	and.b32  	%r617, %r520, %r616;
	or.b32  	%r618, %r615, %r617;
	add.s32 	%r619, %r607, %r618;
	add.s32 	%r620, %r619, %r613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 15;
	shr.b32 	%rhs, %r560, 17;
	add.u32 	%r621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 13;
	shr.b32 	%rhs, %r560, 19;
	add.u32 	%r622, %lhs, %rhs;
	}
	shr.u32 	%r623, %r560, 10;
	xor.b32  	%r624, %r621, %r623;
	xor.b32  	%r625, %r624, %r622;
	add.s32 	%r626, %r625, %r399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 26;
	shr.b32 	%rhs, %r608, 6;
	add.u32 	%r627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 21;
	shr.b32 	%rhs, %r608, 11;
	add.u32 	%r628, %lhs, %rhs;
	}
	xor.b32  	%r629, %r628, %r627;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 7;
	shr.b32 	%rhs, %r608, 25;
	add.u32 	%r630, %lhs, %rhs;
	}
	xor.b32  	%r631, %r629, %r630;
	and.b32  	%r632, %r608, %r575;
	not.b32 	%r633, %r608;
	and.b32  	%r634, %r542, %r633;
	or.b32  	%r635, %r634, %r632;
	add.s32 	%r636, %r635, %r508;
	add.s32 	%r637, %r636, %r626;
	add.s32 	%r638, %r637, %r631;
	ld.const.u32 	%r639, [K+100];
	add.s32 	%r640, %r638, %r639;
	add.s32 	%r641, %r640, %r520;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 30;
	shr.b32 	%rhs, %r620, 2;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 19;
	shr.b32 	%rhs, %r620, 13;
	add.u32 	%r643, %lhs, %rhs;
	}
	xor.b32  	%r644, %r643, %r642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r620, 10;
	shr.b32 	%rhs, %r620, 22;
	add.u32 	%r645, %lhs, %rhs;
	}
	xor.b32  	%r646, %r644, %r645;
	xor.b32  	%r647, %r587, %r554;
	and.b32  	%r648, %r620, %r647;
	not.b32 	%r649, %r647;
	and.b32  	%r650, %r554, %r649;
	or.b32  	%r651, %r648, %r650;
	add.s32 	%r652, %r640, %r651;
	add.s32 	%r653, %r652, %r646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 15;
	shr.b32 	%rhs, %r593, 17;
	add.u32 	%r654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 13;
	shr.b32 	%rhs, %r593, 19;
	add.u32 	%r655, %lhs, %rhs;
	}
	shr.u32 	%r656, %r593, 10;
	xor.b32  	%r657, %r654, %r656;
	xor.b32  	%r658, %r657, %r655;
	add.s32 	%r659, %r658, %r427;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 26;
	shr.b32 	%rhs, %r641, 6;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 21;
	shr.b32 	%rhs, %r641, 11;
	add.u32 	%r661, %lhs, %rhs;
	}
	xor.b32  	%r662, %r661, %r660;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 7;
	shr.b32 	%rhs, %r641, 25;
	add.u32 	%r663, %lhs, %rhs;
	}
	xor.b32  	%r664, %r662, %r663;
	and.b32  	%r665, %r641, %r608;
	not.b32 	%r666, %r641;
	and.b32  	%r667, %r575, %r666;
	or.b32  	%r668, %r667, %r665;
	add.s32 	%r669, %r668, %r542;
	add.s32 	%r670, %r669, %r659;
	add.s32 	%r671, %r670, %r664;
	ld.const.u32 	%r672, [K+104];
	add.s32 	%r673, %r671, %r672;
	add.s32 	%r674, %r673, %r554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 30;
	shr.b32 	%rhs, %r653, 2;
	add.u32 	%r675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 19;
	shr.b32 	%rhs, %r653, 13;
	add.u32 	%r676, %lhs, %rhs;
	}
	xor.b32  	%r677, %r676, %r675;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r653, 10;
	shr.b32 	%rhs, %r653, 22;
	add.u32 	%r678, %lhs, %rhs;
	}
	xor.b32  	%r679, %r677, %r678;
	xor.b32  	%r680, %r620, %r587;
	and.b32  	%r681, %r653, %r680;
	not.b32 	%r682, %r680;
	and.b32  	%r683, %r587, %r682;
	or.b32  	%r684, %r681, %r683;
	add.s32 	%r685, %r673, %r684;
	add.s32 	%r686, %r685, %r679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 15;
	shr.b32 	%rhs, %r626, 17;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 13;
	shr.b32 	%rhs, %r626, 19;
	add.u32 	%r688, %lhs, %rhs;
	}
	shr.u32 	%r689, %r626, 10;
	xor.b32  	%r690, %r687, %r689;
	xor.b32  	%r691, %r690, %r688;
	add.s32 	%r692, %r691, %r461;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 26;
	shr.b32 	%rhs, %r674, 6;
	add.u32 	%r693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 21;
	shr.b32 	%rhs, %r674, 11;
	add.u32 	%r694, %lhs, %rhs;
	}
	xor.b32  	%r695, %r694, %r693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 7;
	shr.b32 	%rhs, %r674, 25;
	add.u32 	%r696, %lhs, %rhs;
	}
	xor.b32  	%r697, %r695, %r696;
	and.b32  	%r698, %r674, %r641;
	not.b32 	%r699, %r674;
	and.b32  	%r700, %r608, %r699;
	or.b32  	%r701, %r700, %r698;
	add.s32 	%r702, %r701, %r575;
	add.s32 	%r703, %r702, %r692;
	add.s32 	%r704, %r703, %r697;
	ld.const.u32 	%r705, [K+108];
	add.s32 	%r706, %r704, %r705;
	add.s32 	%r707, %r706, %r587;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 30;
	shr.b32 	%rhs, %r686, 2;
	add.u32 	%r708, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 19;
	shr.b32 	%rhs, %r686, 13;
	add.u32 	%r709, %lhs, %rhs;
	}
	xor.b32  	%r710, %r709, %r708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 10;
	shr.b32 	%rhs, %r686, 22;
	add.u32 	%r711, %lhs, %rhs;
	}
	xor.b32  	%r712, %r710, %r711;
	xor.b32  	%r713, %r653, %r620;
	and.b32  	%r714, %r686, %r713;
	not.b32 	%r715, %r713;
	and.b32  	%r716, %r620, %r715;
	or.b32  	%r717, %r714, %r716;
	add.s32 	%r718, %r706, %r717;
	add.s32 	%r719, %r718, %r712;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r659, 15;
	shr.b32 	%rhs, %r659, 17;
	add.u32 	%r720, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r659, 13;
	shr.b32 	%rhs, %r659, 19;
	add.u32 	%r721, %lhs, %rhs;
	}
	shr.u32 	%r722, %r659, 10;
	xor.b32  	%r723, %r720, %r722;
	xor.b32  	%r724, %r723, %r721;
	add.s32 	%r725, %r724, %r493;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 26;
	shr.b32 	%rhs, %r707, 6;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 21;
	shr.b32 	%rhs, %r707, 11;
	add.u32 	%r727, %lhs, %rhs;
	}
	xor.b32  	%r728, %r727, %r726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 7;
	shr.b32 	%rhs, %r707, 25;
	add.u32 	%r729, %lhs, %rhs;
	}
	xor.b32  	%r730, %r728, %r729;
	and.b32  	%r731, %r707, %r674;
	not.b32 	%r732, %r707;
	and.b32  	%r733, %r641, %r732;
	or.b32  	%r734, %r733, %r731;
	add.s32 	%r735, %r734, %r608;
	add.s32 	%r736, %r735, %r725;
	add.s32 	%r737, %r736, %r730;
	ld.const.u32 	%r738, [K+112];
	add.s32 	%r739, %r737, %r738;
	add.s32 	%r740, %r739, %r620;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 30;
	shr.b32 	%rhs, %r719, 2;
	add.u32 	%r741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 19;
	shr.b32 	%rhs, %r719, 13;
	add.u32 	%r742, %lhs, %rhs;
	}
	xor.b32  	%r743, %r742, %r741;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 10;
	shr.b32 	%rhs, %r719, 22;
	add.u32 	%r744, %lhs, %rhs;
	}
	xor.b32  	%r745, %r743, %r744;
	xor.b32  	%r746, %r686, %r653;
	and.b32  	%r747, %r719, %r746;
	not.b32 	%r748, %r746;
	and.b32  	%r749, %r653, %r748;
	or.b32  	%r750, %r747, %r749;
	add.s32 	%r751, %r739, %r750;
	add.s32 	%r752, %r751, %r745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 15;
	shr.b32 	%rhs, %r692, 17;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 13;
	shr.b32 	%rhs, %r692, 19;
	add.u32 	%r754, %lhs, %rhs;
	}
	shr.u32 	%r755, %r692, 10;
	xor.b32  	%r756, %r753, %r755;
	xor.b32  	%r757, %r756, %r754;
	add.s32 	%r758, %r757, %r527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 26;
	shr.b32 	%rhs, %r740, 6;
	add.u32 	%r759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 21;
	shr.b32 	%rhs, %r740, 11;
	add.u32 	%r760, %lhs, %rhs;
	}
	xor.b32  	%r761, %r760, %r759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 7;
	shr.b32 	%rhs, %r740, 25;
	add.u32 	%r762, %lhs, %rhs;
	}
	xor.b32  	%r763, %r761, %r762;
	and.b32  	%r764, %r740, %r707;
	not.b32 	%r765, %r740;
	and.b32  	%r766, %r674, %r765;
	or.b32  	%r767, %r766, %r764;
	add.s32 	%r768, %r767, %r641;
	add.s32 	%r769, %r768, %r758;
	add.s32 	%r770, %r769, %r763;
	ld.const.u32 	%r771, [K+116];
	add.s32 	%r772, %r770, %r771;
	add.s32 	%r773, %r772, %r653;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 30;
	shr.b32 	%rhs, %r752, 2;
	add.u32 	%r774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 19;
	shr.b32 	%rhs, %r752, 13;
	add.u32 	%r775, %lhs, %rhs;
	}
	xor.b32  	%r776, %r775, %r774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 10;
	shr.b32 	%rhs, %r752, 22;
	add.u32 	%r777, %lhs, %rhs;
	}
	xor.b32  	%r778, %r776, %r777;
	xor.b32  	%r779, %r719, %r686;
	and.b32  	%r780, %r752, %r779;
	not.b32 	%r781, %r779;
	and.b32  	%r782, %r686, %r781;
	or.b32  	%r783, %r780, %r782;
	add.s32 	%r784, %r772, %r783;
	add.s32 	%r785, %r784, %r778;
	ld.const.u32 	%r786, [K+268];
	add.s32 	%r787, %r786, %r560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 15;
	shr.b32 	%rhs, %r725, 17;
	add.u32 	%r788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 13;
	shr.b32 	%rhs, %r725, 19;
	add.u32 	%r789, %lhs, %rhs;
	}
	shr.u32 	%r790, %r725, 10;
	xor.b32  	%r791, %r788, %r790;
	xor.b32  	%r792, %r791, %r789;
	add.s32 	%r793, %r787, %r792;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 26;
	shr.b32 	%rhs, %r773, 6;
	add.u32 	%r794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 21;
	shr.b32 	%rhs, %r773, 11;
	add.u32 	%r795, %lhs, %rhs;
	}
	xor.b32  	%r796, %r795, %r794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r773, 7;
	shr.b32 	%rhs, %r773, 25;
	add.u32 	%r797, %lhs, %rhs;
	}
	xor.b32  	%r798, %r796, %r797;
	and.b32  	%r799, %r773, %r740;
	not.b32 	%r800, %r773;
	and.b32  	%r801, %r707, %r800;
	or.b32  	%r802, %r801, %r799;
	add.s32 	%r803, %r802, %r674;
	add.s32 	%r804, %r803, %r793;
	add.s32 	%r805, %r804, %r798;
	ld.const.u32 	%r806, [K+120];
	add.s32 	%r807, %r805, %r806;
	add.s32 	%r808, %r807, %r686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 30;
	shr.b32 	%rhs, %r785, 2;
	add.u32 	%r809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 19;
	shr.b32 	%rhs, %r785, 13;
	add.u32 	%r810, %lhs, %rhs;
	}
	xor.b32  	%r811, %r810, %r809;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r785, 10;
	shr.b32 	%rhs, %r785, 22;
	add.u32 	%r812, %lhs, %rhs;
	}
	xor.b32  	%r813, %r811, %r812;
	xor.b32  	%r814, %r752, %r719;
	and.b32  	%r815, %r785, %r814;
	not.b32 	%r816, %r814;
	and.b32  	%r817, %r719, %r816;
	or.b32  	%r818, %r815, %r817;
	add.s32 	%r819, %r807, %r818;
	add.s32 	%r820, %r819, %r813;
	add.s32 	%r821, %r593, %r21;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r758, 15;
	shr.b32 	%rhs, %r758, 17;
	add.u32 	%r822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r758, 13;
	shr.b32 	%rhs, %r758, 19;
	add.u32 	%r823, %lhs, %rhs;
	}
	shr.u32 	%r824, %r758, 10;
	xor.b32  	%r825, %r822, %r824;
	xor.b32  	%r826, %r825, %r823;
	add.s32 	%r827, %r821, %r826;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r808, 26;
	shr.b32 	%rhs, %r808, 6;
	add.u32 	%r828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r808, 21;
	shr.b32 	%rhs, %r808, 11;
	add.u32 	%r829, %lhs, %rhs;
	}
	xor.b32  	%r830, %r829, %r828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r808, 7;
	shr.b32 	%rhs, %r808, 25;
	add.u32 	%r831, %lhs, %rhs;
	}
	xor.b32  	%r832, %r830, %r831;
	and.b32  	%r833, %r808, %r773;
	not.b32 	%r834, %r808;
	and.b32  	%r835, %r740, %r834;
	or.b32  	%r836, %r835, %r833;
	add.s32 	%r837, %r836, %r707;
	add.s32 	%r838, %r837, %r827;
	add.s32 	%r839, %r838, %r832;
	ld.const.u32 	%r840, [K+124];
	add.s32 	%r841, %r839, %r840;
	add.s32 	%r842, %r841, %r719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 30;
	shr.b32 	%rhs, %r820, 2;
	add.u32 	%r843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 19;
	shr.b32 	%rhs, %r820, 13;
	add.u32 	%r844, %lhs, %rhs;
	}
	xor.b32  	%r845, %r844, %r843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 10;
	shr.b32 	%rhs, %r820, 22;
	add.u32 	%r846, %lhs, %rhs;
	}
	xor.b32  	%r847, %r845, %r846;
	xor.b32  	%r848, %r785, %r752;
	and.b32  	%r849, %r820, %r848;
	not.b32 	%r850, %r848;
	and.b32  	%r851, %r752, %r850;
	or.b32  	%r852, %r849, %r851;
	add.s32 	%r853, %r841, %r852;
	add.s32 	%r854, %r853, %r847;
	add.s32 	%r855, %r626, %r22;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 15;
	shr.b32 	%rhs, %r793, 17;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 13;
	shr.b32 	%rhs, %r793, 19;
	add.u32 	%r857, %lhs, %rhs;
	}
	shr.u32 	%r858, %r793, 10;
	xor.b32  	%r859, %r856, %r858;
	xor.b32  	%r860, %r859, %r857;
	add.s32 	%r861, %r855, %r860;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 26;
	shr.b32 	%rhs, %r842, 6;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 21;
	shr.b32 	%rhs, %r842, 11;
	add.u32 	%r863, %lhs, %rhs;
	}
	xor.b32  	%r864, %r863, %r862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r842, 7;
	shr.b32 	%rhs, %r842, 25;
	add.u32 	%r865, %lhs, %rhs;
	}
	xor.b32  	%r866, %r864, %r865;
	and.b32  	%r867, %r842, %r808;
	not.b32 	%r868, %r842;
	and.b32  	%r869, %r773, %r868;
	or.b32  	%r870, %r869, %r867;
	add.s32 	%r871, %r870, %r740;
	add.s32 	%r872, %r871, %r861;
	add.s32 	%r873, %r872, %r866;
	ld.const.u32 	%r874, [K+128];
	add.s32 	%r875, %r873, %r874;
	add.s32 	%r876, %r875, %r752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 30;
	shr.b32 	%rhs, %r854, 2;
	add.u32 	%r877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 19;
	shr.b32 	%rhs, %r854, 13;
	add.u32 	%r878, %lhs, %rhs;
	}
	xor.b32  	%r879, %r878, %r877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 10;
	shr.b32 	%rhs, %r854, 22;
	add.u32 	%r880, %lhs, %rhs;
	}
	xor.b32  	%r881, %r879, %r880;
	xor.b32  	%r882, %r820, %r785;
	and.b32  	%r883, %r854, %r882;
	not.b32 	%r884, %r882;
	and.b32  	%r885, %r785, %r884;
	or.b32  	%r886, %r883, %r885;
	add.s32 	%r887, %r875, %r886;
	add.s32 	%r888, %r887, %r881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r399, 25;
	shr.b32 	%rhs, %r399, 7;
	add.u32 	%r889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r399, 14;
	shr.b32 	%rhs, %r399, 18;
	add.u32 	%r890, %lhs, %rhs;
	}
	shr.u32 	%r891, %r399, 3;
	xor.b32  	%r892, %r889, %r891;
	xor.b32  	%r893, %r892, %r890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 15;
	shr.b32 	%rhs, %r827, 17;
	add.u32 	%r894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 13;
	shr.b32 	%rhs, %r827, 19;
	add.u32 	%r895, %lhs, %rhs;
	}
	shr.u32 	%r896, %r827, 10;
	xor.b32  	%r897, %r894, %r896;
	xor.b32  	%r898, %r897, %r895;
	add.s32 	%r899, %r659, %r18;
	add.s32 	%r900, %r899, %r893;
	add.s32 	%r901, %r900, %r898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 26;
	shr.b32 	%rhs, %r876, 6;
	add.u32 	%r902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 21;
	shr.b32 	%rhs, %r876, 11;
	add.u32 	%r903, %lhs, %rhs;
	}
	xor.b32  	%r904, %r903, %r902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 7;
	shr.b32 	%rhs, %r876, 25;
	add.u32 	%r905, %lhs, %rhs;
	}
	xor.b32  	%r906, %r904, %r905;
	and.b32  	%r907, %r876, %r842;
	not.b32 	%r908, %r876;
	and.b32  	%r909, %r808, %r908;
	or.b32  	%r910, %r909, %r907;
	add.s32 	%r911, %r910, %r773;
	add.s32 	%r912, %r911, %r901;
	add.s32 	%r913, %r912, %r906;
	ld.const.u32 	%r914, [K+132];
	add.s32 	%r915, %r913, %r914;
	add.s32 	%r916, %r915, %r785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 30;
	shr.b32 	%rhs, %r888, 2;
	add.u32 	%r917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 19;
	shr.b32 	%rhs, %r888, 13;
	add.u32 	%r918, %lhs, %rhs;
	}
	xor.b32  	%r919, %r918, %r917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 10;
	shr.b32 	%rhs, %r888, 22;
	add.u32 	%r920, %lhs, %rhs;
	}
	xor.b32  	%r921, %r919, %r920;
	xor.b32  	%r922, %r854, %r820;
	and.b32  	%r923, %r888, %r922;
	not.b32 	%r924, %r922;
	and.b32  	%r925, %r820, %r924;
	or.b32  	%r926, %r923, %r925;
	add.s32 	%r927, %r915, %r926;
	add.s32 	%r928, %r927, %r921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r427, 25;
	shr.b32 	%rhs, %r427, 7;
	add.u32 	%r929, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r427, 14;
	shr.b32 	%rhs, %r427, 18;
	add.u32 	%r930, %lhs, %rhs;
	}
	shr.u32 	%r931, %r427, 3;
	xor.b32  	%r932, %r929, %r931;
	xor.b32  	%r933, %r932, %r930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 15;
	shr.b32 	%rhs, %r861, 17;
	add.u32 	%r934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 13;
	shr.b32 	%rhs, %r861, 19;
	add.u32 	%r935, %lhs, %rhs;
	}
	shr.u32 	%r936, %r861, 10;
	xor.b32  	%r937, %r934, %r936;
	xor.b32  	%r938, %r937, %r935;
	add.s32 	%r939, %r692, %r399;
	add.s32 	%r940, %r939, %r933;
	add.s32 	%r941, %r940, %r938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 26;
	shr.b32 	%rhs, %r916, 6;
	add.u32 	%r942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 21;
	shr.b32 	%rhs, %r916, 11;
	add.u32 	%r943, %lhs, %rhs;
	}
	xor.b32  	%r944, %r943, %r942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 7;
	shr.b32 	%rhs, %r916, 25;
	add.u32 	%r945, %lhs, %rhs;
	}
	xor.b32  	%r946, %r944, %r945;
	and.b32  	%r947, %r916, %r876;
	not.b32 	%r948, %r916;
	and.b32  	%r949, %r842, %r948;
	or.b32  	%r950, %r949, %r947;
	add.s32 	%r951, %r950, %r808;
	add.s32 	%r952, %r951, %r941;
	add.s32 	%r953, %r952, %r946;
	ld.const.u32 	%r954, [K+136];
	add.s32 	%r955, %r953, %r954;
	add.s32 	%r956, %r955, %r820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r928, 30;
	shr.b32 	%rhs, %r928, 2;
	add.u32 	%r957, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r928, 19;
	shr.b32 	%rhs, %r928, 13;
	add.u32 	%r958, %lhs, %rhs;
	}
	xor.b32  	%r959, %r958, %r957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r928, 10;
	shr.b32 	%rhs, %r928, 22;
	add.u32 	%r960, %lhs, %rhs;
	}
	xor.b32  	%r961, %r959, %r960;
	xor.b32  	%r962, %r888, %r854;
	and.b32  	%r963, %r928, %r962;
	not.b32 	%r964, %r962;
	and.b32  	%r965, %r854, %r964;
	or.b32  	%r966, %r963, %r965;
	add.s32 	%r967, %r955, %r966;
	add.s32 	%r968, %r967, %r961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 25;
	shr.b32 	%rhs, %r461, 7;
	add.u32 	%r969, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 14;
	shr.b32 	%rhs, %r461, 18;
	add.u32 	%r970, %lhs, %rhs;
	}
	shr.u32 	%r971, %r461, 3;
	xor.b32  	%r972, %r969, %r971;
	xor.b32  	%r973, %r972, %r970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 15;
	shr.b32 	%rhs, %r901, 17;
	add.u32 	%r974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 13;
	shr.b32 	%rhs, %r901, 19;
	add.u32 	%r975, %lhs, %rhs;
	}
	shr.u32 	%r976, %r901, 10;
	xor.b32  	%r977, %r974, %r976;
	xor.b32  	%r978, %r977, %r975;
	add.s32 	%r979, %r725, %r427;
	add.s32 	%r980, %r979, %r973;
	add.s32 	%r981, %r980, %r978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 26;
	shr.b32 	%rhs, %r956, 6;
	add.u32 	%r982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 21;
	shr.b32 	%rhs, %r956, 11;
	add.u32 	%r983, %lhs, %rhs;
	}
	xor.b32  	%r984, %r983, %r982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 7;
	shr.b32 	%rhs, %r956, 25;
	add.u32 	%r985, %lhs, %rhs;
	}
	xor.b32  	%r986, %r984, %r985;
	and.b32  	%r987, %r956, %r916;
	not.b32 	%r988, %r956;
	and.b32  	%r989, %r876, %r988;
	or.b32  	%r990, %r989, %r987;
	add.s32 	%r991, %r990, %r842;
	add.s32 	%r992, %r991, %r981;
	add.s32 	%r993, %r992, %r986;
	ld.const.u32 	%r994, [K+140];
	add.s32 	%r995, %r993, %r994;
	add.s32 	%r996, %r995, %r854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 30;
	shr.b32 	%rhs, %r968, 2;
	add.u32 	%r997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 19;
	shr.b32 	%rhs, %r968, 13;
	add.u32 	%r998, %lhs, %rhs;
	}
	xor.b32  	%r999, %r998, %r997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 10;
	shr.b32 	%rhs, %r968, 22;
	add.u32 	%r1000, %lhs, %rhs;
	}
	xor.b32  	%r1001, %r999, %r1000;
	xor.b32  	%r1002, %r928, %r888;
	and.b32  	%r1003, %r968, %r1002;
	not.b32 	%r1004, %r1002;
	and.b32  	%r1005, %r888, %r1004;
	or.b32  	%r1006, %r1003, %r1005;
	add.s32 	%r1007, %r995, %r1006;
	add.s32 	%r1008, %r1007, %r1001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 25;
	shr.b32 	%rhs, %r493, 7;
	add.u32 	%r1009, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 14;
	shr.b32 	%rhs, %r493, 18;
	add.u32 	%r1010, %lhs, %rhs;
	}
	shr.u32 	%r1011, %r493, 3;
	xor.b32  	%r1012, %r1009, %r1011;
	xor.b32  	%r1013, %r1012, %r1010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 15;
	shr.b32 	%rhs, %r941, 17;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 13;
	shr.b32 	%rhs, %r941, 19;
	add.u32 	%r1015, %lhs, %rhs;
	}
	shr.u32 	%r1016, %r941, 10;
	xor.b32  	%r1017, %r1014, %r1016;
	xor.b32  	%r1018, %r1017, %r1015;
	add.s32 	%r1019, %r758, %r461;
	add.s32 	%r1020, %r1019, %r1013;
	add.s32 	%r1021, %r1020, %r1018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 26;
	shr.b32 	%rhs, %r996, 6;
	add.u32 	%r1022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 21;
	shr.b32 	%rhs, %r996, 11;
	add.u32 	%r1023, %lhs, %rhs;
	}
	xor.b32  	%r1024, %r1023, %r1022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 7;
	shr.b32 	%rhs, %r996, 25;
	add.u32 	%r1025, %lhs, %rhs;
	}
	xor.b32  	%r1026, %r1024, %r1025;
	and.b32  	%r1027, %r996, %r956;
	not.b32 	%r1028, %r996;
	and.b32  	%r1029, %r916, %r1028;
	or.b32  	%r1030, %r1029, %r1027;
	add.s32 	%r1031, %r1030, %r876;
	add.s32 	%r1032, %r1031, %r1021;
	add.s32 	%r1033, %r1032, %r1026;
	ld.const.u32 	%r1034, [K+144];
	add.s32 	%r1035, %r1033, %r1034;
	add.s32 	%r1036, %r1035, %r888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 30;
	shr.b32 	%rhs, %r1008, 2;
	add.u32 	%r1037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 19;
	shr.b32 	%rhs, %r1008, 13;
	add.u32 	%r1038, %lhs, %rhs;
	}
	xor.b32  	%r1039, %r1038, %r1037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1008, 10;
	shr.b32 	%rhs, %r1008, 22;
	add.u32 	%r1040, %lhs, %rhs;
	}
	xor.b32  	%r1041, %r1039, %r1040;
	xor.b32  	%r1042, %r968, %r928;
	and.b32  	%r1043, %r1008, %r1042;
	not.b32 	%r1044, %r1042;
	and.b32  	%r1045, %r928, %r1044;
	or.b32  	%r1046, %r1043, %r1045;
	add.s32 	%r1047, %r1035, %r1046;
	add.s32 	%r1048, %r1047, %r1041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 25;
	shr.b32 	%rhs, %r527, 7;
	add.u32 	%r1049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 14;
	shr.b32 	%rhs, %r527, 18;
	add.u32 	%r1050, %lhs, %rhs;
	}
	shr.u32 	%r1051, %r527, 3;
	xor.b32  	%r1052, %r1049, %r1051;
	xor.b32  	%r1053, %r1052, %r1050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 15;
	shr.b32 	%rhs, %r981, 17;
	add.u32 	%r1054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 13;
	shr.b32 	%rhs, %r981, 19;
	add.u32 	%r1055, %lhs, %rhs;
	}
	shr.u32 	%r1056, %r981, 10;
	xor.b32  	%r1057, %r1054, %r1056;
	xor.b32  	%r1058, %r1057, %r1055;
	add.s32 	%r1059, %r793, %r493;
	add.s32 	%r1060, %r1059, %r1053;
	add.s32 	%r1061, %r1060, %r1058;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 26;
	shr.b32 	%rhs, %r1036, 6;
	add.u32 	%r1062, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 21;
	shr.b32 	%rhs, %r1036, 11;
	add.u32 	%r1063, %lhs, %rhs;
	}
	xor.b32  	%r1064, %r1063, %r1062;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 7;
	shr.b32 	%rhs, %r1036, 25;
	add.u32 	%r1065, %lhs, %rhs;
	}
	xor.b32  	%r1066, %r1064, %r1065;
	and.b32  	%r1067, %r1036, %r996;
	not.b32 	%r1068, %r1036;
	and.b32  	%r1069, %r956, %r1068;
	or.b32  	%r1070, %r1069, %r1067;
	add.s32 	%r1071, %r1070, %r916;
	add.s32 	%r1072, %r1071, %r1061;
	add.s32 	%r1073, %r1072, %r1066;
	ld.const.u32 	%r1074, [K+148];
	add.s32 	%r1075, %r1073, %r1074;
	add.s32 	%r1076, %r1075, %r928;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1048, 30;
	shr.b32 	%rhs, %r1048, 2;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1048, 19;
	shr.b32 	%rhs, %r1048, 13;
	add.u32 	%r1078, %lhs, %rhs;
	}
	xor.b32  	%r1079, %r1078, %r1077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1048, 10;
	shr.b32 	%rhs, %r1048, 22;
	add.u32 	%r1080, %lhs, %rhs;
	}
	xor.b32  	%r1081, %r1079, %r1080;
	xor.b32  	%r1082, %r1008, %r968;
	and.b32  	%r1083, %r1048, %r1082;
	not.b32 	%r1084, %r1082;
	and.b32  	%r1085, %r968, %r1084;
	or.b32  	%r1086, %r1083, %r1085;
	add.s32 	%r1087, %r1075, %r1086;
	add.s32 	%r1088, %r1087, %r1081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 25;
	shr.b32 	%rhs, %r560, 7;
	add.u32 	%r1089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 14;
	shr.b32 	%rhs, %r560, 18;
	add.u32 	%r1090, %lhs, %rhs;
	}
	shr.u32 	%r1091, %r560, 3;
	xor.b32  	%r1092, %r1089, %r1091;
	xor.b32  	%r1093, %r1092, %r1090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 15;
	shr.b32 	%rhs, %r1021, 17;
	add.u32 	%r1094, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 13;
	shr.b32 	%rhs, %r1021, 19;
	add.u32 	%r1095, %lhs, %rhs;
	}
	shr.u32 	%r1096, %r1021, 10;
	xor.b32  	%r1097, %r1094, %r1096;
	xor.b32  	%r1098, %r1097, %r1095;
	add.s32 	%r1099, %r827, %r527;
	add.s32 	%r1100, %r1099, %r1093;
	add.s32 	%r1101, %r1100, %r1098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 26;
	shr.b32 	%rhs, %r1076, 6;
	add.u32 	%r1102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 21;
	shr.b32 	%rhs, %r1076, 11;
	add.u32 	%r1103, %lhs, %rhs;
	}
	xor.b32  	%r1104, %r1103, %r1102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 7;
	shr.b32 	%rhs, %r1076, 25;
	add.u32 	%r1105, %lhs, %rhs;
	}
	xor.b32  	%r1106, %r1104, %r1105;
	and.b32  	%r1107, %r1076, %r1036;
	not.b32 	%r1108, %r1076;
	and.b32  	%r1109, %r996, %r1108;
	or.b32  	%r1110, %r1109, %r1107;
	add.s32 	%r1111, %r1110, %r956;
	add.s32 	%r1112, %r1111, %r1101;
	add.s32 	%r1113, %r1112, %r1106;
	ld.const.u32 	%r1114, [K+152];
	add.s32 	%r1115, %r1113, %r1114;
	add.s32 	%r1116, %r1115, %r968;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 30;
	shr.b32 	%rhs, %r1088, 2;
	add.u32 	%r1117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 19;
	shr.b32 	%rhs, %r1088, 13;
	add.u32 	%r1118, %lhs, %rhs;
	}
	xor.b32  	%r1119, %r1118, %r1117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1088, 10;
	shr.b32 	%rhs, %r1088, 22;
	add.u32 	%r1120, %lhs, %rhs;
	}
	xor.b32  	%r1121, %r1119, %r1120;
	xor.b32  	%r1122, %r1048, %r1008;
	and.b32  	%r1123, %r1088, %r1122;
	not.b32 	%r1124, %r1122;
	and.b32  	%r1125, %r1008, %r1124;
	or.b32  	%r1126, %r1123, %r1125;
	add.s32 	%r1127, %r1115, %r1126;
	add.s32 	%r1128, %r1127, %r1121;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 25;
	shr.b32 	%rhs, %r593, 7;
	add.u32 	%r1129, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r593, 14;
	shr.b32 	%rhs, %r593, 18;
	add.u32 	%r1130, %lhs, %rhs;
	}
	shr.u32 	%r1131, %r593, 3;
	xor.b32  	%r1132, %r1129, %r1131;
	xor.b32  	%r1133, %r1132, %r1130;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 15;
	shr.b32 	%rhs, %r1061, 17;
	add.u32 	%r1134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 13;
	shr.b32 	%rhs, %r1061, 19;
	add.u32 	%r1135, %lhs, %rhs;
	}
	shr.u32 	%r1136, %r1061, 10;
	xor.b32  	%r1137, %r1134, %r1136;
	xor.b32  	%r1138, %r1137, %r1135;
	add.s32 	%r1139, %r861, %r560;
	add.s32 	%r1140, %r1139, %r1133;
	add.s32 	%r1141, %r1140, %r1138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 26;
	shr.b32 	%rhs, %r1116, 6;
	add.u32 	%r1142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 21;
	shr.b32 	%rhs, %r1116, 11;
	add.u32 	%r1143, %lhs, %rhs;
	}
	xor.b32  	%r1144, %r1143, %r1142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 7;
	shr.b32 	%rhs, %r1116, 25;
	add.u32 	%r1145, %lhs, %rhs;
	}
	xor.b32  	%r1146, %r1144, %r1145;
	and.b32  	%r1147, %r1116, %r1076;
	not.b32 	%r1148, %r1116;
	and.b32  	%r1149, %r1036, %r1148;
	or.b32  	%r1150, %r1149, %r1147;
	add.s32 	%r1151, %r1150, %r996;
	add.s32 	%r1152, %r1151, %r1141;
	add.s32 	%r1153, %r1152, %r1146;
	ld.const.u32 	%r1154, [K+156];
	add.s32 	%r1155, %r1153, %r1154;
	add.s32 	%r1156, %r1155, %r1008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 30;
	shr.b32 	%rhs, %r1128, 2;
	add.u32 	%r1157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 19;
	shr.b32 	%rhs, %r1128, 13;
	add.u32 	%r1158, %lhs, %rhs;
	}
	xor.b32  	%r1159, %r1158, %r1157;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1128, 10;
	shr.b32 	%rhs, %r1128, 22;
	add.u32 	%r1160, %lhs, %rhs;
	}
	xor.b32  	%r1161, %r1159, %r1160;
	xor.b32  	%r1162, %r1088, %r1048;
	and.b32  	%r1163, %r1128, %r1162;
	not.b32 	%r1164, %r1162;
	and.b32  	%r1165, %r1048, %r1164;
	or.b32  	%r1166, %r1163, %r1165;
	add.s32 	%r1167, %r1155, %r1166;
	add.s32 	%r1168, %r1167, %r1161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 25;
	shr.b32 	%rhs, %r626, 7;
	add.u32 	%r1169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 14;
	shr.b32 	%rhs, %r626, 18;
	add.u32 	%r1170, %lhs, %rhs;
	}
	shr.u32 	%r1171, %r626, 3;
	xor.b32  	%r1172, %r1169, %r1171;
	xor.b32  	%r1173, %r1172, %r1170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 15;
	shr.b32 	%rhs, %r1101, 17;
	add.u32 	%r1174, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 13;
	shr.b32 	%rhs, %r1101, 19;
	add.u32 	%r1175, %lhs, %rhs;
	}
	shr.u32 	%r1176, %r1101, 10;
	xor.b32  	%r1177, %r1174, %r1176;
	xor.b32  	%r1178, %r1177, %r1175;
	add.s32 	%r1179, %r901, %r593;
	add.s32 	%r1180, %r1179, %r1173;
	add.s32 	%r1181, %r1180, %r1178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 26;
	shr.b32 	%rhs, %r1156, 6;
	add.u32 	%r1182, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 21;
	shr.b32 	%rhs, %r1156, 11;
	add.u32 	%r1183, %lhs, %rhs;
	}
	xor.b32  	%r1184, %r1183, %r1182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 7;
	shr.b32 	%rhs, %r1156, 25;
	add.u32 	%r1185, %lhs, %rhs;
	}
	xor.b32  	%r1186, %r1184, %r1185;
	and.b32  	%r1187, %r1156, %r1116;
	not.b32 	%r1188, %r1156;
	and.b32  	%r1189, %r1076, %r1188;
	or.b32  	%r1190, %r1189, %r1187;
	add.s32 	%r1191, %r1190, %r1036;
	add.s32 	%r1192, %r1191, %r1181;
	add.s32 	%r1193, %r1192, %r1186;
	ld.const.u32 	%r1194, [K+160];
	add.s32 	%r1195, %r1193, %r1194;
	add.s32 	%r1196, %r1195, %r1048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1168, 30;
	shr.b32 	%rhs, %r1168, 2;
	add.u32 	%r1197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1168, 19;
	shr.b32 	%rhs, %r1168, 13;
	add.u32 	%r1198, %lhs, %rhs;
	}
	xor.b32  	%r1199, %r1198, %r1197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1168, 10;
	shr.b32 	%rhs, %r1168, 22;
	add.u32 	%r1200, %lhs, %rhs;
	}
	xor.b32  	%r1201, %r1199, %r1200;
	xor.b32  	%r1202, %r1128, %r1088;
	and.b32  	%r1203, %r1168, %r1202;
	not.b32 	%r1204, %r1202;
	and.b32  	%r1205, %r1088, %r1204;
	or.b32  	%r1206, %r1203, %r1205;
	add.s32 	%r1207, %r1195, %r1206;
	add.s32 	%r1208, %r1207, %r1201;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r659, 25;
	shr.b32 	%rhs, %r659, 7;
	add.u32 	%r1209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r659, 14;
	shr.b32 	%rhs, %r659, 18;
	add.u32 	%r1210, %lhs, %rhs;
	}
	shr.u32 	%r1211, %r659, 3;
	xor.b32  	%r1212, %r1209, %r1211;
	xor.b32  	%r1213, %r1212, %r1210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 15;
	shr.b32 	%rhs, %r1141, 17;
	add.u32 	%r1214, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 13;
	shr.b32 	%rhs, %r1141, 19;
	add.u32 	%r1215, %lhs, %rhs;
	}
	shr.u32 	%r1216, %r1141, 10;
	xor.b32  	%r1217, %r1214, %r1216;
	xor.b32  	%r1218, %r1217, %r1215;
	add.s32 	%r1219, %r941, %r626;
	add.s32 	%r1220, %r1219, %r1213;
	add.s32 	%r1221, %r1220, %r1218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 26;
	shr.b32 	%rhs, %r1196, 6;
	add.u32 	%r1222, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 21;
	shr.b32 	%rhs, %r1196, 11;
	add.u32 	%r1223, %lhs, %rhs;
	}
	xor.b32  	%r1224, %r1223, %r1222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 7;
	shr.b32 	%rhs, %r1196, 25;
	add.u32 	%r1225, %lhs, %rhs;
	}
	xor.b32  	%r1226, %r1224, %r1225;
	and.b32  	%r1227, %r1196, %r1156;
	not.b32 	%r1228, %r1196;
	and.b32  	%r1229, %r1116, %r1228;
	or.b32  	%r1230, %r1229, %r1227;
	add.s32 	%r1231, %r1230, %r1076;
	add.s32 	%r1232, %r1231, %r1221;
	add.s32 	%r1233, %r1232, %r1226;
	ld.const.u32 	%r1234, [K+164];
	add.s32 	%r1235, %r1233, %r1234;
	add.s32 	%r1236, %r1235, %r1088;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 30;
	shr.b32 	%rhs, %r1208, 2;
	add.u32 	%r1237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 19;
	shr.b32 	%rhs, %r1208, 13;
	add.u32 	%r1238, %lhs, %rhs;
	}
	xor.b32  	%r1239, %r1238, %r1237;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1208, 10;
	shr.b32 	%rhs, %r1208, 22;
	add.u32 	%r1240, %lhs, %rhs;
	}
	xor.b32  	%r1241, %r1239, %r1240;
	xor.b32  	%r1242, %r1168, %r1128;
	and.b32  	%r1243, %r1208, %r1242;
	not.b32 	%r1244, %r1242;
	and.b32  	%r1245, %r1128, %r1244;
	or.b32  	%r1246, %r1243, %r1245;
	add.s32 	%r1247, %r1235, %r1246;
	add.s32 	%r1248, %r1247, %r1241;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 25;
	shr.b32 	%rhs, %r692, 7;
	add.u32 	%r1249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 14;
	shr.b32 	%rhs, %r692, 18;
	add.u32 	%r1250, %lhs, %rhs;
	}
	shr.u32 	%r1251, %r692, 3;
	xor.b32  	%r1252, %r1249, %r1251;
	xor.b32  	%r1253, %r1252, %r1250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 15;
	shr.b32 	%rhs, %r1181, 17;
	add.u32 	%r1254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 13;
	shr.b32 	%rhs, %r1181, 19;
	add.u32 	%r1255, %lhs, %rhs;
	}
	shr.u32 	%r1256, %r1181, 10;
	xor.b32  	%r1257, %r1254, %r1256;
	xor.b32  	%r1258, %r1257, %r1255;
	add.s32 	%r1259, %r981, %r659;
	add.s32 	%r1260, %r1259, %r1253;
	add.s32 	%r1261, %r1260, %r1258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 26;
	shr.b32 	%rhs, %r1236, 6;
	add.u32 	%r1262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 21;
	shr.b32 	%rhs, %r1236, 11;
	add.u32 	%r1263, %lhs, %rhs;
	}
	xor.b32  	%r1264, %r1263, %r1262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 7;
	shr.b32 	%rhs, %r1236, 25;
	add.u32 	%r1265, %lhs, %rhs;
	}
	xor.b32  	%r1266, %r1264, %r1265;
	and.b32  	%r1267, %r1236, %r1196;
	not.b32 	%r1268, %r1236;
	and.b32  	%r1269, %r1156, %r1268;
	or.b32  	%r1270, %r1269, %r1267;
	add.s32 	%r1271, %r1270, %r1116;
	add.s32 	%r1272, %r1271, %r1261;
	add.s32 	%r1273, %r1272, %r1266;
	ld.const.u32 	%r1274, [K+168];
	add.s32 	%r1275, %r1273, %r1274;
	add.s32 	%r1276, %r1275, %r1128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 30;
	shr.b32 	%rhs, %r1248, 2;
	add.u32 	%r1277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 19;
	shr.b32 	%rhs, %r1248, 13;
	add.u32 	%r1278, %lhs, %rhs;
	}
	xor.b32  	%r1279, %r1278, %r1277;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 10;
	shr.b32 	%rhs, %r1248, 22;
	add.u32 	%r1280, %lhs, %rhs;
	}
	xor.b32  	%r1281, %r1279, %r1280;
	xor.b32  	%r1282, %r1208, %r1168;
	and.b32  	%r1283, %r1248, %r1282;
	not.b32 	%r1284, %r1282;
	and.b32  	%r1285, %r1168, %r1284;
	or.b32  	%r1286, %r1283, %r1285;
	add.s32 	%r1287, %r1275, %r1286;
	add.s32 	%r1288, %r1287, %r1281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 25;
	shr.b32 	%rhs, %r725, 7;
	add.u32 	%r1289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 14;
	shr.b32 	%rhs, %r725, 18;
	add.u32 	%r1290, %lhs, %rhs;
	}
	shr.u32 	%r1291, %r725, 3;
	xor.b32  	%r1292, %r1289, %r1291;
	xor.b32  	%r1293, %r1292, %r1290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 15;
	shr.b32 	%rhs, %r1221, 17;
	add.u32 	%r1294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 13;
	shr.b32 	%rhs, %r1221, 19;
	add.u32 	%r1295, %lhs, %rhs;
	}
	shr.u32 	%r1296, %r1221, 10;
	xor.b32  	%r1297, %r1294, %r1296;
	xor.b32  	%r1298, %r1297, %r1295;
	add.s32 	%r1299, %r1021, %r692;
	add.s32 	%r1300, %r1299, %r1293;
	add.s32 	%r1301, %r1300, %r1298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 26;
	shr.b32 	%rhs, %r1276, 6;
	add.u32 	%r1302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 21;
	shr.b32 	%rhs, %r1276, 11;
	add.u32 	%r1303, %lhs, %rhs;
	}
	xor.b32  	%r1304, %r1303, %r1302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 7;
	shr.b32 	%rhs, %r1276, 25;
	add.u32 	%r1305, %lhs, %rhs;
	}
	xor.b32  	%r1306, %r1304, %r1305;
	and.b32  	%r1307, %r1276, %r1236;
	not.b32 	%r1308, %r1276;
	and.b32  	%r1309, %r1196, %r1308;
	or.b32  	%r1310, %r1309, %r1307;
	add.s32 	%r1311, %r1310, %r1156;
	add.s32 	%r1312, %r1311, %r1301;
	add.s32 	%r1313, %r1312, %r1306;
	ld.const.u32 	%r1314, [K+172];
	add.s32 	%r1315, %r1313, %r1314;
	add.s32 	%r1316, %r1315, %r1168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1288, 30;
	shr.b32 	%rhs, %r1288, 2;
	add.u32 	%r1317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1288, 19;
	shr.b32 	%rhs, %r1288, 13;
	add.u32 	%r1318, %lhs, %rhs;
	}
	xor.b32  	%r1319, %r1318, %r1317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1288, 10;
	shr.b32 	%rhs, %r1288, 22;
	add.u32 	%r1320, %lhs, %rhs;
	}
	xor.b32  	%r1321, %r1319, %r1320;
	xor.b32  	%r1322, %r1248, %r1208;
	and.b32  	%r1323, %r1288, %r1322;
	not.b32 	%r1324, %r1322;
	and.b32  	%r1325, %r1208, %r1324;
	or.b32  	%r1326, %r1323, %r1325;
	add.s32 	%r1327, %r1315, %r1326;
	add.s32 	%r1328, %r1327, %r1321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r758, 25;
	shr.b32 	%rhs, %r758, 7;
	add.u32 	%r1329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r758, 14;
	shr.b32 	%rhs, %r758, 18;
	add.u32 	%r1330, %lhs, %rhs;
	}
	shr.u32 	%r1331, %r758, 3;
	xor.b32  	%r1332, %r1329, %r1331;
	xor.b32  	%r1333, %r1332, %r1330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1261, 15;
	shr.b32 	%rhs, %r1261, 17;
	add.u32 	%r1334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1261, 13;
	shr.b32 	%rhs, %r1261, 19;
	add.u32 	%r1335, %lhs, %rhs;
	}
	shr.u32 	%r1336, %r1261, 10;
	xor.b32  	%r1337, %r1334, %r1336;
	xor.b32  	%r1338, %r1337, %r1335;
	add.s32 	%r1339, %r1061, %r725;
	add.s32 	%r1340, %r1339, %r1333;
	add.s32 	%r1341, %r1340, %r1338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 26;
	shr.b32 	%rhs, %r1316, 6;
	add.u32 	%r1342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 21;
	shr.b32 	%rhs, %r1316, 11;
	add.u32 	%r1343, %lhs, %rhs;
	}
	xor.b32  	%r1344, %r1343, %r1342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 7;
	shr.b32 	%rhs, %r1316, 25;
	add.u32 	%r1345, %lhs, %rhs;
	}
	xor.b32  	%r1346, %r1344, %r1345;
	and.b32  	%r1347, %r1316, %r1276;
	not.b32 	%r1348, %r1316;
	and.b32  	%r1349, %r1236, %r1348;
	or.b32  	%r1350, %r1349, %r1347;
	add.s32 	%r1351, %r1350, %r1196;
	add.s32 	%r1352, %r1351, %r1341;
	add.s32 	%r1353, %r1352, %r1346;
	ld.const.u32 	%r1354, [K+176];
	add.s32 	%r1355, %r1353, %r1354;
	add.s32 	%r1356, %r1355, %r1208;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1328, 30;
	shr.b32 	%rhs, %r1328, 2;
	add.u32 	%r1357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1328, 19;
	shr.b32 	%rhs, %r1328, 13;
	add.u32 	%r1358, %lhs, %rhs;
	}
	xor.b32  	%r1359, %r1358, %r1357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1328, 10;
	shr.b32 	%rhs, %r1328, 22;
	add.u32 	%r1360, %lhs, %rhs;
	}
	xor.b32  	%r1361, %r1359, %r1360;
	xor.b32  	%r1362, %r1288, %r1248;
	and.b32  	%r1363, %r1328, %r1362;
	not.b32 	%r1364, %r1362;
	and.b32  	%r1365, %r1248, %r1364;
	or.b32  	%r1366, %r1363, %r1365;
	add.s32 	%r1367, %r1355, %r1366;
	add.s32 	%r1368, %r1367, %r1361;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 25;
	shr.b32 	%rhs, %r793, 7;
	add.u32 	%r1369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 14;
	shr.b32 	%rhs, %r793, 18;
	add.u32 	%r1370, %lhs, %rhs;
	}
	shr.u32 	%r1371, %r793, 3;
	xor.b32  	%r1372, %r1369, %r1371;
	xor.b32  	%r1373, %r1372, %r1370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1301, 15;
	shr.b32 	%rhs, %r1301, 17;
	add.u32 	%r1374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1301, 13;
	shr.b32 	%rhs, %r1301, 19;
	add.u32 	%r1375, %lhs, %rhs;
	}
	shr.u32 	%r1376, %r1301, 10;
	xor.b32  	%r1377, %r1374, %r1376;
	xor.b32  	%r1378, %r1377, %r1375;
	add.s32 	%r1379, %r1101, %r758;
	add.s32 	%r1380, %r1379, %r1373;
	add.s32 	%r1381, %r1380, %r1378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 26;
	shr.b32 	%rhs, %r1356, 6;
	add.u32 	%r1382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 21;
	shr.b32 	%rhs, %r1356, 11;
	add.u32 	%r1383, %lhs, %rhs;
	}
	xor.b32  	%r1384, %r1383, %r1382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 7;
	shr.b32 	%rhs, %r1356, 25;
	add.u32 	%r1385, %lhs, %rhs;
	}
	xor.b32  	%r1386, %r1384, %r1385;
	and.b32  	%r1387, %r1356, %r1316;
	not.b32 	%r1388, %r1356;
	and.b32  	%r1389, %r1276, %r1388;
	or.b32  	%r1390, %r1389, %r1387;
	add.s32 	%r1391, %r1390, %r1236;
	add.s32 	%r1392, %r1391, %r1381;
	add.s32 	%r1393, %r1392, %r1386;
	ld.const.u32 	%r1394, [K+180];
	add.s32 	%r1395, %r1393, %r1394;
	add.s32 	%r1396, %r1395, %r1248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 30;
	shr.b32 	%rhs, %r1368, 2;
	add.u32 	%r1397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 19;
	shr.b32 	%rhs, %r1368, 13;
	add.u32 	%r1398, %lhs, %rhs;
	}
	xor.b32  	%r1399, %r1398, %r1397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1368, 10;
	shr.b32 	%rhs, %r1368, 22;
	add.u32 	%r1400, %lhs, %rhs;
	}
	xor.b32  	%r1401, %r1399, %r1400;
	xor.b32  	%r1402, %r1328, %r1288;
	and.b32  	%r1403, %r1368, %r1402;
	not.b32 	%r1404, %r1402;
	and.b32  	%r1405, %r1288, %r1404;
	or.b32  	%r1406, %r1403, %r1405;
	add.s32 	%r1407, %r1395, %r1406;
	add.s32 	%r1408, %r1407, %r1401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 25;
	shr.b32 	%rhs, %r827, 7;
	add.u32 	%r1409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r827, 14;
	shr.b32 	%rhs, %r827, 18;
	add.u32 	%r1410, %lhs, %rhs;
	}
	shr.u32 	%r1411, %r827, 3;
	xor.b32  	%r1412, %r1409, %r1411;
	xor.b32  	%r1413, %r1412, %r1410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 15;
	shr.b32 	%rhs, %r1341, 17;
	add.u32 	%r1414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 13;
	shr.b32 	%rhs, %r1341, 19;
	add.u32 	%r1415, %lhs, %rhs;
	}
	shr.u32 	%r1416, %r1341, 10;
	xor.b32  	%r1417, %r1414, %r1416;
	xor.b32  	%r1418, %r1417, %r1415;
	add.s32 	%r1419, %r1141, %r793;
	add.s32 	%r1420, %r1419, %r1413;
	add.s32 	%r1421, %r1420, %r1418;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 26;
	shr.b32 	%rhs, %r1396, 6;
	add.u32 	%r1422, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 21;
	shr.b32 	%rhs, %r1396, 11;
	add.u32 	%r1423, %lhs, %rhs;
	}
	xor.b32  	%r1424, %r1423, %r1422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 7;
	shr.b32 	%rhs, %r1396, 25;
	add.u32 	%r1425, %lhs, %rhs;
	}
	xor.b32  	%r1426, %r1424, %r1425;
	and.b32  	%r1427, %r1396, %r1356;
	not.b32 	%r1428, %r1396;
	and.b32  	%r1429, %r1316, %r1428;
	or.b32  	%r1430, %r1429, %r1427;
	add.s32 	%r1431, %r1430, %r1276;
	add.s32 	%r1432, %r1431, %r1421;
	add.s32 	%r1433, %r1432, %r1426;
	ld.const.u32 	%r1434, [K+184];
	add.s32 	%r1435, %r1433, %r1434;
	add.s32 	%r1436, %r1435, %r1288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1408, 30;
	shr.b32 	%rhs, %r1408, 2;
	add.u32 	%r1437, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1408, 19;
	shr.b32 	%rhs, %r1408, 13;
	add.u32 	%r1438, %lhs, %rhs;
	}
	xor.b32  	%r1439, %r1438, %r1437;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1408, 10;
	shr.b32 	%rhs, %r1408, 22;
	add.u32 	%r1440, %lhs, %rhs;
	}
	xor.b32  	%r1441, %r1439, %r1440;
	xor.b32  	%r1442, %r1368, %r1328;
	and.b32  	%r1443, %r1408, %r1442;
	not.b32 	%r1444, %r1442;
	and.b32  	%r1445, %r1328, %r1444;
	or.b32  	%r1446, %r1443, %r1445;
	add.s32 	%r1447, %r1435, %r1446;
	add.s32 	%r1448, %r1447, %r1441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 25;
	shr.b32 	%rhs, %r861, 7;
	add.u32 	%r1449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 14;
	shr.b32 	%rhs, %r861, 18;
	add.u32 	%r1450, %lhs, %rhs;
	}
	shr.u32 	%r1451, %r861, 3;
	xor.b32  	%r1452, %r1449, %r1451;
	xor.b32  	%r1453, %r1452, %r1450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 15;
	shr.b32 	%rhs, %r1381, 17;
	add.u32 	%r1454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 13;
	shr.b32 	%rhs, %r1381, 19;
	add.u32 	%r1455, %lhs, %rhs;
	}
	shr.u32 	%r1456, %r1381, 10;
	xor.b32  	%r1457, %r1454, %r1456;
	xor.b32  	%r1458, %r1457, %r1455;
	add.s32 	%r1459, %r1181, %r827;
	add.s32 	%r1460, %r1459, %r1453;
	add.s32 	%r1461, %r1460, %r1458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 26;
	shr.b32 	%rhs, %r1436, 6;
	add.u32 	%r1462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 21;
	shr.b32 	%rhs, %r1436, 11;
	add.u32 	%r1463, %lhs, %rhs;
	}
	xor.b32  	%r1464, %r1463, %r1462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1436, 7;
	shr.b32 	%rhs, %r1436, 25;
	add.u32 	%r1465, %lhs, %rhs;
	}
	xor.b32  	%r1466, %r1464, %r1465;
	and.b32  	%r1467, %r1436, %r1396;
	not.b32 	%r1468, %r1436;
	and.b32  	%r1469, %r1356, %r1468;
	or.b32  	%r1470, %r1469, %r1467;
	add.s32 	%r1471, %r1470, %r1316;
	add.s32 	%r1472, %r1471, %r1461;
	add.s32 	%r1473, %r1472, %r1466;
	ld.const.u32 	%r1474, [K+188];
	add.s32 	%r1475, %r1473, %r1474;
	add.s32 	%r1476, %r1475, %r1328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 30;
	shr.b32 	%rhs, %r1448, 2;
	add.u32 	%r1477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 19;
	shr.b32 	%rhs, %r1448, 13;
	add.u32 	%r1478, %lhs, %rhs;
	}
	xor.b32  	%r1479, %r1478, %r1477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1448, 10;
	shr.b32 	%rhs, %r1448, 22;
	add.u32 	%r1480, %lhs, %rhs;
	}
	xor.b32  	%r1481, %r1479, %r1480;
	xor.b32  	%r1482, %r1408, %r1368;
	and.b32  	%r1483, %r1448, %r1482;
	not.b32 	%r1484, %r1482;
	and.b32  	%r1485, %r1368, %r1484;
	or.b32  	%r1486, %r1483, %r1485;
	add.s32 	%r1487, %r1475, %r1486;
	add.s32 	%r1488, %r1487, %r1481;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 25;
	shr.b32 	%rhs, %r901, 7;
	add.u32 	%r1489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 14;
	shr.b32 	%rhs, %r901, 18;
	add.u32 	%r1490, %lhs, %rhs;
	}
	shr.u32 	%r1491, %r901, 3;
	xor.b32  	%r1492, %r1489, %r1491;
	xor.b32  	%r1493, %r1492, %r1490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 15;
	shr.b32 	%rhs, %r1421, 17;
	add.u32 	%r1494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 13;
	shr.b32 	%rhs, %r1421, 19;
	add.u32 	%r1495, %lhs, %rhs;
	}
	shr.u32 	%r1496, %r1421, 10;
	xor.b32  	%r1497, %r1494, %r1496;
	xor.b32  	%r1498, %r1497, %r1495;
	add.s32 	%r1499, %r1221, %r861;
	add.s32 	%r1500, %r1499, %r1493;
	add.s32 	%r1501, %r1500, %r1498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1476, 26;
	shr.b32 	%rhs, %r1476, 6;
	add.u32 	%r1502, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1476, 21;
	shr.b32 	%rhs, %r1476, 11;
	add.u32 	%r1503, %lhs, %rhs;
	}
	xor.b32  	%r1504, %r1503, %r1502;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1476, 7;
	shr.b32 	%rhs, %r1476, 25;
	add.u32 	%r1505, %lhs, %rhs;
	}
	xor.b32  	%r1506, %r1504, %r1505;
	and.b32  	%r1507, %r1476, %r1436;
	not.b32 	%r1508, %r1476;
	and.b32  	%r1509, %r1396, %r1508;
	or.b32  	%r1510, %r1509, %r1507;
	add.s32 	%r1511, %r1510, %r1356;
	add.s32 	%r1512, %r1511, %r1501;
	add.s32 	%r1513, %r1512, %r1506;
	ld.const.u32 	%r1514, [K+192];
	add.s32 	%r1515, %r1513, %r1514;
	add.s32 	%r1516, %r1515, %r1368;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1488, 30;
	shr.b32 	%rhs, %r1488, 2;
	add.u32 	%r1517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1488, 19;
	shr.b32 	%rhs, %r1488, 13;
	add.u32 	%r1518, %lhs, %rhs;
	}
	xor.b32  	%r1519, %r1518, %r1517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1488, 10;
	shr.b32 	%rhs, %r1488, 22;
	add.u32 	%r1520, %lhs, %rhs;
	}
	xor.b32  	%r1521, %r1519, %r1520;
	xor.b32  	%r1522, %r1448, %r1408;
	and.b32  	%r1523, %r1488, %r1522;
	not.b32 	%r1524, %r1522;
	and.b32  	%r1525, %r1408, %r1524;
	or.b32  	%r1526, %r1523, %r1525;
	add.s32 	%r1527, %r1515, %r1526;
	add.s32 	%r1528, %r1527, %r1521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 25;
	shr.b32 	%rhs, %r941, 7;
	add.u32 	%r1529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 14;
	shr.b32 	%rhs, %r941, 18;
	add.u32 	%r1530, %lhs, %rhs;
	}
	shr.u32 	%r1531, %r941, 3;
	xor.b32  	%r1532, %r1529, %r1531;
	xor.b32  	%r1533, %r1532, %r1530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1461, 15;
	shr.b32 	%rhs, %r1461, 17;
	add.u32 	%r1534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1461, 13;
	shr.b32 	%rhs, %r1461, 19;
	add.u32 	%r1535, %lhs, %rhs;
	}
	shr.u32 	%r1536, %r1461, 10;
	xor.b32  	%r1537, %r1534, %r1536;
	xor.b32  	%r1538, %r1537, %r1535;
	add.s32 	%r1539, %r1261, %r901;
	add.s32 	%r1540, %r1539, %r1533;
	add.s32 	%r1541, %r1540, %r1538;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1516, 26;
	shr.b32 	%rhs, %r1516, 6;
	add.u32 	%r1542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1516, 21;
	shr.b32 	%rhs, %r1516, 11;
	add.u32 	%r1543, %lhs, %rhs;
	}
	xor.b32  	%r1544, %r1543, %r1542;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1516, 7;
	shr.b32 	%rhs, %r1516, 25;
	add.u32 	%r1545, %lhs, %rhs;
	}
	xor.b32  	%r1546, %r1544, %r1545;
	and.b32  	%r1547, %r1516, %r1476;
	not.b32 	%r1548, %r1516;
	and.b32  	%r1549, %r1436, %r1548;
	or.b32  	%r1550, %r1549, %r1547;
	add.s32 	%r1551, %r1550, %r1396;
	add.s32 	%r1552, %r1551, %r1541;
	add.s32 	%r1553, %r1552, %r1546;
	ld.const.u32 	%r1554, [K+196];
	add.s32 	%r1555, %r1553, %r1554;
	add.s32 	%r1556, %r1555, %r1408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 30;
	shr.b32 	%rhs, %r1528, 2;
	add.u32 	%r1557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 19;
	shr.b32 	%rhs, %r1528, 13;
	add.u32 	%r1558, %lhs, %rhs;
	}
	xor.b32  	%r1559, %r1558, %r1557;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1528, 10;
	shr.b32 	%rhs, %r1528, 22;
	add.u32 	%r1560, %lhs, %rhs;
	}
	xor.b32  	%r1561, %r1559, %r1560;
	xor.b32  	%r1562, %r1488, %r1448;
	and.b32  	%r1563, %r1528, %r1562;
	not.b32 	%r1564, %r1562;
	and.b32  	%r1565, %r1448, %r1564;
	or.b32  	%r1566, %r1563, %r1565;
	add.s32 	%r1567, %r1555, %r1566;
	add.s32 	%r1568, %r1567, %r1561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 25;
	shr.b32 	%rhs, %r981, 7;
	add.u32 	%r1569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 14;
	shr.b32 	%rhs, %r981, 18;
	add.u32 	%r1570, %lhs, %rhs;
	}
	shr.u32 	%r1571, %r981, 3;
	xor.b32  	%r1572, %r1569, %r1571;
	xor.b32  	%r1573, %r1572, %r1570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1501, 15;
	shr.b32 	%rhs, %r1501, 17;
	add.u32 	%r1574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1501, 13;
	shr.b32 	%rhs, %r1501, 19;
	add.u32 	%r1575, %lhs, %rhs;
	}
	shr.u32 	%r1576, %r1501, 10;
	xor.b32  	%r1577, %r1574, %r1576;
	xor.b32  	%r1578, %r1577, %r1575;
	add.s32 	%r1579, %r1301, %r941;
	add.s32 	%r1580, %r1579, %r1573;
	add.s32 	%r1581, %r1580, %r1578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1556, 26;
	shr.b32 	%rhs, %r1556, 6;
	add.u32 	%r1582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1556, 21;
	shr.b32 	%rhs, %r1556, 11;
	add.u32 	%r1583, %lhs, %rhs;
	}
	xor.b32  	%r1584, %r1583, %r1582;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1556, 7;
	shr.b32 	%rhs, %r1556, 25;
	add.u32 	%r1585, %lhs, %rhs;
	}
	xor.b32  	%r1586, %r1584, %r1585;
	and.b32  	%r1587, %r1556, %r1516;
	not.b32 	%r1588, %r1556;
	and.b32  	%r1589, %r1476, %r1588;
	or.b32  	%r1590, %r1589, %r1587;
	add.s32 	%r1591, %r1590, %r1436;
	add.s32 	%r1592, %r1591, %r1581;
	add.s32 	%r1593, %r1592, %r1586;
	ld.const.u32 	%r1594, [K+200];
	add.s32 	%r1595, %r1593, %r1594;
	add.s32 	%r1596, %r1595, %r1448;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1568, 30;
	shr.b32 	%rhs, %r1568, 2;
	add.u32 	%r1597, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1568, 19;
	shr.b32 	%rhs, %r1568, 13;
	add.u32 	%r1598, %lhs, %rhs;
	}
	xor.b32  	%r1599, %r1598, %r1597;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1568, 10;
	shr.b32 	%rhs, %r1568, 22;
	add.u32 	%r1600, %lhs, %rhs;
	}
	xor.b32  	%r1601, %r1599, %r1600;
	xor.b32  	%r1602, %r1528, %r1488;
	and.b32  	%r1603, %r1568, %r1602;
	not.b32 	%r1604, %r1602;
	and.b32  	%r1605, %r1488, %r1604;
	or.b32  	%r1606, %r1603, %r1605;
	add.s32 	%r1607, %r1595, %r1606;
	add.s32 	%r1608, %r1607, %r1601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 25;
	shr.b32 	%rhs, %r1021, 7;
	add.u32 	%r1609, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 14;
	shr.b32 	%rhs, %r1021, 18;
	add.u32 	%r1610, %lhs, %rhs;
	}
	shr.u32 	%r1611, %r1021, 3;
	xor.b32  	%r1612, %r1609, %r1611;
	xor.b32  	%r1613, %r1612, %r1610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1541, 15;
	shr.b32 	%rhs, %r1541, 17;
	add.u32 	%r1614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1541, 13;
	shr.b32 	%rhs, %r1541, 19;
	add.u32 	%r1615, %lhs, %rhs;
	}
	shr.u32 	%r1616, %r1541, 10;
	xor.b32  	%r1617, %r1614, %r1616;
	xor.b32  	%r1618, %r1617, %r1615;
	add.s32 	%r1619, %r1341, %r981;
	add.s32 	%r1620, %r1619, %r1613;
	add.s32 	%r1621, %r1620, %r1618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 26;
	shr.b32 	%rhs, %r1596, 6;
	add.u32 	%r1622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 21;
	shr.b32 	%rhs, %r1596, 11;
	add.u32 	%r1623, %lhs, %rhs;
	}
	xor.b32  	%r1624, %r1623, %r1622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1596, 7;
	shr.b32 	%rhs, %r1596, 25;
	add.u32 	%r1625, %lhs, %rhs;
	}
	xor.b32  	%r1626, %r1624, %r1625;
	and.b32  	%r1627, %r1596, %r1556;
	not.b32 	%r1628, %r1596;
	and.b32  	%r1629, %r1516, %r1628;
	or.b32  	%r1630, %r1629, %r1627;
	add.s32 	%r1631, %r1630, %r1476;
	add.s32 	%r1632, %r1631, %r1621;
	add.s32 	%r1633, %r1632, %r1626;
	ld.const.u32 	%r1634, [K+204];
	add.s32 	%r1635, %r1633, %r1634;
	add.s32 	%r1636, %r1635, %r1488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 30;
	shr.b32 	%rhs, %r1608, 2;
	add.u32 	%r1637, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 19;
	shr.b32 	%rhs, %r1608, 13;
	add.u32 	%r1638, %lhs, %rhs;
	}
	xor.b32  	%r1639, %r1638, %r1637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1608, 10;
	shr.b32 	%rhs, %r1608, 22;
	add.u32 	%r1640, %lhs, %rhs;
	}
	xor.b32  	%r1641, %r1639, %r1640;
	xor.b32  	%r1642, %r1568, %r1528;
	and.b32  	%r1643, %r1608, %r1642;
	not.b32 	%r1644, %r1642;
	and.b32  	%r1645, %r1528, %r1644;
	or.b32  	%r1646, %r1643, %r1645;
	add.s32 	%r1647, %r1635, %r1646;
	add.s32 	%r1648, %r1647, %r1641;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 25;
	shr.b32 	%rhs, %r1061, 7;
	add.u32 	%r1649, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 14;
	shr.b32 	%rhs, %r1061, 18;
	add.u32 	%r1650, %lhs, %rhs;
	}
	shr.u32 	%r1651, %r1061, 3;
	xor.b32  	%r1652, %r1649, %r1651;
	xor.b32  	%r1653, %r1652, %r1650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1581, 15;
	shr.b32 	%rhs, %r1581, 17;
	add.u32 	%r1654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1581, 13;
	shr.b32 	%rhs, %r1581, 19;
	add.u32 	%r1655, %lhs, %rhs;
	}
	shr.u32 	%r1656, %r1581, 10;
	xor.b32  	%r1657, %r1654, %r1656;
	xor.b32  	%r1658, %r1657, %r1655;
	add.s32 	%r1659, %r1381, %r1021;
	add.s32 	%r1660, %r1659, %r1653;
	add.s32 	%r1661, %r1660, %r1658;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1636, 26;
	shr.b32 	%rhs, %r1636, 6;
	add.u32 	%r1662, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1636, 21;
	shr.b32 	%rhs, %r1636, 11;
	add.u32 	%r1663, %lhs, %rhs;
	}
	xor.b32  	%r1664, %r1663, %r1662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1636, 7;
	shr.b32 	%rhs, %r1636, 25;
	add.u32 	%r1665, %lhs, %rhs;
	}
	xor.b32  	%r1666, %r1664, %r1665;
	and.b32  	%r1667, %r1636, %r1596;
	not.b32 	%r1668, %r1636;
	and.b32  	%r1669, %r1556, %r1668;
	or.b32  	%r1670, %r1669, %r1667;
	add.s32 	%r1671, %r1670, %r1516;
	add.s32 	%r1672, %r1671, %r1661;
	add.s32 	%r1673, %r1672, %r1666;
	ld.const.u32 	%r1674, [K+208];
	add.s32 	%r1675, %r1673, %r1674;
	add.s32 	%r1676, %r1675, %r1528;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1648, 30;
	shr.b32 	%rhs, %r1648, 2;
	add.u32 	%r1677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1648, 19;
	shr.b32 	%rhs, %r1648, 13;
	add.u32 	%r1678, %lhs, %rhs;
	}
	xor.b32  	%r1679, %r1678, %r1677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1648, 10;
	shr.b32 	%rhs, %r1648, 22;
	add.u32 	%r1680, %lhs, %rhs;
	}
	xor.b32  	%r1681, %r1679, %r1680;
	xor.b32  	%r1682, %r1608, %r1568;
	and.b32  	%r1683, %r1648, %r1682;
	not.b32 	%r1684, %r1682;
	and.b32  	%r1685, %r1568, %r1684;
	or.b32  	%r1686, %r1683, %r1685;
	add.s32 	%r1687, %r1675, %r1686;
	add.s32 	%r1688, %r1687, %r1681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 25;
	shr.b32 	%rhs, %r1101, 7;
	add.u32 	%r1689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 14;
	shr.b32 	%rhs, %r1101, 18;
	add.u32 	%r1690, %lhs, %rhs;
	}
	shr.u32 	%r1691, %r1101, 3;
	xor.b32  	%r1692, %r1689, %r1691;
	xor.b32  	%r1693, %r1692, %r1690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 15;
	shr.b32 	%rhs, %r1621, 17;
	add.u32 	%r1694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1621, 13;
	shr.b32 	%rhs, %r1621, 19;
	add.u32 	%r1695, %lhs, %rhs;
	}
	shr.u32 	%r1696, %r1621, 10;
	xor.b32  	%r1697, %r1694, %r1696;
	xor.b32  	%r1698, %r1697, %r1695;
	add.s32 	%r1699, %r1421, %r1061;
	add.s32 	%r1700, %r1699, %r1693;
	add.s32 	%r1701, %r1700, %r1698;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 26;
	shr.b32 	%rhs, %r1676, 6;
	add.u32 	%r1702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 21;
	shr.b32 	%rhs, %r1676, 11;
	add.u32 	%r1703, %lhs, %rhs;
	}
	xor.b32  	%r1704, %r1703, %r1702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1676, 7;
	shr.b32 	%rhs, %r1676, 25;
	add.u32 	%r1705, %lhs, %rhs;
	}
	xor.b32  	%r1706, %r1704, %r1705;
	and.b32  	%r1707, %r1676, %r1636;
	not.b32 	%r1708, %r1676;
	and.b32  	%r1709, %r1596, %r1708;
	or.b32  	%r1710, %r1709, %r1707;
	add.s32 	%r1711, %r1710, %r1556;
	add.s32 	%r1712, %r1711, %r1701;
	add.s32 	%r1713, %r1712, %r1706;
	ld.const.u32 	%r1714, [K+212];
	add.s32 	%r1715, %r1713, %r1714;
	add.s32 	%r1716, %r1715, %r1568;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1688, 30;
	shr.b32 	%rhs, %r1688, 2;
	add.u32 	%r1717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1688, 19;
	shr.b32 	%rhs, %r1688, 13;
	add.u32 	%r1718, %lhs, %rhs;
	}
	xor.b32  	%r1719, %r1718, %r1717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1688, 10;
	shr.b32 	%rhs, %r1688, 22;
	add.u32 	%r1720, %lhs, %rhs;
	}
	xor.b32  	%r1721, %r1719, %r1720;
	xor.b32  	%r1722, %r1648, %r1608;
	and.b32  	%r1723, %r1688, %r1722;
	not.b32 	%r1724, %r1722;
	and.b32  	%r1725, %r1608, %r1724;
	or.b32  	%r1726, %r1723, %r1725;
	add.s32 	%r1727, %r1715, %r1726;
	add.s32 	%r1728, %r1727, %r1721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 25;
	shr.b32 	%rhs, %r1141, 7;
	add.u32 	%r1729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 14;
	shr.b32 	%rhs, %r1141, 18;
	add.u32 	%r1730, %lhs, %rhs;
	}
	shr.u32 	%r1731, %r1141, 3;
	xor.b32  	%r1732, %r1729, %r1731;
	xor.b32  	%r1733, %r1732, %r1730;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 15;
	shr.b32 	%rhs, %r1661, 17;
	add.u32 	%r1734, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 13;
	shr.b32 	%rhs, %r1661, 19;
	add.u32 	%r1735, %lhs, %rhs;
	}
	shr.u32 	%r1736, %r1661, 10;
	xor.b32  	%r1737, %r1734, %r1736;
	xor.b32  	%r1738, %r1737, %r1735;
	add.s32 	%r1739, %r1461, %r1101;
	add.s32 	%r1740, %r1739, %r1733;
	add.s32 	%r1741, %r1740, %r1738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 26;
	shr.b32 	%rhs, %r1716, 6;
	add.u32 	%r1742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 21;
	shr.b32 	%rhs, %r1716, 11;
	add.u32 	%r1743, %lhs, %rhs;
	}
	xor.b32  	%r1744, %r1743, %r1742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1716, 7;
	shr.b32 	%rhs, %r1716, 25;
	add.u32 	%r1745, %lhs, %rhs;
	}
	xor.b32  	%r1746, %r1744, %r1745;
	and.b32  	%r1747, %r1716, %r1676;
	not.b32 	%r1748, %r1716;
	and.b32  	%r1749, %r1636, %r1748;
	or.b32  	%r1750, %r1749, %r1747;
	add.s32 	%r1751, %r1750, %r1596;
	add.s32 	%r1752, %r1751, %r1741;
	add.s32 	%r1753, %r1752, %r1746;
	ld.const.u32 	%r1754, [K+216];
	add.s32 	%r1755, %r1753, %r1754;
	add.s32 	%r1756, %r1755, %r1608;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 30;
	shr.b32 	%rhs, %r1728, 2;
	add.u32 	%r1757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 19;
	shr.b32 	%rhs, %r1728, 13;
	add.u32 	%r1758, %lhs, %rhs;
	}
	xor.b32  	%r1759, %r1758, %r1757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1728, 10;
	shr.b32 	%rhs, %r1728, 22;
	add.u32 	%r1760, %lhs, %rhs;
	}
	xor.b32  	%r1761, %r1759, %r1760;
	xor.b32  	%r1762, %r1688, %r1648;
	and.b32  	%r1763, %r1728, %r1762;
	not.b32 	%r1764, %r1762;
	and.b32  	%r1765, %r1648, %r1764;
	or.b32  	%r1766, %r1763, %r1765;
	add.s32 	%r1767, %r1755, %r1766;
	add.s32 	%r1768, %r1767, %r1761;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 25;
	shr.b32 	%rhs, %r1181, 7;
	add.u32 	%r1769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 14;
	shr.b32 	%rhs, %r1181, 18;
	add.u32 	%r1770, %lhs, %rhs;
	}
	shr.u32 	%r1771, %r1181, 3;
	xor.b32  	%r1772, %r1769, %r1771;
	xor.b32  	%r1773, %r1772, %r1770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 15;
	shr.b32 	%rhs, %r1701, 17;
	add.u32 	%r1774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1701, 13;
	shr.b32 	%rhs, %r1701, 19;
	add.u32 	%r1775, %lhs, %rhs;
	}
	shr.u32 	%r1776, %r1701, 10;
	xor.b32  	%r1777, %r1774, %r1776;
	xor.b32  	%r1778, %r1777, %r1775;
	add.s32 	%r1779, %r1501, %r1141;
	add.s32 	%r1780, %r1779, %r1773;
	add.s32 	%r1781, %r1780, %r1778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 26;
	shr.b32 	%rhs, %r1756, 6;
	add.u32 	%r1782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 21;
	shr.b32 	%rhs, %r1756, 11;
	add.u32 	%r1783, %lhs, %rhs;
	}
	xor.b32  	%r1784, %r1783, %r1782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 7;
	shr.b32 	%rhs, %r1756, 25;
	add.u32 	%r1785, %lhs, %rhs;
	}
	xor.b32  	%r1786, %r1784, %r1785;
	and.b32  	%r1787, %r1756, %r1716;
	not.b32 	%r1788, %r1756;
	and.b32  	%r1789, %r1676, %r1788;
	or.b32  	%r1790, %r1789, %r1787;
	add.s32 	%r1791, %r1790, %r1636;
	add.s32 	%r1792, %r1791, %r1781;
	add.s32 	%r1793, %r1792, %r1786;
	ld.const.u32 	%r1794, [K+220];
	add.s32 	%r1795, %r1793, %r1794;
	add.s32 	%r1796, %r1795, %r1648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 30;
	shr.b32 	%rhs, %r1768, 2;
	add.u32 	%r1797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 19;
	shr.b32 	%rhs, %r1768, 13;
	add.u32 	%r1798, %lhs, %rhs;
	}
	xor.b32  	%r1799, %r1798, %r1797;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1768, 10;
	shr.b32 	%rhs, %r1768, 22;
	add.u32 	%r1800, %lhs, %rhs;
	}
	xor.b32  	%r1801, %r1799, %r1800;
	xor.b32  	%r1802, %r1728, %r1688;
	and.b32  	%r1803, %r1768, %r1802;
	not.b32 	%r1804, %r1802;
	and.b32  	%r1805, %r1688, %r1804;
	or.b32  	%r1806, %r1803, %r1805;
	add.s32 	%r1807, %r1795, %r1806;
	add.s32 	%r1808, %r1807, %r1801;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 25;
	shr.b32 	%rhs, %r1221, 7;
	add.u32 	%r1809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1221, 14;
	shr.b32 	%rhs, %r1221, 18;
	add.u32 	%r1810, %lhs, %rhs;
	}
	shr.u32 	%r1811, %r1221, 3;
	xor.b32  	%r1812, %r1809, %r1811;
	xor.b32  	%r1813, %r1812, %r1810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1741, 15;
	shr.b32 	%rhs, %r1741, 17;
	add.u32 	%r1814, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1741, 13;
	shr.b32 	%rhs, %r1741, 19;
	add.u32 	%r1815, %lhs, %rhs;
	}
	shr.u32 	%r1816, %r1741, 10;
	xor.b32  	%r1817, %r1814, %r1816;
	xor.b32  	%r1818, %r1817, %r1815;
	add.s32 	%r1819, %r1541, %r1181;
	add.s32 	%r1820, %r1819, %r1813;
	add.s32 	%r1821, %r1820, %r1818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1796, 26;
	shr.b32 	%rhs, %r1796, 6;
	add.u32 	%r1822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1796, 21;
	shr.b32 	%rhs, %r1796, 11;
	add.u32 	%r1823, %lhs, %rhs;
	}
	xor.b32  	%r1824, %r1823, %r1822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1796, 7;
	shr.b32 	%rhs, %r1796, 25;
	add.u32 	%r1825, %lhs, %rhs;
	}
	xor.b32  	%r1826, %r1824, %r1825;
	and.b32  	%r1827, %r1796, %r1756;
	not.b32 	%r1828, %r1796;
	and.b32  	%r1829, %r1716, %r1828;
	or.b32  	%r1830, %r1829, %r1827;
	add.s32 	%r1831, %r1830, %r1676;
	add.s32 	%r1832, %r1831, %r1821;
	add.s32 	%r1833, %r1832, %r1826;
	ld.const.u32 	%r1834, [K+224];
	add.s32 	%r1835, %r1833, %r1834;
	add.s32 	%r1836, %r1835, %r1688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1808, 30;
	shr.b32 	%rhs, %r1808, 2;
	add.u32 	%r1837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1808, 19;
	shr.b32 	%rhs, %r1808, 13;
	add.u32 	%r1838, %lhs, %rhs;
	}
	xor.b32  	%r1839, %r1838, %r1837;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1808, 10;
	shr.b32 	%rhs, %r1808, 22;
	add.u32 	%r1840, %lhs, %rhs;
	}
	xor.b32  	%r1841, %r1839, %r1840;
	xor.b32  	%r1842, %r1768, %r1728;
	and.b32  	%r1843, %r1808, %r1842;
	not.b32 	%r1844, %r1842;
	and.b32  	%r1845, %r1728, %r1844;
	or.b32  	%r1846, %r1843, %r1845;
	add.s32 	%r1847, %r1835, %r1846;
	add.s32 	%r1848, %r1847, %r1841;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1261, 25;
	shr.b32 	%rhs, %r1261, 7;
	add.u32 	%r1849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1261, 14;
	shr.b32 	%rhs, %r1261, 18;
	add.u32 	%r1850, %lhs, %rhs;
	}
	shr.u32 	%r1851, %r1261, 3;
	xor.b32  	%r1852, %r1849, %r1851;
	xor.b32  	%r1853, %r1852, %r1850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 15;
	shr.b32 	%rhs, %r1781, 17;
	add.u32 	%r1854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1781, 13;
	shr.b32 	%rhs, %r1781, 19;
	add.u32 	%r1855, %lhs, %rhs;
	}
	shr.u32 	%r1856, %r1781, 10;
	xor.b32  	%r1857, %r1854, %r1856;
	xor.b32  	%r1858, %r1857, %r1855;
	add.s32 	%r1859, %r1581, %r1221;
	add.s32 	%r1860, %r1859, %r1853;
	add.s32 	%r1861, %r1860, %r1858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 26;
	shr.b32 	%rhs, %r1836, 6;
	add.u32 	%r1862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 21;
	shr.b32 	%rhs, %r1836, 11;
	add.u32 	%r1863, %lhs, %rhs;
	}
	xor.b32  	%r1864, %r1863, %r1862;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1836, 7;
	shr.b32 	%rhs, %r1836, 25;
	add.u32 	%r1865, %lhs, %rhs;
	}
	xor.b32  	%r1866, %r1864, %r1865;
	and.b32  	%r1867, %r1836, %r1796;
	not.b32 	%r1868, %r1836;
	and.b32  	%r1869, %r1756, %r1868;
	or.b32  	%r1870, %r1869, %r1867;
	add.s32 	%r1871, %r1870, %r1716;
	add.s32 	%r1872, %r1871, %r1861;
	add.s32 	%r1873, %r1872, %r1866;
	ld.const.u32 	%r1874, [K+228];
	add.s32 	%r1875, %r1873, %r1874;
	add.s32 	%r1876, %r1875, %r1728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 30;
	shr.b32 	%rhs, %r1848, 2;
	add.u32 	%r1877, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 19;
	shr.b32 	%rhs, %r1848, 13;
	add.u32 	%r1878, %lhs, %rhs;
	}
	xor.b32  	%r1879, %r1878, %r1877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1848, 10;
	shr.b32 	%rhs, %r1848, 22;
	add.u32 	%r1880, %lhs, %rhs;
	}
	xor.b32  	%r1881, %r1879, %r1880;
	xor.b32  	%r1882, %r1808, %r1768;
	and.b32  	%r1883, %r1848, %r1882;
	not.b32 	%r1884, %r1882;
	and.b32  	%r1885, %r1768, %r1884;
	or.b32  	%r1886, %r1883, %r1885;
	add.s32 	%r1887, %r1875, %r1886;
	add.s32 	%r1888, %r1887, %r1881;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1301, 25;
	shr.b32 	%rhs, %r1301, 7;
	add.u32 	%r1889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1301, 14;
	shr.b32 	%rhs, %r1301, 18;
	add.u32 	%r1890, %lhs, %rhs;
	}
	shr.u32 	%r1891, %r1301, 3;
	xor.b32  	%r1892, %r1889, %r1891;
	xor.b32  	%r1893, %r1892, %r1890;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1821, 15;
	shr.b32 	%rhs, %r1821, 17;
	add.u32 	%r1894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1821, 13;
	shr.b32 	%rhs, %r1821, 19;
	add.u32 	%r1895, %lhs, %rhs;
	}
	shr.u32 	%r1896, %r1821, 10;
	xor.b32  	%r1897, %r1894, %r1896;
	xor.b32  	%r1898, %r1897, %r1895;
	add.s32 	%r1899, %r1621, %r1261;
	add.s32 	%r1900, %r1899, %r1893;
	add.s32 	%r1901, %r1900, %r1898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 26;
	shr.b32 	%rhs, %r1876, 6;
	add.u32 	%r1902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 21;
	shr.b32 	%rhs, %r1876, 11;
	add.u32 	%r1903, %lhs, %rhs;
	}
	xor.b32  	%r1904, %r1903, %r1902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1876, 7;
	shr.b32 	%rhs, %r1876, 25;
	add.u32 	%r1905, %lhs, %rhs;
	}
	xor.b32  	%r1906, %r1904, %r1905;
	and.b32  	%r1907, %r1876, %r1836;
	not.b32 	%r1908, %r1876;
	and.b32  	%r1909, %r1796, %r1908;
	or.b32  	%r1910, %r1909, %r1907;
	add.s32 	%r1911, %r1910, %r1756;
	add.s32 	%r1912, %r1911, %r1901;
	add.s32 	%r1913, %r1912, %r1906;
	ld.const.u32 	%r1914, [K+232];
	add.s32 	%r1915, %r1913, %r1914;
	add.s32 	%r1916, %r1915, %r1768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 30;
	shr.b32 	%rhs, %r1888, 2;
	add.u32 	%r1917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 19;
	shr.b32 	%rhs, %r1888, 13;
	add.u32 	%r1918, %lhs, %rhs;
	}
	xor.b32  	%r1919, %r1918, %r1917;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1888, 10;
	shr.b32 	%rhs, %r1888, 22;
	add.u32 	%r1920, %lhs, %rhs;
	}
	xor.b32  	%r1921, %r1919, %r1920;
	xor.b32  	%r1922, %r1848, %r1808;
	and.b32  	%r1923, %r1888, %r1922;
	not.b32 	%r1924, %r1922;
	and.b32  	%r1925, %r1808, %r1924;
	or.b32  	%r1926, %r1923, %r1925;
	add.s32 	%r1927, %r1915, %r1926;
	add.s32 	%r1928, %r1927, %r1921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 25;
	shr.b32 	%rhs, %r1341, 7;
	add.u32 	%r1929, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1341, 14;
	shr.b32 	%rhs, %r1341, 18;
	add.u32 	%r1930, %lhs, %rhs;
	}
	shr.u32 	%r1931, %r1341, 3;
	xor.b32  	%r1932, %r1929, %r1931;
	xor.b32  	%r1933, %r1932, %r1930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1861, 15;
	shr.b32 	%rhs, %r1861, 17;
	add.u32 	%r1934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1861, 13;
	shr.b32 	%rhs, %r1861, 19;
	add.u32 	%r1935, %lhs, %rhs;
	}
	shr.u32 	%r1936, %r1861, 10;
	xor.b32  	%r1937, %r1934, %r1936;
	xor.b32  	%r1938, %r1937, %r1935;
	add.s32 	%r1939, %r1661, %r1301;
	add.s32 	%r1940, %r1939, %r1933;
	add.s32 	%r1941, %r1940, %r1938;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 26;
	shr.b32 	%rhs, %r1916, 6;
	add.u32 	%r1942, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 21;
	shr.b32 	%rhs, %r1916, 11;
	add.u32 	%r1943, %lhs, %rhs;
	}
	xor.b32  	%r1944, %r1943, %r1942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1916, 7;
	shr.b32 	%rhs, %r1916, 25;
	add.u32 	%r1945, %lhs, %rhs;
	}
	xor.b32  	%r1946, %r1944, %r1945;
	and.b32  	%r1947, %r1916, %r1876;
	not.b32 	%r1948, %r1916;
	and.b32  	%r1949, %r1836, %r1948;
	or.b32  	%r1950, %r1949, %r1947;
	add.s32 	%r1951, %r1950, %r1796;
	add.s32 	%r1952, %r1951, %r1941;
	add.s32 	%r1953, %r1952, %r1946;
	ld.const.u32 	%r1954, [K+236];
	add.s32 	%r1955, %r1953, %r1954;
	add.s32 	%r1956, %r1955, %r1808;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1928, 30;
	shr.b32 	%rhs, %r1928, 2;
	add.u32 	%r1957, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1928, 19;
	shr.b32 	%rhs, %r1928, 13;
	add.u32 	%r1958, %lhs, %rhs;
	}
	xor.b32  	%r1959, %r1958, %r1957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1928, 10;
	shr.b32 	%rhs, %r1928, 22;
	add.u32 	%r1960, %lhs, %rhs;
	}
	xor.b32  	%r1961, %r1959, %r1960;
	xor.b32  	%r1962, %r1888, %r1848;
	and.b32  	%r1963, %r1928, %r1962;
	not.b32 	%r1964, %r1962;
	and.b32  	%r1965, %r1848, %r1964;
	or.b32  	%r1966, %r1963, %r1965;
	add.s32 	%r1967, %r1955, %r1966;
	add.s32 	%r1968, %r1967, %r1961;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 25;
	shr.b32 	%rhs, %r1381, 7;
	add.u32 	%r1969, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 14;
	shr.b32 	%rhs, %r1381, 18;
	add.u32 	%r1970, %lhs, %rhs;
	}
	shr.u32 	%r1971, %r1381, 3;
	xor.b32  	%r1972, %r1969, %r1971;
	xor.b32  	%r1973, %r1972, %r1970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1901, 15;
	shr.b32 	%rhs, %r1901, 17;
	add.u32 	%r1974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1901, 13;
	shr.b32 	%rhs, %r1901, 19;
	add.u32 	%r1975, %lhs, %rhs;
	}
	shr.u32 	%r1976, %r1901, 10;
	xor.b32  	%r1977, %r1974, %r1976;
	xor.b32  	%r1978, %r1977, %r1975;
	add.s32 	%r1979, %r1701, %r1341;
	add.s32 	%r1980, %r1979, %r1973;
	add.s32 	%r1981, %r1980, %r1978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1956, 26;
	shr.b32 	%rhs, %r1956, 6;
	add.u32 	%r1982, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1956, 21;
	shr.b32 	%rhs, %r1956, 11;
	add.u32 	%r1983, %lhs, %rhs;
	}
	xor.b32  	%r1984, %r1983, %r1982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1956, 7;
	shr.b32 	%rhs, %r1956, 25;
	add.u32 	%r1985, %lhs, %rhs;
	}
	xor.b32  	%r1986, %r1984, %r1985;
	and.b32  	%r1987, %r1956, %r1916;
	not.b32 	%r1988, %r1956;
	and.b32  	%r1989, %r1876, %r1988;
	or.b32  	%r1990, %r1989, %r1987;
	add.s32 	%r1991, %r1990, %r1836;
	add.s32 	%r1992, %r1991, %r1981;
	add.s32 	%r1993, %r1992, %r1986;
	ld.const.u32 	%r1994, [K+240];
	add.s32 	%r1995, %r1993, %r1994;
	add.s32 	%r1996, %r1995, %r1848;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1968, 30;
	shr.b32 	%rhs, %r1968, 2;
	add.u32 	%r1997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1968, 19;
	shr.b32 	%rhs, %r1968, 13;
	add.u32 	%r1998, %lhs, %rhs;
	}
	xor.b32  	%r1999, %r1998, %r1997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1968, 10;
	shr.b32 	%rhs, %r1968, 22;
	add.u32 	%r2000, %lhs, %rhs;
	}
	xor.b32  	%r2001, %r1999, %r2000;
	xor.b32  	%r2002, %r1928, %r1888;
	and.b32  	%r2003, %r1968, %r2002;
	not.b32 	%r2004, %r2002;
	and.b32  	%r2005, %r1888, %r2004;
	or.b32  	%r2006, %r2003, %r2005;
	add.s32 	%r2007, %r1995, %r2006;
	add.s32 	%r2008, %r2007, %r2001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 25;
	shr.b32 	%rhs, %r1421, 7;
	add.u32 	%r2009, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1421, 14;
	shr.b32 	%rhs, %r1421, 18;
	add.u32 	%r2010, %lhs, %rhs;
	}
	shr.u32 	%r2011, %r1421, 3;
	xor.b32  	%r2012, %r2009, %r2011;
	xor.b32  	%r2013, %r2012, %r2010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 15;
	shr.b32 	%rhs, %r1941, 17;
	add.u32 	%r2014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1941, 13;
	shr.b32 	%rhs, %r1941, 19;
	add.u32 	%r2015, %lhs, %rhs;
	}
	shr.u32 	%r2016, %r1941, 10;
	xor.b32  	%r2017, %r2014, %r2016;
	xor.b32  	%r2018, %r2017, %r2015;
	add.s32 	%r2019, %r1741, %r1381;
	add.s32 	%r2020, %r2019, %r2013;
	add.s32 	%r2021, %r2020, %r2018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 26;
	shr.b32 	%rhs, %r1996, 6;
	add.u32 	%r2022, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 21;
	shr.b32 	%rhs, %r1996, 11;
	add.u32 	%r2023, %lhs, %rhs;
	}
	xor.b32  	%r2024, %r2023, %r2022;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1996, 7;
	shr.b32 	%rhs, %r1996, 25;
	add.u32 	%r2025, %lhs, %rhs;
	}
	xor.b32  	%r2026, %r2024, %r2025;
	and.b32  	%r2027, %r1996, %r1956;
	not.b32 	%r2028, %r1996;
	and.b32  	%r2029, %r1916, %r2028;
	or.b32  	%r2030, %r2029, %r2027;
	add.s32 	%r2031, %r2030, %r1876;
	add.s32 	%r2032, %r2031, %r2021;
	add.s32 	%r2033, %r2032, %r2026;
	ld.const.u32 	%r2034, [K+244];
	add.s32 	%r2035, %r2033, %r2034;
	add.s32 	%r2036, %r2035, %r1888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2008, 30;
	shr.b32 	%rhs, %r2008, 2;
	add.u32 	%r2037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2008, 19;
	shr.b32 	%rhs, %r2008, 13;
	add.u32 	%r2038, %lhs, %rhs;
	}
	xor.b32  	%r2039, %r2038, %r2037;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2008, 10;
	shr.b32 	%rhs, %r2008, 22;
	add.u32 	%r2040, %lhs, %rhs;
	}
	xor.b32  	%r2041, %r2039, %r2040;
	xor.b32  	%r2042, %r1968, %r1928;
	and.b32  	%r2043, %r2008, %r2042;
	not.b32 	%r2044, %r2042;
	and.b32  	%r2045, %r1928, %r2044;
	or.b32  	%r2046, %r2043, %r2045;
	add.s32 	%r2047, %r2035, %r2046;
	add.s32 	%r2048, %r2047, %r2041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1461, 25;
	shr.b32 	%rhs, %r1461, 7;
	add.u32 	%r2049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1461, 14;
	shr.b32 	%rhs, %r1461, 18;
	add.u32 	%r2050, %lhs, %rhs;
	}
	shr.u32 	%r2051, %r1461, 3;
	xor.b32  	%r2052, %r2049, %r2051;
	xor.b32  	%r2053, %r2052, %r2050;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1981, 15;
	shr.b32 	%rhs, %r1981, 17;
	add.u32 	%r2054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1981, 13;
	shr.b32 	%rhs, %r1981, 19;
	add.u32 	%r2055, %lhs, %rhs;
	}
	shr.u32 	%r2056, %r1981, 10;
	xor.b32  	%r2057, %r2054, %r2056;
	xor.b32  	%r2058, %r2057, %r2055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 26;
	shr.b32 	%rhs, %r2036, 6;
	add.u32 	%r2059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 21;
	shr.b32 	%rhs, %r2036, 11;
	add.u32 	%r2060, %lhs, %rhs;
	}
	xor.b32  	%r2061, %r2060, %r2059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 7;
	shr.b32 	%rhs, %r2036, 25;
	add.u32 	%r2062, %lhs, %rhs;
	}
	xor.b32  	%r2063, %r2061, %r2062;
	and.b32  	%r2064, %r2036, %r1996;
	not.b32 	%r2065, %r2036;
	and.b32  	%r2066, %r1956, %r2065;
	or.b32  	%r2067, %r2066, %r2064;
	add.s32 	%r2068, %r1781, %r1421;
	add.s32 	%r2069, %r2068, %r1916;
	add.s32 	%r2070, %r2069, %r2067;
	add.s32 	%r2071, %r2070, %r2053;
	add.s32 	%r2072, %r2071, %r2058;
	add.s32 	%r2073, %r2072, %r2063;
	ld.const.u32 	%r2074, [K+248];
	add.s32 	%r2075, %r2073, %r2074;
	add.s32 	%r2076, %r2075, %r1928;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2048, 30;
	shr.b32 	%rhs, %r2048, 2;
	add.u32 	%r2077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2048, 19;
	shr.b32 	%rhs, %r2048, 13;
	add.u32 	%r2078, %lhs, %rhs;
	}
	xor.b32  	%r2079, %r2078, %r2077;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2048, 10;
	shr.b32 	%rhs, %r2048, 22;
	add.u32 	%r2080, %lhs, %rhs;
	}
	xor.b32  	%r2081, %r2079, %r2080;
	xor.b32  	%r2082, %r2008, %r1968;
	and.b32  	%r2083, %r2048, %r2082;
	not.b32 	%r2084, %r2082;
	and.b32  	%r2085, %r1968, %r2084;
	or.b32  	%r2086, %r2083, %r2085;
	add.s32 	%r2087, %r2075, %r2086;
	add.s32 	%r2088, %r2087, %r2081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1501, 25;
	shr.b32 	%rhs, %r1501, 7;
	add.u32 	%r2089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1501, 14;
	shr.b32 	%rhs, %r1501, 18;
	add.u32 	%r2090, %lhs, %rhs;
	}
	shr.u32 	%r2091, %r1501, 3;
	xor.b32  	%r2092, %r2089, %r2091;
	xor.b32  	%r2093, %r2092, %r2090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2021, 15;
	shr.b32 	%rhs, %r2021, 17;
	add.u32 	%r2094, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2021, 13;
	shr.b32 	%rhs, %r2021, 19;
	add.u32 	%r2095, %lhs, %rhs;
	}
	shr.u32 	%r2096, %r2021, 10;
	xor.b32  	%r2097, %r2094, %r2096;
	xor.b32  	%r2098, %r2097, %r2095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2076, 26;
	shr.b32 	%rhs, %r2076, 6;
	add.u32 	%r2099, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2076, 21;
	shr.b32 	%rhs, %r2076, 11;
	add.u32 	%r2100, %lhs, %rhs;
	}
	xor.b32  	%r2101, %r2100, %r2099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2076, 7;
	shr.b32 	%rhs, %r2076, 25;
	add.u32 	%r2102, %lhs, %rhs;
	}
	xor.b32  	%r2103, %r2101, %r2102;
	and.b32  	%r2104, %r2076, %r2036;
	not.b32 	%r2105, %r2076;
	and.b32  	%r2106, %r1996, %r2105;
	or.b32  	%r2107, %r2106, %r2104;
	add.s32 	%r2108, %r1821, %r1461;
	add.s32 	%r2109, %r2108, %r1956;
	add.s32 	%r2110, %r2109, %r2107;
	add.s32 	%r2111, %r2110, %r2093;
	add.s32 	%r2112, %r2111, %r2098;
	add.s32 	%r2113, %r2112, %r2103;
	ld.const.u32 	%r2114, [K+252];
	add.s32 	%r2115, %r2113, %r2114;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 30;
	shr.b32 	%rhs, %r2088, 2;
	add.u32 	%r2116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 19;
	shr.b32 	%rhs, %r2088, 13;
	add.u32 	%r2117, %lhs, %rhs;
	}
	xor.b32  	%r2118, %r2117, %r2116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2088, 10;
	shr.b32 	%rhs, %r2088, 22;
	add.u32 	%r2119, %lhs, %rhs;
	}
	xor.b32  	%r2120, %r2118, %r2119;
	xor.b32  	%r2121, %r2048, %r2008;
	and.b32  	%r2122, %r2088, %r2121;
	not.b32 	%r2123, %r2121;
	and.b32  	%r2124, %r2008, %r2123;
	or.b32  	%r2125, %r2122, %r2124;
	add.s32 	%r2126, %r2125, %r3;
	add.s32 	%r2127, %r2126, %r2115;
	add.s32 	%r2128, %r2127, %r2120;
	add.s32 	%r2129, %r1996, %r10;
	ld.const.u32 	%r2130, [K+272];
	add.s32 	%r2131, %r2128, %r2130;
	add.s32 	%r2132, %r2008, %r6;
	ld.const.u32 	%r2133, [K+276];
	add.s32 	%r2134, %r2133, %r2131;
	ld.const.u32 	%r2135, [K+280];
	add.s32 	%r2136, %r2135, %r2131;
	add.s32 	%r2137, %r2036, %r9;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2134, 26;
	shr.b32 	%rhs, %r2134, 6;
	add.u32 	%r2138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2134, 21;
	shr.b32 	%rhs, %r2134, 11;
	add.u32 	%r2139, %lhs, %rhs;
	}
	xor.b32  	%r2140, %r2139, %r2138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2134, 7;
	shr.b32 	%rhs, %r2134, 25;
	add.u32 	%r2141, %lhs, %rhs;
	}
	xor.b32  	%r2142, %r2140, %r2141;
	ld.const.u32 	%r2143, [K+292];
	and.b32  	%r2144, %r2143, %r2134;
	ld.const.u32 	%r2145, [K+288];
	xor.b32  	%r2146, %r2144, %r2145;
	add.s32 	%r2147, %r2088, %r4;
	ld.const.u32 	%r2148, [K+284];
	add.s32 	%r2149, %r2148, %r2147;
	add.s32 	%r2150, %r2149, %r2142;
	add.s32 	%r2151, %r2150, %r2146;
	add.s32 	%r2152, %r2048, %r5;
	ld.const.u32 	%r2153, [K+296];
	add.s32 	%r2154, %r2151, %r2153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 30;
	shr.b32 	%rhs, %r2136, 2;
	add.u32 	%r2155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 19;
	shr.b32 	%rhs, %r2136, 13;
	add.u32 	%r2156, %lhs, %rhs;
	}
	xor.b32  	%r2157, %r2156, %r2155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2136, 10;
	shr.b32 	%rhs, %r2136, 22;
	add.u32 	%r2158, %lhs, %rhs;
	}
	xor.b32  	%r2159, %r2157, %r2158;
	ld.const.u32 	%r2160, [K+300];
	ld.const.u32 	%r2161, [K+304];
	xor.b32  	%r2162, %r2160, %r2161;
	and.b32  	%r2163, %r2162, %r2136;
	not.b32 	%r2164, %r2162;
	and.b32  	%r2165, %r2160, %r2164;
	or.b32  	%r2166, %r2165, %r2163;
	add.s32 	%r2167, %r2166, %r2151;
	add.s32 	%r2168, %r2167, %r2159;
	add.s32 	%r2169, %r2076, %r8;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 26;
	shr.b32 	%rhs, %r2154, 6;
	add.u32 	%r2170, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 21;
	shr.b32 	%rhs, %r2154, 11;
	add.u32 	%r2171, %lhs, %rhs;
	}
	xor.b32  	%r2172, %r2171, %r2170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2154, 7;
	shr.b32 	%rhs, %r2154, 25;
	add.u32 	%r2173, %lhs, %rhs;
	}
	xor.b32  	%r2174, %r2172, %r2173;
	and.b32  	%r2175, %r2154, %r2134;
	not.b32 	%r2176, %r2154;
	ld.const.u32 	%r2177, [K+312];
	and.b32  	%r2178, %r2177, %r2176;
	or.b32  	%r2179, %r2178, %r2175;
	ld.const.u32 	%r2180, [K+308];
	add.s32 	%r2181, %r2180, %r2152;
	add.s32 	%r2182, %r2181, %r2174;
	add.s32 	%r2183, %r2182, %r2179;
	add.s32 	%r2184, %r2183, %r2160;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 30;
	shr.b32 	%rhs, %r2168, 2;
	add.u32 	%r2185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 19;
	shr.b32 	%rhs, %r2168, 13;
	add.u32 	%r2186, %lhs, %rhs;
	}
	xor.b32  	%r2187, %r2186, %r2185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2168, 10;
	shr.b32 	%rhs, %r2168, 22;
	add.u32 	%r2188, %lhs, %rhs;
	}
	xor.b32  	%r2189, %r2187, %r2188;
	xor.b32  	%r2190, %r2136, %r2161;
	and.b32  	%r2191, %r2168, %r2190;
	not.b32 	%r2192, %r2190;
	and.b32  	%r2193, %r2161, %r2192;
	or.b32  	%r2194, %r2191, %r2193;
	add.s32 	%r2195, %r2183, %r2194;
	add.s32 	%r2196, %r2195, %r2189;
	add.s32 	%r2197, %r1968, %r7;
	add.s32 	%r2198, %r2197, %r2115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 26;
	shr.b32 	%rhs, %r2184, 6;
	add.u32 	%r2199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 21;
	shr.b32 	%rhs, %r2184, 11;
	add.u32 	%r2200, %lhs, %rhs;
	}
	xor.b32  	%r2201, %r2200, %r2199;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2184, 7;
	shr.b32 	%rhs, %r2184, 25;
	add.u32 	%r2202, %lhs, %rhs;
	}
	xor.b32  	%r2203, %r2201, %r2202;
	and.b32  	%r2204, %r2184, %r2154;
	not.b32 	%r2205, %r2184;
	and.b32  	%r2206, %r2134, %r2205;
	or.b32  	%r2207, %r2206, %r2204;
	ld.const.u32 	%r2208, [K+316];
	add.s32 	%r2209, %r2208, %r2132;
	add.s32 	%r2210, %r2209, %r2207;
	add.s32 	%r2211, %r2210, %r2203;
	add.s32 	%r2212, %r2211, %r2161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2196, 30;
	shr.b32 	%rhs, %r2196, 2;
	add.u32 	%r2213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2196, 19;
	shr.b32 	%rhs, %r2196, 13;
	add.u32 	%r2214, %lhs, %rhs;
	}
	xor.b32  	%r2215, %r2214, %r2213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2196, 10;
	shr.b32 	%rhs, %r2196, 22;
	add.u32 	%r2216, %lhs, %rhs;
	}
	xor.b32  	%r2217, %r2215, %r2216;
	xor.b32  	%r2218, %r2168, %r2136;
	and.b32  	%r2219, %r2196, %r2218;
	not.b32 	%r2220, %r2218;
	and.b32  	%r2221, %r2136, %r2220;
	or.b32  	%r2222, %r2219, %r2221;
	add.s32 	%r2223, %r2211, %r2222;
	add.s32 	%r2224, %r2223, %r2217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2212, 26;
	shr.b32 	%rhs, %r2212, 6;
	add.u32 	%r2225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2212, 21;
	shr.b32 	%rhs, %r2212, 11;
	add.u32 	%r2226, %lhs, %rhs;
	}
	xor.b32  	%r2227, %r2226, %r2225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2212, 7;
	shr.b32 	%rhs, %r2212, 25;
	add.u32 	%r2228, %lhs, %rhs;
	}
	xor.b32  	%r2229, %r2227, %r2228;
	and.b32  	%r2230, %r2212, %r2184;
	not.b32 	%r2231, %r2212;
	and.b32  	%r2232, %r2154, %r2231;
	or.b32  	%r2233, %r2232, %r2230;
	add.s32 	%r2234, %r2134, %r2198;
	add.s32 	%r2235, %r2234, %r2233;
	add.s32 	%r2236, %r2235, %r2229;
	ld.const.u32 	%r2237, [K+16];
	add.s32 	%r2238, %r2236, %r2237;
	add.s32 	%r2239, %r2238, %r2136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2224, 30;
	shr.b32 	%rhs, %r2224, 2;
	add.u32 	%r2240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2224, 19;
	shr.b32 	%rhs, %r2224, 13;
	add.u32 	%r2241, %lhs, %rhs;
	}
	xor.b32  	%r2242, %r2241, %r2240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2224, 10;
	shr.b32 	%rhs, %r2224, 22;
	add.u32 	%r2243, %lhs, %rhs;
	}
	xor.b32  	%r2244, %r2242, %r2243;
	xor.b32  	%r2245, %r2196, %r2168;
	and.b32  	%r2246, %r2224, %r2245;
	not.b32 	%r2247, %r2245;
	and.b32  	%r2248, %r2168, %r2247;
	or.b32  	%r2249, %r2246, %r2248;
	add.s32 	%r2250, %r2238, %r2249;
	add.s32 	%r2251, %r2250, %r2244;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2239, 26;
	shr.b32 	%rhs, %r2239, 6;
	add.u32 	%r2252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2239, 21;
	shr.b32 	%rhs, %r2239, 11;
	add.u32 	%r2253, %lhs, %rhs;
	}
	xor.b32  	%r2254, %r2253, %r2252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2239, 7;
	shr.b32 	%rhs, %r2239, 25;
	add.u32 	%r2255, %lhs, %rhs;
	}
	xor.b32  	%r2256, %r2254, %r2255;
	and.b32  	%r2257, %r2239, %r2212;
	not.b32 	%r2258, %r2239;
	and.b32  	%r2259, %r2184, %r2258;
	or.b32  	%r2260, %r2259, %r2257;
	add.s32 	%r2261, %r2154, %r2169;
	add.s32 	%r2262, %r2261, %r2260;
	add.s32 	%r2263, %r2262, %r2256;
	ld.const.u32 	%r2264, [K+20];
	add.s32 	%r2265, %r2263, %r2264;
	add.s32 	%r2266, %r2265, %r2168;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2251, 30;
	shr.b32 	%rhs, %r2251, 2;
	add.u32 	%r2267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2251, 19;
	shr.b32 	%rhs, %r2251, 13;
	add.u32 	%r2268, %lhs, %rhs;
	}
	xor.b32  	%r2269, %r2268, %r2267;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2251, 10;
	shr.b32 	%rhs, %r2251, 22;
	add.u32 	%r2270, %lhs, %rhs;
	}
	xor.b32  	%r2271, %r2269, %r2270;
	xor.b32  	%r2272, %r2224, %r2196;
	and.b32  	%r2273, %r2251, %r2272;
	not.b32 	%r2274, %r2272;
	and.b32  	%r2275, %r2196, %r2274;
	or.b32  	%r2276, %r2273, %r2275;
	add.s32 	%r2277, %r2265, %r2276;
	add.s32 	%r2278, %r2277, %r2271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2266, 26;
	shr.b32 	%rhs, %r2266, 6;
	add.u32 	%r2279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2266, 21;
	shr.b32 	%rhs, %r2266, 11;
	add.u32 	%r2280, %lhs, %rhs;
	}
	xor.b32  	%r2281, %r2280, %r2279;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2266, 7;
	shr.b32 	%rhs, %r2266, 25;
	add.u32 	%r2282, %lhs, %rhs;
	}
	xor.b32  	%r2283, %r2281, %r2282;
	and.b32  	%r2284, %r2266, %r2239;
	not.b32 	%r2285, %r2266;
	and.b32  	%r2286, %r2212, %r2285;
	or.b32  	%r2287, %r2286, %r2284;
	add.s32 	%r2288, %r2184, %r2137;
	add.s32 	%r2289, %r2288, %r2287;
	add.s32 	%r2290, %r2289, %r2283;
	ld.const.u32 	%r2291, [K+24];
	add.s32 	%r2292, %r2290, %r2291;
	add.s32 	%r2293, %r2292, %r2196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2278, 30;
	shr.b32 	%rhs, %r2278, 2;
	add.u32 	%r2294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2278, 19;
	shr.b32 	%rhs, %r2278, 13;
	add.u32 	%r2295, %lhs, %rhs;
	}
	xor.b32  	%r2296, %r2295, %r2294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2278, 10;
	shr.b32 	%rhs, %r2278, 22;
	add.u32 	%r2297, %lhs, %rhs;
	}
	xor.b32  	%r2298, %r2296, %r2297;
	xor.b32  	%r2299, %r2251, %r2224;
	and.b32  	%r2300, %r2278, %r2299;
	not.b32 	%r2301, %r2299;
	and.b32  	%r2302, %r2224, %r2301;
	or.b32  	%r2303, %r2300, %r2302;
	add.s32 	%r2304, %r2292, %r2303;
	add.s32 	%r2305, %r2304, %r2298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2293, 26;
	shr.b32 	%rhs, %r2293, 6;
	add.u32 	%r2306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2293, 21;
	shr.b32 	%rhs, %r2293, 11;
	add.u32 	%r2307, %lhs, %rhs;
	}
	xor.b32  	%r2308, %r2307, %r2306;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2293, 7;
	shr.b32 	%rhs, %r2293, 25;
	add.u32 	%r2309, %lhs, %rhs;
	}
	xor.b32  	%r2310, %r2308, %r2309;
	and.b32  	%r2311, %r2293, %r2266;
	not.b32 	%r2312, %r2293;
	and.b32  	%r2313, %r2239, %r2312;
	or.b32  	%r2314, %r2313, %r2311;
	add.s32 	%r2315, %r2212, %r2129;
	add.s32 	%r2316, %r2315, %r2314;
	add.s32 	%r2317, %r2316, %r2310;
	add.s32 	%r2318, %r2317, %r121;
	add.s32 	%r2319, %r2318, %r2224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2305, 30;
	shr.b32 	%rhs, %r2305, 2;
	add.u32 	%r2320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2305, 19;
	shr.b32 	%rhs, %r2305, 13;
	add.u32 	%r2321, %lhs, %rhs;
	}
	xor.b32  	%r2322, %r2321, %r2320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2305, 10;
	shr.b32 	%rhs, %r2305, 22;
	add.u32 	%r2323, %lhs, %rhs;
	}
	xor.b32  	%r2324, %r2322, %r2323;
	xor.b32  	%r2325, %r2278, %r2251;
	and.b32  	%r2326, %r2305, %r2325;
	not.b32 	%r2327, %r2325;
	and.b32  	%r2328, %r2251, %r2327;
	or.b32  	%r2329, %r2326, %r2328;
	add.s32 	%r2330, %r2318, %r2329;
	add.s32 	%r2331, %r2330, %r2324;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2319, 26;
	shr.b32 	%rhs, %r2319, 6;
	add.u32 	%r2332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2319, 21;
	shr.b32 	%rhs, %r2319, 11;
	add.u32 	%r2333, %lhs, %rhs;
	}
	xor.b32  	%r2334, %r2333, %r2332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2319, 7;
	shr.b32 	%rhs, %r2319, 25;
	add.u32 	%r2335, %lhs, %rhs;
	}
	xor.b32  	%r2336, %r2334, %r2335;
	and.b32  	%r2337, %r2319, %r2293;
	not.b32 	%r2338, %r2319;
	and.b32  	%r2339, %r2266, %r2338;
	or.b32  	%r2340, %r2339, %r2337;
	add.s32 	%r2341, %r2340, %r2239;
	add.s32 	%r2342, %r2341, %r2336;
	ld.const.u32 	%r2343, [K+320];
	add.s32 	%r2344, %r2342, %r2343;
	add.s32 	%r2345, %r2344, %r2251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2331, 30;
	shr.b32 	%rhs, %r2331, 2;
	add.u32 	%r2346, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2331, 19;
	shr.b32 	%rhs, %r2331, 13;
	add.u32 	%r2347, %lhs, %rhs;
	}
	xor.b32  	%r2348, %r2347, %r2346;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2331, 10;
	shr.b32 	%rhs, %r2331, 22;
	add.u32 	%r2349, %lhs, %rhs;
	}
	xor.b32  	%r2350, %r2348, %r2349;
	xor.b32  	%r2351, %r2305, %r2278;
	and.b32  	%r2352, %r2331, %r2351;
	not.b32 	%r2353, %r2351;
	and.b32  	%r2354, %r2278, %r2353;
	or.b32  	%r2355, %r2352, %r2354;
	add.s32 	%r2356, %r2344, %r2355;
	add.s32 	%r2357, %r2356, %r2350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 26;
	shr.b32 	%rhs, %r2345, 6;
	add.u32 	%r2358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 21;
	shr.b32 	%rhs, %r2345, 11;
	add.u32 	%r2359, %lhs, %rhs;
	}
	xor.b32  	%r2360, %r2359, %r2358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2345, 7;
	shr.b32 	%rhs, %r2345, 25;
	add.u32 	%r2361, %lhs, %rhs;
	}
	xor.b32  	%r2362, %r2360, %r2361;
	and.b32  	%r2363, %r2345, %r2319;
	not.b32 	%r2364, %r2345;
	and.b32  	%r2365, %r2293, %r2364;
	or.b32  	%r2366, %r2365, %r2363;
	add.s32 	%r2367, %r2366, %r2266;
	add.s32 	%r2368, %r2367, %r2362;
	add.s32 	%r2369, %r2368, %r173;
	add.s32 	%r2370, %r2369, %r2278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 30;
	shr.b32 	%rhs, %r2357, 2;
	add.u32 	%r2371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 19;
	shr.b32 	%rhs, %r2357, 13;
	add.u32 	%r2372, %lhs, %rhs;
	}
	xor.b32  	%r2373, %r2372, %r2371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2357, 10;
	shr.b32 	%rhs, %r2357, 22;
	add.u32 	%r2374, %lhs, %rhs;
	}
	xor.b32  	%r2375, %r2373, %r2374;
	xor.b32  	%r2376, %r2331, %r2305;
	and.b32  	%r2377, %r2357, %r2376;
	not.b32 	%r2378, %r2376;
	and.b32  	%r2379, %r2305, %r2378;
	or.b32  	%r2380, %r2377, %r2379;
	add.s32 	%r2381, %r2369, %r2380;
	add.s32 	%r2382, %r2381, %r2375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2370, 26;
	shr.b32 	%rhs, %r2370, 6;
	add.u32 	%r2383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2370, 21;
	shr.b32 	%rhs, %r2370, 11;
	add.u32 	%r2384, %lhs, %rhs;
	}
	xor.b32  	%r2385, %r2384, %r2383;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2370, 7;
	shr.b32 	%rhs, %r2370, 25;
	add.u32 	%r2386, %lhs, %rhs;
	}
	xor.b32  	%r2387, %r2385, %r2386;
	and.b32  	%r2388, %r2370, %r2345;
	not.b32 	%r2389, %r2370;
	and.b32  	%r2390, %r2319, %r2389;
	or.b32  	%r2391, %r2390, %r2388;
	add.s32 	%r2392, %r2391, %r2293;
	add.s32 	%r2393, %r2392, %r2387;
	add.s32 	%r2394, %r2393, %r199;
	add.s32 	%r2395, %r2394, %r2305;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2382, 30;
	shr.b32 	%rhs, %r2382, 2;
	add.u32 	%r2396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2382, 19;
	shr.b32 	%rhs, %r2382, 13;
	add.u32 	%r2397, %lhs, %rhs;
	}
	xor.b32  	%r2398, %r2397, %r2396;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2382, 10;
	shr.b32 	%rhs, %r2382, 22;
	add.u32 	%r2399, %lhs, %rhs;
	}
	xor.b32  	%r2400, %r2398, %r2399;
	xor.b32  	%r2401, %r2357, %r2331;
	and.b32  	%r2402, %r2382, %r2401;
	not.b32 	%r2403, %r2401;
	and.b32  	%r2404, %r2331, %r2403;
	or.b32  	%r2405, %r2402, %r2404;
	add.s32 	%r2406, %r2394, %r2405;
	add.s32 	%r2407, %r2406, %r2400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2395, 26;
	shr.b32 	%rhs, %r2395, 6;
	add.u32 	%r2408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2395, 21;
	shr.b32 	%rhs, %r2395, 11;
	add.u32 	%r2409, %lhs, %rhs;
	}
	xor.b32  	%r2410, %r2409, %r2408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2395, 7;
	shr.b32 	%rhs, %r2395, 25;
	add.u32 	%r2411, %lhs, %rhs;
	}
	xor.b32  	%r2412, %r2410, %r2411;
	and.b32  	%r2413, %r2395, %r2370;
	not.b32 	%r2414, %r2395;
	and.b32  	%r2415, %r2345, %r2414;
	or.b32  	%r2416, %r2415, %r2413;
	add.s32 	%r2417, %r2416, %r2319;
	add.s32 	%r2418, %r2417, %r2412;
	add.s32 	%r2419, %r2418, %r225;
	add.s32 	%r2420, %r2419, %r2331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2407, 30;
	shr.b32 	%rhs, %r2407, 2;
	add.u32 	%r2421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2407, 19;
	shr.b32 	%rhs, %r2407, 13;
	add.u32 	%r2422, %lhs, %rhs;
	}
	xor.b32  	%r2423, %r2422, %r2421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2407, 10;
	shr.b32 	%rhs, %r2407, 22;
	add.u32 	%r2424, %lhs, %rhs;
	}
	xor.b32  	%r2425, %r2423, %r2424;
	xor.b32  	%r2426, %r2382, %r2357;
	and.b32  	%r2427, %r2407, %r2426;
	not.b32 	%r2428, %r2426;
	and.b32  	%r2429, %r2357, %r2428;
	or.b32  	%r2430, %r2427, %r2429;
	add.s32 	%r2431, %r2419, %r2430;
	add.s32 	%r2432, %r2431, %r2425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 26;
	shr.b32 	%rhs, %r2420, 6;
	add.u32 	%r2433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 21;
	shr.b32 	%rhs, %r2420, 11;
	add.u32 	%r2434, %lhs, %rhs;
	}
	xor.b32  	%r2435, %r2434, %r2433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 7;
	shr.b32 	%rhs, %r2420, 25;
	add.u32 	%r2436, %lhs, %rhs;
	}
	xor.b32  	%r2437, %r2435, %r2436;
	and.b32  	%r2438, %r2420, %r2395;
	not.b32 	%r2439, %r2420;
	and.b32  	%r2440, %r2370, %r2439;
	or.b32  	%r2441, %r2440, %r2438;
	add.s32 	%r2442, %r2441, %r2345;
	add.s32 	%r2443, %r2442, %r2437;
	add.s32 	%r2444, %r2443, %r251;
	add.s32 	%r2445, %r2444, %r2357;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2432, 30;
	shr.b32 	%rhs, %r2432, 2;
	add.u32 	%r2446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2432, 19;
	shr.b32 	%rhs, %r2432, 13;
	add.u32 	%r2447, %lhs, %rhs;
	}
	xor.b32  	%r2448, %r2447, %r2446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2432, 10;
	shr.b32 	%rhs, %r2432, 22;
	add.u32 	%r2449, %lhs, %rhs;
	}
	xor.b32  	%r2450, %r2448, %r2449;
	xor.b32  	%r2451, %r2407, %r2382;
	and.b32  	%r2452, %r2432, %r2451;
	not.b32 	%r2453, %r2451;
	and.b32  	%r2454, %r2382, %r2453;
	or.b32  	%r2455, %r2452, %r2454;
	add.s32 	%r2456, %r2444, %r2455;
	add.s32 	%r2457, %r2456, %r2450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 26;
	shr.b32 	%rhs, %r2445, 6;
	add.u32 	%r2458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 21;
	shr.b32 	%rhs, %r2445, 11;
	add.u32 	%r2459, %lhs, %rhs;
	}
	xor.b32  	%r2460, %r2459, %r2458;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 7;
	shr.b32 	%rhs, %r2445, 25;
	add.u32 	%r2461, %lhs, %rhs;
	}
	xor.b32  	%r2462, %r2460, %r2461;
	and.b32  	%r2463, %r2445, %r2420;
	not.b32 	%r2464, %r2445;
	and.b32  	%r2465, %r2395, %r2464;
	or.b32  	%r2466, %r2465, %r2463;
	add.s32 	%r2467, %r2466, %r2370;
	add.s32 	%r2468, %r2467, %r2462;
	add.s32 	%r2469, %r2468, %r277;
	add.s32 	%r2470, %r2469, %r2382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2457, 30;
	shr.b32 	%rhs, %r2457, 2;
	add.u32 	%r2471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2457, 19;
	shr.b32 	%rhs, %r2457, 13;
	add.u32 	%r2472, %lhs, %rhs;
	}
	xor.b32  	%r2473, %r2472, %r2471;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2457, 10;
	shr.b32 	%rhs, %r2457, 22;
	add.u32 	%r2474, %lhs, %rhs;
	}
	xor.b32  	%r2475, %r2473, %r2474;
	xor.b32  	%r2476, %r2432, %r2407;
	and.b32  	%r2477, %r2457, %r2476;
	not.b32 	%r2478, %r2476;
	and.b32  	%r2479, %r2407, %r2478;
	or.b32  	%r2480, %r2477, %r2479;
	add.s32 	%r2481, %r2469, %r2480;
	add.s32 	%r2482, %r2481, %r2475;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2470, 26;
	shr.b32 	%rhs, %r2470, 6;
	add.u32 	%r2483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2470, 21;
	shr.b32 	%rhs, %r2470, 11;
	add.u32 	%r2484, %lhs, %rhs;
	}
	xor.b32  	%r2485, %r2484, %r2483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2470, 7;
	shr.b32 	%rhs, %r2470, 25;
	add.u32 	%r2486, %lhs, %rhs;
	}
	xor.b32  	%r2487, %r2485, %r2486;
	and.b32  	%r2488, %r2470, %r2445;
	not.b32 	%r2489, %r2470;
	and.b32  	%r2490, %r2420, %r2489;
	or.b32  	%r2491, %r2490, %r2488;
	add.s32 	%r2492, %r2491, %r2395;
	add.s32 	%r2493, %r2492, %r2487;
	add.s32 	%r2494, %r2493, %r303;
	add.s32 	%r2495, %r2494, %r2407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 30;
	shr.b32 	%rhs, %r2482, 2;
	add.u32 	%r2496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 19;
	shr.b32 	%rhs, %r2482, 13;
	add.u32 	%r2497, %lhs, %rhs;
	}
	xor.b32  	%r2498, %r2497, %r2496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2482, 10;
	shr.b32 	%rhs, %r2482, 22;
	add.u32 	%r2499, %lhs, %rhs;
	}
	xor.b32  	%r2500, %r2498, %r2499;
	xor.b32  	%r2501, %r2457, %r2432;
	and.b32  	%r2502, %r2482, %r2501;
	not.b32 	%r2503, %r2501;
	and.b32  	%r2504, %r2432, %r2503;
	or.b32  	%r2505, %r2502, %r2504;
	add.s32 	%r2506, %r2494, %r2505;
	add.s32 	%r2507, %r2506, %r2500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2495, 26;
	shr.b32 	%rhs, %r2495, 6;
	add.u32 	%r2508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2495, 21;
	shr.b32 	%rhs, %r2495, 11;
	add.u32 	%r2509, %lhs, %rhs;
	}
	xor.b32  	%r2510, %r2509, %r2508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2495, 7;
	shr.b32 	%rhs, %r2495, 25;
	add.u32 	%r2511, %lhs, %rhs;
	}
	xor.b32  	%r2512, %r2510, %r2511;
	and.b32  	%r2513, %r2495, %r2470;
	not.b32 	%r2514, %r2495;
	and.b32  	%r2515, %r2445, %r2514;
	or.b32  	%r2516, %r2515, %r2513;
	add.s32 	%r2517, %r2516, %r2420;
	add.s32 	%r2518, %r2517, %r2512;
	ld.const.u32 	%r2519, [K+324];
	add.s32 	%r2520, %r2518, %r2519;
	add.s32 	%r2521, %r2520, %r2432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 30;
	shr.b32 	%rhs, %r2507, 2;
	add.u32 	%r2522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 19;
	shr.b32 	%rhs, %r2507, 13;
	add.u32 	%r2523, %lhs, %rhs;
	}
	xor.b32  	%r2524, %r2523, %r2522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2507, 10;
	shr.b32 	%rhs, %r2507, 22;
	add.u32 	%r2525, %lhs, %rhs;
	}
	xor.b32  	%r2526, %r2524, %r2525;
	xor.b32  	%r2527, %r2482, %r2457;
	and.b32  	%r2528, %r2507, %r2527;
	not.b32 	%r2529, %r2527;
	and.b32  	%r2530, %r2457, %r2529;
	or.b32  	%r2531, %r2528, %r2530;
	add.s32 	%r2532, %r2520, %r2531;
	add.s32 	%r2533, %r2532, %r2526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 25;
	shr.b32 	%rhs, %r2147, 7;
	add.u32 	%r2534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2147, 14;
	shr.b32 	%rhs, %r2147, 18;
	add.u32 	%r2535, %lhs, %rhs;
	}
	shr.u32 	%r2536, %r2147, 3;
	xor.b32  	%r2537, %r2534, %r2536;
	xor.b32  	%r2538, %r2537, %r2535;
	add.s32 	%r2539, %r2538, %r2128;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 26;
	shr.b32 	%rhs, %r2521, 6;
	add.u32 	%r2540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 21;
	shr.b32 	%rhs, %r2521, 11;
	add.u32 	%r2541, %lhs, %rhs;
	}
	xor.b32  	%r2542, %r2541, %r2540;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2521, 7;
	shr.b32 	%rhs, %r2521, 25;
	add.u32 	%r2543, %lhs, %rhs;
	}
	xor.b32  	%r2544, %r2542, %r2543;
	and.b32  	%r2545, %r2521, %r2495;
	not.b32 	%r2546, %r2521;
	and.b32  	%r2547, %r2470, %r2546;
	or.b32  	%r2548, %r2547, %r2545;
	add.s32 	%r2549, %r2548, %r2445;
	add.s32 	%r2550, %r2549, %r2539;
	add.s32 	%r2551, %r2550, %r2544;
	ld.const.u32 	%r2552, [K+64];
	add.s32 	%r2553, %r2551, %r2552;
	add.s32 	%r2554, %r2553, %r2457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 30;
	shr.b32 	%rhs, %r2533, 2;
	add.u32 	%r2555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 19;
	shr.b32 	%rhs, %r2533, 13;
	add.u32 	%r2556, %lhs, %rhs;
	}
	xor.b32  	%r2557, %r2556, %r2555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2533, 10;
	shr.b32 	%rhs, %r2533, 22;
	add.u32 	%r2558, %lhs, %rhs;
	}
	xor.b32  	%r2559, %r2557, %r2558;
	xor.b32  	%r2560, %r2507, %r2482;
	and.b32  	%r2561, %r2533, %r2560;
	not.b32 	%r2562, %r2560;
	and.b32  	%r2563, %r2482, %r2562;
	or.b32  	%r2564, %r2561, %r2563;
	add.s32 	%r2565, %r2553, %r2564;
	add.s32 	%r2566, %r2565, %r2559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2152, 25;
	shr.b32 	%rhs, %r2152, 7;
	add.u32 	%r2567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2152, 14;
	shr.b32 	%rhs, %r2152, 18;
	add.u32 	%r2568, %lhs, %rhs;
	}
	shr.u32 	%r2569, %r2152, 3;
	xor.b32  	%r2570, %r2567, %r2569;
	xor.b32  	%r2571, %r2570, %r2568;
	add.s32 	%r2572, %r2571, %r2147;
	ld.const.u32 	%r2573, [K+328];
	add.s32 	%r2574, %r2572, %r2573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2554, 26;
	shr.b32 	%rhs, %r2554, 6;
	add.u32 	%r2575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2554, 21;
	shr.b32 	%rhs, %r2554, 11;
	add.u32 	%r2576, %lhs, %rhs;
	}
	xor.b32  	%r2577, %r2576, %r2575;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2554, 7;
	shr.b32 	%rhs, %r2554, 25;
	add.u32 	%r2578, %lhs, %rhs;
	}
	xor.b32  	%r2579, %r2577, %r2578;
	and.b32  	%r2580, %r2554, %r2521;
	not.b32 	%r2581, %r2554;
	and.b32  	%r2582, %r2495, %r2581;
	or.b32  	%r2583, %r2582, %r2580;
	add.s32 	%r2584, %r2583, %r2470;
	add.s32 	%r2585, %r2584, %r2574;
	add.s32 	%r2586, %r2585, %r2579;
	ld.const.u32 	%r2587, [K+68];
	add.s32 	%r2588, %r2586, %r2587;
	add.s32 	%r2589, %r2588, %r2482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2566, 30;
	shr.b32 	%rhs, %r2566, 2;
	add.u32 	%r2590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2566, 19;
	shr.b32 	%rhs, %r2566, 13;
	add.u32 	%r2591, %lhs, %rhs;
	}
	xor.b32  	%r2592, %r2591, %r2590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2566, 10;
	shr.b32 	%rhs, %r2566, 22;
	add.u32 	%r2593, %lhs, %rhs;
	}
	xor.b32  	%r2594, %r2592, %r2593;
	xor.b32  	%r2595, %r2533, %r2507;
	and.b32  	%r2596, %r2566, %r2595;
	not.b32 	%r2597, %r2595;
	and.b32  	%r2598, %r2507, %r2597;
	or.b32  	%r2599, %r2596, %r2598;
	add.s32 	%r2600, %r2588, %r2599;
	add.s32 	%r2601, %r2600, %r2594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 25;
	shr.b32 	%rhs, %r2132, 7;
	add.u32 	%r2602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 14;
	shr.b32 	%rhs, %r2132, 18;
	add.u32 	%r2603, %lhs, %rhs;
	}
	shr.u32 	%r2604, %r2132, 3;
	xor.b32  	%r2605, %r2602, %r2604;
	xor.b32  	%r2606, %r2605, %r2603;
	add.s32 	%r2607, %r2606, %r2152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2539, 15;
	shr.b32 	%rhs, %r2539, 17;
	add.u32 	%r2608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2539, 13;
	shr.b32 	%rhs, %r2539, 19;
	add.u32 	%r2609, %lhs, %rhs;
	}
	shr.u32 	%r2610, %r2539, 10;
	xor.b32  	%r2611, %r2608, %r2610;
	xor.b32  	%r2612, %r2611, %r2609;
	add.s32 	%r2613, %r2607, %r2612;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2589, 26;
	shr.b32 	%rhs, %r2589, 6;
	add.u32 	%r2614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2589, 21;
	shr.b32 	%rhs, %r2589, 11;
	add.u32 	%r2615, %lhs, %rhs;
	}
	xor.b32  	%r2616, %r2615, %r2614;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2589, 7;
	shr.b32 	%rhs, %r2589, 25;
	add.u32 	%r2617, %lhs, %rhs;
	}
	xor.b32  	%r2618, %r2616, %r2617;
	and.b32  	%r2619, %r2589, %r2554;
	not.b32 	%r2620, %r2589;
	and.b32  	%r2621, %r2521, %r2620;
	or.b32  	%r2622, %r2621, %r2619;
	add.s32 	%r2623, %r2622, %r2495;
	add.s32 	%r2624, %r2623, %r2613;
	add.s32 	%r2625, %r2624, %r2618;
	add.s32 	%r2626, %r2625, %r412;
	add.s32 	%r2627, %r2626, %r2507;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2601, 30;
	shr.b32 	%rhs, %r2601, 2;
	add.u32 	%r2628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2601, 19;
	shr.b32 	%rhs, %r2601, 13;
	add.u32 	%r2629, %lhs, %rhs;
	}
	xor.b32  	%r2630, %r2629, %r2628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2601, 10;
	shr.b32 	%rhs, %r2601, 22;
	add.u32 	%r2631, %lhs, %rhs;
	}
	xor.b32  	%r2632, %r2630, %r2631;
	xor.b32  	%r2633, %r2566, %r2533;
	and.b32  	%r2634, %r2601, %r2633;
	not.b32 	%r2635, %r2633;
	and.b32  	%r2636, %r2533, %r2635;
	or.b32  	%r2637, %r2634, %r2636;
	add.s32 	%r2638, %r2626, %r2637;
	add.s32 	%r2639, %r2638, %r2632;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2198, 25;
	shr.b32 	%rhs, %r2198, 7;
	add.u32 	%r2640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2198, 14;
	shr.b32 	%rhs, %r2198, 18;
	add.u32 	%r2641, %lhs, %rhs;
	}
	shr.u32 	%r2642, %r2198, 3;
	xor.b32  	%r2643, %r2640, %r2642;
	xor.b32  	%r2644, %r2643, %r2641;
	add.s32 	%r2645, %r2644, %r2132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 15;
	shr.b32 	%rhs, %r2574, 17;
	add.u32 	%r2646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 13;
	shr.b32 	%rhs, %r2574, 19;
	add.u32 	%r2647, %lhs, %rhs;
	}
	shr.u32 	%r2648, %r2574, 10;
	xor.b32  	%r2649, %r2646, %r2648;
	xor.b32  	%r2650, %r2649, %r2647;
	add.s32 	%r2651, %r2645, %r2650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2627, 26;
	shr.b32 	%rhs, %r2627, 6;
	add.u32 	%r2652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2627, 21;
	shr.b32 	%rhs, %r2627, 11;
	add.u32 	%r2653, %lhs, %rhs;
	}
	xor.b32  	%r2654, %r2653, %r2652;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2627, 7;
	shr.b32 	%rhs, %r2627, 25;
	add.u32 	%r2655, %lhs, %rhs;
	}
	xor.b32  	%r2656, %r2654, %r2655;
	and.b32  	%r2657, %r2627, %r2589;
	not.b32 	%r2658, %r2627;
	and.b32  	%r2659, %r2554, %r2658;
	or.b32  	%r2660, %r2659, %r2657;
	add.s32 	%r2661, %r2660, %r2521;
	add.s32 	%r2662, %r2661, %r2651;
	add.s32 	%r2663, %r2662, %r2656;
	add.s32 	%r2664, %r2663, %r440;
	add.s32 	%r2665, %r2664, %r2533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2639, 30;
	shr.b32 	%rhs, %r2639, 2;
	add.u32 	%r2666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2639, 19;
	shr.b32 	%rhs, %r2639, 13;
	add.u32 	%r2667, %lhs, %rhs;
	}
	xor.b32  	%r2668, %r2667, %r2666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2639, 10;
	shr.b32 	%rhs, %r2639, 22;
	add.u32 	%r2669, %lhs, %rhs;
	}
	xor.b32  	%r2670, %r2668, %r2669;
	xor.b32  	%r2671, %r2601, %r2566;
	and.b32  	%r2672, %r2639, %r2671;
	not.b32 	%r2673, %r2671;
	and.b32  	%r2674, %r2566, %r2673;
	or.b32  	%r2675, %r2672, %r2674;
	add.s32 	%r2676, %r2664, %r2675;
	add.s32 	%r2677, %r2676, %r2670;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2169, 25;
	shr.b32 	%rhs, %r2169, 7;
	add.u32 	%r2678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2169, 14;
	shr.b32 	%rhs, %r2169, 18;
	add.u32 	%r2679, %lhs, %rhs;
	}
	shr.u32 	%r2680, %r2169, 3;
	xor.b32  	%r2681, %r2678, %r2680;
	xor.b32  	%r2682, %r2681, %r2679;
	add.s32 	%r2683, %r2682, %r2198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2613, 15;
	shr.b32 	%rhs, %r2613, 17;
	add.u32 	%r2684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2613, 13;
	shr.b32 	%rhs, %r2613, 19;
	add.u32 	%r2685, %lhs, %rhs;
	}
	shr.u32 	%r2686, %r2613, 10;
	xor.b32  	%r2687, %r2684, %r2686;
	xor.b32  	%r2688, %r2687, %r2685;
	add.s32 	%r2689, %r2683, %r2688;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 26;
	shr.b32 	%rhs, %r2665, 6;
	add.u32 	%r2690, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 21;
	shr.b32 	%rhs, %r2665, 11;
	add.u32 	%r2691, %lhs, %rhs;
	}
	xor.b32  	%r2692, %r2691, %r2690;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2665, 7;
	shr.b32 	%rhs, %r2665, 25;
	add.u32 	%r2693, %lhs, %rhs;
	}
	xor.b32  	%r2694, %r2692, %r2693;
	and.b32  	%r2695, %r2665, %r2627;
	not.b32 	%r2696, %r2665;
	and.b32  	%r2697, %r2589, %r2696;
	or.b32  	%r2698, %r2697, %r2695;
	add.s32 	%r2699, %r2698, %r2554;
	add.s32 	%r2700, %r2699, %r2689;
	add.s32 	%r2701, %r2700, %r2694;
	add.s32 	%r2702, %r2701, %r474;
	add.s32 	%r2703, %r2702, %r2566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2677, 30;
	shr.b32 	%rhs, %r2677, 2;
	add.u32 	%r2704, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2677, 19;
	shr.b32 	%rhs, %r2677, 13;
	add.u32 	%r2705, %lhs, %rhs;
	}
	xor.b32  	%r2706, %r2705, %r2704;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2677, 10;
	shr.b32 	%rhs, %r2677, 22;
	add.u32 	%r2707, %lhs, %rhs;
	}
	xor.b32  	%r2708, %r2706, %r2707;
	xor.b32  	%r2709, %r2639, %r2601;
	and.b32  	%r2710, %r2677, %r2709;
	not.b32 	%r2711, %r2709;
	and.b32  	%r2712, %r2601, %r2711;
	or.b32  	%r2713, %r2710, %r2712;
	add.s32 	%r2714, %r2702, %r2713;
	add.s32 	%r2715, %r2714, %r2708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2137, 25;
	shr.b32 	%rhs, %r2137, 7;
	add.u32 	%r2716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2137, 14;
	shr.b32 	%rhs, %r2137, 18;
	add.u32 	%r2717, %lhs, %rhs;
	}
	shr.u32 	%r2718, %r2137, 3;
	xor.b32  	%r2719, %r2716, %r2718;
	xor.b32  	%r2720, %r2719, %r2717;
	add.s32 	%r2721, %r2720, %r2169;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 15;
	shr.b32 	%rhs, %r2651, 17;
	add.u32 	%r2722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 13;
	shr.b32 	%rhs, %r2651, 19;
	add.u32 	%r2723, %lhs, %rhs;
	}
	shr.u32 	%r2724, %r2651, 10;
	xor.b32  	%r2725, %r2722, %r2724;
	xor.b32  	%r2726, %r2725, %r2723;
	add.s32 	%r2727, %r2721, %r2726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2703, 26;
	shr.b32 	%rhs, %r2703, 6;
	add.u32 	%r2728, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2703, 21;
	shr.b32 	%rhs, %r2703, 11;
	add.u32 	%r2729, %lhs, %rhs;
	}
	xor.b32  	%r2730, %r2729, %r2728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2703, 7;
	shr.b32 	%rhs, %r2703, 25;
	add.u32 	%r2731, %lhs, %rhs;
	}
	xor.b32  	%r2732, %r2730, %r2731;
	and.b32  	%r2733, %r2703, %r2665;
	not.b32 	%r2734, %r2703;
	and.b32  	%r2735, %r2627, %r2734;
	or.b32  	%r2736, %r2735, %r2733;
	add.s32 	%r2737, %r2736, %r2589;
	add.s32 	%r2738, %r2737, %r2727;
	add.s32 	%r2739, %r2738, %r2732;
	add.s32 	%r2740, %r2739, %r506;
	add.s32 	%r2741, %r2740, %r2601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2715, 30;
	shr.b32 	%rhs, %r2715, 2;
	add.u32 	%r2742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2715, 19;
	shr.b32 	%rhs, %r2715, 13;
	add.u32 	%r2743, %lhs, %rhs;
	}
	xor.b32  	%r2744, %r2743, %r2742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2715, 10;
	shr.b32 	%rhs, %r2715, 22;
	add.u32 	%r2745, %lhs, %rhs;
	}
	xor.b32  	%r2746, %r2744, %r2745;
	xor.b32  	%r2747, %r2677, %r2639;
	and.b32  	%r2748, %r2715, %r2747;
	not.b32 	%r2749, %r2747;
	and.b32  	%r2750, %r2639, %r2749;
	or.b32  	%r2751, %r2748, %r2750;
	add.s32 	%r2752, %r2740, %r2751;
	add.s32 	%r2753, %r2752, %r2746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2129, 25;
	shr.b32 	%rhs, %r2129, 7;
	add.u32 	%r2754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2129, 14;
	shr.b32 	%rhs, %r2129, 18;
	add.u32 	%r2755, %lhs, %rhs;
	}
	shr.u32 	%r2756, %r2129, 3;
	xor.b32  	%r2757, %r2754, %r2756;
	xor.b32  	%r2758, %r2757, %r2755;
	add.s32 	%r2759, %r2758, %r2137;
	ld.const.u32 	%r2760, [K+332];
	add.s32 	%r2761, %r2759, %r2760;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2689, 15;
	shr.b32 	%rhs, %r2689, 17;
	add.u32 	%r2762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2689, 13;
	shr.b32 	%rhs, %r2689, 19;
	add.u32 	%r2763, %lhs, %rhs;
	}
	shr.u32 	%r2764, %r2689, 10;
	xor.b32  	%r2765, %r2762, %r2764;
	xor.b32  	%r2766, %r2765, %r2763;
	add.s32 	%r2767, %r2761, %r2766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2741, 26;
	shr.b32 	%rhs, %r2741, 6;
	add.u32 	%r2768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2741, 21;
	shr.b32 	%rhs, %r2741, 11;
	add.u32 	%r2769, %lhs, %rhs;
	}
	xor.b32  	%r2770, %r2769, %r2768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2741, 7;
	shr.b32 	%rhs, %r2741, 25;
	add.u32 	%r2771, %lhs, %rhs;
	}
	xor.b32  	%r2772, %r2770, %r2771;
	and.b32  	%r2773, %r2741, %r2703;
	not.b32 	%r2774, %r2741;
	and.b32  	%r2775, %r2665, %r2774;
	or.b32  	%r2776, %r2775, %r2773;
	add.s32 	%r2777, %r2776, %r2627;
	add.s32 	%r2778, %r2777, %r2767;
	add.s32 	%r2779, %r2778, %r2772;
	add.s32 	%r2780, %r2779, %r540;
	add.s32 	%r2781, %r2780, %r2639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2753, 30;
	shr.b32 	%rhs, %r2753, 2;
	add.u32 	%r2782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2753, 19;
	shr.b32 	%rhs, %r2753, 13;
	add.u32 	%r2783, %lhs, %rhs;
	}
	xor.b32  	%r2784, %r2783, %r2782;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2753, 10;
	shr.b32 	%rhs, %r2753, 22;
	add.u32 	%r2785, %lhs, %rhs;
	}
	xor.b32  	%r2786, %r2784, %r2785;
	xor.b32  	%r2787, %r2715, %r2677;
	and.b32  	%r2788, %r2753, %r2787;
	not.b32 	%r2789, %r2787;
	and.b32  	%r2790, %r2677, %r2789;
	or.b32  	%r2791, %r2788, %r2790;
	add.s32 	%r2792, %r2780, %r2791;
	add.s32 	%r2793, %r2792, %r2786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2727, 15;
	shr.b32 	%rhs, %r2727, 17;
	add.u32 	%r2794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2727, 13;
	shr.b32 	%rhs, %r2727, 19;
	add.u32 	%r2795, %lhs, %rhs;
	}
	shr.u32 	%r2796, %r2727, 10;
	xor.b32  	%r2797, %r2794, %r2796;
	xor.b32  	%r2798, %r2797, %r2795;
	add.s32 	%r2799, %r2539, %r2129;
	ld.const.u32 	%r2800, [K+336];
	add.s32 	%r2801, %r2799, %r2800;
	add.s32 	%r2802, %r2801, %r2798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 26;
	shr.b32 	%rhs, %r2781, 6;
	add.u32 	%r2803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 21;
	shr.b32 	%rhs, %r2781, 11;
	add.u32 	%r2804, %lhs, %rhs;
	}
	xor.b32  	%r2805, %r2804, %r2803;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2781, 7;
	shr.b32 	%rhs, %r2781, 25;
	add.u32 	%r2806, %lhs, %rhs;
	}
	xor.b32  	%r2807, %r2805, %r2806;
	and.b32  	%r2808, %r2781, %r2741;
	not.b32 	%r2809, %r2781;
	and.b32  	%r2810, %r2703, %r2809;
	or.b32  	%r2811, %r2810, %r2808;
	add.s32 	%r2812, %r2811, %r2665;
	add.s32 	%r2813, %r2812, %r2802;
	add.s32 	%r2814, %r2813, %r2807;
	add.s32 	%r2815, %r2814, %r573;
	add.s32 	%r2816, %r2815, %r2677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2793, 30;
	shr.b32 	%rhs, %r2793, 2;
	add.u32 	%r2817, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2793, 19;
	shr.b32 	%rhs, %r2793, 13;
	add.u32 	%r2818, %lhs, %rhs;
	}
	xor.b32  	%r2819, %r2818, %r2817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2793, 10;
	shr.b32 	%rhs, %r2793, 22;
	add.u32 	%r2820, %lhs, %rhs;
	}
	xor.b32  	%r2821, %r2819, %r2820;
	xor.b32  	%r2822, %r2753, %r2715;
	and.b32  	%r2823, %r2793, %r2822;
	not.b32 	%r2824, %r2822;
	and.b32  	%r2825, %r2715, %r2824;
	or.b32  	%r2826, %r2823, %r2825;
	add.s32 	%r2827, %r2815, %r2826;
	add.s32 	%r2828, %r2827, %r2821;
	add.s32 	%r2829, %r460, %r2574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2767, 15;
	shr.b32 	%rhs, %r2767, 17;
	add.u32 	%r2830, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2767, 13;
	shr.b32 	%rhs, %r2767, 19;
	add.u32 	%r2831, %lhs, %rhs;
	}
	shr.u32 	%r2832, %r2767, 10;
	xor.b32  	%r2833, %r2830, %r2832;
	xor.b32  	%r2834, %r2833, %r2831;
	add.s32 	%r2835, %r2829, %r2834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2816, 26;
	shr.b32 	%rhs, %r2816, 6;
	add.u32 	%r2836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2816, 21;
	shr.b32 	%rhs, %r2816, 11;
	add.u32 	%r2837, %lhs, %rhs;
	}
	xor.b32  	%r2838, %r2837, %r2836;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2816, 7;
	shr.b32 	%rhs, %r2816, 25;
	add.u32 	%r2839, %lhs, %rhs;
	}
	xor.b32  	%r2840, %r2838, %r2839;
	and.b32  	%r2841, %r2816, %r2781;
	not.b32 	%r2842, %r2816;
	and.b32  	%r2843, %r2741, %r2842;
	or.b32  	%r2844, %r2843, %r2841;
	add.s32 	%r2845, %r2844, %r2703;
	add.s32 	%r2846, %r2845, %r2835;
	add.s32 	%r2847, %r2846, %r2840;
	add.s32 	%r2848, %r2847, %r606;
	add.s32 	%r2849, %r2848, %r2715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2828, 30;
	shr.b32 	%rhs, %r2828, 2;
	add.u32 	%r2850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2828, 19;
	shr.b32 	%rhs, %r2828, 13;
	add.u32 	%r2851, %lhs, %rhs;
	}
	xor.b32  	%r2852, %r2851, %r2850;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2828, 10;
	shr.b32 	%rhs, %r2828, 22;
	add.u32 	%r2853, %lhs, %rhs;
	}
	xor.b32  	%r2854, %r2852, %r2853;
	xor.b32  	%r2855, %r2793, %r2753;
	and.b32  	%r2856, %r2828, %r2855;
	not.b32 	%r2857, %r2855;
	and.b32  	%r2858, %r2753, %r2857;
	or.b32  	%r2859, %r2856, %r2858;
	add.s32 	%r2860, %r2848, %r2859;
	add.s32 	%r2861, %r2860, %r2854;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2802, 15;
	shr.b32 	%rhs, %r2802, 17;
	add.u32 	%r2862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2802, 13;
	shr.b32 	%rhs, %r2802, 19;
	add.u32 	%r2863, %lhs, %rhs;
	}
	shr.u32 	%r2864, %r2802, 10;
	xor.b32  	%r2865, %r2862, %r2864;
	xor.b32  	%r2866, %r2865, %r2863;
	add.s32 	%r2867, %r2866, %r2613;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2849, 26;
	shr.b32 	%rhs, %r2849, 6;
	add.u32 	%r2868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2849, 21;
	shr.b32 	%rhs, %r2849, 11;
	add.u32 	%r2869, %lhs, %rhs;
	}
	xor.b32  	%r2870, %r2869, %r2868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2849, 7;
	shr.b32 	%rhs, %r2849, 25;
	add.u32 	%r2871, %lhs, %rhs;
	}
	xor.b32  	%r2872, %r2870, %r2871;
	and.b32  	%r2873, %r2849, %r2816;
	not.b32 	%r2874, %r2849;
	and.b32  	%r2875, %r2781, %r2874;
	or.b32  	%r2876, %r2875, %r2873;
	add.s32 	%r2877, %r2876, %r2741;
	add.s32 	%r2878, %r2877, %r2867;
	add.s32 	%r2879, %r2878, %r2872;
	add.s32 	%r2880, %r2879, %r639;
	add.s32 	%r2881, %r2880, %r2753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2861, 30;
	shr.b32 	%rhs, %r2861, 2;
	add.u32 	%r2882, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2861, 19;
	shr.b32 	%rhs, %r2861, 13;
	add.u32 	%r2883, %lhs, %rhs;
	}
	xor.b32  	%r2884, %r2883, %r2882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2861, 10;
	shr.b32 	%rhs, %r2861, 22;
	add.u32 	%r2885, %lhs, %rhs;
	}
	xor.b32  	%r2886, %r2884, %r2885;
	xor.b32  	%r2887, %r2828, %r2793;
	and.b32  	%r2888, %r2861, %r2887;
	not.b32 	%r2889, %r2887;
	and.b32  	%r2890, %r2793, %r2889;
	or.b32  	%r2891, %r2888, %r2890;
	add.s32 	%r2892, %r2880, %r2891;
	add.s32 	%r2893, %r2892, %r2886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2835, 15;
	shr.b32 	%rhs, %r2835, 17;
	add.u32 	%r2894, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2835, 13;
	shr.b32 	%rhs, %r2835, 19;
	add.u32 	%r2895, %lhs, %rhs;
	}
	shr.u32 	%r2896, %r2835, 10;
	xor.b32  	%r2897, %r2894, %r2896;
	xor.b32  	%r2898, %r2897, %r2895;
	add.s32 	%r2899, %r2898, %r2651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2881, 26;
	shr.b32 	%rhs, %r2881, 6;
	add.u32 	%r2900, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2881, 21;
	shr.b32 	%rhs, %r2881, 11;
	add.u32 	%r2901, %lhs, %rhs;
	}
	xor.b32  	%r2902, %r2901, %r2900;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2881, 7;
	shr.b32 	%rhs, %r2881, 25;
	add.u32 	%r2903, %lhs, %rhs;
	}
	xor.b32  	%r2904, %r2902, %r2903;
	and.b32  	%r2905, %r2881, %r2849;
	not.b32 	%r2906, %r2881;
	and.b32  	%r2907, %r2816, %r2906;
	or.b32  	%r2908, %r2907, %r2905;
	add.s32 	%r2909, %r2908, %r2781;
	add.s32 	%r2910, %r2909, %r2899;
	add.s32 	%r2911, %r2910, %r2904;
	add.s32 	%r2912, %r2911, %r672;
	add.s32 	%r2913, %r2912, %r2793;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2893, 30;
	shr.b32 	%rhs, %r2893, 2;
	add.u32 	%r2914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2893, 19;
	shr.b32 	%rhs, %r2893, 13;
	add.u32 	%r2915, %lhs, %rhs;
	}
	xor.b32  	%r2916, %r2915, %r2914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2893, 10;
	shr.b32 	%rhs, %r2893, 22;
	add.u32 	%r2917, %lhs, %rhs;
	}
	xor.b32  	%r2918, %r2916, %r2917;
	xor.b32  	%r2919, %r2861, %r2828;
	and.b32  	%r2920, %r2893, %r2919;
	not.b32 	%r2921, %r2919;
	and.b32  	%r2922, %r2828, %r2921;
	or.b32  	%r2923, %r2920, %r2922;
	add.s32 	%r2924, %r2912, %r2923;
	add.s32 	%r2925, %r2924, %r2918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2867, 15;
	shr.b32 	%rhs, %r2867, 17;
	add.u32 	%r2926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2867, 13;
	shr.b32 	%rhs, %r2867, 19;
	add.u32 	%r2927, %lhs, %rhs;
	}
	shr.u32 	%r2928, %r2867, 10;
	xor.b32  	%r2929, %r2926, %r2928;
	xor.b32  	%r2930, %r2929, %r2927;
	add.s32 	%r2931, %r2930, %r2689;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2913, 26;
	shr.b32 	%rhs, %r2913, 6;
	add.u32 	%r2932, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2913, 21;
	shr.b32 	%rhs, %r2913, 11;
	add.u32 	%r2933, %lhs, %rhs;
	}
	xor.b32  	%r2934, %r2933, %r2932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2913, 7;
	shr.b32 	%rhs, %r2913, 25;
	add.u32 	%r2935, %lhs, %rhs;
	}
	xor.b32  	%r2936, %r2934, %r2935;
	and.b32  	%r2937, %r2913, %r2881;
	not.b32 	%r2938, %r2913;
	and.b32  	%r2939, %r2849, %r2938;
	or.b32  	%r2940, %r2939, %r2937;
	add.s32 	%r2941, %r2940, %r2816;
	add.s32 	%r2942, %r2941, %r2931;
	add.s32 	%r2943, %r2942, %r2936;
	add.s32 	%r2944, %r2943, %r705;
	add.s32 	%r2945, %r2944, %r2828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2925, 30;
	shr.b32 	%rhs, %r2925, 2;
	add.u32 	%r2946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2925, 19;
	shr.b32 	%rhs, %r2925, 13;
	add.u32 	%r2947, %lhs, %rhs;
	}
	xor.b32  	%r2948, %r2947, %r2946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2925, 10;
	shr.b32 	%rhs, %r2925, 22;
	add.u32 	%r2949, %lhs, %rhs;
	}
	xor.b32  	%r2950, %r2948, %r2949;
	xor.b32  	%r2951, %r2893, %r2861;
	and.b32  	%r2952, %r2925, %r2951;
	not.b32 	%r2953, %r2951;
	and.b32  	%r2954, %r2861, %r2953;
	or.b32  	%r2955, %r2952, %r2954;
	add.s32 	%r2956, %r2944, %r2955;
	add.s32 	%r2957, %r2956, %r2950;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2899, 15;
	shr.b32 	%rhs, %r2899, 17;
	add.u32 	%r2958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2899, 13;
	shr.b32 	%rhs, %r2899, 19;
	add.u32 	%r2959, %lhs, %rhs;
	}
	shr.u32 	%r2960, %r2899, 10;
	xor.b32  	%r2961, %r2958, %r2960;
	xor.b32  	%r2962, %r2961, %r2959;
	add.s32 	%r2963, %r2962, %r2727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2945, 26;
	shr.b32 	%rhs, %r2945, 6;
	add.u32 	%r2964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2945, 21;
	shr.b32 	%rhs, %r2945, 11;
	add.u32 	%r2965, %lhs, %rhs;
	}
	xor.b32  	%r2966, %r2965, %r2964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2945, 7;
	shr.b32 	%rhs, %r2945, 25;
	add.u32 	%r2967, %lhs, %rhs;
	}
	xor.b32  	%r2968, %r2966, %r2967;
	and.b32  	%r2969, %r2945, %r2913;
	not.b32 	%r2970, %r2945;
	and.b32  	%r2971, %r2881, %r2970;
	or.b32  	%r2972, %r2971, %r2969;
	add.s32 	%r2973, %r2972, %r2849;
	add.s32 	%r2974, %r2973, %r2963;
	add.s32 	%r2975, %r2974, %r2968;
	add.s32 	%r2976, %r2975, %r738;
	add.s32 	%r2977, %r2976, %r2861;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2957, 30;
	shr.b32 	%rhs, %r2957, 2;
	add.u32 	%r2978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2957, 19;
	shr.b32 	%rhs, %r2957, 13;
	add.u32 	%r2979, %lhs, %rhs;
	}
	xor.b32  	%r2980, %r2979, %r2978;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2957, 10;
	shr.b32 	%rhs, %r2957, 22;
	add.u32 	%r2981, %lhs, %rhs;
	}
	xor.b32  	%r2982, %r2980, %r2981;
	xor.b32  	%r2983, %r2925, %r2893;
	and.b32  	%r2984, %r2957, %r2983;
	not.b32 	%r2985, %r2983;
	and.b32  	%r2986, %r2893, %r2985;
	or.b32  	%r2987, %r2984, %r2986;
	add.s32 	%r2988, %r2976, %r2987;
	add.s32 	%r2989, %r2988, %r2982;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 15;
	shr.b32 	%rhs, %r2931, 17;
	add.u32 	%r2990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 13;
	shr.b32 	%rhs, %r2931, 19;
	add.u32 	%r2991, %lhs, %rhs;
	}
	shr.u32 	%r2992, %r2931, 10;
	xor.b32  	%r2993, %r2990, %r2992;
	xor.b32  	%r2994, %r2993, %r2991;
	add.s32 	%r2995, %r2994, %r2767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2977, 26;
	shr.b32 	%rhs, %r2977, 6;
	add.u32 	%r2996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2977, 21;
	shr.b32 	%rhs, %r2977, 11;
	add.u32 	%r2997, %lhs, %rhs;
	}
	xor.b32  	%r2998, %r2997, %r2996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2977, 7;
	shr.b32 	%rhs, %r2977, 25;
	add.u32 	%r2999, %lhs, %rhs;
	}
	xor.b32  	%r3000, %r2998, %r2999;
	and.b32  	%r3001, %r2977, %r2945;
	not.b32 	%r3002, %r2977;
	and.b32  	%r3003, %r2913, %r3002;
	or.b32  	%r3004, %r3003, %r3001;
	add.s32 	%r3005, %r3004, %r2881;
	add.s32 	%r3006, %r3005, %r2995;
	add.s32 	%r3007, %r3006, %r3000;
	add.s32 	%r3008, %r3007, %r771;
	add.s32 	%r3009, %r3008, %r2893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2989, 30;
	shr.b32 	%rhs, %r2989, 2;
	add.u32 	%r3010, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2989, 19;
	shr.b32 	%rhs, %r2989, 13;
	add.u32 	%r3011, %lhs, %rhs;
	}
	xor.b32  	%r3012, %r3011, %r3010;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2989, 10;
	shr.b32 	%rhs, %r2989, 22;
	add.u32 	%r3013, %lhs, %rhs;
	}
	xor.b32  	%r3014, %r3012, %r3013;
	xor.b32  	%r3015, %r2957, %r2925;
	and.b32  	%r3016, %r2989, %r3015;
	not.b32 	%r3017, %r3015;
	and.b32  	%r3018, %r2925, %r3017;
	or.b32  	%r3019, %r3016, %r3018;
	add.s32 	%r3020, %r3008, %r3019;
	add.s32 	%r3021, %r3020, %r3014;
	ld.const.u32 	%r3022, [K+340];
	add.s32 	%r3023, %r3022, %r2802;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2963, 15;
	shr.b32 	%rhs, %r2963, 17;
	add.u32 	%r3024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2963, 13;
	shr.b32 	%rhs, %r2963, 19;
	add.u32 	%r3025, %lhs, %rhs;
	}
	shr.u32 	%r3026, %r2963, 10;
	xor.b32  	%r3027, %r3024, %r3026;
	xor.b32  	%r3028, %r3027, %r3025;
	add.s32 	%r3029, %r3023, %r3028;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3009, 26;
	shr.b32 	%rhs, %r3009, 6;
	add.u32 	%r3030, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3009, 21;
	shr.b32 	%rhs, %r3009, 11;
	add.u32 	%r3031, %lhs, %rhs;
	}
	xor.b32  	%r3032, %r3031, %r3030;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3009, 7;
	shr.b32 	%rhs, %r3009, 25;
	add.u32 	%r3033, %lhs, %rhs;
	}
	xor.b32  	%r3034, %r3032, %r3033;
	and.b32  	%r3035, %r3009, %r2977;
	not.b32 	%r3036, %r3009;
	and.b32  	%r3037, %r2945, %r3036;
	or.b32  	%r3038, %r3037, %r3035;
	add.s32 	%r3039, %r3038, %r2913;
	add.s32 	%r3040, %r3039, %r3029;
	add.s32 	%r3041, %r3040, %r3034;
	add.s32 	%r3042, %r3041, %r806;
	add.s32 	%r3043, %r3042, %r2925;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3021, 30;
	shr.b32 	%rhs, %r3021, 2;
	add.u32 	%r3044, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3021, 19;
	shr.b32 	%rhs, %r3021, 13;
	add.u32 	%r3045, %lhs, %rhs;
	}
	xor.b32  	%r3046, %r3045, %r3044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3021, 10;
	shr.b32 	%rhs, %r3021, 22;
	add.u32 	%r3047, %lhs, %rhs;
	}
	xor.b32  	%r3048, %r3046, %r3047;
	xor.b32  	%r3049, %r2989, %r2957;
	and.b32  	%r3050, %r3021, %r3049;
	not.b32 	%r3051, %r3049;
	and.b32  	%r3052, %r2957, %r3051;
	or.b32  	%r3053, %r3050, %r3052;
	add.s32 	%r3054, %r3042, %r3053;
	add.s32 	%r3055, %r3054, %r3048;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2539, 25;
	shr.b32 	%rhs, %r2539, 7;
	add.u32 	%r3056, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2539, 14;
	shr.b32 	%rhs, %r2539, 18;
	add.u32 	%r3057, %lhs, %rhs;
	}
	shr.u32 	%r3058, %r2539, 3;
	xor.b32  	%r3059, %r3056, %r3058;
	xor.b32  	%r3060, %r3059, %r3057;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2995, 15;
	shr.b32 	%rhs, %r2995, 17;
	add.u32 	%r3061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2995, 13;
	shr.b32 	%rhs, %r2995, 19;
	add.u32 	%r3062, %lhs, %rhs;
	}
	shr.u32 	%r3063, %r2995, 10;
	xor.b32  	%r3064, %r3061, %r3063;
	xor.b32  	%r3065, %r3064, %r3062;
	add.s32 	%r3066, %r2760, %r2835;
	add.s32 	%r3067, %r3066, %r3060;
	add.s32 	%r3068, %r3067, %r3065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3043, 26;
	shr.b32 	%rhs, %r3043, 6;
	add.u32 	%r3069, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3043, 21;
	shr.b32 	%rhs, %r3043, 11;
	add.u32 	%r3070, %lhs, %rhs;
	}
	xor.b32  	%r3071, %r3070, %r3069;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3043, 7;
	shr.b32 	%rhs, %r3043, 25;
	add.u32 	%r3072, %lhs, %rhs;
	}
	xor.b32  	%r3073, %r3071, %r3072;
	and.b32  	%r3074, %r3043, %r3009;
	not.b32 	%r3075, %r3043;
	and.b32  	%r3076, %r2977, %r3075;
	or.b32  	%r3077, %r3076, %r3074;
	add.s32 	%r3078, %r3077, %r2945;
	add.s32 	%r3079, %r3078, %r3068;
	add.s32 	%r3080, %r3079, %r3073;
	add.s32 	%r3081, %r3080, %r840;
	add.s32 	%r3082, %r3081, %r2957;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3055, 30;
	shr.b32 	%rhs, %r3055, 2;
	add.u32 	%r3083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3055, 19;
	shr.b32 	%rhs, %r3055, 13;
	add.u32 	%r3084, %lhs, %rhs;
	}
	xor.b32  	%r3085, %r3084, %r3083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3055, 10;
	shr.b32 	%rhs, %r3055, 22;
	add.u32 	%r3086, %lhs, %rhs;
	}
	xor.b32  	%r3087, %r3085, %r3086;
	xor.b32  	%r3088, %r3021, %r2989;
	and.b32  	%r3089, %r3055, %r3088;
	not.b32 	%r3090, %r3088;
	and.b32  	%r3091, %r2989, %r3090;
	or.b32  	%r3092, %r3089, %r3091;
	add.s32 	%r3093, %r3081, %r3092;
	add.s32 	%r3094, %r3093, %r3087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 25;
	shr.b32 	%rhs, %r2574, 7;
	add.u32 	%r3095, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 14;
	shr.b32 	%rhs, %r2574, 18;
	add.u32 	%r3096, %lhs, %rhs;
	}
	shr.u32 	%r3097, %r2574, 3;
	xor.b32  	%r3098, %r3095, %r3097;
	xor.b32  	%r3099, %r3098, %r3096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3029, 15;
	shr.b32 	%rhs, %r3029, 17;
	add.u32 	%r3100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3029, 13;
	shr.b32 	%rhs, %r3029, 19;
	add.u32 	%r3101, %lhs, %rhs;
	}
	shr.u32 	%r3102, %r3029, 10;
	xor.b32  	%r3103, %r3100, %r3102;
	xor.b32  	%r3104, %r3103, %r3101;
	add.s32 	%r3105, %r2867, %r2539;
	add.s32 	%r3106, %r3105, %r3099;
	add.s32 	%r3107, %r3106, %r3104;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3082, 26;
	shr.b32 	%rhs, %r3082, 6;
	add.u32 	%r3108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3082, 21;
	shr.b32 	%rhs, %r3082, 11;
	add.u32 	%r3109, %lhs, %rhs;
	}
	xor.b32  	%r3110, %r3109, %r3108;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3082, 7;
	shr.b32 	%rhs, %r3082, 25;
	add.u32 	%r3111, %lhs, %rhs;
	}
	xor.b32  	%r3112, %r3110, %r3111;
	and.b32  	%r3113, %r3082, %r3043;
	not.b32 	%r3114, %r3082;
	and.b32  	%r3115, %r3009, %r3114;
	or.b32  	%r3116, %r3115, %r3113;
	add.s32 	%r3117, %r3116, %r2977;
	add.s32 	%r3118, %r3117, %r3107;
	add.s32 	%r3119, %r3118, %r3112;
	add.s32 	%r3120, %r3119, %r874;
	add.s32 	%r3121, %r3120, %r2989;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 30;
	shr.b32 	%rhs, %r3094, 2;
	add.u32 	%r3122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 19;
	shr.b32 	%rhs, %r3094, 13;
	add.u32 	%r3123, %lhs, %rhs;
	}
	xor.b32  	%r3124, %r3123, %r3122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3094, 10;
	shr.b32 	%rhs, %r3094, 22;
	add.u32 	%r3125, %lhs, %rhs;
	}
	xor.b32  	%r3126, %r3124, %r3125;
	xor.b32  	%r3127, %r3055, %r3021;
	and.b32  	%r3128, %r3094, %r3127;
	not.b32 	%r3129, %r3127;
	and.b32  	%r3130, %r3021, %r3129;
	or.b32  	%r3131, %r3128, %r3130;
	add.s32 	%r3132, %r3120, %r3131;
	add.s32 	%r3133, %r3132, %r3126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2613, 25;
	shr.b32 	%rhs, %r2613, 7;
	add.u32 	%r3134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2613, 14;
	shr.b32 	%rhs, %r2613, 18;
	add.u32 	%r3135, %lhs, %rhs;
	}
	shr.u32 	%r3136, %r2613, 3;
	xor.b32  	%r3137, %r3134, %r3136;
	xor.b32  	%r3138, %r3137, %r3135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3068, 15;
	shr.b32 	%rhs, %r3068, 17;
	add.u32 	%r3139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3068, 13;
	shr.b32 	%rhs, %r3068, 19;
	add.u32 	%r3140, %lhs, %rhs;
	}
	shr.u32 	%r3141, %r3068, 10;
	xor.b32  	%r3142, %r3139, %r3141;
	xor.b32  	%r3143, %r3142, %r3140;
	add.s32 	%r3144, %r2899, %r2574;
	add.s32 	%r3145, %r3144, %r3138;
	add.s32 	%r3146, %r3145, %r3143;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3121, 26;
	shr.b32 	%rhs, %r3121, 6;
	add.u32 	%r3147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3121, 21;
	shr.b32 	%rhs, %r3121, 11;
	add.u32 	%r3148, %lhs, %rhs;
	}
	xor.b32  	%r3149, %r3148, %r3147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3121, 7;
	shr.b32 	%rhs, %r3121, 25;
	add.u32 	%r3150, %lhs, %rhs;
	}
	xor.b32  	%r3151, %r3149, %r3150;
	and.b32  	%r3152, %r3121, %r3082;
	not.b32 	%r3153, %r3121;
	and.b32  	%r3154, %r3043, %r3153;
	or.b32  	%r3155, %r3154, %r3152;
	add.s32 	%r3156, %r3155, %r3009;
	add.s32 	%r3157, %r3156, %r3146;
	add.s32 	%r3158, %r3157, %r3151;
	add.s32 	%r3159, %r3158, %r914;
	add.s32 	%r3160, %r3159, %r3021;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3133, 30;
	shr.b32 	%rhs, %r3133, 2;
	add.u32 	%r3161, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3133, 19;
	shr.b32 	%rhs, %r3133, 13;
	add.u32 	%r3162, %lhs, %rhs;
	}
	xor.b32  	%r3163, %r3162, %r3161;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3133, 10;
	shr.b32 	%rhs, %r3133, 22;
	add.u32 	%r3164, %lhs, %rhs;
	}
	xor.b32  	%r3165, %r3163, %r3164;
	xor.b32  	%r3166, %r3094, %r3055;
	and.b32  	%r3167, %r3133, %r3166;
	not.b32 	%r3168, %r3166;
	and.b32  	%r3169, %r3055, %r3168;
	or.b32  	%r3170, %r3167, %r3169;
	add.s32 	%r3171, %r3159, %r3170;
	add.s32 	%r3172, %r3171, %r3165;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 25;
	shr.b32 	%rhs, %r2651, 7;
	add.u32 	%r3173, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2651, 14;
	shr.b32 	%rhs, %r2651, 18;
	add.u32 	%r3174, %lhs, %rhs;
	}
	shr.u32 	%r3175, %r2651, 3;
	xor.b32  	%r3176, %r3173, %r3175;
	xor.b32  	%r3177, %r3176, %r3174;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3107, 15;
	shr.b32 	%rhs, %r3107, 17;
	add.u32 	%r3178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3107, 13;
	shr.b32 	%rhs, %r3107, 19;
	add.u32 	%r3179, %lhs, %rhs;
	}
	shr.u32 	%r3180, %r3107, 10;
	xor.b32  	%r3181, %r3178, %r3180;
	xor.b32  	%r3182, %r3181, %r3179;
	add.s32 	%r3183, %r2931, %r2613;
	add.s32 	%r3184, %r3183, %r3177;
	add.s32 	%r3185, %r3184, %r3182;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3160, 26;
	shr.b32 	%rhs, %r3160, 6;
	add.u32 	%r3186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3160, 21;
	shr.b32 	%rhs, %r3160, 11;
	add.u32 	%r3187, %lhs, %rhs;
	}
	xor.b32  	%r3188, %r3187, %r3186;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3160, 7;
	shr.b32 	%rhs, %r3160, 25;
	add.u32 	%r3189, %lhs, %rhs;
	}
	xor.b32  	%r3190, %r3188, %r3189;
	and.b32  	%r3191, %r3160, %r3121;
	not.b32 	%r3192, %r3160;
	and.b32  	%r3193, %r3082, %r3192;
	or.b32  	%r3194, %r3193, %r3191;
	add.s32 	%r3195, %r3194, %r3043;
	add.s32 	%r3196, %r3195, %r3185;
	add.s32 	%r3197, %r3196, %r3190;
	add.s32 	%r3198, %r3197, %r954;
	add.s32 	%r3199, %r3198, %r3055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3172, 30;
	shr.b32 	%rhs, %r3172, 2;
	add.u32 	%r3200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3172, 19;
	shr.b32 	%rhs, %r3172, 13;
	add.u32 	%r3201, %lhs, %rhs;
	}
	xor.b32  	%r3202, %r3201, %r3200;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3172, 10;
	shr.b32 	%rhs, %r3172, 22;
	add.u32 	%r3203, %lhs, %rhs;
	}
	xor.b32  	%r3204, %r3202, %r3203;
	xor.b32  	%r3205, %r3133, %r3094;
	and.b32  	%r3206, %r3172, %r3205;
	not.b32 	%r3207, %r3205;
	and.b32  	%r3208, %r3094, %r3207;
	or.b32  	%r3209, %r3206, %r3208;
	add.s32 	%r3210, %r3198, %r3209;
	add.s32 	%r3211, %r3210, %r3204;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2689, 25;
	shr.b32 	%rhs, %r2689, 7;
	add.u32 	%r3212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2689, 14;
	shr.b32 	%rhs, %r2689, 18;
	add.u32 	%r3213, %lhs, %rhs;
	}
	shr.u32 	%r3214, %r2689, 3;
	xor.b32  	%r3215, %r3212, %r3214;
	xor.b32  	%r3216, %r3215, %r3213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3146, 15;
	shr.b32 	%rhs, %r3146, 17;
	add.u32 	%r3217, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3146, 13;
	shr.b32 	%rhs, %r3146, 19;
	add.u32 	%r3218, %lhs, %rhs;
	}
	shr.u32 	%r3219, %r3146, 10;
	xor.b32  	%r3220, %r3217, %r3219;
	xor.b32  	%r3221, %r3220, %r3218;
	add.s32 	%r3222, %r2963, %r2651;
	add.s32 	%r3223, %r3222, %r3216;
	add.s32 	%r3224, %r3223, %r3221;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3199, 26;
	shr.b32 	%rhs, %r3199, 6;
	add.u32 	%r3225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3199, 21;
	shr.b32 	%rhs, %r3199, 11;
	add.u32 	%r3226, %lhs, %rhs;
	}
	xor.b32  	%r3227, %r3226, %r3225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3199, 7;
	shr.b32 	%rhs, %r3199, 25;
	add.u32 	%r3228, %lhs, %rhs;
	}
	xor.b32  	%r3229, %r3227, %r3228;
	and.b32  	%r3230, %r3199, %r3160;
	not.b32 	%r3231, %r3199;
	and.b32  	%r3232, %r3121, %r3231;
	or.b32  	%r3233, %r3232, %r3230;
	add.s32 	%r3234, %r3233, %r3082;
	add.s32 	%r3235, %r3234, %r3224;
	add.s32 	%r3236, %r3235, %r3229;
	add.s32 	%r3237, %r3236, %r994;
	add.s32 	%r3238, %r3237, %r3094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3211, 30;
	shr.b32 	%rhs, %r3211, 2;
	add.u32 	%r3239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3211, 19;
	shr.b32 	%rhs, %r3211, 13;
	add.u32 	%r3240, %lhs, %rhs;
	}
	xor.b32  	%r3241, %r3240, %r3239;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3211, 10;
	shr.b32 	%rhs, %r3211, 22;
	add.u32 	%r3242, %lhs, %rhs;
	}
	xor.b32  	%r3243, %r3241, %r3242;
	xor.b32  	%r3244, %r3172, %r3133;
	and.b32  	%r3245, %r3211, %r3244;
	not.b32 	%r3246, %r3244;
	and.b32  	%r3247, %r3133, %r3246;
	or.b32  	%r3248, %r3245, %r3247;
	add.s32 	%r3249, %r3237, %r3248;
	add.s32 	%r3250, %r3249, %r3243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2727, 25;
	shr.b32 	%rhs, %r2727, 7;
	add.u32 	%r3251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2727, 14;
	shr.b32 	%rhs, %r2727, 18;
	add.u32 	%r3252, %lhs, %rhs;
	}
	shr.u32 	%r3253, %r2727, 3;
	xor.b32  	%r3254, %r3251, %r3253;
	xor.b32  	%r3255, %r3254, %r3252;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3185, 15;
	shr.b32 	%rhs, %r3185, 17;
	add.u32 	%r3256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3185, 13;
	shr.b32 	%rhs, %r3185, 19;
	add.u32 	%r3257, %lhs, %rhs;
	}
	shr.u32 	%r3258, %r3185, 10;
	xor.b32  	%r3259, %r3256, %r3258;
	xor.b32  	%r3260, %r3259, %r3257;
	add.s32 	%r3261, %r2995, %r2689;
	add.s32 	%r3262, %r3261, %r3255;
	add.s32 	%r3263, %r3262, %r3260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 26;
	shr.b32 	%rhs, %r3238, 6;
	add.u32 	%r3264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 21;
	shr.b32 	%rhs, %r3238, 11;
	add.u32 	%r3265, %lhs, %rhs;
	}
	xor.b32  	%r3266, %r3265, %r3264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3238, 7;
	shr.b32 	%rhs, %r3238, 25;
	add.u32 	%r3267, %lhs, %rhs;
	}
	xor.b32  	%r3268, %r3266, %r3267;
	and.b32  	%r3269, %r3238, %r3199;
	not.b32 	%r3270, %r3238;
	and.b32  	%r3271, %r3160, %r3270;
	or.b32  	%r3272, %r3271, %r3269;
	add.s32 	%r3273, %r3272, %r3121;
	add.s32 	%r3274, %r3273, %r3263;
	add.s32 	%r3275, %r3274, %r3268;
	add.s32 	%r3276, %r3275, %r1034;
	add.s32 	%r3277, %r3276, %r3133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3250, 30;
	shr.b32 	%rhs, %r3250, 2;
	add.u32 	%r3278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3250, 19;
	shr.b32 	%rhs, %r3250, 13;
	add.u32 	%r3279, %lhs, %rhs;
	}
	xor.b32  	%r3280, %r3279, %r3278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3250, 10;
	shr.b32 	%rhs, %r3250, 22;
	add.u32 	%r3281, %lhs, %rhs;
	}
	xor.b32  	%r3282, %r3280, %r3281;
	xor.b32  	%r3283, %r3211, %r3172;
	and.b32  	%r3284, %r3250, %r3283;
	not.b32 	%r3285, %r3283;
	and.b32  	%r3286, %r3172, %r3285;
	or.b32  	%r3287, %r3284, %r3286;
	add.s32 	%r3288, %r3276, %r3287;
	add.s32 	%r3289, %r3288, %r3282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2767, 25;
	shr.b32 	%rhs, %r2767, 7;
	add.u32 	%r3290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2767, 14;
	shr.b32 	%rhs, %r2767, 18;
	add.u32 	%r3291, %lhs, %rhs;
	}
	shr.u32 	%r3292, %r2767, 3;
	xor.b32  	%r3293, %r3290, %r3292;
	xor.b32  	%r3294, %r3293, %r3291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3224, 15;
	shr.b32 	%rhs, %r3224, 17;
	add.u32 	%r3295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3224, 13;
	shr.b32 	%rhs, %r3224, 19;
	add.u32 	%r3296, %lhs, %rhs;
	}
	shr.u32 	%r3297, %r3224, 10;
	xor.b32  	%r3298, %r3295, %r3297;
	xor.b32  	%r3299, %r3298, %r3296;
	add.s32 	%r3300, %r3029, %r2727;
	add.s32 	%r3301, %r3300, %r3294;
	add.s32 	%r3302, %r3301, %r3299;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3277, 26;
	shr.b32 	%rhs, %r3277, 6;
	add.u32 	%r3303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3277, 21;
	shr.b32 	%rhs, %r3277, 11;
	add.u32 	%r3304, %lhs, %rhs;
	}
	xor.b32  	%r3305, %r3304, %r3303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3277, 7;
	shr.b32 	%rhs, %r3277, 25;
	add.u32 	%r3306, %lhs, %rhs;
	}
	xor.b32  	%r3307, %r3305, %r3306;
	and.b32  	%r3308, %r3277, %r3238;
	not.b32 	%r3309, %r3277;
	and.b32  	%r3310, %r3199, %r3309;
	or.b32  	%r3311, %r3310, %r3308;
	add.s32 	%r3312, %r3311, %r3160;
	add.s32 	%r3313, %r3312, %r3302;
	add.s32 	%r3314, %r3313, %r3307;
	add.s32 	%r3315, %r3314, %r1074;
	add.s32 	%r3316, %r3315, %r3172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 30;
	shr.b32 	%rhs, %r3289, 2;
	add.u32 	%r3317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 19;
	shr.b32 	%rhs, %r3289, 13;
	add.u32 	%r3318, %lhs, %rhs;
	}
	xor.b32  	%r3319, %r3318, %r3317;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 10;
	shr.b32 	%rhs, %r3289, 22;
	add.u32 	%r3320, %lhs, %rhs;
	}
	xor.b32  	%r3321, %r3319, %r3320;
	xor.b32  	%r3322, %r3250, %r3211;
	and.b32  	%r3323, %r3289, %r3322;
	not.b32 	%r3324, %r3322;
	and.b32  	%r3325, %r3211, %r3324;
	or.b32  	%r3326, %r3323, %r3325;
	add.s32 	%r3327, %r3315, %r3326;
	add.s32 	%r3328, %r3327, %r3321;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2802, 25;
	shr.b32 	%rhs, %r2802, 7;
	add.u32 	%r3329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2802, 14;
	shr.b32 	%rhs, %r2802, 18;
	add.u32 	%r3330, %lhs, %rhs;
	}
	shr.u32 	%r3331, %r2802, 3;
	xor.b32  	%r3332, %r3329, %r3331;
	xor.b32  	%r3333, %r3332, %r3330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3263, 15;
	shr.b32 	%rhs, %r3263, 17;
	add.u32 	%r3334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3263, 13;
	shr.b32 	%rhs, %r3263, 19;
	add.u32 	%r3335, %lhs, %rhs;
	}
	shr.u32 	%r3336, %r3263, 10;
	xor.b32  	%r3337, %r3334, %r3336;
	xor.b32  	%r3338, %r3337, %r3335;
	add.s32 	%r3339, %r3068, %r2767;
	add.s32 	%r3340, %r3339, %r3333;
	add.s32 	%r3341, %r3340, %r3338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3316, 26;
	shr.b32 	%rhs, %r3316, 6;
	add.u32 	%r3342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3316, 21;
	shr.b32 	%rhs, %r3316, 11;
	add.u32 	%r3343, %lhs, %rhs;
	}
	xor.b32  	%r3344, %r3343, %r3342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3316, 7;
	shr.b32 	%rhs, %r3316, 25;
	add.u32 	%r3345, %lhs, %rhs;
	}
	xor.b32  	%r3346, %r3344, %r3345;
	and.b32  	%r3347, %r3316, %r3277;
	not.b32 	%r3348, %r3316;
	and.b32  	%r3349, %r3238, %r3348;
	or.b32  	%r3350, %r3349, %r3347;
	add.s32 	%r3351, %r3350, %r3199;
	add.s32 	%r3352, %r3351, %r3341;
	add.s32 	%r3353, %r3352, %r3346;
	add.s32 	%r3354, %r3353, %r1114;
	add.s32 	%r3355, %r3354, %r3211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3328, 30;
	shr.b32 	%rhs, %r3328, 2;
	add.u32 	%r3356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3328, 19;
	shr.b32 	%rhs, %r3328, 13;
	add.u32 	%r3357, %lhs, %rhs;
	}
	xor.b32  	%r3358, %r3357, %r3356;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3328, 10;
	shr.b32 	%rhs, %r3328, 22;
	add.u32 	%r3359, %lhs, %rhs;
	}
	xor.b32  	%r3360, %r3358, %r3359;
	xor.b32  	%r3361, %r3289, %r3250;
	and.b32  	%r3362, %r3328, %r3361;
	not.b32 	%r3363, %r3361;
	and.b32  	%r3364, %r3250, %r3363;
	or.b32  	%r3365, %r3362, %r3364;
	add.s32 	%r3366, %r3354, %r3365;
	add.s32 	%r3367, %r3366, %r3360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2835, 25;
	shr.b32 	%rhs, %r2835, 7;
	add.u32 	%r3368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2835, 14;
	shr.b32 	%rhs, %r2835, 18;
	add.u32 	%r3369, %lhs, %rhs;
	}
	shr.u32 	%r3370, %r2835, 3;
	xor.b32  	%r3371, %r3368, %r3370;
	xor.b32  	%r3372, %r3371, %r3369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 15;
	shr.b32 	%rhs, %r3302, 17;
	add.u32 	%r3373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 13;
	shr.b32 	%rhs, %r3302, 19;
	add.u32 	%r3374, %lhs, %rhs;
	}
	shr.u32 	%r3375, %r3302, 10;
	xor.b32  	%r3376, %r3373, %r3375;
	xor.b32  	%r3377, %r3376, %r3374;
	add.s32 	%r3378, %r3107, %r2802;
	add.s32 	%r3379, %r3378, %r3372;
	add.s32 	%r3380, %r3379, %r3377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 26;
	shr.b32 	%rhs, %r3355, 6;
	add.u32 	%r3381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 21;
	shr.b32 	%rhs, %r3355, 11;
	add.u32 	%r3382, %lhs, %rhs;
	}
	xor.b32  	%r3383, %r3382, %r3381;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3355, 7;
	shr.b32 	%rhs, %r3355, 25;
	add.u32 	%r3384, %lhs, %rhs;
	}
	xor.b32  	%r3385, %r3383, %r3384;
	and.b32  	%r3386, %r3355, %r3316;
	not.b32 	%r3387, %r3355;
	and.b32  	%r3388, %r3277, %r3387;
	or.b32  	%r3389, %r3388, %r3386;
	add.s32 	%r3390, %r3389, %r3238;
	add.s32 	%r3391, %r3390, %r3380;
	add.s32 	%r3392, %r3391, %r3385;
	add.s32 	%r3393, %r3392, %r1154;
	add.s32 	%r3394, %r3393, %r3250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3367, 30;
	shr.b32 	%rhs, %r3367, 2;
	add.u32 	%r3395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3367, 19;
	shr.b32 	%rhs, %r3367, 13;
	add.u32 	%r3396, %lhs, %rhs;
	}
	xor.b32  	%r3397, %r3396, %r3395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3367, 10;
	shr.b32 	%rhs, %r3367, 22;
	add.u32 	%r3398, %lhs, %rhs;
	}
	xor.b32  	%r3399, %r3397, %r3398;
	xor.b32  	%r3400, %r3328, %r3289;
	and.b32  	%r3401, %r3367, %r3400;
	not.b32 	%r3402, %r3400;
	and.b32  	%r3403, %r3289, %r3402;
	or.b32  	%r3404, %r3401, %r3403;
	add.s32 	%r3405, %r3393, %r3404;
	add.s32 	%r3406, %r3405, %r3399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2867, 25;
	shr.b32 	%rhs, %r2867, 7;
	add.u32 	%r3407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2867, 14;
	shr.b32 	%rhs, %r2867, 18;
	add.u32 	%r3408, %lhs, %rhs;
	}
	shr.u32 	%r3409, %r2867, 3;
	xor.b32  	%r3410, %r3407, %r3409;
	xor.b32  	%r3411, %r3410, %r3408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3341, 15;
	shr.b32 	%rhs, %r3341, 17;
	add.u32 	%r3412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3341, 13;
	shr.b32 	%rhs, %r3341, 19;
	add.u32 	%r3413, %lhs, %rhs;
	}
	shr.u32 	%r3414, %r3341, 10;
	xor.b32  	%r3415, %r3412, %r3414;
	xor.b32  	%r3416, %r3415, %r3413;
	add.s32 	%r3417, %r3146, %r2835;
	add.s32 	%r3418, %r3417, %r3411;
	add.s32 	%r3419, %r3418, %r3416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3394, 26;
	shr.b32 	%rhs, %r3394, 6;
	add.u32 	%r3420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3394, 21;
	shr.b32 	%rhs, %r3394, 11;
	add.u32 	%r3421, %lhs, %rhs;
	}
	xor.b32  	%r3422, %r3421, %r3420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3394, 7;
	shr.b32 	%rhs, %r3394, 25;
	add.u32 	%r3423, %lhs, %rhs;
	}
	xor.b32  	%r3424, %r3422, %r3423;
	and.b32  	%r3425, %r3394, %r3355;
	not.b32 	%r3426, %r3394;
	and.b32  	%r3427, %r3316, %r3426;
	or.b32  	%r3428, %r3427, %r3425;
	add.s32 	%r3429, %r3428, %r3277;
	add.s32 	%r3430, %r3429, %r3419;
	add.s32 	%r3431, %r3430, %r3424;
	add.s32 	%r3432, %r3431, %r1194;
	add.s32 	%r3433, %r3432, %r3289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3406, 30;
	shr.b32 	%rhs, %r3406, 2;
	add.u32 	%r3434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3406, 19;
	shr.b32 	%rhs, %r3406, 13;
	add.u32 	%r3435, %lhs, %rhs;
	}
	xor.b32  	%r3436, %r3435, %r3434;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3406, 10;
	shr.b32 	%rhs, %r3406, 22;
	add.u32 	%r3437, %lhs, %rhs;
	}
	xor.b32  	%r3438, %r3436, %r3437;
	xor.b32  	%r3439, %r3367, %r3328;
	and.b32  	%r3440, %r3406, %r3439;
	not.b32 	%r3441, %r3439;
	and.b32  	%r3442, %r3328, %r3441;
	or.b32  	%r3443, %r3440, %r3442;
	add.s32 	%r3444, %r3432, %r3443;
	add.s32 	%r3445, %r3444, %r3438;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2899, 25;
	shr.b32 	%rhs, %r2899, 7;
	add.u32 	%r3446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2899, 14;
	shr.b32 	%rhs, %r2899, 18;
	add.u32 	%r3447, %lhs, %rhs;
	}
	shr.u32 	%r3448, %r2899, 3;
	xor.b32  	%r3449, %r3446, %r3448;
	xor.b32  	%r3450, %r3449, %r3447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3380, 15;
	shr.b32 	%rhs, %r3380, 17;
	add.u32 	%r3451, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3380, 13;
	shr.b32 	%rhs, %r3380, 19;
	add.u32 	%r3452, %lhs, %rhs;
	}
	shr.u32 	%r3453, %r3380, 10;
	xor.b32  	%r3454, %r3451, %r3453;
	xor.b32  	%r3455, %r3454, %r3452;
	add.s32 	%r3456, %r3185, %r2867;
	add.s32 	%r3457, %r3456, %r3450;
	add.s32 	%r3458, %r3457, %r3455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3433, 26;
	shr.b32 	%rhs, %r3433, 6;
	add.u32 	%r3459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3433, 21;
	shr.b32 	%rhs, %r3433, 11;
	add.u32 	%r3460, %lhs, %rhs;
	}
	xor.b32  	%r3461, %r3460, %r3459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3433, 7;
	shr.b32 	%rhs, %r3433, 25;
	add.u32 	%r3462, %lhs, %rhs;
	}
	xor.b32  	%r3463, %r3461, %r3462;
	and.b32  	%r3464, %r3433, %r3394;
	not.b32 	%r3465, %r3433;
	and.b32  	%r3466, %r3355, %r3465;
	or.b32  	%r3467, %r3466, %r3464;
	add.s32 	%r3468, %r3467, %r3316;
	add.s32 	%r3469, %r3468, %r3458;
	add.s32 	%r3470, %r3469, %r3463;
	add.s32 	%r3471, %r3470, %r1234;
	add.s32 	%r3472, %r3471, %r3328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3445, 30;
	shr.b32 	%rhs, %r3445, 2;
	add.u32 	%r3473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3445, 19;
	shr.b32 	%rhs, %r3445, 13;
	add.u32 	%r3474, %lhs, %rhs;
	}
	xor.b32  	%r3475, %r3474, %r3473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3445, 10;
	shr.b32 	%rhs, %r3445, 22;
	add.u32 	%r3476, %lhs, %rhs;
	}
	xor.b32  	%r3477, %r3475, %r3476;
	xor.b32  	%r3478, %r3406, %r3367;
	and.b32  	%r3479, %r3445, %r3478;
	not.b32 	%r3480, %r3478;
	and.b32  	%r3481, %r3367, %r3480;
	or.b32  	%r3482, %r3479, %r3481;
	add.s32 	%r3483, %r3471, %r3482;
	add.s32 	%r3484, %r3483, %r3477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 25;
	shr.b32 	%rhs, %r2931, 7;
	add.u32 	%r3485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2931, 14;
	shr.b32 	%rhs, %r2931, 18;
	add.u32 	%r3486, %lhs, %rhs;
	}
	shr.u32 	%r3487, %r2931, 3;
	xor.b32  	%r3488, %r3485, %r3487;
	xor.b32  	%r3489, %r3488, %r3486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3419, 15;
	shr.b32 	%rhs, %r3419, 17;
	add.u32 	%r3490, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3419, 13;
	shr.b32 	%rhs, %r3419, 19;
	add.u32 	%r3491, %lhs, %rhs;
	}
	shr.u32 	%r3492, %r3419, 10;
	xor.b32  	%r3493, %r3490, %r3492;
	xor.b32  	%r3494, %r3493, %r3491;
	add.s32 	%r3495, %r3224, %r2899;
	add.s32 	%r3496, %r3495, %r3489;
	add.s32 	%r3497, %r3496, %r3494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3472, 26;
	shr.b32 	%rhs, %r3472, 6;
	add.u32 	%r3498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3472, 21;
	shr.b32 	%rhs, %r3472, 11;
	add.u32 	%r3499, %lhs, %rhs;
	}
	xor.b32  	%r3500, %r3499, %r3498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3472, 7;
	shr.b32 	%rhs, %r3472, 25;
	add.u32 	%r3501, %lhs, %rhs;
	}
	xor.b32  	%r3502, %r3500, %r3501;
	and.b32  	%r3503, %r3472, %r3433;
	not.b32 	%r3504, %r3472;
	and.b32  	%r3505, %r3394, %r3504;
	or.b32  	%r3506, %r3505, %r3503;
	add.s32 	%r3507, %r3506, %r3355;
	add.s32 	%r3508, %r3507, %r3497;
	add.s32 	%r3509, %r3508, %r3502;
	add.s32 	%r3510, %r3509, %r1274;
	add.s32 	%r3511, %r3510, %r3367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3484, 30;
	shr.b32 	%rhs, %r3484, 2;
	add.u32 	%r3512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3484, 19;
	shr.b32 	%rhs, %r3484, 13;
	add.u32 	%r3513, %lhs, %rhs;
	}
	xor.b32  	%r3514, %r3513, %r3512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3484, 10;
	shr.b32 	%rhs, %r3484, 22;
	add.u32 	%r3515, %lhs, %rhs;
	}
	xor.b32  	%r3516, %r3514, %r3515;
	xor.b32  	%r3517, %r3445, %r3406;
	and.b32  	%r3518, %r3484, %r3517;
	not.b32 	%r3519, %r3517;
	and.b32  	%r3520, %r3406, %r3519;
	or.b32  	%r3521, %r3518, %r3520;
	add.s32 	%r3522, %r3510, %r3521;
	add.s32 	%r3523, %r3522, %r3516;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2963, 25;
	shr.b32 	%rhs, %r2963, 7;
	add.u32 	%r3524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2963, 14;
	shr.b32 	%rhs, %r2963, 18;
	add.u32 	%r3525, %lhs, %rhs;
	}
	shr.u32 	%r3526, %r2963, 3;
	xor.b32  	%r3527, %r3524, %r3526;
	xor.b32  	%r3528, %r3527, %r3525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3458, 15;
	shr.b32 	%rhs, %r3458, 17;
	add.u32 	%r3529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3458, 13;
	shr.b32 	%rhs, %r3458, 19;
	add.u32 	%r3530, %lhs, %rhs;
	}
	shr.u32 	%r3531, %r3458, 10;
	xor.b32  	%r3532, %r3529, %r3531;
	xor.b32  	%r3533, %r3532, %r3530;
	add.s32 	%r3534, %r3263, %r2931;
	add.s32 	%r3535, %r3534, %r3528;
	add.s32 	%r3536, %r3535, %r3533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 26;
	shr.b32 	%rhs, %r3511, 6;
	add.u32 	%r3537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 21;
	shr.b32 	%rhs, %r3511, 11;
	add.u32 	%r3538, %lhs, %rhs;
	}
	xor.b32  	%r3539, %r3538, %r3537;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 7;
	shr.b32 	%rhs, %r3511, 25;
	add.u32 	%r3540, %lhs, %rhs;
	}
	xor.b32  	%r3541, %r3539, %r3540;
	and.b32  	%r3542, %r3511, %r3472;
	not.b32 	%r3543, %r3511;
	and.b32  	%r3544, %r3433, %r3543;
	or.b32  	%r3545, %r3544, %r3542;
	add.s32 	%r3546, %r3545, %r3394;
	add.s32 	%r3547, %r3546, %r3536;
	add.s32 	%r3548, %r3547, %r3541;
	add.s32 	%r3549, %r3548, %r1314;
	add.s32 	%r3550, %r3549, %r3406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 30;
	shr.b32 	%rhs, %r3523, 2;
	add.u32 	%r3551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 19;
	shr.b32 	%rhs, %r3523, 13;
	add.u32 	%r3552, %lhs, %rhs;
	}
	xor.b32  	%r3553, %r3552, %r3551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3523, 10;
	shr.b32 	%rhs, %r3523, 22;
	add.u32 	%r3554, %lhs, %rhs;
	}
	xor.b32  	%r3555, %r3553, %r3554;
	xor.b32  	%r3556, %r3484, %r3445;
	and.b32  	%r3557, %r3523, %r3556;
	not.b32 	%r3558, %r3556;
	and.b32  	%r3559, %r3445, %r3558;
	or.b32  	%r3560, %r3557, %r3559;
	add.s32 	%r3561, %r3549, %r3560;
	add.s32 	%r3562, %r3561, %r3555;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2995, 25;
	shr.b32 	%rhs, %r2995, 7;
	add.u32 	%r3563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2995, 14;
	shr.b32 	%rhs, %r2995, 18;
	add.u32 	%r3564, %lhs, %rhs;
	}
	shr.u32 	%r3565, %r2995, 3;
	xor.b32  	%r3566, %r3563, %r3565;
	xor.b32  	%r3567, %r3566, %r3564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3497, 15;
	shr.b32 	%rhs, %r3497, 17;
	add.u32 	%r3568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3497, 13;
	shr.b32 	%rhs, %r3497, 19;
	add.u32 	%r3569, %lhs, %rhs;
	}
	shr.u32 	%r3570, %r3497, 10;
	xor.b32  	%r3571, %r3568, %r3570;
	xor.b32  	%r3572, %r3571, %r3569;
	add.s32 	%r3573, %r3302, %r2963;
	add.s32 	%r3574, %r3573, %r3567;
	add.s32 	%r3575, %r3574, %r3572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3550, 26;
	shr.b32 	%rhs, %r3550, 6;
	add.u32 	%r3576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3550, 21;
	shr.b32 	%rhs, %r3550, 11;
	add.u32 	%r3577, %lhs, %rhs;
	}
	xor.b32  	%r3578, %r3577, %r3576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3550, 7;
	shr.b32 	%rhs, %r3550, 25;
	add.u32 	%r3579, %lhs, %rhs;
	}
	xor.b32  	%r3580, %r3578, %r3579;
	and.b32  	%r3581, %r3550, %r3511;
	not.b32 	%r3582, %r3550;
	and.b32  	%r3583, %r3472, %r3582;
	or.b32  	%r3584, %r3583, %r3581;
	add.s32 	%r3585, %r3584, %r3433;
	add.s32 	%r3586, %r3585, %r3575;
	add.s32 	%r3587, %r3586, %r3580;
	add.s32 	%r3588, %r3587, %r1354;
	add.s32 	%r3589, %r3588, %r3445;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 30;
	shr.b32 	%rhs, %r3562, 2;
	add.u32 	%r3590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 19;
	shr.b32 	%rhs, %r3562, 13;
	add.u32 	%r3591, %lhs, %rhs;
	}
	xor.b32  	%r3592, %r3591, %r3590;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 10;
	shr.b32 	%rhs, %r3562, 22;
	add.u32 	%r3593, %lhs, %rhs;
	}
	xor.b32  	%r3594, %r3592, %r3593;
	xor.b32  	%r3595, %r3523, %r3484;
	and.b32  	%r3596, %r3562, %r3595;
	not.b32 	%r3597, %r3595;
	and.b32  	%r3598, %r3484, %r3597;
	or.b32  	%r3599, %r3596, %r3598;
	add.s32 	%r3600, %r3588, %r3599;
	add.s32 	%r3601, %r3600, %r3594;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3029, 25;
	shr.b32 	%rhs, %r3029, 7;
	add.u32 	%r3602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3029, 14;
	shr.b32 	%rhs, %r3029, 18;
	add.u32 	%r3603, %lhs, %rhs;
	}
	shr.u32 	%r3604, %r3029, 3;
	xor.b32  	%r3605, %r3602, %r3604;
	xor.b32  	%r3606, %r3605, %r3603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3536, 15;
	shr.b32 	%rhs, %r3536, 17;
	add.u32 	%r3607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3536, 13;
	shr.b32 	%rhs, %r3536, 19;
	add.u32 	%r3608, %lhs, %rhs;
	}
	shr.u32 	%r3609, %r3536, 10;
	xor.b32  	%r3610, %r3607, %r3609;
	xor.b32  	%r3611, %r3610, %r3608;
	add.s32 	%r3612, %r3341, %r2995;
	add.s32 	%r3613, %r3612, %r3606;
	add.s32 	%r3614, %r3613, %r3611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3589, 26;
	shr.b32 	%rhs, %r3589, 6;
	add.u32 	%r3615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3589, 21;
	shr.b32 	%rhs, %r3589, 11;
	add.u32 	%r3616, %lhs, %rhs;
	}
	xor.b32  	%r3617, %r3616, %r3615;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3589, 7;
	shr.b32 	%rhs, %r3589, 25;
	add.u32 	%r3618, %lhs, %rhs;
	}
	xor.b32  	%r3619, %r3617, %r3618;
	and.b32  	%r3620, %r3589, %r3550;
	not.b32 	%r3621, %r3589;
	and.b32  	%r3622, %r3511, %r3621;
	or.b32  	%r3623, %r3622, %r3620;
	add.s32 	%r3624, %r3623, %r3472;
	add.s32 	%r3625, %r3624, %r3614;
	add.s32 	%r3626, %r3625, %r3619;
	add.s32 	%r3627, %r3626, %r1394;
	add.s32 	%r3628, %r3627, %r3484;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 30;
	shr.b32 	%rhs, %r3601, 2;
	add.u32 	%r3629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 19;
	shr.b32 	%rhs, %r3601, 13;
	add.u32 	%r3630, %lhs, %rhs;
	}
	xor.b32  	%r3631, %r3630, %r3629;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 10;
	shr.b32 	%rhs, %r3601, 22;
	add.u32 	%r3632, %lhs, %rhs;
	}
	xor.b32  	%r3633, %r3631, %r3632;
	xor.b32  	%r3634, %r3562, %r3523;
	and.b32  	%r3635, %r3601, %r3634;
	not.b32 	%r3636, %r3634;
	and.b32  	%r3637, %r3523, %r3636;
	or.b32  	%r3638, %r3635, %r3637;
	add.s32 	%r3639, %r3627, %r3638;
	add.s32 	%r3640, %r3639, %r3633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3068, 25;
	shr.b32 	%rhs, %r3068, 7;
	add.u32 	%r3641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3068, 14;
	shr.b32 	%rhs, %r3068, 18;
	add.u32 	%r3642, %lhs, %rhs;
	}
	shr.u32 	%r3643, %r3068, 3;
	xor.b32  	%r3644, %r3641, %r3643;
	xor.b32  	%r3645, %r3644, %r3642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 15;
	shr.b32 	%rhs, %r3575, 17;
	add.u32 	%r3646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 13;
	shr.b32 	%rhs, %r3575, 19;
	add.u32 	%r3647, %lhs, %rhs;
	}
	shr.u32 	%r3648, %r3575, 10;
	xor.b32  	%r3649, %r3646, %r3648;
	xor.b32  	%r3650, %r3649, %r3647;
	add.s32 	%r3651, %r3380, %r3029;
	add.s32 	%r3652, %r3651, %r3645;
	add.s32 	%r3653, %r3652, %r3650;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3628, 26;
	shr.b32 	%rhs, %r3628, 6;
	add.u32 	%r3654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3628, 21;
	shr.b32 	%rhs, %r3628, 11;
	add.u32 	%r3655, %lhs, %rhs;
	}
	xor.b32  	%r3656, %r3655, %r3654;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3628, 7;
	shr.b32 	%rhs, %r3628, 25;
	add.u32 	%r3657, %lhs, %rhs;
	}
	xor.b32  	%r3658, %r3656, %r3657;
	and.b32  	%r3659, %r3628, %r3589;
	not.b32 	%r3660, %r3628;
	and.b32  	%r3661, %r3550, %r3660;
	or.b32  	%r3662, %r3661, %r3659;
	add.s32 	%r3663, %r3662, %r3511;
	add.s32 	%r3664, %r3663, %r3653;
	add.s32 	%r3665, %r3664, %r3658;
	add.s32 	%r3666, %r3665, %r1434;
	add.s32 	%r3667, %r3666, %r3523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3640, 30;
	shr.b32 	%rhs, %r3640, 2;
	add.u32 	%r3668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3640, 19;
	shr.b32 	%rhs, %r3640, 13;
	add.u32 	%r3669, %lhs, %rhs;
	}
	xor.b32  	%r3670, %r3669, %r3668;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3640, 10;
	shr.b32 	%rhs, %r3640, 22;
	add.u32 	%r3671, %lhs, %rhs;
	}
	xor.b32  	%r3672, %r3670, %r3671;
	xor.b32  	%r3673, %r3601, %r3562;
	and.b32  	%r3674, %r3640, %r3673;
	not.b32 	%r3675, %r3673;
	and.b32  	%r3676, %r3562, %r3675;
	or.b32  	%r3677, %r3674, %r3676;
	add.s32 	%r3678, %r3666, %r3677;
	add.s32 	%r3679, %r3678, %r3672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3107, 25;
	shr.b32 	%rhs, %r3107, 7;
	add.u32 	%r3680, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3107, 14;
	shr.b32 	%rhs, %r3107, 18;
	add.u32 	%r3681, %lhs, %rhs;
	}
	shr.u32 	%r3682, %r3107, 3;
	xor.b32  	%r3683, %r3680, %r3682;
	xor.b32  	%r3684, %r3683, %r3681;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 15;
	shr.b32 	%rhs, %r3614, 17;
	add.u32 	%r3685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 13;
	shr.b32 	%rhs, %r3614, 19;
	add.u32 	%r3686, %lhs, %rhs;
	}
	shr.u32 	%r3687, %r3614, 10;
	xor.b32  	%r3688, %r3685, %r3687;
	xor.b32  	%r3689, %r3688, %r3686;
	add.s32 	%r3690, %r3419, %r3068;
	add.s32 	%r3691, %r3690, %r3684;
	add.s32 	%r3692, %r3691, %r3689;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3667, 26;
	shr.b32 	%rhs, %r3667, 6;
	add.u32 	%r3693, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3667, 21;
	shr.b32 	%rhs, %r3667, 11;
	add.u32 	%r3694, %lhs, %rhs;
	}
	xor.b32  	%r3695, %r3694, %r3693;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3667, 7;
	shr.b32 	%rhs, %r3667, 25;
	add.u32 	%r3696, %lhs, %rhs;
	}
	xor.b32  	%r3697, %r3695, %r3696;
	and.b32  	%r3698, %r3667, %r3628;
	not.b32 	%r3699, %r3667;
	and.b32  	%r3700, %r3589, %r3699;
	or.b32  	%r3701, %r3700, %r3698;
	add.s32 	%r3702, %r3701, %r3550;
	add.s32 	%r3703, %r3702, %r3692;
	add.s32 	%r3704, %r3703, %r3697;
	add.s32 	%r3705, %r3704, %r1474;
	add.s32 	%r3706, %r3705, %r3562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3679, 30;
	shr.b32 	%rhs, %r3679, 2;
	add.u32 	%r3707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3679, 19;
	shr.b32 	%rhs, %r3679, 13;
	add.u32 	%r3708, %lhs, %rhs;
	}
	xor.b32  	%r3709, %r3708, %r3707;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3679, 10;
	shr.b32 	%rhs, %r3679, 22;
	add.u32 	%r3710, %lhs, %rhs;
	}
	xor.b32  	%r3711, %r3709, %r3710;
	xor.b32  	%r3712, %r3640, %r3601;
	and.b32  	%r3713, %r3679, %r3712;
	not.b32 	%r3714, %r3712;
	and.b32  	%r3715, %r3601, %r3714;
	or.b32  	%r3716, %r3713, %r3715;
	add.s32 	%r3717, %r3705, %r3716;
	add.s32 	%r3718, %r3717, %r3711;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3146, 25;
	shr.b32 	%rhs, %r3146, 7;
	add.u32 	%r3719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3146, 14;
	shr.b32 	%rhs, %r3146, 18;
	add.u32 	%r3720, %lhs, %rhs;
	}
	shr.u32 	%r3721, %r3146, 3;
	xor.b32  	%r3722, %r3719, %r3721;
	xor.b32  	%r3723, %r3722, %r3720;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3653, 15;
	shr.b32 	%rhs, %r3653, 17;
	add.u32 	%r3724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3653, 13;
	shr.b32 	%rhs, %r3653, 19;
	add.u32 	%r3725, %lhs, %rhs;
	}
	shr.u32 	%r3726, %r3653, 10;
	xor.b32  	%r3727, %r3724, %r3726;
	xor.b32  	%r3728, %r3727, %r3725;
	add.s32 	%r3729, %r3458, %r3107;
	add.s32 	%r3730, %r3729, %r3723;
	add.s32 	%r3731, %r3730, %r3728;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3706, 26;
	shr.b32 	%rhs, %r3706, 6;
	add.u32 	%r3732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3706, 21;
	shr.b32 	%rhs, %r3706, 11;
	add.u32 	%r3733, %lhs, %rhs;
	}
	xor.b32  	%r3734, %r3733, %r3732;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3706, 7;
	shr.b32 	%rhs, %r3706, 25;
	add.u32 	%r3735, %lhs, %rhs;
	}
	xor.b32  	%r3736, %r3734, %r3735;
	and.b32  	%r3737, %r3706, %r3667;
	not.b32 	%r3738, %r3706;
	and.b32  	%r3739, %r3628, %r3738;
	or.b32  	%r3740, %r3739, %r3737;
	add.s32 	%r3741, %r3740, %r3589;
	add.s32 	%r3742, %r3741, %r3731;
	add.s32 	%r3743, %r3742, %r3736;
	add.s32 	%r3744, %r3743, %r1514;
	add.s32 	%r3745, %r3744, %r3601;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3718, 30;
	shr.b32 	%rhs, %r3718, 2;
	add.u32 	%r3746, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3718, 19;
	shr.b32 	%rhs, %r3718, 13;
	add.u32 	%r3747, %lhs, %rhs;
	}
	xor.b32  	%r3748, %r3747, %r3746;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3718, 10;
	shr.b32 	%rhs, %r3718, 22;
	add.u32 	%r3749, %lhs, %rhs;
	}
	xor.b32  	%r3750, %r3748, %r3749;
	xor.b32  	%r3751, %r3679, %r3640;
	and.b32  	%r3752, %r3718, %r3751;
	not.b32 	%r3753, %r3751;
	and.b32  	%r3754, %r3640, %r3753;
	or.b32  	%r3755, %r3752, %r3754;
	add.s32 	%r3756, %r3744, %r3755;
	add.s32 	%r3757, %r3756, %r3750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3185, 25;
	shr.b32 	%rhs, %r3185, 7;
	add.u32 	%r3758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3185, 14;
	shr.b32 	%rhs, %r3185, 18;
	add.u32 	%r3759, %lhs, %rhs;
	}
	shr.u32 	%r3760, %r3185, 3;
	xor.b32  	%r3761, %r3758, %r3760;
	xor.b32  	%r3762, %r3761, %r3759;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3692, 15;
	shr.b32 	%rhs, %r3692, 17;
	add.u32 	%r3763, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3692, 13;
	shr.b32 	%rhs, %r3692, 19;
	add.u32 	%r3764, %lhs, %rhs;
	}
	shr.u32 	%r3765, %r3692, 10;
	xor.b32  	%r3766, %r3763, %r3765;
	xor.b32  	%r3767, %r3766, %r3764;
	add.s32 	%r3768, %r3497, %r3146;
	add.s32 	%r3769, %r3768, %r3762;
	add.s32 	%r3770, %r3769, %r3767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 26;
	shr.b32 	%rhs, %r3745, 6;
	add.u32 	%r3771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 21;
	shr.b32 	%rhs, %r3745, 11;
	add.u32 	%r3772, %lhs, %rhs;
	}
	xor.b32  	%r3773, %r3772, %r3771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3745, 7;
	shr.b32 	%rhs, %r3745, 25;
	add.u32 	%r3774, %lhs, %rhs;
	}
	xor.b32  	%r3775, %r3773, %r3774;
	and.b32  	%r3776, %r3745, %r3706;
	not.b32 	%r3777, %r3745;
	and.b32  	%r3778, %r3667, %r3777;
	or.b32  	%r3779, %r3778, %r3776;
	add.s32 	%r3780, %r3779, %r3628;
	add.s32 	%r3781, %r3780, %r3770;
	add.s32 	%r3782, %r3781, %r3775;
	add.s32 	%r3783, %r3782, %r1554;
	add.s32 	%r3784, %r3783, %r3640;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 30;
	shr.b32 	%rhs, %r3757, 2;
	add.u32 	%r3785, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 19;
	shr.b32 	%rhs, %r3757, 13;
	add.u32 	%r3786, %lhs, %rhs;
	}
	xor.b32  	%r3787, %r3786, %r3785;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3757, 10;
	shr.b32 	%rhs, %r3757, 22;
	add.u32 	%r3788, %lhs, %rhs;
	}
	xor.b32  	%r3789, %r3787, %r3788;
	xor.b32  	%r3790, %r3718, %r3679;
	and.b32  	%r3791, %r3757, %r3790;
	not.b32 	%r3792, %r3790;
	and.b32  	%r3793, %r3679, %r3792;
	or.b32  	%r3794, %r3791, %r3793;
	add.s32 	%r3795, %r3783, %r3794;
	add.s32 	%r3796, %r3795, %r3789;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3224, 25;
	shr.b32 	%rhs, %r3224, 7;
	add.u32 	%r3797, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3224, 14;
	shr.b32 	%rhs, %r3224, 18;
	add.u32 	%r3798, %lhs, %rhs;
	}
	shr.u32 	%r3799, %r3224, 3;
	xor.b32  	%r3800, %r3797, %r3799;
	xor.b32  	%r3801, %r3800, %r3798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3731, 15;
	shr.b32 	%rhs, %r3731, 17;
	add.u32 	%r3802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3731, 13;
	shr.b32 	%rhs, %r3731, 19;
	add.u32 	%r3803, %lhs, %rhs;
	}
	shr.u32 	%r3804, %r3731, 10;
	xor.b32  	%r3805, %r3802, %r3804;
	xor.b32  	%r3806, %r3805, %r3803;
	add.s32 	%r3807, %r3536, %r3185;
	add.s32 	%r3808, %r3807, %r3801;
	add.s32 	%r3809, %r3808, %r3806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3784, 26;
	shr.b32 	%rhs, %r3784, 6;
	add.u32 	%r3810, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3784, 21;
	shr.b32 	%rhs, %r3784, 11;
	add.u32 	%r3811, %lhs, %rhs;
	}
	xor.b32  	%r3812, %r3811, %r3810;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3784, 7;
	shr.b32 	%rhs, %r3784, 25;
	add.u32 	%r3813, %lhs, %rhs;
	}
	xor.b32  	%r3814, %r3812, %r3813;
	and.b32  	%r3815, %r3784, %r3745;
	not.b32 	%r3816, %r3784;
	and.b32  	%r3817, %r3706, %r3816;
	or.b32  	%r3818, %r3817, %r3815;
	add.s32 	%r3819, %r3818, %r3667;
	add.s32 	%r3820, %r3819, %r3809;
	add.s32 	%r3821, %r3820, %r3814;
	add.s32 	%r3822, %r3821, %r1594;
	add.s32 	%r3823, %r3822, %r3679;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 30;
	shr.b32 	%rhs, %r3796, 2;
	add.u32 	%r3824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 19;
	shr.b32 	%rhs, %r3796, 13;
	add.u32 	%r3825, %lhs, %rhs;
	}
	xor.b32  	%r3826, %r3825, %r3824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3796, 10;
	shr.b32 	%rhs, %r3796, 22;
	add.u32 	%r3827, %lhs, %rhs;
	}
	xor.b32  	%r3828, %r3826, %r3827;
	xor.b32  	%r3829, %r3757, %r3718;
	and.b32  	%r3830, %r3796, %r3829;
	not.b32 	%r3831, %r3829;
	and.b32  	%r3832, %r3718, %r3831;
	or.b32  	%r3833, %r3830, %r3832;
	add.s32 	%r3834, %r3822, %r3833;
	add.s32 	%r3835, %r3834, %r3828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3263, 25;
	shr.b32 	%rhs, %r3263, 7;
	add.u32 	%r3836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3263, 14;
	shr.b32 	%rhs, %r3263, 18;
	add.u32 	%r3837, %lhs, %rhs;
	}
	shr.u32 	%r3838, %r3263, 3;
	xor.b32  	%r3839, %r3836, %r3838;
	xor.b32  	%r3840, %r3839, %r3837;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3770, 15;
	shr.b32 	%rhs, %r3770, 17;
	add.u32 	%r3841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3770, 13;
	shr.b32 	%rhs, %r3770, 19;
	add.u32 	%r3842, %lhs, %rhs;
	}
	shr.u32 	%r3843, %r3770, 10;
	xor.b32  	%r3844, %r3841, %r3843;
	xor.b32  	%r3845, %r3844, %r3842;
	add.s32 	%r3846, %r3575, %r3224;
	add.s32 	%r3847, %r3846, %r3840;
	add.s32 	%r3848, %r3847, %r3845;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 26;
	shr.b32 	%rhs, %r3823, 6;
	add.u32 	%r3849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 21;
	shr.b32 	%rhs, %r3823, 11;
	add.u32 	%r3850, %lhs, %rhs;
	}
	xor.b32  	%r3851, %r3850, %r3849;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 7;
	shr.b32 	%rhs, %r3823, 25;
	add.u32 	%r3852, %lhs, %rhs;
	}
	xor.b32  	%r3853, %r3851, %r3852;
	and.b32  	%r3854, %r3823, %r3784;
	not.b32 	%r3855, %r3823;
	and.b32  	%r3856, %r3745, %r3855;
	or.b32  	%r3857, %r3856, %r3854;
	add.s32 	%r3858, %r3857, %r3706;
	add.s32 	%r3859, %r3858, %r3848;
	add.s32 	%r3860, %r3859, %r3853;
	add.s32 	%r3861, %r3860, %r1634;
	add.s32 	%r3862, %r3861, %r3718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3835, 30;
	shr.b32 	%rhs, %r3835, 2;
	add.u32 	%r3863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3835, 19;
	shr.b32 	%rhs, %r3835, 13;
	add.u32 	%r3864, %lhs, %rhs;
	}
	xor.b32  	%r3865, %r3864, %r3863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3835, 10;
	shr.b32 	%rhs, %r3835, 22;
	add.u32 	%r3866, %lhs, %rhs;
	}
	xor.b32  	%r3867, %r3865, %r3866;
	xor.b32  	%r3868, %r3796, %r3757;
	and.b32  	%r3869, %r3835, %r3868;
	not.b32 	%r3870, %r3868;
	and.b32  	%r3871, %r3757, %r3870;
	or.b32  	%r3872, %r3869, %r3871;
	add.s32 	%r3873, %r3861, %r3872;
	add.s32 	%r3874, %r3873, %r3867;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 25;
	shr.b32 	%rhs, %r3302, 7;
	add.u32 	%r3875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3302, 14;
	shr.b32 	%rhs, %r3302, 18;
	add.u32 	%r3876, %lhs, %rhs;
	}
	shr.u32 	%r3877, %r3302, 3;
	xor.b32  	%r3878, %r3875, %r3877;
	xor.b32  	%r3879, %r3878, %r3876;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3809, 15;
	shr.b32 	%rhs, %r3809, 17;
	add.u32 	%r3880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3809, 13;
	shr.b32 	%rhs, %r3809, 19;
	add.u32 	%r3881, %lhs, %rhs;
	}
	shr.u32 	%r3882, %r3809, 10;
	xor.b32  	%r3883, %r3880, %r3882;
	xor.b32  	%r3884, %r3883, %r3881;
	add.s32 	%r3885, %r3614, %r3263;
	add.s32 	%r3886, %r3885, %r3879;
	add.s32 	%r3887, %r3886, %r3884;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3862, 26;
	shr.b32 	%rhs, %r3862, 6;
	add.u32 	%r3888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3862, 21;
	shr.b32 	%rhs, %r3862, 11;
	add.u32 	%r3889, %lhs, %rhs;
	}
	xor.b32  	%r3890, %r3889, %r3888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3862, 7;
	shr.b32 	%rhs, %r3862, 25;
	add.u32 	%r3891, %lhs, %rhs;
	}
	xor.b32  	%r3892, %r3890, %r3891;
	and.b32  	%r3893, %r3862, %r3823;
	not.b32 	%r3894, %r3862;
	and.b32  	%r3895, %r3784, %r3894;
	or.b32  	%r3896, %r3895, %r3893;
	add.s32 	%r3897, %r3896, %r3745;
	add.s32 	%r3898, %r3897, %r3887;
	add.s32 	%r3899, %r3898, %r3892;
	add.s32 	%r3900, %r3899, %r1674;
	add.s32 	%r3901, %r3900, %r3757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3874, 30;
	shr.b32 	%rhs, %r3874, 2;
	add.u32 	%r3902, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3874, 19;
	shr.b32 	%rhs, %r3874, 13;
	add.u32 	%r3903, %lhs, %rhs;
	}
	xor.b32  	%r3904, %r3903, %r3902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3874, 10;
	shr.b32 	%rhs, %r3874, 22;
	add.u32 	%r3905, %lhs, %rhs;
	}
	xor.b32  	%r3906, %r3904, %r3905;
	xor.b32  	%r3907, %r3835, %r3796;
	and.b32  	%r3908, %r3874, %r3907;
	not.b32 	%r3909, %r3907;
	and.b32  	%r3910, %r3796, %r3909;
	or.b32  	%r3911, %r3908, %r3910;
	add.s32 	%r3912, %r3900, %r3911;
	add.s32 	%r3913, %r3912, %r3906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3341, 25;
	shr.b32 	%rhs, %r3341, 7;
	add.u32 	%r3914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3341, 14;
	shr.b32 	%rhs, %r3341, 18;
	add.u32 	%r3915, %lhs, %rhs;
	}
	shr.u32 	%r3916, %r3341, 3;
	xor.b32  	%r3917, %r3914, %r3916;
	xor.b32  	%r3918, %r3917, %r3915;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3848, 15;
	shr.b32 	%rhs, %r3848, 17;
	add.u32 	%r3919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3848, 13;
	shr.b32 	%rhs, %r3848, 19;
	add.u32 	%r3920, %lhs, %rhs;
	}
	shr.u32 	%r3921, %r3848, 10;
	xor.b32  	%r3922, %r3919, %r3921;
	xor.b32  	%r3923, %r3922, %r3920;
	add.s32 	%r3924, %r3653, %r3302;
	add.s32 	%r3925, %r3924, %r3918;
	add.s32 	%r3926, %r3925, %r3923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3901, 26;
	shr.b32 	%rhs, %r3901, 6;
	add.u32 	%r3927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3901, 21;
	shr.b32 	%rhs, %r3901, 11;
	add.u32 	%r3928, %lhs, %rhs;
	}
	xor.b32  	%r3929, %r3928, %r3927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3901, 7;
	shr.b32 	%rhs, %r3901, 25;
	add.u32 	%r3930, %lhs, %rhs;
	}
	xor.b32  	%r3931, %r3929, %r3930;
	and.b32  	%r3932, %r3901, %r3862;
	not.b32 	%r3933, %r3901;
	and.b32  	%r3934, %r3823, %r3933;
	or.b32  	%r3935, %r3934, %r3932;
	add.s32 	%r3936, %r3935, %r3784;
	add.s32 	%r3937, %r3936, %r3926;
	add.s32 	%r3938, %r3937, %r3931;
	add.s32 	%r3939, %r3938, %r1714;
	add.s32 	%r3940, %r3939, %r3796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3913, 30;
	shr.b32 	%rhs, %r3913, 2;
	add.u32 	%r3941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3913, 19;
	shr.b32 	%rhs, %r3913, 13;
	add.u32 	%r3942, %lhs, %rhs;
	}
	xor.b32  	%r3943, %r3942, %r3941;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3913, 10;
	shr.b32 	%rhs, %r3913, 22;
	add.u32 	%r3944, %lhs, %rhs;
	}
	xor.b32  	%r3945, %r3943, %r3944;
	xor.b32  	%r3946, %r3874, %r3835;
	and.b32  	%r3947, %r3913, %r3946;
	not.b32 	%r3948, %r3946;
	and.b32  	%r3949, %r3835, %r3948;
	or.b32  	%r3950, %r3947, %r3949;
	add.s32 	%r3951, %r3939, %r3950;
	add.s32 	%r3952, %r3951, %r3945;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3380, 25;
	shr.b32 	%rhs, %r3380, 7;
	add.u32 	%r3953, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3380, 14;
	shr.b32 	%rhs, %r3380, 18;
	add.u32 	%r3954, %lhs, %rhs;
	}
	shr.u32 	%r3955, %r3380, 3;
	xor.b32  	%r3956, %r3953, %r3955;
	xor.b32  	%r3957, %r3956, %r3954;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3887, 15;
	shr.b32 	%rhs, %r3887, 17;
	add.u32 	%r3958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3887, 13;
	shr.b32 	%rhs, %r3887, 19;
	add.u32 	%r3959, %lhs, %rhs;
	}
	shr.u32 	%r3960, %r3887, 10;
	xor.b32  	%r3961, %r3958, %r3960;
	xor.b32  	%r3962, %r3961, %r3959;
	add.s32 	%r3963, %r3692, %r3341;
	add.s32 	%r3964, %r3963, %r3957;
	add.s32 	%r3965, %r3964, %r3962;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3940, 26;
	shr.b32 	%rhs, %r3940, 6;
	add.u32 	%r3966, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3940, 21;
	shr.b32 	%rhs, %r3940, 11;
	add.u32 	%r3967, %lhs, %rhs;
	}
	xor.b32  	%r3968, %r3967, %r3966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3940, 7;
	shr.b32 	%rhs, %r3940, 25;
	add.u32 	%r3969, %lhs, %rhs;
	}
	xor.b32  	%r3970, %r3968, %r3969;
	and.b32  	%r3971, %r3940, %r3901;
	not.b32 	%r3972, %r3940;
	and.b32  	%r3973, %r3862, %r3972;
	or.b32  	%r3974, %r3973, %r3971;
	add.s32 	%r3975, %r3974, %r3823;
	add.s32 	%r3976, %r3975, %r3965;
	add.s32 	%r3977, %r3976, %r3970;
	add.s32 	%r3978, %r3977, %r1754;
	add.s32 	%r3979, %r3978, %r3835;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3952, 30;
	shr.b32 	%rhs, %r3952, 2;
	add.u32 	%r3980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3952, 19;
	shr.b32 	%rhs, %r3952, 13;
	add.u32 	%r3981, %lhs, %rhs;
	}
	xor.b32  	%r3982, %r3981, %r3980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3952, 10;
	shr.b32 	%rhs, %r3952, 22;
	add.u32 	%r3983, %lhs, %rhs;
	}
	xor.b32  	%r3984, %r3982, %r3983;
	xor.b32  	%r3985, %r3913, %r3874;
	and.b32  	%r3986, %r3952, %r3985;
	not.b32 	%r3987, %r3985;
	and.b32  	%r3988, %r3874, %r3987;
	or.b32  	%r3989, %r3986, %r3988;
	add.s32 	%r3990, %r3978, %r3989;
	add.s32 	%r3991, %r3990, %r3984;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3419, 25;
	shr.b32 	%rhs, %r3419, 7;
	add.u32 	%r3992, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3419, 14;
	shr.b32 	%rhs, %r3419, 18;
	add.u32 	%r3993, %lhs, %rhs;
	}
	shr.u32 	%r3994, %r3419, 3;
	xor.b32  	%r3995, %r3992, %r3994;
	xor.b32  	%r3996, %r3995, %r3993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3926, 15;
	shr.b32 	%rhs, %r3926, 17;
	add.u32 	%r3997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3926, 13;
	shr.b32 	%rhs, %r3926, 19;
	add.u32 	%r3998, %lhs, %rhs;
	}
	shr.u32 	%r3999, %r3926, 10;
	xor.b32  	%r4000, %r3997, %r3999;
	xor.b32  	%r4001, %r4000, %r3998;
	add.s32 	%r4002, %r3731, %r3380;
	add.s32 	%r4003, %r4002, %r3996;
	add.s32 	%r4004, %r4003, %r4001;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3979, 26;
	shr.b32 	%rhs, %r3979, 6;
	add.u32 	%r4005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3979, 21;
	shr.b32 	%rhs, %r3979, 11;
	add.u32 	%r4006, %lhs, %rhs;
	}
	xor.b32  	%r4007, %r4006, %r4005;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3979, 7;
	shr.b32 	%rhs, %r3979, 25;
	add.u32 	%r4008, %lhs, %rhs;
	}
	xor.b32  	%r4009, %r4007, %r4008;
	and.b32  	%r4010, %r3979, %r3940;
	not.b32 	%r4011, %r3979;
	and.b32  	%r4012, %r3901, %r4011;
	or.b32  	%r4013, %r4012, %r4010;
	add.s32 	%r4014, %r4013, %r3862;
	add.s32 	%r4015, %r4014, %r4004;
	add.s32 	%r4016, %r4015, %r4009;
	add.s32 	%r4017, %r4016, %r1794;
	add.s32 	%r4018, %r4017, %r3874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3991, 30;
	shr.b32 	%rhs, %r3991, 2;
	add.u32 	%r4019, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3991, 19;
	shr.b32 	%rhs, %r3991, 13;
	add.u32 	%r4020, %lhs, %rhs;
	}
	xor.b32  	%r4021, %r4020, %r4019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3991, 10;
	shr.b32 	%rhs, %r3991, 22;
	add.u32 	%r4022, %lhs, %rhs;
	}
	xor.b32  	%r4023, %r4021, %r4022;
	xor.b32  	%r4024, %r3952, %r3913;
	and.b32  	%r4025, %r3991, %r4024;
	not.b32 	%r4026, %r4024;
	and.b32  	%r4027, %r3913, %r4026;
	or.b32  	%r4028, %r4025, %r4027;
	add.s32 	%r4029, %r4017, %r4028;
	add.s32 	%r4030, %r4029, %r4023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3458, 25;
	shr.b32 	%rhs, %r3458, 7;
	add.u32 	%r4031, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3458, 14;
	shr.b32 	%rhs, %r3458, 18;
	add.u32 	%r4032, %lhs, %rhs;
	}
	shr.u32 	%r4033, %r3458, 3;
	xor.b32  	%r4034, %r4031, %r4033;
	xor.b32  	%r4035, %r4034, %r4032;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3965, 15;
	shr.b32 	%rhs, %r3965, 17;
	add.u32 	%r4036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3965, 13;
	shr.b32 	%rhs, %r3965, 19;
	add.u32 	%r4037, %lhs, %rhs;
	}
	shr.u32 	%r4038, %r3965, 10;
	xor.b32  	%r4039, %r4036, %r4038;
	xor.b32  	%r4040, %r4039, %r4037;
	add.s32 	%r4041, %r3770, %r3419;
	add.s32 	%r4042, %r4041, %r4035;
	add.s32 	%r4043, %r4042, %r4040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4018, 26;
	shr.b32 	%rhs, %r4018, 6;
	add.u32 	%r4044, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4018, 21;
	shr.b32 	%rhs, %r4018, 11;
	add.u32 	%r4045, %lhs, %rhs;
	}
	xor.b32  	%r4046, %r4045, %r4044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4018, 7;
	shr.b32 	%rhs, %r4018, 25;
	add.u32 	%r4047, %lhs, %rhs;
	}
	xor.b32  	%r4048, %r4046, %r4047;
	and.b32  	%r4049, %r4018, %r3979;
	not.b32 	%r4050, %r4018;
	and.b32  	%r4051, %r3940, %r4050;
	or.b32  	%r4052, %r4051, %r4049;
	add.s32 	%r4053, %r4052, %r3901;
	add.s32 	%r4054, %r4053, %r4043;
	add.s32 	%r4055, %r4054, %r4048;
	add.s32 	%r4056, %r4055, %r1834;
	add.s32 	%r4057, %r4056, %r3913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3497, 25;
	shr.b32 	%rhs, %r3497, 7;
	add.u32 	%r4058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3497, 14;
	shr.b32 	%rhs, %r3497, 18;
	add.u32 	%r4059, %lhs, %rhs;
	}
	shr.u32 	%r4060, %r3497, 3;
	xor.b32  	%r4061, %r4058, %r4060;
	xor.b32  	%r4062, %r4061, %r4059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4004, 15;
	shr.b32 	%rhs, %r4004, 17;
	add.u32 	%r4063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4004, 13;
	shr.b32 	%rhs, %r4004, 19;
	add.u32 	%r4064, %lhs, %rhs;
	}
	shr.u32 	%r4065, %r4004, 10;
	xor.b32  	%r4066, %r4063, %r4065;
	xor.b32  	%r4067, %r4066, %r4064;
	add.s32 	%r4068, %r3809, %r3458;
	add.s32 	%r4069, %r4068, %r4062;
	add.s32 	%r4070, %r4069, %r4067;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4057, 26;
	shr.b32 	%rhs, %r4057, 6;
	add.u32 	%r4071, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4057, 21;
	shr.b32 	%rhs, %r4057, 11;
	add.u32 	%r4072, %lhs, %rhs;
	}
	xor.b32  	%r4073, %r4072, %r4071;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4057, 7;
	shr.b32 	%rhs, %r4057, 25;
	add.u32 	%r4074, %lhs, %rhs;
	}
	xor.b32  	%r4075, %r4073, %r4074;
	and.b32  	%r4076, %r4057, %r4018;
	not.b32 	%r4077, %r4057;
	and.b32  	%r4078, %r3979, %r4077;
	or.b32  	%r4079, %r4078, %r4076;
	add.s32 	%r4080, %r3952, %r3940;
	add.s32 	%r4081, %r4080, %r4079;
	add.s32 	%r4082, %r4081, %r4070;
	add.s32 	%r4083, %r4082, %r4075;
	add.s32 	%r4084, %r4083, %r1874;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3536, 25;
	shr.b32 	%rhs, %r3536, 7;
	add.u32 	%r4085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3536, 14;
	shr.b32 	%rhs, %r3536, 18;
	add.u32 	%r4086, %lhs, %rhs;
	}
	shr.u32 	%r4087, %r3536, 3;
	xor.b32  	%r4088, %r4085, %r4087;
	xor.b32  	%r4089, %r4088, %r4086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4043, 15;
	shr.b32 	%rhs, %r4043, 17;
	add.u32 	%r4090, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4043, 13;
	shr.b32 	%rhs, %r4043, 19;
	add.u32 	%r4091, %lhs, %rhs;
	}
	shr.u32 	%r4092, %r4043, 10;
	xor.b32  	%r4093, %r4090, %r4092;
	xor.b32  	%r4094, %r4093, %r4091;
	add.s32 	%r4095, %r3848, %r3497;
	add.s32 	%r4096, %r4095, %r4089;
	add.s32 	%r4097, %r4096, %r4094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4084, 26;
	shr.b32 	%rhs, %r4084, 6;
	add.u32 	%r4098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4084, 21;
	shr.b32 	%rhs, %r4084, 11;
	add.u32 	%r4099, %lhs, %rhs;
	}
	xor.b32  	%r4100, %r4099, %r4098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4084, 7;
	shr.b32 	%rhs, %r4084, 25;
	add.u32 	%r4101, %lhs, %rhs;
	}
	xor.b32  	%r4102, %r4100, %r4101;
	and.b32  	%r4103, %r4084, %r4057;
	not.b32 	%r4104, %r4084;
	and.b32  	%r4105, %r4018, %r4104;
	or.b32  	%r4106, %r4105, %r4103;
	add.s32 	%r4107, %r3991, %r3979;
	add.s32 	%r4108, %r4107, %r4106;
	add.s32 	%r4109, %r4108, %r4097;
	add.s32 	%r4110, %r4109, %r4102;
	add.s32 	%r4111, %r4110, %r1914;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4111, 26;
	shr.b32 	%rhs, %r4111, 6;
	add.u32 	%r4112, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4111, 21;
	shr.b32 	%rhs, %r4111, 11;
	add.u32 	%r4113, %lhs, %rhs;
	}
	xor.b32  	%r4114, %r4113, %r4112;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4111, 7;
	shr.b32 	%rhs, %r4111, 25;
	add.u32 	%r4115, %lhs, %rhs;
	}
	xor.b32  	%r4116, %r4114, %r4115;
	and.b32  	%r4117, %r4111, %r4084;
	not.b32 	%r4118, %r4111;
	and.b32  	%r4119, %r4057, %r4118;
	or.b32  	%r4120, %r4119, %r4117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 25;
	shr.b32 	%rhs, %r3575, 7;
	add.u32 	%r4121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3575, 14;
	shr.b32 	%rhs, %r3575, 18;
	add.u32 	%r4122, %lhs, %rhs;
	}
	shr.u32 	%r4123, %r3575, 3;
	xor.b32  	%r4124, %r4121, %r4123;
	xor.b32  	%r4125, %r4124, %r4122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4070, 15;
	shr.b32 	%rhs, %r4070, 17;
	add.u32 	%r4126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4070, 13;
	shr.b32 	%rhs, %r4070, 19;
	add.u32 	%r4127, %lhs, %rhs;
	}
	shr.u32 	%r4128, %r4070, 10;
	xor.b32  	%r4129, %r4126, %r4128;
	xor.b32  	%r4130, %r4129, %r4127;
	add.s32 	%r4131, %r3887, %r3536;
	add.s32 	%r4132, %r4131, %r4018;
	add.s32 	%r4133, %r4132, %r4030;
	add.s32 	%r4134, %r4133, %r4116;
	add.s32 	%r4135, %r4134, %r4120;
	add.s32 	%r4136, %r4135, %r4125;
	add.s32 	%r4137, %r4136, %r4130;
	add.s32 	%r4138, %r4137, %r1954;
	xor.b32  	%r4139, %r3991, %r3952;
	and.b32  	%r4140, %r4030, %r4139;
	not.b32 	%r4141, %r4139;
	and.b32  	%r4142, %r3952, %r4141;
	or.b32  	%r4143, %r4140, %r4142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 30;
	shr.b32 	%rhs, %r4030, 2;
	add.u32 	%r4144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 19;
	shr.b32 	%rhs, %r4030, 13;
	add.u32 	%r4145, %lhs, %rhs;
	}
	xor.b32  	%r4146, %r4145, %r4144;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4030, 10;
	shr.b32 	%rhs, %r4030, 22;
	add.u32 	%r4147, %lhs, %rhs;
	}
	xor.b32  	%r4148, %r4146, %r4147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 25;
	shr.b32 	%rhs, %r3614, 7;
	add.u32 	%r4149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3614, 14;
	shr.b32 	%rhs, %r3614, 18;
	add.u32 	%r4150, %lhs, %rhs;
	}
	shr.u32 	%r4151, %r3614, 3;
	xor.b32  	%r4152, %r4149, %r4151;
	xor.b32  	%r4153, %r4152, %r4150;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4097, 15;
	shr.b32 	%rhs, %r4097, 17;
	add.u32 	%r4154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4097, 13;
	shr.b32 	%rhs, %r4097, 19;
	add.u32 	%r4155, %lhs, %rhs;
	}
	shr.u32 	%r4156, %r4097, 10;
	xor.b32  	%r4157, %r4154, %r4156;
	xor.b32  	%r4158, %r4157, %r4155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4138, 26;
	shr.b32 	%rhs, %r4138, 6;
	add.u32 	%r4159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4138, 21;
	shr.b32 	%rhs, %r4138, 11;
	add.u32 	%r4160, %lhs, %rhs;
	}
	xor.b32  	%r4161, %r4160, %r4159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4138, 7;
	shr.b32 	%rhs, %r4138, 25;
	add.u32 	%r4162, %lhs, %rhs;
	}
	xor.b32  	%r4163, %r4161, %r4162;
	and.b32  	%r4164, %r4138, %r4111;
	not.b32 	%r4165, %r4138;
	and.b32  	%r4166, %r4084, %r4165;
	or.b32  	%r4167, %r4166, %r4164;
	add.s32 	%r4168, %r3926, %r3575;
	add.s32 	%r4169, %r4168, %r4143;
	add.s32 	%r4170, %r4169, %r4056;
	add.s32 	%r4171, %r4170, %r4057;
	add.s32 	%r4172, %r4171, %r4148;
	add.s32 	%r4173, %r4172, %r4167;
	add.s32 	%r4174, %r4173, %r4153;
	add.s32 	%r4175, %r4174, %r4158;
	add.s32 	%r4176, %r4175, %r4163;
	ld.const.u32 	%r4177, [K+344];
	setp.ne.s32	%p1, %r4176, %r4177;
	@%p1 bra 	BB0_2;

	ld.param.u32 	%r4182, [search_param_27];
	ld.volatile.global.u32 	%r4178, [%r4182+60];
	add.s32 	%r4179, %r4178, 1;
	st.volatile.global.u32 	[%r4182+60], %r4179;
	shl.b32 	%r4180, %r4178, 2;
	add.s32 	%r4181, %r4182, %r4180;
	st.volatile.global.u32 	[%r4181], %r1;

BB0_2:
	ret;
}


.metadata_section {

.metadata 0 {
	"cl_kernel_attributes",
	"search",
	"vec_type_hint(u) reqd_work_group_size(256,1,1)"
}

} // end of .metadata_section
 