<stg><name>i_relu2</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln58 = icmp eq i3 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln58, label %3, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader1.preheader:0  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="7">
<![CDATA[
.preheader1.preheader:1  %zext_ln61 = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader1.preheader:2  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="4">
<![CDATA[
.preheader1.preheader:3  %zext_ln61_1 = zext i4 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:4  %sub_ln61 = sub i8 %zext_ln61, %zext_ln61_1

]]></Node>
<StgValue><ssdm name="sub_ln61"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:5  %sext_ln61 = sext i8 %sub_ln61 to i9

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:6  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i4 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln59 = icmp eq i4 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln59, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %zext_ln61_2 = zext i4 %j_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %add_ln61 = add i9 %sext_ln61, %zext_ln61_2

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader:2  %trunc_ln61 = trunc i9 %add_ln61 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:3  %p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln61, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln61, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %sext_ln61_1 = sext i10 %tmp_5 to i12

]]></Node>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:6  %sub_ln61_1 = sub i12 %p_shl2_cast, %sext_ln61_1

]]></Node>
<StgValue><ssdm name="sub_ln61_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i4 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln60 = icmp eq i4 %k_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %k = add i4 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln60, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="4">
<![CDATA[
:0  %zext_ln61_3 = zext i4 %k_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln61_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln61_1 = add i12 %sub_ln61_1, %zext_ln61_3

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln61_4 = zext i12 %add_ln61_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln61_4"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [1176 x float]* %input_r, i64 0, i64 %zext_ln61_4

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="11">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="11">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:5  %bitcast_ln61 = bitcast float %input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln61, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="32">
<![CDATA[
:7  %trunc_ln61_1 = trunc i32 %bitcast_ln61 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %icmp_ln61 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %icmp_ln61_1 = icmp eq i23 %trunc_ln61_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6 = fcmp olt float %input_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln61 = or i1 %icmp_ln61_1, %icmp_ln61

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_6 = fcmp olt float %input_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %and_ln61 = and i1 %or_ln61, %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %and_ln61, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="32">
<![CDATA[
:0  store float 0.000000e+00, float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="input_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="i_0" fromId="70" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="br_ln58" to="i_0" fromId="7" toId="8">
</dataflow>
<dataflow id="73" from="i" to="i_0" fromId="11" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="br_ln0" to="i_0" fromId="34" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="75" from="i_0" to="icmp_ln58" fromId="8" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln58" fromId="76" toId="9">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_80" to="empty" fromId="80" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_80" to="empty" fromId="80" toId="10">
</dataflow>
<dataflow id="84" from="i_0" to="i" fromId="8" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_85" to="i" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="icmp_ln58" to="br_ln58" fromId="9" toId="12">
</dataflow>
<dataflow id="89" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_s" fromId="88" toId="13">
</dataflow>
<dataflow id="90" from="i_0" to="tmp_s" fromId="8" toId="13">
</dataflow>
<dataflow id="92" from="StgValue_91" to="tmp_s" fromId="91" toId="13">
</dataflow>
<dataflow id="93" from="tmp_s" to="zext_ln61" fromId="13" toId="14">
</dataflow>
<dataflow id="95" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_2" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="i_0" to="tmp_2" fromId="8" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="tmp_2" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="tmp_2" to="zext_ln61_1" fromId="15" toId="16">
</dataflow>
<dataflow id="100" from="zext_ln61" to="sub_ln61" fromId="14" toId="17">
</dataflow>
<dataflow id="101" from="zext_ln61_1" to="sub_ln61" fromId="16" toId="17">
</dataflow>
<dataflow id="102" from="sub_ln61" to="sext_ln61" fromId="17" toId="18">
</dataflow>
<dataflow id="103" from="StgValue_91" to="j_0" fromId="91" toId="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="br_ln59" to="j_0" fromId="19" toId="21">
</dataflow>
<dataflow id="105" from="j" to="j_0" fromId="24" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln0" to="j_0" fromId="45" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="107" from="j_0" to="icmp_ln59" fromId="21" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_108" to="icmp_ln59" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="78" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_111" to="empty_30" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="StgValue_111" to="empty_30" fromId="111" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_111" to="empty_30" fromId="111" toId="23">
</dataflow>
<dataflow id="115" from="j_0" to="j" fromId="21" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_116" to="j" fromId="116" toId="24">
</dataflow>
<dataflow id="118" from="icmp_ln59" to="br_ln59" fromId="22" toId="25">
</dataflow>
<dataflow id="119" from="j_0" to="zext_ln61_2" fromId="21" toId="26">
</dataflow>
<dataflow id="120" from="sext_ln61" to="add_ln61" fromId="18" toId="27">
</dataflow>
<dataflow id="121" from="zext_ln61_2" to="add_ln61" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="add_ln61" to="trunc_ln61" fromId="27" toId="28">
</dataflow>
<dataflow id="124" from="_ssdm_op_BitConcatenate.i12.i8.i4" to="p_shl2_cast" fromId="123" toId="29">
</dataflow>
<dataflow id="125" from="trunc_ln61" to="p_shl2_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="126" from="StgValue_91" to="p_shl2_cast" fromId="91" toId="29">
</dataflow>
<dataflow id="128" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp_5" fromId="127" toId="30">
</dataflow>
<dataflow id="129" from="add_ln61" to="tmp_5" fromId="27" toId="30">
</dataflow>
<dataflow id="130" from="StgValue_97" to="tmp_5" fromId="97" toId="30">
</dataflow>
<dataflow id="131" from="tmp_5" to="sext_ln61_1" fromId="30" toId="31">
</dataflow>
<dataflow id="132" from="p_shl2_cast" to="sub_ln61_1" fromId="29" toId="32">
</dataflow>
<dataflow id="133" from="sext_ln61_1" to="sub_ln61_1" fromId="31" toId="32">
</dataflow>
<dataflow id="134" from="k" to="k_0" fromId="38" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="br_ln60" to="k_0" fromId="59" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="136" from="StgValue_91" to="k_0" fromId="91" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="br_ln60" to="k_0" fromId="33" toId="35">
</dataflow>
<dataflow id="138" from="k_0" to="icmp_ln60" fromId="35" toId="36">
</dataflow>
<dataflow id="139" from="StgValue_108" to="icmp_ln60" fromId="108" toId="36">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty_31" fromId="78" toId="37">
</dataflow>
<dataflow id="141" from="StgValue_111" to="empty_31" fromId="111" toId="37">
</dataflow>
<dataflow id="142" from="StgValue_111" to="empty_31" fromId="111" toId="37">
</dataflow>
<dataflow id="143" from="StgValue_111" to="empty_31" fromId="111" toId="37">
</dataflow>
<dataflow id="144" from="k_0" to="k" fromId="35" toId="38">
</dataflow>
<dataflow id="145" from="StgValue_116" to="k" fromId="116" toId="38">
</dataflow>
<dataflow id="146" from="icmp_ln60" to="br_ln60" fromId="36" toId="39">
</dataflow>
<dataflow id="147" from="k_0" to="zext_ln61_3" fromId="35" toId="40">
</dataflow>
<dataflow id="148" from="sub_ln61_1" to="add_ln61_1" fromId="32" toId="41">
</dataflow>
<dataflow id="149" from="zext_ln61_3" to="add_ln61_1" fromId="40" toId="41">
</dataflow>
<dataflow id="150" from="add_ln61_1" to="zext_ln61_4" fromId="41" toId="42">
</dataflow>
<dataflow id="151" from="input_r" to="input_addr" fromId="69" toId="43">
</dataflow>
<dataflow id="153" from="StgValue_152" to="input_addr" fromId="152" toId="43">
</dataflow>
<dataflow id="154" from="zext_ln61_4" to="input_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="155" from="input_addr" to="input_load" fromId="43" toId="44">
</dataflow>
<dataflow id="156" from="input_addr" to="input_load" fromId="43" toId="46">
</dataflow>
<dataflow id="157" from="input_load" to="bitcast_ln61" fromId="46" toId="47">
</dataflow>
<dataflow id="159" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="158" toId="48">
</dataflow>
<dataflow id="160" from="bitcast_ln61" to="tmp" fromId="47" toId="48">
</dataflow>
<dataflow id="162" from="StgValue_161" to="tmp" fromId="161" toId="48">
</dataflow>
<dataflow id="164" from="StgValue_163" to="tmp" fromId="163" toId="48">
</dataflow>
<dataflow id="165" from="bitcast_ln61" to="trunc_ln61_1" fromId="47" toId="49">
</dataflow>
<dataflow id="166" from="tmp" to="icmp_ln61" fromId="48" toId="50">
</dataflow>
<dataflow id="168" from="StgValue_167" to="icmp_ln61" fromId="167" toId="50">
</dataflow>
<dataflow id="169" from="trunc_ln61_1" to="icmp_ln61_1" fromId="49" toId="51">
</dataflow>
<dataflow id="171" from="StgValue_170" to="icmp_ln61_1" fromId="170" toId="51">
</dataflow>
<dataflow id="172" from="input_load" to="tmp_6" fromId="46" toId="52">
</dataflow>
<dataflow id="174" from="StgValue_173" to="tmp_6" fromId="173" toId="52">
</dataflow>
<dataflow id="175" from="icmp_ln61_1" to="or_ln61" fromId="51" toId="53">
</dataflow>
<dataflow id="176" from="icmp_ln61" to="or_ln61" fromId="50" toId="53">
</dataflow>
<dataflow id="177" from="input_load" to="tmp_6" fromId="46" toId="54">
</dataflow>
<dataflow id="178" from="StgValue_173" to="tmp_6" fromId="173" toId="54">
</dataflow>
<dataflow id="179" from="or_ln61" to="and_ln61" fromId="53" toId="55">
</dataflow>
<dataflow id="180" from="tmp_6" to="and_ln61" fromId="54" toId="55">
</dataflow>
<dataflow id="181" from="and_ln61" to="br_ln61" fromId="55" toId="56">
</dataflow>
<dataflow id="182" from="StgValue_173" to="store_ln62" fromId="173" toId="57">
</dataflow>
<dataflow id="183" from="input_addr" to="store_ln62" fromId="43" toId="57">
</dataflow>
<dataflow id="184" from="icmp_ln58" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="185" from="icmp_ln59" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="186" from="icmp_ln60" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="187" from="and_ln61" to="StgValue_6" fromId="55" toId="6">
</dataflow>
</dataflows>


</stg>
