#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec  2 18:47:37 2020
# Process ID: 22248
# Current directory: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13776 F:\learning_data\computer_organization\lab30_Risc5CPU\vivado201704\Risc5CPU.xpr
# Log file: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/vivado.log
# Journal file: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.xpr
update_compile_order -fileset sources_1
add_files -norecurse {F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX_MEM.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID_EX.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF_ID.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_4bits.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Bdeal.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MEM_WB.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Forwarding.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RAW_Registers.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ImmGen.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_32bits.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU_tb.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/BranchTest.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RBW_Registers.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode_tb.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU_tb.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/PC.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/InstructionROM.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/add_sel.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MUX.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU_tb.v] -no_script -reset -force -quiet
remove_files  F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU_tb.v
export_ip_user_files -of_objects  [get_files F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ImmGen.v] -no_script -reset -force -quiet
remove_files  F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ImmGen.v
export_ip_user_files -of_objects  [get_files F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU_tb.v] -no_script -reset -force -quiet
remove_files  F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU_tb.v
export_ip_user_files -of_objects  [get_files F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode_tb.v] -no_script -reset -force -quiet
remove_files  F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode_tb.v
add_files -norecurse {F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX_MEM.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ID_EX.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF_ID.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_4bits.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/IF.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/ALU.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Bdeal.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MEM_WB.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Forwarding.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Decode.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/PC.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RAW_Registers.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/adder_32bits.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/BranchTest.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/EX.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/InstructionROM.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/RBW_Registers.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/Risc5CPU_tb.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/add_sel.v F:/learning_data/computer_organization/lab30_Risc5CPU/src/riscv/MUX.v}
update_compile_order -fileset sources_1
reset_run DisplayROM_synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
