<?xml version="1.0"?>
<dblpperson name="Longting Zhu" pid="150/4733" n="4">
<person key="homepages/150/4733" mdate="2014-09-10">
<author pid="150/4733">Longting Zhu</author>
</person>
<r><article key="journals/fgcs/ZhuWJCL18" mdate="2020-02-19">
<author pid="150/4733">Longting Zhu</author>
<author pid="21/1136">Jigang Wu</author>
<author pid="32/10216">Guiyuan Jiang</author>
<author orcid="0000-0002-5807-7268" pid="64/5725-6">Long Chen 0006</author>
<author orcid="0000-0002-8346-2635" pid="74/1907">Siew-Kei Lam</author>
<title>Efficient hybrid multicast approach in wireless data center network.</title>
<pages>27-36</pages>
<year>2018</year>
<volume>83</volume>
<journal>Future Gener. Comput. Syst.</journal>
<ee>https://doi.org/10.1016/j.future.2018.01.012</ee>
<url>db/journals/fgcs/fgcs83.html#ZhuWJCL18</url>
</article>
</r>
<r><inproceedings key="conf/ccgrid/WuZHJ15" mdate="2017-05-24">
<author pid="21/1136">Jigang Wu</author>
<author pid="150/4733">Longting Zhu</author>
<author pid="158/1975">Peilan He</author>
<author pid="32/10216">Guiyuan Jiang</author>
<title>Reconfigurations for Processor Arrays with Faulty Switches and Links.</title>
<pages>141-148</pages>
<year>2015</year>
<booktitle>CCGRID</booktitle>
<ee>https://doi.org/10.1109/CCGrid.2015.47</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/CCGrid.2015.47</ee>
<crossref>conf/ccgrid/2015</crossref>
<url>db/conf/ccgrid/ccgrid2015.html#WuZHJ15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ica3pp/ZhuWJS14" mdate="2017-05-26">
<author pid="150/4733">Longting Zhu</author>
<author pid="21/1136">Jigang Wu</author>
<author pid="32/10216">Guiyuan Jiang</author>
<author pid="56/276">Jizhou Sun</author>
<title>Interconnection Network Reconstruction for Fault-Tolerance of Torus-Connected VLSI Array.</title>
<pages>285-298</pages>
<year>2014</year>
<booktitle>ICA3PP (1)</booktitle>
<ee>https://doi.org/10.1007/978-3-319-11197-1_22</ee>
<crossref>conf/ica3pp/2014-1</crossref>
<url>db/conf/ica3pp/ica3pp2014-1.html#ZhuWJS14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ica3pp/JiangWSZ14" mdate="2017-05-26">
<author pid="32/10216">Guiyuan Jiang</author>
<author pid="21/1136">Jigang Wu</author>
<author pid="56/276">Jizhou Sun</author>
<author pid="150/4733">Longting Zhu</author>
<title>Reducing the Interconnection Length for 3D Fault-Tolerant Processor Arrays.</title>
<pages>497-510</pages>
<year>2014</year>
<booktitle>ICA3PP (1)</booktitle>
<ee>https://doi.org/10.1007/978-3-319-11197-1_38</ee>
<crossref>conf/ica3pp/2014-1</crossref>
<url>db/conf/ica3pp/ica3pp2014-1.html#JiangWSZ14</url>
</inproceedings>
</r>
<coauthors n="6" nc="1">
<co c="0"><na f="c/Chen_0006:Long" pid="64/5725-6">Long Chen 0006</na></co>
<co c="0"><na f="h/He:Peilan" pid="158/1975">Peilan He</na></co>
<co c="0"><na f="j/Jiang:Guiyuan" pid="32/10216">Guiyuan Jiang</na></co>
<co c="0" n="2"><na f="j/Jigang:Wu" pid="21/1136">Wu Jigang</na><na>Jigang Wu</na></co>
<co c="0"><na f="l/Lam:Siew=Kei" pid="74/1907">Siew-Kei Lam</na></co>
<co c="0"><na f="s/Sun:Jizhou" pid="56/276">Jizhou Sun</na></co>
</coauthors>
</dblpperson>

