{"name":"EWM","description":"EWM","groupName":"EWM","baseAddress":"0x400B4000","registers":[{"name":"CTRL","description":"Control Register","addressOffset":0,"size":8,"access":"read-write","resetValue":"0","resetMask":"0xFF","fields":[{"name":"EWMEN","description":"EWM enable.","bitOffset":0,"bitWidth":1,"access":"read-writeOnce","enumeratedValues":[{"name":"DISABLE","description":"EWM module is disabled.","value":0},{"name":"ENABLE","description":"EWM module is enabled.","value":1}]},{"name":"ASSIN","description":"EWM_in's Assertion State Select.","bitOffset":1,"bitWidth":1,"access":"read-writeOnce","enumeratedValues":[{"name":"DISABLE","description":"Default assert state of the EWM_in signal.","value":0},{"name":"ENABLE","description":"Inverts the assert state of EWM_in signal.","value":1}]},{"name":"INEN","description":"Input Enable.","bitOffset":2,"bitWidth":1,"access":"read-writeOnce","enumeratedValues":[{"name":"DISABLE","description":"EWM_in port is disabled.","value":0},{"name":"ENABLE","description":"EWM_in port is enabled.","value":1}]},{"name":"INTEN","description":"Interrupt Enable.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ZERO","description":"Deasserts the interrupt request.","value":0},{"name":"INT_REQ","description":"Generates an interrupt request, when EWM_OUT_b is asserted.","value":1}]}]},{"name":"SERV","description":"Service Register","addressOffset":1,"size":8,"access":"read-write","resetValue":"0","resetMask":"0xFF","fields":[{"name":"SERVICE","description":"SERVICE","bitOffset":0,"bitWidth":8,"access":"read-write"}]},{"name":"CMPL","description":"Compare Low Register","addressOffset":2,"size":8,"access":"read-writeOnce","resetValue":"0","resetMask":"0xFF","fields":[{"name":"COMPAREL","description":"COMPAREL","bitOffset":0,"bitWidth":8,"access":"read-writeOnce"}]},{"name":"CMPH","description":"Compare High Register","addressOffset":3,"size":8,"access":"read-writeOnce","resetValue":"0xFF","resetMask":"0xFF","fields":[{"name":"COMPAREH","description":"COMPAREH","bitOffset":0,"bitWidth":8,"access":"read-writeOnce"}]},{"name":"CLKCTRL","description":"Clock Control Register","addressOffset":4,"size":8,"access":"read-writeOnce","resetValue":"0","resetMask":"0xFF","fields":[{"name":"CLKSEL","description":"CLKSEL","bitOffset":0,"bitWidth":2,"access":"read-writeOnce"}]},{"name":"CLKPRESCALER","description":"Clock Prescaler Register","addressOffset":5,"size":8,"access":"read-writeOnce","resetValue":"0","resetMask":"0xFF","fields":[{"name":"CLK_DIV","description":"CLK_DIV","bitOffset":0,"bitWidth":8,"access":"read-writeOnce"}]}],"addressBlock":{"offset":"0","size":"0x6","usage":"registers"}}