<profile>

<section name = "Vivado HLS Report for 'fc_layer2'" level="0">
<item name = "Date">Mon Jun 18 15:53:15 2018
</item>
<item name = "Version">2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)</item>
<item name = "Project">nnet_stream</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.00, 10.69, 1.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10490, 10490, 10490, 10490, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- fc_layer2_label13">10320, 10320, 86, -, -, 120, no</column>
<column name=" + fc_layer2_label41">84, 84, 4, -, -, 21, no</column>
<column name="- fc_layer2_label11">168, 168, 2, -, -, 84, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 269</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">12, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 239</column>
<column name="Register">-, -, 194, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">4, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="nnet_mac_muladd_1bVr_U220">nnet_mac_muladd_1bVr, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_1bVr_U221">nnet_mac_muladd_1bVr, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_1bVr_U222">nnet_mac_muladd_1bVr, i0 * i1 + i2</column>
<column name="nnet_mac_muladd_1bVr_U223">nnet_mac_muladd_1bVr, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fc_layer2_weights_V_U">fc_layer2_fc_layeh7b, 11, 0, 0, 10080, 11, 1, 110880</column>
<column name="output_V_U">fc_layer2_output_V, 1, 0, 0, 84, 16, 1, 1344</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_6_3_fu_422_p2">+, 0, 0, 15, 7, 3</column>
<column name="i_fu_476_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_2_fu_266_p2">+, 0, 0, 15, 7, 1</column>
<column name="next_mul_fu_254_p2">+, 0, 0, 21, 14, 7</column>
<column name="tmp_16_fu_291_p2">+, 0, 0, 21, 14, 14</column>
<column name="tmp_17_fu_317_p2">+, 0, 0, 21, 14, 14</column>
<column name="tmp_18_fu_385_p2">+, 0, 0, 21, 14, 14</column>
<column name="tmp_19_fu_411_p2">+, 0, 0, 21, 14, 14</column>
<column name="ap_block_state2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_fu_276_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="exitcond2_fu_260_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="exitcond_fu_470_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="tmp_i_fu_491_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="i_6_1_fu_370_p2">or, 0, 0, 14, 7, 2</column>
<column name="i_6_2_fu_396_p2">or, 0, 0, 14, 7, 2</column>
<column name="i_6_s_fu_302_p2">or, 0, 0, 14, 7, 1</column>
<column name="tmp_V_fu_497_p3">select, 0, 0, 15, 1, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fc_layer2_weights_V_address0">15, 3, 14, 42</column>
<column name="fc_layer2_weights_V_address1">15, 3, 14, 42</column>
<column name="i1_reg_243">9, 2, 7, 14</column>
<column name="i4_reg_231">9, 2, 7, 14</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="j_reg_208">9, 2, 7, 14</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="output_V_address0">33, 6, 7, 42</column>
<column name="output_V_address1">33, 6, 7, 42</column>
<column name="output_V_d0">21, 4, 16, 64</column>
<column name="output_V_d1">15, 3, 16, 48</column>
<column name="phi_mul_reg_219">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i1_reg_243">7, 0, 7, 0</column>
<column name="i4_reg_231">7, 0, 7, 0</column>
<column name="i_6_3_reg_618">7, 0, 7, 0</column>
<column name="i_reg_636">7, 0, 7, 0</column>
<column name="j_2_reg_550">7, 0, 7, 0</column>
<column name="j_reg_208">7, 0, 7, 0</column>
<column name="next_mul_reg_542">14, 0, 14, 0</column>
<column name="output_V_addr_6_reg_571">7, 0, 7, 0</column>
<column name="output_V_addr_7_reg_582">6, 0, 7, 1</column>
<column name="output_V_addr_8_reg_603">6, 0, 7, 1</column>
<column name="output_V_addr_9_reg_613">5, 0, 7, 2</column>
<column name="phi_mul_reg_219">14, 0, 14, 0</column>
<column name="tmp_11_cast_reg_555">27, 0, 27, 0</column>
<column name="tmp_13_reg_588">16, 0, 16, 0</column>
<column name="tmp_42_1_reg_593">16, 0, 16, 0</column>
<column name="tmp_42_2_reg_623">16, 0, 16, 0</column>
<column name="tmp_42_3_reg_628">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fc_layer2, return value</column>
<column name="out_V_V_din">out, 16, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="in_V_V_dout">in, 16, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
</table>
</item>
</section>
</profile>
