<!-- HTG-ZRF16 Platform Part0 Pin Map File -->
<part_info part_name="xczu49dr-ffvf1760-2-e">
  <pins>
    <!-- System Clock -->
    <pin index="0" name="CLK_PL_USER_P" iostandard="DIFF_SSTL12" loc="G12"/>
    <pin index="1" name="CLK_PL_USER_N" iostandard="DIFF_SSTL12" loc="G11"/>
    
    <!-- DDR4 SODIMM PL Memory Interface -->
    <pin index="2" name="DDR4_PL_CK0_T" iostandard="DIFF_SSTL12" loc="H24"/>
    <pin index="3" name="DDR4_PL_CK0_C" iostandard="DIFF_SSTL12" loc="H25"/>
    <pin index="4" name="DDR4_PL_CK1_T" iostandard="DIFF_SSTL12" loc="H23"/>
    <pin index="5" name="DDR4_PL_CK1_C" iostandard="DIFF_SSTL12" loc="G23"/>
    <pin index="6" name="DDR4_PL_ACT_N" iostandard="SSTL12" loc="G22"/>
    <pin index="7" name="DDR4_PL_ALERT_N" iostandard="SSTL12" loc="E22"/>
    <pin index="8" name="DDR4_PL_PAR" iostandard="SSTL12" loc="C25"/>
    <pin index="9" name="DDR4_PL_A0" iostandard="SSTL12" loc="B25"/>
    <pin index="10" name="DDR4_PL_A1" iostandard="SSTL12" loc="A24"/>
    <pin index="11" name="DDR4_PL_A2" iostandard="SSTL12" loc="B23"/>
    <pin index="12" name="DDR4_PL_A3" iostandard="SSTL12" loc="A25"/>
    <pin index="13" name="DDR4_PL_A4" iostandard="SSTL12" loc="C24"/>
    <pin index="14" name="DDR4_PL_A5" iostandard="SSTL12" loc="F23"/>
    <pin index="15" name="DDR4_PL_A6" iostandard="SSTL12" loc="D24"/>
    <pin index="16" name="DDR4_PL_A7" iostandard="SSTL12" loc="B22"/>
    <pin index="17" name="DDR4_PL_A8" iostandard="SSTL12" loc="A23"/>
    <pin index="18" name="DDR4_PL_A9" iostandard="SSTL12" loc="C23"/>
    <pin index="19" name="DDR4_PL_A10" iostandard="SSTL12" loc="B26"/>
    <pin index="20" name="DDR4_PL_A11" iostandard="SSTL12" loc="F24"/>
    <pin index="21" name="DDR4_PL_A12" iostandard="SSTL12" loc="A22"/>
    <pin index="22" name="DDR4_PL_A13" iostandard="SSTL12" loc="J24"/>
    <pin index="23" name="DDR4_PL_A14" iostandard="SSTL12" loc="G25"/>
    <pin index="24" name="DDR4_PL_A15" iostandard="SSTL12" loc="D26"/>
    <pin index="25" name="DDR4_PL_A16" iostandard="SSTL12" loc="E25"/>
    <pin index="26" name="DDR4_PL_BA0" iostandard="SSTL12" loc="C26"/>
    <pin index="27" name="DDR4_PL_BA1" iostandard="SSTL12" loc="E26"/>
    <pin index="28" name="DDR4_PL_BG0" iostandard="SSTL12" loc="E24"/>
    <pin index="29" name="DDR4_PL_BG1" iostandard="SSTL12" loc="D23"/>
    <pin index="30" name="DDR4_PL_CS0_N" iostandard="SSTL12" loc="F25"/>
    <pin index="31" name="DDR4_PL_CS1_N" iostandard="SSTL12" loc="K24"/>
    <pin index="32" name="DDR4_PL_CS2_N" iostandard="SSTL12" loc="K22"/>
    <pin index="33" name="DDR4_PL_CS3_N" iostandard="SSTL12" loc="L24"/>
    <pin index="34" name="DDR4_PL_CKE0" iostandard="SSTL12" loc="D22"/>
    <pin index="35" name="DDR4_PL_CKE1" iostandard="SSTL12" loc="F22"/>
    <pin index="36" name="DDR4_PL_ODT0" iostandard="SSTL12" loc="J23"/>
    <pin index="37" name="DDR4_PL_ODT1" iostandard="SSTL12" loc="L23"/>
    <pin index="38" name="DDR4_PL_RST_N" iostandard="SSTL12" loc="P21"/>
    <pin index="39" name="DDR4_PL_EVENT_N" iostandard="SSTL12" loc="J22"/>
    
    <!-- DDR4 SODIMM Data Group 0 -->
    <pin index="40" name="DDR4_PL_DQ0" iostandard="POD12" loc="P17"/>
    <pin index="41" name="DDR4_PL_DQ1" iostandard="POD12" loc="L18"/>
    <pin index="42" name="DDR4_PL_DQ2" iostandard="POD12" loc="L20"/>
    <pin index="43" name="DDR4_PL_DQ3" iostandard="POD12" loc="N20"/>
    <pin index="44" name="DDR4_PL_DQ4" iostandard="POD12" loc="R17"/>
    <pin index="45" name="DDR4_PL_DQ5" iostandard="POD12" loc="M18"/>
    <pin index="46" name="DDR4_PL_DQ6" iostandard="POD12" loc="N19"/>
    <pin index="47" name="DDR4_PL_DQ7" iostandard="POD12" loc="M20"/>
    <pin index="48" name="DDR4_PL_DQS_T0" iostandard="DIFF_POD12" loc="P19"/>
    <pin index="49" name="DDR4_PL_DQS_C0" iostandard="DIFF_POD12" loc="N18"/>
    <pin index="50" name="DDR4_PL_DM_DBI_N0" iostandard="POD12" loc="R20"/>
    
    <!-- DDR4 SODIMM Data Group 1 -->
    <pin index="51" name="DDR4_PL_DQ8" iostandard="POD12" loc="G17"/>
    <pin index="52" name="DDR4_PL_DQ9" iostandard="POD12" loc="H19"/>
    <pin index="53" name="DDR4_PL_DQ10" iostandard="POD12" loc="H21"/>
    <pin index="54" name="DDR4_PL_DQ11" iostandard="POD12" loc="J17"/>
    <pin index="55" name="DDR4_PL_DQ12" iostandard="POD12" loc="J19"/>
    <pin index="56" name="DDR4_PL_DQ13" iostandard="POD12" loc="F17"/>
    <pin index="57" name="DDR4_PL_DQ14" iostandard="POD12" loc="J18"/>
    <pin index="58" name="DDR4_PL_DQ15" iostandard="POD12" loc="J21"/>
    <pin index="59" name="DDR4_PL_DQS_T1" iostandard="DIFF_POD12" loc="H18"/>
    <pin index="60" name="DDR4_PL_DQS_C1" iostandard="DIFF_POD12" loc="G18"/>
    <pin index="61" name="DDR4_PL_DM_DBI_N1" iostandard="POD12" loc="K21"/>
    
    <!-- DDR4 SODIMM Data Group 2 -->
    <pin index="62" name="DDR4_PL_DQ16" iostandard="POD12" loc="F19"/>
    <pin index="63" name="DDR4_PL_DQ17" iostandard="POD12" loc="D18"/>
    <pin index="64" name="DDR4_PL_DQ18" iostandard="POD12" loc="G21"/>
    <pin index="65" name="DDR4_PL_DQ19" iostandard="POD12" loc="E20"/>
    <pin index="66" name="DDR4_PL_DQ20" iostandard="POD12" loc="F18"/>
    <pin index="67" name="DDR4_PL_DQ21" iostandard="POD12" loc="D19"/>
    <pin index="68" name="DDR4_PL_DQ22" iostandard="POD12" loc="E21"/>
    <pin index="69" name="DDR4_PL_DQ23" iostandard="POD12" loc="F20"/>
    <pin index="70" name="DDR4_PL_DQS_T2" iostandard="DIFF_POD12" loc="E17"/>
    <pin index="71" name="DDR4_PL_DQS_C2" iostandard="DIFF_POD12" loc="D17"/>
    <pin index="72" name="DDR4_PL_DM_DBI_N2" iostandard="POD12" loc="H20"/>
    
    <!-- DDR4 SODIMM Data Group 3 -->
    <pin index="73" name="DDR4_PL_DQ24" iostandard="POD12" loc="B21"/>
    <pin index="74" name="DDR4_PL_DQ25" iostandard="POD12" loc="A18"/>
    <pin index="75" name="DDR4_PL_DQ26" iostandard="POD12" loc="B20"/>
    <pin index="76" name="DDR4_PL_DQ27" iostandard="POD12" loc="A19"/>
    <pin index="77" name="DDR4_PL_DQ28" iostandard="POD12" loc="C19"/>
    <pin index="78" name="DDR4_PL_DQ29" iostandard="POD12" loc="B18"/>
    <pin index="79" name="DDR4_PL_DQ30" iostandard="POD12" loc="A20"/>
    <pin index="80" name="DDR4_PL_DQ31" iostandard="POD12" loc="C18"/>
    <pin index="81" name="DDR4_PL_DQS_T3" iostandard="DIFF_POD12" loc="B17"/>
    <pin index="82" name="DDR4_PL_DQS_C3" iostandard="DIFF_POD12" loc="A17"/>
    <pin index="83" name="DDR4_PL_DM_DBI_N3" iostandard="POD12" loc="D21"/>
    
    <!-- DDR4 SODIMM Data Group 4 -->
    <pin index="84" name="DDR4_PL_DQ32" iostandard="POD12" loc="A29"/>
    <pin index="85" name="DDR4_PL_DQ33" iostandard="POD12" loc="B27"/>
    <pin index="86" name="DDR4_PL_DQ34" iostandard="POD12" loc="B31"/>
    <pin index="87" name="DDR4_PL_DQ35" iostandard="POD12" loc="B32"/>
    <pin index="88" name="DDR4_PL_DQ36" iostandard="POD12" loc="A30"/>
    <pin index="89" name="DDR4_PL_DQ37" iostandard="POD12" loc="A27"/>
    <pin index="90" name="DDR4_PL_DQ38" iostandard="POD12" loc="B30"/>
    <pin index="91" name="DDR4_PL_DQ39" iostandard="POD12" loc="A32"/>
    <pin index="92" name="DDR4_PL_DQS_T4" iostandard="DIFF_POD12" loc="B28"/>
    <pin index="93" name="DDR4_PL_DQS_C4" iostandard="DIFF_POD12" loc="A28"/>
    <pin index="94" name="DDR4_PL_DM_DBI_N4" iostandard="POD12" loc="C30"/>
    
    <!-- DDR4 SODIMM Data Group 5 -->
    <pin index="95" name="DDR4_PL_DQ40" iostandard="POD12" loc="D29"/>
    <pin index="96" name="DDR4_PL_DQ41" iostandard="POD12" loc="E27"/>
    <pin index="97" name="DDR4_PL_DQ42" iostandard="POD12" loc="G28"/>
    <pin index="98" name="DDR4_PL_DQ43" iostandard="POD12" loc="G27"/>
    <pin index="99" name="DDR4_PL_DQ44" iostandard="POD12" loc="C29"/>
    <pin index="100" name="DDR4_PL_DQ45" iostandard="POD12" loc="D27"/>
    <pin index="101" name="DDR4_PL_DQ46" iostandard="POD12" loc="F29"/>
    <pin index="102" name="DDR4_PL_DQ47" iostandard="POD12" loc="E29"/>
    <pin index="103" name="DDR4_PL_DQS_T5" iostandard="DIFF_POD12" loc="F27"/>
    <pin index="104" name="DDR4_PL_DQS_C5" iostandard="DIFF_POD12" loc="F28"/>
    <pin index="105" name="DDR4_PL_DM_DBI_N5" iostandard="POD12" loc="F30"/>
    
    <!-- DDR4 SODIMM Data Group 6 -->
    <pin index="106" name="DDR4_PL_DQ48" iostandard="POD12" loc="K26"/>
    <pin index="107" name="DDR4_PL_DQ49" iostandard="POD12" loc="G30"/>
    <pin index="108" name="DDR4_PL_DQ50" iostandard="POD12" loc="H29"/>
    <pin index="109" name="DDR4_PL_DQ51" iostandard="POD12" loc="K29"/>
    <pin index="110" name="DDR4_PL_DQ52" iostandard="POD12" loc="J29"/>
    <pin index="111" name="DDR4_PL_DQ53" iostandard="POD12" loc="J26"/>
    <pin index="112" name="DDR4_PL_DQ54" iostandard="POD12" loc="H28"/>
    <pin index="113" name="DDR4_PL_DQ55" iostandard="POD12" loc="H30"/>
    <pin index="114" name="DDR4_PL_DQS_T6" iostandard="DIFF_POD12" loc="J27"/>
    <pin index="115" name="DDR4_PL_DQS_C6" iostandard="DIFF_POD12" loc="J28"/>
    <pin index="116" name="DDR4_PL_DM_DBI_N6" iostandard="POD12" loc="L28"/>
    
    <!-- DDR4 SODIMM Data Group 7 -->
    <pin index="117" name="DDR4_PL_DQ56" iostandard="POD12" loc="M27"/>
    <pin index="118" name="DDR4_PL_DQ57" iostandard="POD12" loc="L25"/>
    <pin index="119" name="DDR4_PL_DQ58" iostandard="POD12" loc="R26"/>
    <pin index="120" name="DDR4_PL_DQ59" iostandard="POD12" loc="N26"/>
    <pin index="121" name="DDR4_PL_DQ60" iostandard="POD12" loc="K25"/>
    <pin index="122" name="DDR4_PL_DQ61" iostandard="POD12" loc="M26"/>
    <pin index="123" name="DDR4_PL_DQ62" iostandard="POD12" loc="R25"/>
    <pin index="124" name="DDR4_PL_DQ63" iostandard="POD12" loc="M28"/>
    <pin index="125" name="DDR4_PL_DQS_T7" iostandard="DIFF_POD12" loc="N25"/>
    <pin index="126" name="DDR4_PL_DQS_C7" iostandard="DIFF_POD12" loc="M25"/>
    <pin index="127" name="DDR4_PL_DM_DBI_N7" iostandard="POD12" loc="R27"/>
    
    <!-- DDR4 SODIMM Data Group 8 (ECC) -->
    <pin index="128" name="DDR4_PL_DQ64" iostandard="POD12" loc="N21"/>
    <pin index="129" name="DDR4_PL_DQ65" iostandard="POD12" loc="M22"/>
    <pin index="130" name="DDR4_PL_DQ66" iostandard="POD12" loc="P23"/>
    <pin index="131" name="DDR4_PL_DQ67" iostandard="POD12" loc="N23"/>
    <pin index="132" name="DDR4_PL_DQ68" iostandard="POD12" loc="M21"/>
    <pin index="133" name="DDR4_PL_DQ69" iostandard="POD12" loc="R22"/>
    <pin index="134" name="DDR4_PL_DQ70" iostandard="POD12" loc="M23"/>
    <pin index="135" name="DDR4_PL_DQ71" iostandard="POD12" loc="N24"/>
    <pin index="136" name="DDR4_PL_DQS_T8" iostandard="DIFF_POD12" loc="R24"/>
    <pin index="137" name="DDR4_PL_DQS_C8" iostandard="DIFF_POD12" loc="P24"/>
    <pin index="138" name="DDR4_PL_DM_DBI_N8" iostandard="POD12" loc="R21"/>
    
    <!-- DDR4 SODIMM System Clock -->
    <pin index="139" name="SYS_CLK_DDR4_PL_P" iostandard="DIFF_SSTL12" loc="H26"/>
    <pin index="140" name="SYS_CLK_DDR4_PL_N" iostandard="DIFF_SSTL12" loc="G26"/>
    
    <!-- ADC224 Interface -->
    <pin index="201" name="ADC_IN0_224_P" iostandard="ANALOG" loc="AU5"/>
    <pin index="202" name="ADC_IN0_224_N" iostandard="ANALOG" loc="AU4"/>
    <pin index="203" name="ADC_IN1_224_P" iostandard="ANALOG" loc="AU2"/>
    <pin index="204" name="ADC_IN1_224_N" iostandard="ANALOG" loc="AU1"/>
    <pin index="205" name="ADC_IN2_224_P" iostandard="ANALOG" loc="AR5"/>
    <pin index="206" name="ADC_IN2_224_N" iostandard="ANALOG" loc="AR4"/>
    <pin index="207" name="ADC_IN3_224_P" iostandard="ANALOG" loc="AR2"/>
    <pin index="208" name="ADC_IN3_224_N" iostandard="ANALOG" loc="AR1"/>
    <pin index="209" name="ADC_224_REFCLK_P" iostandard="LVDS" loc="BA3"/>
    <pin index="210" name="ADC_224_REFCLK_N" iostandard="LVDS" loc="BB3"/>
    
    <!-- ADC225 Interface -->
    <pin index="211" name="ADC_IN0_225_P" iostandard="ANALOG" loc="AN5"/>
    <pin index="212" name="ADC_IN0_225_N" iostandard="ANALOG" loc="AN4"/>
    <pin index="213" name="ADC_IN1_225_P" iostandard="ANALOG" loc="AN2"/>
    <pin index="214" name="ADC_IN1_225_N" iostandard="ANALOG" loc="AN1"/>
    <pin index="215" name="ADC_IN2_225_P" iostandard="ANALOG" loc="AL5"/>
    <pin index="216" name="ADC_IN2_225_N" iostandard="ANALOG" loc="AL4"/>
    <pin index="217" name="ADC_IN3_225_P" iostandard="ANALOG" loc="AL2"/>
    <pin index="218" name="ADC_IN3_225_N" iostandard="ANALOG" loc="AL1"/>
    <pin index="219" name="ADC_225_REFCLK_P" iostandard="LVDS" loc="AW4"/>
    <pin index="220" name="ADC_225_REFCLK_N" iostandard="LVDS" loc="AY4"/>
    
    <!-- ADC226 Interface -->
    <pin index="221" name="ADC_IN0_226_P" iostandard="ANALOG" loc="AJ5"/>
    <pin index="222" name="ADC_IN0_226_N" iostandard="ANALOG" loc="AJ4"/>
    <pin index="223" name="ADC_IN1_226_P" iostandard="ANALOG" loc="AJ2"/>
    <pin index="224" name="ADC_IN1_226_N" iostandard="ANALOG" loc="AJ1"/>
    <pin index="225" name="ADC_IN2_226_P" iostandard="ANALOG" loc="AG5"/>
    <pin index="226" name="ADC_IN2_226_N" iostandard="ANALOG" loc="AG4"/>
    <pin index="227" name="ADC_IN3_226_P" iostandard="ANALOG" loc="AG2"/>
    <pin index="228" name="ADC_IN3_226_N" iostandard="ANALOG" loc="AG1"/>
    <pin index="229" name="ADC_226_REFCLK_P" iostandard="LVDS" loc="BA5"/>
    <pin index="230" name="ADC_226_REFCLK_N" iostandard="LVDS" loc="BB5"/>
    
    <!-- ADC227 Interface -->
    <pin index="231" name="ADC_IN0_227_P" iostandard="ANALOG" loc="AE5"/>
    <pin index="232" name="ADC_IN0_227_N" iostandard="ANALOG" loc="AE4"/>
    <pin index="233" name="ADC_IN1_227_P" iostandard="ANALOG" loc="AE2"/>
    <pin index="234" name="ADC_IN1_227_N" iostandard="ANALOG" loc="AE1"/>
    <pin index="235" name="ADC_IN2_227_P" iostandard="ANALOG" loc="AC5"/>
    <pin index="236" name="ADC_IN2_227_N" iostandard="ANALOG" loc="AC4"/>
    <pin index="237" name="ADC_IN3_227_P" iostandard="ANALOG" loc="AC2"/>
    <pin index="238" name="ADC_IN3_227_N" iostandard="ANALOG" loc="AC1"/>
    <pin index="239" name="ADC_227_REFCLK_P" iostandard="LVDS" loc="AW6"/>
    <pin index="240" name="ADC_227_REFCLK_N" iostandard="LVDS" loc="AY6"/>
    
    <!-- DAC228 Interface -->
    <pin index="241" name="DAC_VOUT0_228_P" iostandard="ANALOG" loc="Y5"/>
    <pin index="242" name="DAC_VOUT0_228_N" iostandard="ANALOG" loc="Y4"/>
    <pin index="243" name="DAC_VOUT1_228_P" iostandard="ANALOG" loc="Y2"/>
    <pin index="244" name="DAC_VOUT1_228_N" iostandard="ANALOG" loc="Y1"/>
    <pin index="245" name="DAC_VOUT2_228_P" iostandard="ANALOG" loc="V5"/>
    <pin index="246" name="DAC_VOUT2_228_N" iostandard="ANALOG" loc="V4"/>
    <pin index="247" name="DAC_VOUT3_228_P" iostandard="ANALOG" loc="V2"/>
    <pin index="248" name="DAC_VOUT3_228_N" iostandard="ANALOG" loc="V1"/>
    <pin index="249" name="DAC_228_REFCLK_P" iostandard="LVDS" loc="B3"/>
    <pin index="250" name="DAC_228_REFCLK_N" iostandard="LVDS" loc="A3"/>
    <pin index="251" name="DAC_228_SYSREF_P" iostandard="LVDS" loc="D2"/>
    <pin index="252" name="DAC_228_SYSREF_N" iostandard="LVDS" loc="D1"/>
    
    <!-- DAC229 Interface -->
    <pin index="253" name="DAC_VOUT0_229_P" iostandard="ANALOG" loc="T5"/>
    <pin index="254" name="DAC_VOUT0_229_N" iostandard="ANALOG" loc="T4"/>
    <pin index="255" name="DAC_VOUT1_229_P" iostandard="ANALOG" loc="T2"/>
    <pin index="256" name="DAC_VOUT1_229_N" iostandard="ANALOG" loc="T1"/>
    <pin index="257" name="DAC_VOUT2_229_P" iostandard="ANALOG" loc="P5"/>
    <pin index="258" name="DAC_VOUT2_229_N" iostandard="ANALOG" loc="P4"/>
    <pin index="259" name="DAC_VOUT3_229_P" iostandard="ANALOG" loc="P2"/>
    <pin index="260" name="DAC_VOUT3_229_N" iostandard="ANALOG" loc="P1"/>
    <pin index="261" name="DAC_229_REFCLK_P" iostandard="LVDS" loc="D4"/>
    <pin index="262" name="DAC_229_REFCLK_N" iostandard="LVDS" loc="C4"/>
    
    <!-- DAC230 Interface -->
    <pin index="263" name="DAC_VOUT0_230_P" iostandard="ANALOG" loc="M5"/>
    <pin index="264" name="DAC_VOUT0_230_N" iostandard="ANALOG" loc="M4"/>
    <pin index="265" name="DAC_VOUT1_230_P" iostandard="ANALOG" loc="M2"/>
    <pin index="266" name="DAC_VOUT1_230_N" iostandard="ANALOG" loc="M1"/>
    <pin index="267" name="DAC_VOUT2_230_P" iostandard="ANALOG" loc="K5"/>
    <pin index="268" name="DAC_VOUT2_230_N" iostandard="ANALOG" loc="K4"/>
    <pin index="269" name="DAC_VOUT3_230_P" iostandard="ANALOG" loc="K2"/>
    <pin index="270" name="DAC_VOUT3_230_N" iostandard="ANALOG" loc="K1"/>
    <pin index="271" name="DAC_230_REFCLK_P" iostandard="LVDS" loc="B5"/>
    <pin index="272" name="DAC_230_REFCLK_N" iostandard="LVDS" loc="A5"/>
    
    <!-- DAC231 Interface -->
    <pin index="273" name="DAC_VOUT0_231_P" iostandard="ANALOG" loc="H5"/>
    <pin index="274" name="DAC_VOUT0_231_N" iostandard="ANALOG" loc="H4"/>
    <pin index="275" name="DAC_VOUT1_231_P" iostandard="ANALOG" loc="H2"/>
    <pin index="276" name="DAC_VOUT1_231_N" iostandard="ANALOG" loc="H1"/>
    <pin index="277" name="DAC_VOUT2_231_P" iostandard="ANALOG" loc="F5"/>
    <pin index="278" name="DAC_VOUT2_231_N" iostandard="ANALOG" loc="F4"/>
    <pin index="279" name="DAC_VOUT3_231_P" iostandard="ANALOG" loc="F2"/>
    <pin index="280" name="DAC_VOUT3_231_N" iostandard="ANALOG" loc="F1"/>
    <pin index="281" name="DAC_231_REFCLK_P" iostandard="LVDS" loc="D6"/>
    <pin index="282" name="DAC_231_REFCLK_N" iostandard="LVDS" loc="C6"/>
    
    <!-- QSFP28 Port A -->
    <pin index="283" name="QSFP28_A_TX1_P" iostandard="GTYE4_TXOUTCLK" loc="K38"/>
    <pin index="284" name="QSFP28_A_TX1_N" iostandard="GTYE4_TXOUTCLK" loc="K39"/>
    <pin index="285" name="QSFP28_A_TX2_P" iostandard="GTYE4_TXOUTCLK" loc="H38"/>
    <pin index="286" name="QSFP28_A_TX2_N" iostandard="GTYE4_TXOUTCLK" loc="H39"/>
    <pin index="287" name="QSFP28_A_TX3_P" iostandard="GTYE4_TXOUTCLK" loc="J36"/>
    <pin index="288" name="QSFP28_A_TX3_N" iostandard="GTYE4_TXOUTCLK" loc="J37"/>
    <pin index="289" name="QSFP28_A_TX4_P" iostandard="GTYE4_TXOUTCLK" loc="G36"/>
    <pin index="290" name="QSFP28_A_TX4_N" iostandard="GTYE4_TXOUTCLK" loc="G37"/>
    <pin index="291" name="QSFP28_A_RX1_P" iostandard="GTYE4_RXGND" loc="L41"/>
    <pin index="292" name="QSFP28_A_RX1_N" iostandard="GTYE4_RXGND" loc="L42"/>
    <pin index="293" name="QSFP28_A_RX2_P" iostandard="GTYE4_RXGND" loc="G41"/>
    <pin index="294" name="QSFP28_A_RX2_N" iostandard="GTYE4_RXGND" loc="G42"/>
    <pin index="295" name="QSFP28_A_RX3_P" iostandard="GTYE4_RXGND" loc="J41"/>
    <pin index="296" name="QSFP28_A_RX3_N" iostandard="GTYE4_RXGND" loc="J42"/>
    <pin index="297" name="QSFP28_A_RX4_P" iostandard="GTYE4_RXGND" loc="F39"/>
    <pin index="298" name="QSFP28_A_RX4_N" iostandard="GTYE4_RXGND" loc="F40"/>
    <pin index="299" name="QSFP28_A_IntL" iostandard="LVCMOS18" loc="F13"/>
    <pin index="300" name="QSFP28_A_LPMode" iostandard="LVCMOS18" loc="B16"/>
    <pin index="301" name="QSFP28_A_ModPrsL" iostandard="LVCMOS18" loc="E14"/>
    <pin index="302" name="QSFP28_A_RESET_L" iostandard="LVCMOS18" loc="AT10"/>
    <pin index="303" name="GTY_130_REFCLK_P" iostandard="DIFF_SSTL12" loc="P34"/>
    <pin index="304" name="GTY_130_REFCLK_N" iostandard="DIFF_SSTL12" loc="P35"/>
    
    <!-- QSFP28 Port B -->
    <pin index="305" name="QSFP28_B_TX1_P" iostandard="GTYE4_TXOUTCLK" loc="F34"/>
    <pin index="306" name="QSFP28_B_TX1_N" iostandard="GTYE4_TXOUTCLK" loc="F35"/>
    <pin index="307" name="QSFP28_B_TX2_P" iostandard="GTYE4_TXOUTCLK" loc="C36"/>
    <pin index="308" name="QSFP28_B_TX2_N" iostandard="GTYE4_TXOUTCLK" loc="C37"/>
    <pin index="309" name="QSFP28_B_TX3_P" iostandard="GTYE4_TXOUTCLK" loc="E36"/>
    <pin index="310" name="QSFP28_B_TX3_N" iostandard="GTYE4_TXOUTCLK" loc="E37"/>
    <pin index="311" name="QSFP28_B_TX4_P" iostandard="GTYE4_TXOUTCLK" loc="A36"/>
    <pin index="312" name="QSFP28_B_TX4_N" iostandard="GTYE4_TXOUTCLK" loc="A37"/>
    <pin index="313" name="QSFP28_B_RX1_P" iostandard="GTYE4_RXGND" loc="E41"/>
    <pin index="314" name="QSFP28_B_RX1_N" iostandard="GTYE4_RXGND" loc="E42"/>
    <pin index="315" name="QSFP28_B_RX2_P" iostandard="GTYE4_RXGND" loc="C41"/>
    <pin index="316" name="QSFP28_B_RX2_N" iostandard="GTYE4_RXGND" loc="C42"/>
    <pin index="317" name="QSFP28_B_RX3_P" iostandard="GTYE4_RXGND" loc="D39"/>
    <pin index="318" name="QSFP28_B_RX3_N" iostandard="GTYE4_RXGND" loc="D40"/>
    <pin index="319" name="QSFP28_B_RX4_P" iostandard="GTYE4_RXGND" loc="B39"/>
    <pin index="320" name="QSFP28_B_RX4_N" iostandard="GTYE4_RXGND" loc="B40"/>
    <pin index="321" name="QSFP28_B_IntL" iostandard="LVCMOS18" loc="E12"/>
    <pin index="322" name="QSFP28_B_LPMode" iostandard="LVCMOS18" loc="F12"/>
    <pin index="323" name="QSFP28_B_ModPrsL" iostandard="LVCMOS18" loc="B15"/>
    <pin index="324" name="QSFP28_B_RESET_L" iostandard="LVCMOS18" loc="AP10"/>
    <pin index="325" name="GTY_131_REFCLK_P" iostandard="DIFF_SSTL12" loc="K34"/>
    <pin index="326" name="GTY_131_REFCLK_N" iostandard="DIFF_SSTL12" loc="K35"/>

    <!-- FMC+ High Pin Count Connector -->
    <!-- LA (Low-speed, Analog) signals -->
    <pin index="327" name="FMC_PL_LA[0]_CC_P" iostandard="LVDS" loc="AP26"/>
    <pin index="328" name="FMC_PL_LA[0]_CC_N" iostandard="LVDS" loc="AR26"/>
    <pin index="329" name="FMC_PL_LA[1]_CC_P" iostandard="LVDS" loc="AT23"/>
    <pin index="330" name="FMC_PL_LA[1]_CC_N" iostandard="LVDS" loc="AT24"/>
    <pin index="331" name="FMC_PL_LA[2]_P" iostandard="LVDS" loc="AJ22"/>
    <pin index="332" name="FMC_PL_LA[2]_N" iostandard="LVDS" loc="AK22"/>
    <pin index="333" name="FMC_PL_LA[3]_P" iostandard="LVDS" loc="AT22"/>
    <pin index="334" name="FMC_PL_LA[3]_N" iostandard="LVDS" loc="AU22"/>
    <pin index="335" name="FMC_PL_LA[4]_P" iostandard="LVDS" loc="AY22"/>
    <pin index="336" name="FMC_PL_LA[4]_N" iostandard="LVDS" loc="BA22"/>
    <pin index="337" name="FMC_PL_LA[5]_P" iostandard="LVDS" loc="AU23"/>
    <pin index="338" name="FMC_PL_LA[5]_N" iostandard="LVDS" loc="AV23"/>
    <pin index="339" name="FMC_PL_LA[6]_P" iostandard="LVDS" loc="AY24"/>
    <pin index="340" name="FMC_PL_LA[6]_N" iostandard="LVDS" loc="AY25"/>
    <pin index="341" name="FMC_PL_LA[7]_P" iostandard="LVDS" loc="AU25"/>
    <pin index="342" name="FMC_PL_LA[7]_N" iostandard="LVDS" loc="AV25"/>
    <pin index="343" name="FMC_PL_LA[8]_P" iostandard="LVDS" loc="BA23"/>
    <pin index="344" name="FMC_PL_LA[8]_N" iostandard="LVDS" loc="BA24"/>
    <pin index="345" name="FMC_PL_LA[9]_P" iostandard="LVDS" loc="AR25"/>
    <pin index="346" name="FMC_PL_LA[9]_N" iostandard="LVDS" loc="AT25"/>
    <pin index="347" name="FMC_PL_LA[10]_P" iostandard="LVDS" loc="AN24"/>
    <pin index="348" name="FMC_PL_LA[10]_N" iostandard="LVDS" loc="AN25"/>
    <pin index="349" name="FMC_PL_LA[11]_P" iostandard="LVDS" loc="AL24"/>
    <pin index="350" name="FMC_PL_LA[11]_N" iostandard="LVDS" loc="AM25"/>
    <pin index="351" name="FMC_PL_LA[12]_P" iostandard="LVDS" loc="AM26"/>
    <pin index="352" name="FMC_PL_LA[12]_N" iostandard="LVDS" loc="AN26"/>
    <pin index="353" name="FMC_PL_LA[13]_P" iostandard="LVDS" loc="AK25"/>
    <pin index="354" name="FMC_PL_LA[13]_N" iostandard="LVDS" loc="AL25"/>
    <pin index="355" name="FMC_PL_LA[14]_P" iostandard="LVDS" loc="AJ26"/>
    <pin index="356" name="FMC_PL_LA[14]_N" iostandard="LVDS" loc="AK26"/>
    <pin index="357" name="FMC_PL_LA[15]_P" iostandard="LVDS" loc="AJ23"/>
    <pin index="358" name="FMC_PL_LA[15]_N" iostandard="LVDS" loc="AK24"/>
    <pin index="359" name="FMC_PL_LA[16]_P" iostandard="LVDS" loc="AL23"/>
    <pin index="360" name="FMC_PL_LA[16]_N" iostandard="LVDS" loc="AM23"/>
    <pin index="361" name="FMC_PL_LA[17]_CC_P" iostandard="LVDS" loc="AP18"/>
    <pin index="362" name="FMC_PL_LA[17]_CC_N" iostandard="LVDS" loc="AP17"/>
    <pin index="363" name="FMC_PL_LA[18]_CC_P" iostandard="LVDS" loc="AN21"/>
    <pin index="364" name="FMC_PL_LA[18]_CC_N" iostandard="LVDS" loc="AN20"/>
    <pin index="365" name="FMC_PL_LA[19]_P" iostandard="LVDS" loc="AL18"/>
    <pin index="366" name="FMC_PL_LA[19]_N" iostandard="LVDS" loc="AL17"/>
    <pin index="367" name="FMC_PL_LA[20]_P" iostandard="LVDS" loc="AM18"/>
    <pin index="368" name="FMC_PL_LA[20]_N" iostandard="LVDS" loc="AN18"/>
    <pin index="369" name="FMC_PL_LA[21]_P" iostandard="LVDS" loc="AY20"/>
    <pin index="370" name="FMC_PL_LA[21]_N" iostandard="LVDS" loc="BA20"/>
    <pin index="371" name="FMC_PL_LA[22]_P" iostandard="LVDS" loc="BA18"/>
    <pin index="372" name="FMC_PL_LA[22]_N" iostandard="LVDS" loc="BB18"/>
    <pin index="373" name="FMC_PL_LA[23]_P" iostandard="LVDS" loc="AY19"/>
    <pin index="374" name="FMC_PL_LA[23]_N" iostandard="LVDS" loc="BA19"/>
    <pin index="375" name="FMC_PL_LA[24]_P" iostandard="LVDS" loc="AU21"/>
    <pin index="376" name="FMC_PL_LA[24]_N" iostandard="LVDS" loc="AU20"/>
    <pin index="377" name="FMC_PL_LA[25]_P" iostandard="LVDS" loc="AT18"/>
    <pin index="378" name="FMC_PL_LA[25]_N" iostandard="LVDS" loc="AU18"/>
    <pin index="379" name="FMC_PL_LA[26]_P" iostandard="LVDS" loc="AV19"/>
    <pin index="380" name="FMC_PL_LA[26]_N" iostandard="LVDS" loc="AW19"/>
    <pin index="381" name="FMC_PL_LA[27]_P" iostandard="LVDS" loc="AW21"/>
    <pin index="382" name="FMC_PL_LA[27]_N" iostandard="LVDS" loc="AY21"/>
    <pin index="383" name="FMC_PL_LA[28]_P" iostandard="LVDS" loc="AM21"/>
    <pin index="384" name="FMC_PL_LA[28]_N" iostandard="LVDS" loc="AM20"/>
    <pin index="385" name="FMC_PL_LA[29]_P" iostandard="LVDS" loc="AT20"/>
    <pin index="386" name="FMC_PL_LA[29]_N" iostandard="LVDS" loc="AT19"/>
    <pin index="387" name="FMC_PL_LA[30]_P" iostandard="LVDS" loc="AK21"/>
    <pin index="388" name="FMC_PL_LA[30]_N" iostandard="LVDS" loc="AK20"/>
    <pin index="389" name="FMC_PL_LA[31]_P" iostandard="LVDS" loc="AK19"/>
    <pin index="390" name="FMC_PL_LA[31]_N" iostandard="LVDS" loc="AL19"/>
    <pin index="391" name="FMC_PL_LA[32]_P" iostandard="LVDS" loc="AH18"/>
    <pin index="392" name="FMC_PL_LA[32]_N" iostandard="LVDS" loc="AJ18"/>
    <pin index="393" name="FMC_PL_LA[33]_P" iostandard="LVDS" loc="AJ17"/>
    <pin index="394" name="FMC_PL_LA[33]_N" iostandard="LVDS" loc="AK17"/>
    
    <!-- HA (High-speed, Analog) signals -->
    <pin index="395" name="FMC_PL_HA[0]_CC_P" iostandard="LVDS" loc="AT15"/>
    <pin index="396" name="FMC_PL_HA[0]_CC_N" iostandard="LVDS" loc="AU15"/>
    <pin index="397" name="FMC_PL_HA[1]_CC_P" iostandard="LVDS" loc="AT13"/>
    <pin index="398" name="FMC_PL_HA[1]_CC_N" iostandard="LVDS" loc="AU13"/>
    <pin index="399" name="FMC_PL_HA[2]_P" iostandard="LVDS" loc="AN13"/>
    <pin index="400" name="FMC_PL_HA[2]_N" iostandard="LVDS" loc="AP13"/>
    <pin index="401" name="FMC_PL_HA[3]_P" iostandard="LVDS" loc="BB13"/>
    <pin index="402" name="FMC_PL_HA[3]_N" iostandard="LVDS" loc="BB12"/>
    <pin index="403" name="FMC_PL_HA[4]_P" iostandard="LVDS" loc="AY17"/>
    <pin index="404" name="FMC_PL_HA[4]_N" iostandard="LVDS" loc="AY16"/>
    <pin index="405" name="FMC_PL_HA[5]_P" iostandard="LVDS" loc="AY15"/>
    <pin index="406" name="FMC_PL_HA[5]_N" iostandard="LVDS" loc="AY14"/>
    <pin index="407" name="FMC_PL_HA[6]_P" iostandard="LVDS" loc="BA15"/>
    <pin index="408" name="FMC_PL_HA[6]_N" iostandard="LVDS" loc="BA14"/>
    <pin index="409" name="FMC_PL_HA[7]_P" iostandard="LVDS" loc="BA17"/>
    <pin index="410" name="FMC_PL_HA[7]_N" iostandard="LVDS" loc="BB17"/>
    <pin index="411" name="FMC_PL_HA[8]_P" iostandard="LVDS" loc="AR14"/>
    <pin index="412" name="FMC_PL_HA[8]_N" iostandard="LVDS" loc="AT14"/>
    <pin index="413" name="FMC_PL_HA[9]_P" iostandard="LVDS" loc="AW17"/>
    <pin index="414" name="FMC_PL_HA[9]_N" iostandard="LVDS" loc="AW16"/>
    <pin index="415" name="FMC_PL_HA[10]_P" iostandard="LVDS" loc="AM16"/>
    <pin index="416" name="FMC_PL_HA[10]_N" iostandard="LVDS" loc="AN15"/>
    <pin index="417" name="FMC_PL_HA[11]_P" iostandard="LVDS" loc="AR16"/>
    <pin index="418" name="FMC_PL_HA[11]_N" iostandard="LVDS" loc="AR15"/>
    <pin index="419" name="FMC_PL_HA[12]_P" iostandard="LVDS" loc="AN16"/>
    <pin index="420" name="FMC_PL_HA[12]_N" iostandard="LVDS" loc="AP16"/>
    <pin index="421" name="FMC_PL_HA[13]_P" iostandard="LVDS" loc="AL14"/>
    <pin index="422" name="FMC_PL_HA[13]_N" iostandard="LVDS" loc="AM13"/>
    <pin index="423" name="FMC_PL_HA[14]_P" iostandard="LVDS" loc="AJ14"/>
    <pin index="424" name="FMC_PL_HA[14]_N" iostandard="LVDS" loc="AK14"/>
    <pin index="425" name="FMC_PL_HA[15]_P" iostandard="LVDS" loc="AK16"/>
    <pin index="426" name="FMC_PL_HA[15]_N" iostandard="LVDS" loc="AK15"/>
    <pin index="427" name="FMC_PL_HA[16]_P" iostandard="LVDS" loc="AL15"/>
    <pin index="428" name="FMC_PL_HA[16]_N" iostandard="LVDS" loc="AM15"/>
    <pin index="429" name="FMC_PL_HA[17]_CC_P" iostandard="LVDS" loc="AU17"/>
    <pin index="430" name="FMC_PL_HA[17]_CC_N" iostandard="LVDS" loc="AU16"/>
    <pin index="431" name="FMC_PL_HA[18]_CC_P" iostandard="LVDS" loc="AV16"/>
    <pin index="432" name="FMC_PL_HA[18]_CC_N" iostandard="LVDS" loc="AV15"/>
    <pin index="433" name="FMC_PL_HA[19]_P" iostandard="LVDS" loc="BB16"/>
    <pin index="434" name="FMC_PL_HA[19]_N" iostandard="LVDS" loc="BB15"/>
    <pin index="435" name="FMC_PL_HA[20]_P" iostandard="LVDS" loc="AV13"/>
    <pin index="436" name="FMC_PL_HA[20]_N" iostandard="LVDS" loc="AW13"/>
    <pin index="437" name="FMC_PL_HA[21]_P" iostandard="LVDS" loc="BA13"/>
    <pin index="438" name="FMC_PL_HA[21]_N" iostandard="LVDS" loc="BA12"/>
    <pin index="439" name="FMC_PL_HA[22]_P" iostandard="LVDS" loc="AV14"/>
    <pin index="440" name="FMC_PL_HA[22]_N" iostandard="LVDS" loc="AW14"/>
    <pin index="441" name="FMC_PL_HA[23]_P" iostandard="LVDS" loc="AR17"/>
    <pin index="442" name="FMC_PL_HA[23]_N" iostandard="LVDS" loc="AT17"/>

    <!-- Serial FMC Links -->
    <pin index="443" name="FMC_PL_DP[0]_C2M_P" iostandard="GTYE4_TXOUTCLK" loc="V38"/>
    <pin index="444" name="FMC_PL_DP[0]_C2M_N" iostandard="GTYE4_TXOUTCLK" loc="V39"/>
    <pin index="445" name="FMC_PL_DP[0]_M2C_P" iostandard="GTYE4_RXGND" loc="AC41"/>
    <pin index="446" name="FMC_PL_DP[0]_M2C_N" iostandard="GTYE4_RXGND" loc="AC42"/>
    <pin index="447" name="FMC_PL_DP[1]_C2M_P" iostandard="GTYE4_TXOUTCLK" loc="U36"/>
    <pin index="448" name="FMC_PL_DP[1]_C2M_N" iostandard="GTYE4_TXOUTCLK" loc="U37"/>
    <pin index="449" name="FMC_PL_DP[1]_M2C_P" iostandard="GTYE4_RXGND" loc="AB39"/>
    <pin index="450" name="FMC_PL_DP[1]_M2C_N" iostandard="GTYE4_RXGND" loc="AB40"/>
    <pin index="451" name="FMC_PL_DP[2]_C2M_P" iostandard="GTYE4_TXOUTCLK" loc="T38"/>
    <pin index="452" name="FMC_PL_DP[2]_C2M_N" iostandard="GTYE4_TXOUTCLK" loc="T39"/>
    <pin index="453" name="FMC_PL_DP[2]_M2C_P" iostandard="GTYE4_RXGND" loc="AA41"/>
    <pin index="454" name="FMC_PL_DP[2]_M2C_N" iostandard="GTYE4_RXGND" loc="AA42"/>
    <pin index="455" name="FMC_PL_DP[3]_C2M_P" iostandard="GTYE4_TXOUTCLK" loc="R36"/>
    <pin index="456" name="FMC_PL_DP[3]_C2M_N" iostandard="GTYE4_TXOUTCLK" loc="R37"/>
    <pin index="457" name="FMC_PL_DP[3]_M2C_P" iostandard="GTYE4_RXGND" loc="Y39"/>
    <pin index="458" name="FMC_PL_DP[3]_M2C_N" iostandard="GTYE4_RXGND" loc="Y40"/>
    <pin index="459" name="FMC_PL_DP[4]_C2M_P" iostandard="GTYE4_TXOUTCLK" loc="P38"/>
    <pin index="460" name="FMC_PL_DP[4]_C2M_N" iostandard="GTYE4_TXOUTCLK" loc="P39"/>
    <pin index="461" name="FMC_PL_DP[4]_M2C_P" iostandard="GTYE4_RXGND" loc="W41"/>
    <pin index="462" name="FMC_PL_DP[4]_M2C_N" iostandard="GTYE4_RXGND" loc="W42"/>
    <pin index="463" name="FMC_PL_DP[5]_C2M_P" iostandard="GTYE4_TXOUTCLK" loc="N36"/>
    <pin index="464" name="FMC_PL_DP[5]_C2M_N" iostandard="GTYE4_TXOUTCLK" loc="N37"/>
    <pin index="465" name="FMC_PL_DP[5]_M2C_P" iostandard="GTYE4_RXGND" loc="U41"/>
    <pin index="466" name="FMC_PL_DP[5]_M2C_N" iostandard="GTYE4_RXGND" loc="U42"/>
    <pin index="467" name="FMC_PL_DP[6]_C2M_P" iostandard="GTYE4_TXOUTCLK" loc="M38"/>
    <pin index="468" name="FMC_PL_DP[6]_C2M_N" iostandard="GTYE4_TXOUTCLK" loc="M39"/>
    <pin index="469" name="FMC_PL_DP[6]_M2C_P" iostandard="GTYE4_RXGND" loc="R41"/>
    <pin index="470" name="FMC_PL_DP[6]_M2C_N" iostandard="GTYE4_RXGND" loc="R42"/>
    <pin index="471" name="FMC_PL_DP[7]_C2M_P" iostandard="GTYE4_TXOUTCLK" loc="L36"/>
    <pin index="472" name="FMC_PL_DP[7]_C2M_N" iostandard="GTYE4_TXOUTCLK" loc="L37"/>
    <pin index="473" name="FMC_PL_DP[7]_M2C_P" iostandard="GTYE4_RXGND" loc="N41"/>
    <pin index="474" name="FMC_PL_DP[7]_M2C_N" iostandard="GTYE4_RXGND" loc="N42"/>
    
    <!-- FMC Clock and Control -->
    <pin index="475" name="FMC_PL_GBTCLK0_M2C_P" iostandard="LVDS" loc="Y34"/>
    <pin index="476" name="FMC_PL_GBTCLK0_M2C_N" iostandard="LVDS" loc="Y35"/>
    <pin index="477" name="FMC_PL_GBTCLK1_M2C_P" iostandard="LVDS" loc="T34"/>
    <pin index="478" name="FMC_PL_GBTCLK1_M2C_N" iostandard="LVDS" loc="T35"/>
    <pin index="479" name="FMC_PL_CLK0_M2C_P" iostandard="LVDS" loc="AP24"/>
    <pin index="480" name="FMC_PL_CLK0_M2C_N" iostandard="LVDS" loc="AR24"/>
    <pin index="481" name="FMC_PL_PRSNT_M2C_L" iostandard="LVCMOS18" loc="AY10"/>
    <pin index="482" name="FMC_PL_PG_M2C" iostandard="LVCMOS18" loc="AV10"/>
    <pin index="483" name="FMC_PL_SYNC_C2M_P" iostandard="LVDS" loc="BB21"/>
    <pin index="484" name="FMC_PL_SYNC_C2M_N" iostandard="LVDS" loc="BB20"/>
    <pin index="485" name="FMC_PL_SYNC_M2C_P" iostandard="LVDS" loc="AR20"/>
    <pin index="486" name="FMC_PL_SYNC_M2C_N" iostandard="LVDS" loc="AR19"/>
    <pin index="487" name="FMC_PL_REFCLK_C2M_P" iostandard="LVDS" loc=""/>
    <pin index="488" name="FMC_PL_REFCLK_C2M_N" iostandard="LVDS" loc=""/>
    <pin index="489" name="FMC_PL_REFCLK_M2C_P" iostandard="LVDS" loc="AP21"/>
    <pin index="490" name="FMC_PL_REFCLK_M2C_N" iostandard="LVDS" loc="AR21"/>

    <!-- UART Interface -->
    <pin index="491" name="UART_PL_TXD" iostandard="LVCMOS18" loc="E10"/>
    <pin index="492" name="UART_PL_RXD" iostandard="LVCMOS18" loc="C9"/>
    <pin index="493" name="UART_PL_RTS" iostandard="LVCMOS18" loc="D9"/>
    <pin index="494" name="UART_PL_CTS" iostandard="LVCMOS18" loc="F9"/>
    <pin index="495" name="UART_PL_GPIO0" iostandard="LVCMOS18" loc="E9"/>
    <pin index="496" name="UART_PL_GPIO1" iostandard="LVCMOS18" loc="H10"/>
    <pin index="497" name="UART_PL_RST_N" iostandard="LVCMOS18" loc="C10"/>
    <pin index="498" name="UART_PL_SUSPEND_N" iostandard="LVCMOS18" loc="A9"/>

    <!-- I2C Interface -->
    <pin index="499" name="I2C_SCL_PL" iostandard="LVCMOS18" loc="AR11"/>
    <pin index="500" name="I2C_SDA_PL" iostandard="LVCMOS18" loc="AP11"/>
    <pin index="501" name="I2C_RST_N_PL" iostandard="LVCMOS18" loc="AP12"/>

    <!-- User LEDs -->
    <pin index="502" name="PL_USER_LED1_G" iostandard="LVCMOS18" loc="AR10"/>
    <pin index="503" name="PL_USER_LED2_G" iostandard="LVCMOS18" loc="AV11"/>
    <pin index="504" name="PL_USER_LED3_R" iostandard="LVCMOS18" loc="AR12"/>
    <pin index="505" name="PL_USER_LED4_R" iostandard="LVCMOS18" loc="AT12"/>
    <pin index="506" name="PL_USER_LED5_R" iostandard="LVCMOS18" loc="H11"/>
    <pin index="507" name="PL_USER_LED6_G" iostandard="LVCMOS18" loc="G10"/>
    <pin index="508" name="PL_USER_LED7_R" iostandard="LVCMOS18" loc="A10"/>
    <pin index="509" name="PL_USER_LED8_G" iostandard="LVCMOS18" loc="B10"/>

    <!-- User Push Button -->
    <pin index="510" name="PL_USER_PB" iostandard="LVCMOS18" loc="AU10"/>

    <!-- User DIP Switches -->
    <pin index="511" name="PL_USER_SW1" iostandard="LVCMOS18" loc="BA25"/>
    <pin index="512" name="PL_USER_SW2" iostandard="LVCMOS18" loc="BB25"/>
    <pin index="513" name="PL_USER_SW3" iostandard="LVCMOS18" loc="BB23"/>
    <pin index="514" name="PL_USER_SW4" iostandard="LVCMOS18" loc="BB22"/>

    <!-- XADC Interface -->
    <pin index="515" name="XADC_VP_F" iostandard="LVCMOS18" loc="AA19"/>
    <pin index="516" name="XADC_VN_F" iostandard="LVCMOS18" loc="AB18"/>
    <pin index="517" name="XADC_AD1_F_P" iostandard="LVCMOS18" loc="D14"/>
    <pin index="518" name="XADC_AD1_F_N" iostandard="LVCMOS18" loc="C13"/>
    <pin index="519" name="XADC_AD2_F_P" iostandard="LVCMOS18" loc="D16"/>
    <pin index="520" name="XADC_AD2_F_N" iostandard="LVCMOS18" loc="C16"/>
    <pin index="521" name="XADC_AD3_F_P" iostandard="LVCMOS18" loc="E16"/>
    <pin index="522" name="XADC_AD3_F_N" iostandard="LVCMOS18" loc="E15"/>
    <pin index="523" name="XADC_AD4_F_P" iostandard="LVCMOS18" loc="A15"/>
    <pin index="524" name="XADC_AD4_F_N" iostandard="LVCMOS18" loc="A14"/>

    <!-- 1-PPS Interface -->
    <pin index="525" name="IRIG_ADC_CS_N" iostandard="LVCMOS18" loc="B11"/>
    <pin index="526" name="IRIG_ADC_SCLK" iostandard="LVCMOS18" loc="F10"/>
    <pin index="527" name="IRIG_ADC_SDO" iostandard="LVCMOS18" loc="C11"/>
    <pin index="528" name="IRIG_COMP_OUT" iostandard="LVCMOS18" loc="E11"/>
    <pin index="529" name="IRIG_TRIG_OUT" iostandard="LVCMOS18" loc="D11"/>

    <!-- User IO Headers -->
    <pin index="530" name="PL_USER_IO1" iostandard="LVCMOS18" loc="A12"/>
    <pin index="531" name="PL_USER_IO2" iostandard="LVCMOS18" loc="B12"/>
    <pin index="532" name="PL_USER_IO3" iostandard="LVCMOS18" loc="D12"/>
    <pin index="533" name="PL_USER_IO4" iostandard="LVCMOS18" loc="A13"/>
    <pin index="534" name="PL_USER_IO5" iostandard="LVCMOS18" loc="B13"/>
    <pin index="535" name="PL_USER_IO6" iostandard="LVCMOS18" loc="D13"/>
    <pin index="536" name="PL_USER_IO7" iostandard="LVCMOS18" loc="C14"/>
    <pin index="537" name="PL_USER_IO8" iostandard="LVCMOS18" loc="C15"/>
  </pins>
</part_info>    <pin index="326" name="GTY_131_REFCLK_N" iostandard="DIFF_SSTL12" loc="K35"/>
    