Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 21 13:01:30 2021
| Host         : DESKTOP-LM951GG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.083        0.000                      0                 7941        0.118        0.000                      0                 7941        3.000        0.000                       0                  1888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          3.083        0.000                      0                 7875        0.118        0.000                      0                 7875        8.870        0.000                       0                  1783  
  timer_clk_clk_pll        6.554        0.000                      0                   66        0.118        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.469ns  (logic 3.105ns (18.854%)  route 13.364ns (81.146%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.461     7.239    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X97Y74         LUT3 (Prop_lut3_I1_O)        0.105     7.344 f  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.471     8.815    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.939 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          2.369    11.308    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X23Y137        LUT5 (Prop_lut5_I4_O)        0.288    11.596 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__60/O
                         net (fo=4, routed)           3.074    14.669    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.576    18.909    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/clka
    RAMB36_X1Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.388    
                         clock uncertainty           -0.087    18.301    
    RAMB36_X1Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    17.752    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[207].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.752    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.985ns  (logic 3.105ns (19.425%)  route 12.880ns (80.575%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.092ns = ( 18.908 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.461     7.239    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X97Y74         LUT3 (Prop_lut3_I1_O)        0.105     7.344 f  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.471     8.815    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.939 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          2.194    11.132    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra_12_sn_1
    SLICE_X23Y131        LUT5 (Prop_lut5_I4_O)        0.288    11.420 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__62/O
                         net (fo=4, routed)           2.764    14.185    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y42         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.575    18.908    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.387    
                         clock uncertainty           -0.087    18.300    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    17.751    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.751    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.761ns  (logic 2.903ns (18.418%)  route 12.858ns (81.582%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 18.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.461     7.239    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X97Y74         LUT3 (Prop_lut3_I1_O)        0.105     7.344 f  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.471     8.815    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y105        LUT3 (Prop_lut3_I2_O)        0.105     8.920 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=16, routed)          2.047    10.967    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X36Y138        LUT5 (Prop_lut5_I4_O)        0.105    11.072 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26/O
                         net (fo=4, routed)           2.890    13.962    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X1Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.579    18.912    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/clka
    RAMB36_X1Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.391    
                         clock uncertainty           -0.087    18.304    
    RAMB36_X1Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    17.758    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.758    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.615ns  (logic 2.693ns (17.246%)  route 12.922ns (82.754%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.636     7.415    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X98Y75         LUT3 (Prop_lut3_I1_O)        0.105     7.520 r  cpu/id_stage/fs_pc[4]_i_1/O
                         net (fo=257, routed)         6.296    13.815    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.576    18.909    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/clka
    RAMB36_X0Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.388    
                         clock uncertainty           -0.087    18.301    
    RAMB36_X0Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.649    17.652    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.652    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.523ns  (logic 3.084ns (19.867%)  route 12.439ns (80.133%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 18.733 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.461     7.239    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X97Y74         LUT3 (Prop_lut3_I1_O)        0.105     7.344 f  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.471     8.815    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.939 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          2.013    10.952    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X68Y157        LUT5 (Prop_lut5_I4_O)        0.267    11.219 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__57/O
                         net (fo=4, routed)           2.504    13.724    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X8Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.400    18.733    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X8Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.212    
                         clock uncertainty           -0.087    18.125    
    RAMB36_X8Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    17.579    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.579    
                         arrival time                         -13.724    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.808ns  (logic 3.084ns (19.509%)  route 12.724ns (80.491%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 18.903 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.461     7.239    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X97Y74         LUT3 (Prop_lut3_I1_O)        0.105     7.344 f  cpu/id_stage/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.471     8.815    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.939 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          2.260    11.199    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X23Y138        LUT5 (Prop_lut5_I4_O)        0.267    11.466 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__61/O
                         net (fo=4, routed)           2.543    14.008    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.570    18.903    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/clka
    RAMB36_X0Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.382    
                         clock uncertainty           -0.087    18.295    
    RAMB36_X0Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.908    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.908    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.509ns  (logic 2.696ns (17.384%)  route 12.813ns (82.616%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 18.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.618     7.397    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X98Y69         LUT3 (Prop_lut3_I1_O)        0.108     7.505 r  cpu/id_stage/fs_pc[6]_i_1/O
                         net (fo=257, routed)         6.204    13.709    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.579    18.912    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/clka
    RAMB36_X1Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.391    
                         clock uncertainty           -0.087    18.304    
    RAMB36_X1Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.671    17.633    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.633    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 2.693ns (17.173%)  route 12.988ns (82.827%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.614     7.393    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X98Y69         LUT3 (Prop_lut3_I1_O)        0.105     7.498 r  cpu/id_stage/fs_pc[11]_i_1/O
                         net (fo=257, routed)         6.384    13.881    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.576    18.909    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/clka
    RAMB36_X0Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.388    
                         clock uncertainty           -0.087    18.301    
    RAMB36_X0Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    17.811    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.811    
                         arrival time                         -13.881    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[194].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.482ns  (logic 2.714ns (17.530%)  route 12.768ns (82.470%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 18.901 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.630     7.408    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X98Y69         LUT3 (Prop_lut3_I1_O)        0.126     7.534 r  cpu/id_stage/fs_pc[7]_i_1/O
                         net (fo=257, routed)         6.149    13.683    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[194].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[194].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.568    18.901    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[194].ram.r/prim_init.ram/clka
    RAMB36_X0Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[194].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.380    
                         clock uncertainty           -0.087    18.293    
    RAMB36_X0Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.668    17.625    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[194].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.625    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.499ns  (logic 2.693ns (17.375%)  route 12.806ns (82.625%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 18.903 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.800ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.388    -1.800    cpu/id_stage/cpu_clk
    SLICE_X77Y114        FDRE                                         r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.379    -1.421 r  cpu/id_stage/fs_to_ds_bus_r_reg[62]/Q
                         net (fo=8, routed)           1.838     0.417    cpu/id_stage/fs_to_ds_bus_r_reg_n_0_[62]
    SLICE_X95Y76         LUT6 (Prop_lut6_I0_O)        0.105     0.522 r  cpu/id_stage/ds_to_es_bus_r[137]_i_3/O
                         net (fo=1, routed)           0.205     0.727    cpu/id_stage/ds_to_es_bus_r[137]_i_3_n_0
    SLICE_X95Y76         LUT4 (Prop_lut4_I3_O)        0.105     0.832 f  cpu/id_stage/ds_to_es_bus_r[137]_i_2/O
                         net (fo=6, routed)           0.400     1.232    cpu/id_stage/u_regfile/ds_to_es_bus_r_reg[133]
    SLICE_X95Y73         LUT2 (Prop_lut2_I1_O)        0.105     1.337 f  cpu/id_stage/u_regfile/ds_to_es_bus_r[133]_i_1/O
                         net (fo=2, routed)           0.381     1.718    cpu/id_stage/u_regfile/fs_to_ds_bus_r_reg[56][64]
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.105     1.823 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.604     2.427    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X101Y73        LUT3 (Prop_lut3_I1_O)        0.128     2.555 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.069     3.624    cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/ADDRC1
    SLICE_X104Y71        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282     3.906 r  cpu/id_stage/u_regfile/rf_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.689     4.595    cpu/id_stage/u_regfile/rdata20[4]
    SLICE_X104Y69        LUT6 (Prop_lut6_I0_O)        0.268     4.863 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7/O
                         net (fo=1, routed)           0.311     5.174    cpu/id_stage/u_regfile/rj_eq_rd_carry_i_7_n_0
    SLICE_X103Y69        LUT5 (Prop_lut5_I0_O)        0.105     5.279 r  cpu/id_stage/u_regfile/rj_eq_rd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.279    cpu/id_stage/u_regfile_n_2
    SLICE_X103Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.736 r  cpu/id_stage/rj_eq_rd_carry/CO[3]
                         net (fo=1, routed)           0.000     5.736    cpu/id_stage/rj_eq_rd_carry_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.834 r  cpu/id_stage/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.834    cpu/id_stage/rj_eq_rd_carry__0_n_0
    SLICE_X103Y71        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.024 r  cpu/id_stage/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.493     6.517    cpu/id_stage/rj_eq_rd
    SLICE_X97Y72         LUT6 (Prop_lut6_I2_O)        0.261     6.778 r  cpu/id_stage/fs_pc[31]_i_4/O
                         net (fo=33, routed)          0.391     7.169    cpu/id_stage/fs_pc[31]_i_4_n_0
    SLICE_X98Y72         LUT3 (Prop_lut3_I1_O)        0.105     7.274 r  cpu/id_stage/fs_pc[3]_i_1/O
                         net (fo=257, routed)         6.425    13.699    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        1.570    18.903    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/clka
    RAMB36_X0Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.382    
                         clock uncertainty           -0.087    18.295    
    RAMB36_X0Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.649    17.646    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.646    
                         arrival time                         -13.699    
  -------------------------------------------------------------------
                         slack                                  3.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.651    -0.468    confreg/cpu_clk
    SLICE_X121Y80        FDRE                                         r  confreg/timer_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/timer_r1_reg[26]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/timer_r1[26]
    SLICE_X121Y80        FDRE                                         r  confreg/timer_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.924    -0.227    confreg/cpu_clk
    SLICE_X121Y80        FDRE                                         r  confreg/timer_r2_reg[26]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X121Y80        FDRE (Hold_fdre_C_D)         0.078    -0.390    confreg/timer_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.651    -0.468    confreg/cpu_clk
    SLICE_X121Y80        FDRE                                         r  confreg/timer_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/timer_r1_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.272    confreg/timer_r1[17]
    SLICE_X121Y80        FDRE                                         r  confreg/timer_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.924    -0.227    confreg/cpu_clk
    SLICE_X121Y80        FDRE                                         r  confreg/timer_r2_reg[17]/C
                         clock pessimism             -0.241    -0.468    
    SLICE_X121Y80        FDRE (Hold_fdre_C_D)         0.075    -0.393    confreg/timer_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 confreg/io_simu_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_rdata_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.649    -0.470    confreg/cpu_clk
    SLICE_X117Y77        FDRE                                         r  confreg/io_simu_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  confreg/io_simu_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.243    cpu/exe_stage/conf_rdata_reg_reg[31][16]
    SLICE_X116Y77        LUT6 (Prop_lut6_I1_O)        0.045    -0.198 r  cpu/exe_stage/conf_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    confreg/D[16]
    SLICE_X116Y77        FDRE                                         r  confreg/conf_rdata_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.921    -0.230    confreg/cpu_clk
    SLICE_X116Y77        FDRE                                         r  confreg/conf_rdata_reg_reg[16]/C
                         clock pessimism             -0.227    -0.457    
    SLICE_X116Y77        FDRE (Hold_fdre_C_D)         0.120    -0.337    confreg/conf_rdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cpu/mem_stage/es_to_ms_bus_r_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/wb_stage/ms_to_ws_bus_r_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.647    -0.472    cpu/mem_stage/cpu_clk
    SLICE_X109Y72        FDRE                                         r  cpu/mem_stage/es_to_ms_bus_r_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  cpu/mem_stage/es_to_ms_bus_r_reg[58]/Q
                         net (fo=1, routed)           0.090    -0.241    cpu/mem_stage/es_to_ms_bus_r_reg_n_0_[58]
    SLICE_X108Y72        LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  cpu/mem_stage/ms_to_ws_bus_r[58]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    cpu/wb_stage/D[26]
    SLICE_X108Y72        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.919    -0.232    cpu/wb_stage/cpu_clk
    SLICE_X108Y72        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[58]/C
                         clock pessimism             -0.227    -0.459    
    SLICE_X108Y72        FDRE (Hold_fdre_C_D)         0.121    -0.338    cpu/wb_stage/ms_to_ws_bus_r_reg[58]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.655    -0.464    confreg/cpu_clk
    SLICE_X123Y86        FDRE                                         r  confreg/timer_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/timer_r1_reg[24]/Q
                         net (fo=1, routed)           0.098    -0.226    confreg/timer_r1[24]
    SLICE_X121Y87        FDRE                                         r  confreg/timer_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.930    -0.221    confreg/cpu_clk
    SLICE_X121Y87        FDRE                                         r  confreg/timer_r2_reg[24]/C
                         clock pessimism             -0.227    -0.448    
    SLICE_X121Y87        FDRE (Hold_fdre_C_D)         0.070    -0.378    confreg/timer_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cpu/mem_stage/es_to_ms_bus_r_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/wb_stage/ms_to_ws_bus_r_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.648    -0.471    cpu/mem_stage/cpu_clk
    SLICE_X112Y72        FDRE                                         r  cpu/mem_stage/es_to_ms_bus_r_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  cpu/mem_stage/es_to_ms_bus_r_reg[60]/Q
                         net (fo=1, routed)           0.049    -0.258    cpu/mem_stage/es_to_ms_bus_r_reg_n_0_[60]
    SLICE_X113Y72        LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  cpu/mem_stage/ms_to_ws_bus_r[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    cpu/wb_stage/D[28]
    SLICE_X113Y72        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.920    -0.231    cpu/wb_stage/cpu_clk
    SLICE_X113Y72        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[60]/C
                         clock pessimism             -0.227    -0.458    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.092    -0.366    cpu/wb_stage/ms_to_ws_bus_r_reg[60]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.649    -0.470    confreg/cpu_clk
    SLICE_X120Y77        FDRE                                         r  confreg/timer_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  confreg/timer_r1_reg[15]/Q
                         net (fo=1, routed)           0.055    -0.251    confreg/timer_r1[15]
    SLICE_X120Y77        FDRE                                         r  confreg/timer_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.921    -0.230    confreg/cpu_clk
    SLICE_X120Y77        FDRE                                         r  confreg/timer_r2_reg[15]/C
                         clock pessimism             -0.240    -0.470    
    SLICE_X120Y77        FDRE (Hold_fdre_C_D)         0.064    -0.406    confreg/timer_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpu/mem_stage/es_to_ms_bus_r_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/wb_stage/ms_to_ws_bus_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.646    -0.473    cpu/mem_stage/cpu_clk
    SLICE_X116Y74        FDRE                                         r  cpu/mem_stage/es_to_ms_bus_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y74        FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  cpu/mem_stage/es_to_ms_bus_r_reg[44]/Q
                         net (fo=1, routed)           0.051    -0.258    cpu/mem_stage/es_to_ms_bus_r_reg_n_0_[44]
    SLICE_X117Y74        LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    cpu/wb_stage/D[12]
    SLICE_X117Y74        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.918    -0.233    cpu/wb_stage/cpu_clk
    SLICE_X117Y74        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[44]/C
                         clock pessimism             -0.227    -0.460    
    SLICE_X117Y74        FDRE (Hold_fdre_C_D)         0.092    -0.368    cpu/wb_stage/ms_to_ws_bus_r_reg[44]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.649    -0.470    confreg/cpu_clk
    SLICE_X120Y77        FDRE                                         r  confreg/timer_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  confreg/timer_r1_reg[13]/Q
                         net (fo=1, routed)           0.055    -0.251    confreg/timer_r1[13]
    SLICE_X120Y77        FDRE                                         r  confreg/timer_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.921    -0.230    confreg/cpu_clk
    SLICE_X120Y77        FDRE                                         r  confreg/timer_r2_reg[13]/C
                         clock pessimism             -0.240    -0.470    
    SLICE_X120Y77        FDRE (Hold_fdre_C_D)         0.053    -0.417    confreg/timer_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cpu/mem_stage/es_to_ms_bus_r_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/wb_stage/ms_to_ws_bus_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.647    -0.472    cpu/mem_stage/cpu_clk
    SLICE_X118Y73        FDRE                                         r  cpu/mem_stage/es_to_ms_bus_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  cpu/mem_stage/es_to_ms_bus_r_reg[41]/Q
                         net (fo=1, routed)           0.085    -0.246    cpu/mem_stage/es_to_ms_bus_r_reg_n_0_[41]
    SLICE_X119Y73        LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  cpu/mem_stage/ms_to_ws_bus_r[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    cpu/wb_stage/D[9]
    SLICE_X119Y73        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=1781, routed)        0.919    -0.232    cpu/wb_stage/cpu_clk
    SLICE_X119Y73        FDRE                                         r  cpu/wb_stage/ms_to_ws_bus_r_reg[41]/C
                         clock pessimism             -0.227    -0.459    
    SLICE_X119Y73        FDRE (Hold_fdre_C_D)         0.091    -0.368    cpu/wb_stage/ms_to_ws_bus_r_reg[41]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y19    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y19    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y12    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y14    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y14    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y36    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y36    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y26    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y26    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y74   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y74   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y69   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y74   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y74   cpu/id_stage/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 1.794ns (52.711%)  route 1.609ns (47.289%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 8.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.414 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.414    confreg/timer_reg[20]_i_1_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.512 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.512    confreg/timer_reg[24]_i_1_n_0
    SLICE_X122Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.777 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.777    confreg/timer_reg[28]_i_1_n_6
    SLICE_X122Y81        FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447     8.780    confreg/timer_clk
    SLICE_X122Y81        FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.431     8.349    
                         clock uncertainty           -0.077     8.272    
    SLICE_X122Y81        FDRE (Setup_fdre_C_D)        0.059     8.331    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.789ns (52.641%)  route 1.609ns (47.359%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 8.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.414 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.414    confreg/timer_reg[20]_i_1_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.512 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.512    confreg/timer_reg[24]_i_1_n_0
    SLICE_X122Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.772 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.772    confreg/timer_reg[28]_i_1_n_4
    SLICE_X122Y81        FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447     8.780    confreg/timer_clk
    SLICE_X122Y81        FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.431     8.349    
                         clock uncertainty           -0.077     8.272    
    SLICE_X122Y81        FDRE (Setup_fdre_C_D)        0.059     8.331    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -1.772    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.729ns (51.790%)  route 1.609ns (48.210%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 8.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.414 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.414    confreg/timer_reg[20]_i_1_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.512 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.512    confreg/timer_reg[24]_i_1_n_0
    SLICE_X122Y81        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.712 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.712    confreg/timer_reg[28]_i_1_n_5
    SLICE_X122Y81        FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447     8.780    confreg/timer_clk
    SLICE_X122Y81        FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.431     8.349    
                         clock uncertainty           -0.077     8.272    
    SLICE_X122Y81        FDRE (Setup_fdre_C_D)        0.059     8.331    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.710ns (51.514%)  route 1.609ns (48.486%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 8.780 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.414 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.414    confreg/timer_reg[20]_i_1_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.512 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.512    confreg/timer_reg[24]_i_1_n_0
    SLICE_X122Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.693 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.693    confreg/timer_reg[28]_i_1_n_7
    SLICE_X122Y81        FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447     8.780    confreg/timer_clk
    SLICE_X122Y81        FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.431     8.349    
                         clock uncertainty           -0.077     8.272    
    SLICE_X122Y81        FDRE (Setup_fdre_C_D)        0.059     8.331    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.696ns (51.309%)  route 1.609ns (48.691%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 8.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.414 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.414    confreg/timer_reg[20]_i_1_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.679 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.679    confreg/timer_reg[24]_i_1_n_6
    SLICE_X122Y80        FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446     8.779    confreg/timer_clk
    SLICE_X122Y80        FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.432     8.347    
                         clock uncertainty           -0.077     8.270    
    SLICE_X122Y80        FDRE (Setup_fdre_C_D)        0.059     8.329    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 1.691ns (51.235%)  route 1.609ns (48.765%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 8.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.414 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.414    confreg/timer_reg[20]_i_1_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.674 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.674    confreg/timer_reg[24]_i_1_n_4
    SLICE_X122Y80        FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446     8.779    confreg/timer_clk
    SLICE_X122Y80        FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.432     8.347    
                         clock uncertainty           -0.077     8.270    
    SLICE_X122Y80        FDRE (Setup_fdre_C_D)        0.059     8.329    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.631ns (50.332%)  route 1.609ns (49.668%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 8.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.414 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.414    confreg/timer_reg[20]_i_1_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.614 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.614    confreg/timer_reg[24]_i_1_n_5
    SLICE_X122Y80        FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446     8.779    confreg/timer_clk
    SLICE_X122Y80        FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.432     8.347    
                         clock uncertainty           -0.077     8.270    
    SLICE_X122Y80        FDRE (Setup_fdre_C_D)        0.059     8.329    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.612ns (50.039%)  route 1.609ns (49.961%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 8.779 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.414 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.414    confreg/timer_reg[20]_i_1_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.595 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.595    confreg/timer_reg[24]_i_1_n_7
    SLICE_X122Y80        FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446     8.779    confreg/timer_clk
    SLICE_X122Y80        FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.432     8.347    
                         clock uncertainty           -0.077     8.270    
    SLICE_X122Y80        FDRE (Setup_fdre_C_D)        0.059     8.329    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.598ns (49.821%)  route 1.609ns (50.179%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.581 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.581    confreg/timer_reg[20]_i_1_n_6
    SLICE_X122Y79        FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.445     8.778    confreg/timer_clk
    SLICE_X122Y79        FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.432     8.346    
                         clock uncertainty           -0.077     8.269    
    SLICE_X122Y79        FDRE (Setup_fdre_C_D)        0.059     8.328    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 1.593ns (49.743%)  route 1.609ns (50.257%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.627ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -1.627    confreg/timer_clk
    SLICE_X123Y81        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y81        FDRE (Prop_fdre_C_Q)         0.379    -1.248 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.601     0.354    confreg/write_timer_begin_r3
    SLICE_X122Y74        LUT4 (Prop_lut4_I2_O)        0.105     0.459 r  confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.459    confreg/timer[0]_i_5_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.916 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.008     0.924    confreg/timer_reg[0]_i_1_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.022 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.022    confreg/timer_reg[4]_i_1_n_0
    SLICE_X122Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    confreg/timer_reg[8]_i_1_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    confreg/timer_reg[12]_i_1_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.316    confreg/timer_reg[16]_i_1_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.576 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.576    confreg/timer_reg[20]_i_1_n_4
    SLICE_X122Y79        FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.445     8.778    confreg/timer_clk
    SLICE_X122Y79        FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.432     8.346    
                         clock uncertainty           -0.077     8.269    
    SLICE_X122Y79        FDRE (Setup_fdre_C_D)        0.059     8.328    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  6.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.647    -0.472    confreg/timer_clk
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.276    confreg/conf_wdata_r1[9]
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    confreg/timer_clk
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.240    -0.472    
    SLICE_X123Y76        FDRE (Hold_fdre_C_D)         0.078    -0.394    confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.647    -0.472    confreg/timer_clk
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.276    confreg/conf_wdata_r1[8]
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    confreg/timer_clk
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.240    -0.472    
    SLICE_X123Y76        FDRE (Hold_fdre_C_D)         0.076    -0.396    confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.647    -0.472    confreg/timer_clk
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.055    -0.276    confreg/conf_wdata_r1[10]
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    confreg/timer_clk
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.240    -0.472    
    SLICE_X123Y76        FDRE (Hold_fdre_C_D)         0.075    -0.397    confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.647    -0.472    confreg/timer_clk
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.276    confreg/conf_wdata_r1[11]
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    confreg/timer_clk
    SLICE_X123Y76        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.240    -0.472    
    SLICE_X123Y76        FDRE (Hold_fdre_C_D)         0.071    -0.401    confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.651    -0.468    confreg/timer_clk
    SLICE_X117Y80        FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.115    -0.213    confreg/conf_wdata_r1[22]
    SLICE_X120Y80        FDRE                                         r  confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.924    -0.227    confreg/timer_clk
    SLICE_X120Y80        FDRE                                         r  confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.206    -0.433    
    SLICE_X120Y80        FDRE (Hold_fdre_C_D)         0.059    -0.374    confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.716%)  route 0.143ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.650    -0.469    confreg/timer_clk
    SLICE_X123Y79        FDRE                                         r  confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.143    -0.186    confreg/conf_wdata_r1[12]
    SLICE_X123Y78        FDRE                                         r  confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.922    -0.229    confreg/timer_clk
    SLICE_X123Y78        FDRE                                         r  confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.227    -0.456    
    SLICE_X123Y78        FDRE (Hold_fdre_C_D)         0.066    -0.390    confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    confreg/timer_clk
    SLICE_X120Y87        FDRE                                         r  confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.299 r  confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.191    confreg/conf_wdata_r1[17]
    SLICE_X120Y87        FDRE                                         r  confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.930    -0.221    confreg/timer_clk
    SLICE_X120Y87        FDRE                                         r  confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism             -0.242    -0.463    
    SLICE_X120Y87        FDRE (Hold_fdre_C_D)         0.064    -0.399    confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.654    -0.465    confreg/timer_clk
    SLICE_X124Y67        FDRE                                         r  confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.108    -0.193    confreg/conf_wdata_r1[1]
    SLICE_X124Y67        FDRE                                         r  confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    confreg/timer_clk
    SLICE_X124Y67        FDRE                                         r  confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.241    -0.465    
    SLICE_X124Y67        FDRE (Hold_fdre_C_D)         0.063    -0.402    confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.474%)  route 0.156ns (52.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X126Y66        FDRE                                         r  confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.167    confreg/conf_wdata_r1[0]
    SLICE_X125Y68        FDRE                                         r  confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    confreg/timer_clk
    SLICE_X125Y68        FDRE                                         r  confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.227    -0.452    
    SLICE_X125Y68        FDRE (Hold_fdre_C_D)         0.070    -0.382    confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.251ns (72.151%)  route 0.097ns (27.849%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.646    -0.473    confreg/timer_clk
    SLICE_X123Y75        FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  confreg/conf_wdata_r2_reg[5]/Q
                         net (fo=1, routed)           0.097    -0.235    confreg/data[5]
    SLICE_X122Y75        LUT4 (Prop_lut4_I0_O)        0.045    -0.190 r  confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.190    confreg/timer[4]_i_4_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.125 r  confreg/timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.125    confreg/timer_reg[4]_i_1_n_6
    SLICE_X122Y75        FDRE                                         r  confreg/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.918    -0.233    confreg/timer_clk
    SLICE_X122Y75        FDRE                                         r  confreg/timer_reg[5]/C
                         clock pessimism             -0.227    -0.460    
    SLICE_X122Y75        FDRE (Hold_fdre_C_D)         0.105    -0.355    confreg/timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X126Y66   confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X123Y76   confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X123Y76   confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X123Y79   confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X123Y78   confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X120Y74   confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X123Y79   confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X123Y79   confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y74   confreg/conf_wdata_r1_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y87   confreg/conf_wdata_r1_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X124Y67   confreg/conf_wdata_r1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y84   confreg/conf_wdata_r1_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y84   confreg/conf_wdata_r1_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X117Y84   confreg/conf_wdata_r1_reg[25]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y87   confreg/conf_wdata_r1_reg[26]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y87   confreg/conf_wdata_r1_reg[27]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y87   confreg/conf_wdata_r1_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y87   confreg/conf_wdata_r1_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X126Y66   confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y76   confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y76   confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y79   confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y79   confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y74   confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y79   confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y79   confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y79   confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y79   confreg/conf_wdata_r1_reg[16]/C



