{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1662068731613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1662068731613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 01 18:45:31 2022 " "Processing started: Thu Sep 01 18:45:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1662068731613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1662068731613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1662068731614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1662068732136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/fdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1662068732236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1662068732236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1662068732288 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk main.v(19) " "Verilog HDL Always Construct warning at main.v(19): inferring latch(es) for variable \"clk\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732290 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D main.v(71) " "Verilog HDL Always Construct warning at main.v(71): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732293 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sadd main.v(71) " "Verilog HDL Always Construct warning at main.v(71): inferring latch(es) for variable \"Sadd\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732293 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 main.v(152) " "Verilog HDL Always Construct warning at main.v(152): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732296 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 main.v(152) " "Verilog HDL Always Construct warning at main.v(152): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732296 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 main.v(152) " "Verilog HDL Always Construct warning at main.v(152): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732296 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 main.v(152) " "Verilog HDL Always Construct warning at main.v(152): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732296 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 main.v(152) " "Verilog HDL Always Construct warning at main.v(152): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732296 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 main.v(152) " "Verilog HDL Always Construct warning at main.v(152): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732296 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX6 main.v(152) " "Verilog HDL Always Construct warning at main.v(152): inferring latch(es) for variable \"HEX6\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732296 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX7 main.v(152) " "Verilog HDL Always Construct warning at main.v(152): inferring latch(es) for variable \"HEX7\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] main.v(185) " "Inferred latch for \"HEX7\[0\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] main.v(185) " "Inferred latch for \"HEX7\[1\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] main.v(185) " "Inferred latch for \"HEX7\[2\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] main.v(185) " "Inferred latch for \"HEX7\[3\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] main.v(185) " "Inferred latch for \"HEX7\[4\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] main.v(185) " "Inferred latch for \"HEX7\[5\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] main.v(185) " "Inferred latch for \"HEX7\[6\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] main.v(185) " "Inferred latch for \"HEX6\[0\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] main.v(185) " "Inferred latch for \"HEX6\[1\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] main.v(185) " "Inferred latch for \"HEX6\[2\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732301 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] main.v(185) " "Inferred latch for \"HEX6\[3\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] main.v(185) " "Inferred latch for \"HEX6\[4\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] main.v(185) " "Inferred latch for \"HEX6\[5\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] main.v(185) " "Inferred latch for \"HEX6\[6\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] main.v(185) " "Inferred latch for \"HEX5\[0\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] main.v(185) " "Inferred latch for \"HEX5\[1\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] main.v(185) " "Inferred latch for \"HEX5\[2\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] main.v(185) " "Inferred latch for \"HEX5\[3\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] main.v(185) " "Inferred latch for \"HEX5\[4\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] main.v(185) " "Inferred latch for \"HEX5\[5\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] main.v(185) " "Inferred latch for \"HEX5\[6\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732302 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] main.v(185) " "Inferred latch for \"HEX4\[0\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] main.v(185) " "Inferred latch for \"HEX4\[1\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] main.v(185) " "Inferred latch for \"HEX4\[2\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] main.v(185) " "Inferred latch for \"HEX4\[3\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] main.v(185) " "Inferred latch for \"HEX4\[4\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] main.v(185) " "Inferred latch for \"HEX4\[5\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] main.v(185) " "Inferred latch for \"HEX4\[6\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] main.v(185) " "Inferred latch for \"HEX3\[0\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] main.v(185) " "Inferred latch for \"HEX3\[1\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732303 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] main.v(185) " "Inferred latch for \"HEX3\[2\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732304 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] main.v(185) " "Inferred latch for \"HEX3\[3\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732304 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] main.v(185) " "Inferred latch for \"HEX3\[4\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732304 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] main.v(185) " "Inferred latch for \"HEX3\[5\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732304 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] main.v(185) " "Inferred latch for \"HEX3\[6\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732304 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] main.v(185) " "Inferred latch for \"HEX2\[0\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732304 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] main.v(185) " "Inferred latch for \"HEX2\[1\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732304 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] main.v(185) " "Inferred latch for \"HEX2\[2\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732304 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] main.v(185) " "Inferred latch for \"HEX2\[3\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] main.v(185) " "Inferred latch for \"HEX2\[4\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] main.v(185) " "Inferred latch for \"HEX2\[5\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] main.v(185) " "Inferred latch for \"HEX2\[6\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] main.v(185) " "Inferred latch for \"HEX1\[0\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] main.v(185) " "Inferred latch for \"HEX1\[1\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] main.v(185) " "Inferred latch for \"HEX1\[2\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] main.v(185) " "Inferred latch for \"HEX1\[3\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] main.v(185) " "Inferred latch for \"HEX1\[4\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732305 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] main.v(185) " "Inferred latch for \"HEX1\[5\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] main.v(185) " "Inferred latch for \"HEX1\[6\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] main.v(185) " "Inferred latch for \"HEX0\[0\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] main.v(185) " "Inferred latch for \"HEX0\[1\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] main.v(185) " "Inferred latch for \"HEX0\[2\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] main.v(185) " "Inferred latch for \"HEX0\[3\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] main.v(185) " "Inferred latch for \"HEX0\[4\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] main.v(185) " "Inferred latch for \"HEX0\[5\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] main.v(185) " "Inferred latch for \"HEX0\[6\]\" at main.v(185)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732306 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[0\] main.v(78) " "Inferred latch for \"Sadd\[0\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732307 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[1\] main.v(78) " "Inferred latch for \"Sadd\[1\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732307 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[2\] main.v(78) " "Inferred latch for \"Sadd\[2\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732307 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[3\] main.v(78) " "Inferred latch for \"Sadd\[3\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732307 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[4\] main.v(78) " "Inferred latch for \"Sadd\[4\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732307 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[5\] main.v(78) " "Inferred latch for \"Sadd\[5\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732307 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[6\] main.v(78) " "Inferred latch for \"Sadd\[6\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732307 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[7\] main.v(78) " "Inferred latch for \"Sadd\[7\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732307 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[8\] main.v(78) " "Inferred latch for \"Sadd\[8\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[9\] main.v(78) " "Inferred latch for \"Sadd\[9\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[10\] main.v(78) " "Inferred latch for \"Sadd\[10\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[11\] main.v(78) " "Inferred latch for \"Sadd\[11\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[12\] main.v(78) " "Inferred latch for \"Sadd\[12\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[13\] main.v(78) " "Inferred latch for \"Sadd\[13\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[14\] main.v(78) " "Inferred latch for \"Sadd\[14\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[15\] main.v(78) " "Inferred latch for \"Sadd\[15\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] main.v(78) " "Inferred latch for \"D\[0\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732308 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] main.v(78) " "Inferred latch for \"D\[1\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] main.v(78) " "Inferred latch for \"D\[2\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] main.v(78) " "Inferred latch for \"D\[3\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] main.v(78) " "Inferred latch for \"D\[4\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] main.v(78) " "Inferred latch for \"D\[5\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] main.v(78) " "Inferred latch for \"D\[6\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] main.v(78) " "Inferred latch for \"D\[7\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] main.v(78) " "Inferred latch for \"D\[8\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] main.v(78) " "Inferred latch for \"D\[9\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] main.v(78) " "Inferred latch for \"D\[10\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] main.v(78) " "Inferred latch for \"D\[11\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] main.v(78) " "Inferred latch for \"D\[12\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] main.v(78) " "Inferred latch for \"D\[13\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] main.v(78) " "Inferred latch for \"D\[14\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732309 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] main.v(78) " "Inferred latch for \"D\[15\]\" at main.v(78)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732310 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:U0 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:U0\"" {  } { { "main.v" "U0" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662068732345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:U1 " "Elaborating entity \"pc\" for hierarchy \"pc:U1\"" {  } { { "main.v" "U1" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662068732349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:U2 " "Elaborating entity \"rom\" for hierarchy \"rom:U2\"" {  } { { "main.v" "U2" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662068732356 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Inst rom.v(4) " "Output port \"Inst\" at rom.v(4) has no driver" {  } { { "rom.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/rom.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1662068732357 "|main|rom:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:U3 " "Elaborating entity \"controle\" for hierarchy \"controle:U3\"" {  } { { "main.v" "U3" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662068732359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(18) " "Verilog HDL assignment warning at controle.v(18): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732360 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(19) " "Verilog HDL assignment warning at controle.v(19): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732361 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(20) " "Verilog HDL assignment warning at controle.v(20): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732361 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(24) " "Verilog HDL assignment warning at controle.v(24): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732361 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(25) " "Verilog HDL assignment warning at controle.v(25): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732361 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(26) " "Verilog HDL assignment warning at controle.v(26): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732361 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(27) " "Verilog HDL assignment warning at controle.v(27): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732361 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(28) " "Verilog HDL assignment warning at controle.v(28): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732361 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(29) " "Verilog HDL assignment warning at controle.v(29): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732361 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(30) " "Verilog HDL assignment warning at controle.v(30): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(31) " "Verilog HDL assignment warning at controle.v(31): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(32) " "Verilog HDL assignment warning at controle.v(32): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(33) " "Verilog HDL assignment warning at controle.v(33): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(34) " "Verilog HDL assignment warning at controle.v(34): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(35) " "Verilog HDL assignment warning at controle.v(35): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(36) " "Verilog HDL assignment warning at controle.v(36): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(37) " "Verilog HDL assignment warning at controle.v(37): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(38) " "Verilog HDL assignment warning at controle.v(38): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(39) " "Verilog HDL assignment warning at controle.v(39): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732362 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(40) " "Verilog HDL assignment warning at controle.v(40): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(41) " "Verilog HDL assignment warning at controle.v(41): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(42) " "Verilog HDL assignment warning at controle.v(42): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(43) " "Verilog HDL assignment warning at controle.v(43): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(44) " "Verilog HDL assignment warning at controle.v(44): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(45) " "Verilog HDL assignment warning at controle.v(45): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(46) " "Verilog HDL assignment warning at controle.v(46): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(47) " "Verilog HDL assignment warning at controle.v(47): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(48) " "Verilog HDL assignment warning at controle.v(48): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(49) " "Verilog HDL assignment warning at controle.v(49): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(50) " "Verilog HDL assignment warning at controle.v(50): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732363 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controle.v(51) " "Verilog HDL assignment warning at controle.v(51): truncated value with size 32 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732364 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 1 controle.v(52) " "Verilog HDL assignment warning at controle.v(52): truncated value with size 33 to match size of target (1)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/controle.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1662068732364 "|main|controle:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:U4 " "Elaborating entity \"registrador\" for hierarchy \"registrador:U4\"" {  } { { "main.v" "U4" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662068732377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:U5 " "Elaborating entity \"comparador\" for hierarchy \"comparador:U5\"" {  } { { "main.v" "U5" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662068732469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:U6 " "Elaborating entity \"ula\" for hierarchy \"ula:U6\"" {  } { { "main.v" "U6" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662068732475 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ula.v(27) " "Verilog HDL Always Construct warning at ula.v(27): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1662068732479 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ula.v(69) " "Inferred latch for \"S\[0\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732479 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ula.v(69) " "Inferred latch for \"S\[1\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ula.v(69) " "Inferred latch for \"S\[2\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ula.v(69) " "Inferred latch for \"S\[3\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ula.v(69) " "Inferred latch for \"S\[4\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ula.v(69) " "Inferred latch for \"S\[5\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ula.v(69) " "Inferred latch for \"S\[6\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ula.v(69) " "Inferred latch for \"S\[7\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ula.v(69) " "Inferred latch for \"S\[8\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ula.v(69) " "Inferred latch for \"S\[9\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ula.v(69) " "Inferred latch for \"S\[10\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] ula.v(69) " "Inferred latch for \"S\[11\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] ula.v(69) " "Inferred latch for \"S\[12\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] ula.v(69) " "Inferred latch for \"S\[13\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] ula.v(69) " "Inferred latch for \"S\[14\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] ula.v(69) " "Inferred latch for \"S\[15\]\" at ula.v(69)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1662068732480 "|ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:D0 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:D0\"" {  } { { "main.v" "D0" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1662068732488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[13\] " "LATCH primitive \"ula:U8\|S\[13\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[12\] " "LATCH primitive \"ula:U8\|S\[12\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[11\] " "LATCH primitive \"ula:U8\|S\[11\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[10\] " "LATCH primitive \"ula:U8\|S\[10\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[9\] " "LATCH primitive \"ula:U8\|S\[9\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[8\] " "LATCH primitive \"ula:U8\|S\[8\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[7\] " "LATCH primitive \"ula:U8\|S\[7\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[6\] " "LATCH primitive \"ula:U8\|S\[6\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[5\] " "LATCH primitive \"ula:U8\|S\[5\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[4\] " "LATCH primitive \"ula:U8\|S\[4\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[3\] " "LATCH primitive \"ula:U8\|S\[3\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732695 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[2\] " "LATCH primitive \"ula:U8\|S\[2\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[1\] " "LATCH primitive \"ula:U8\|S\[1\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[0\] " "LATCH primitive \"ula:U8\|S\[0\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[15\] " "LATCH primitive \"ula:U8\|S\[15\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[14\] " "LATCH primitive \"ula:U8\|S\[14\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[13\] " "LATCH primitive \"ula:U8\|S\[13\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[12\] " "LATCH primitive \"ula:U8\|S\[12\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[11\] " "LATCH primitive \"ula:U8\|S\[11\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[10\] " "LATCH primitive \"ula:U8\|S\[10\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[9\] " "LATCH primitive \"ula:U8\|S\[9\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[8\] " "LATCH primitive \"ula:U8\|S\[8\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[7\] " "LATCH primitive \"ula:U8\|S\[7\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[6\] " "LATCH primitive \"ula:U8\|S\[6\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[5\] " "LATCH primitive \"ula:U8\|S\[5\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[4\] " "LATCH primitive \"ula:U8\|S\[4\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[3\] " "LATCH primitive \"ula:U8\|S\[3\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[2\] " "LATCH primitive \"ula:U8\|S\[2\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[1\] " "LATCH primitive \"ula:U8\|S\[1\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[0\] " "LATCH primitive \"ula:U8\|S\[0\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[15\] " "LATCH primitive \"ula:U8\|S\[15\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U8\|S\[14\] " "LATCH primitive \"ula:U8\|S\[14\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/ula.v" 69 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1662068732704 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1662068732969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[0\]\$latch " "Latch HEX0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732981 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732981 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[2\]\$latch " "Latch HEX0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732981 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[3\]\$latch " "Latch HEX0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732981 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[4\]\$latch " "Latch HEX0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732982 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[5\]\$latch " "Latch HEX0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732982 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[6\]\$latch " "Latch HEX0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732982 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732982 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732982 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732982 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732982 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732982 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732983 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732983 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[0\]\$latch " "Latch HEX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732983 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732983 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[2\]\$latch " "Latch HEX2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732983 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[3\]\$latch " "Latch HEX2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732983 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[4\]\$latch " "Latch HEX2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732983 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[5\]\$latch " "Latch HEX2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732983 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[6\]\$latch " "Latch HEX2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732984 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732984 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732984 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[2\]\$latch " "Latch HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732984 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[3\]\$latch " "Latch HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732984 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[4\]\$latch " "Latch HEX3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732984 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[5\]\$latch " "Latch HEX3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732984 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[6\]\$latch " "Latch HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1662068732985 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1662068732985 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1662068733013 "|main|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1662068733013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "240 " "240 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1662068733074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1662068733335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662068733335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/UNB/LCL/Projetos/ProjetoFinal/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1662068733505 "|main|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1662068733505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1662068733506 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1662068733506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1662068733506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1662068733506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1662068733532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 01 18:45:33 2022 " "Processing ended: Thu Sep 01 18:45:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1662068733532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1662068733532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1662068733532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1662068733532 ""}
