{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718586460641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718586460642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 22:07:40 2024 " "Processing started: Sun Jun 16 22:07:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718586460642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586460642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32 -c rv32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32 -c rv32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586460642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718586461514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718586461514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/controlador/main_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/controlador/main_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_control-arch_1 " "Found design unit 1: main_control-arch_1" {  } { { "hdl/controlador/main_control.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/controlador/main_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483843 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_control " "Found entity 1: main_control" {  } { { "hdl/controlador/main_control.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/controlador/main_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/controlador/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/controlador/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-arch_1 " "Found design unit 1: alu_control-arch_1" {  } { { "hdl/controlador/alu_control.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/controlador/alu_control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483847 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "hdl/controlador/alu_control.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/controlador/alu_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left-behavioral " "Found design unit 1: shift_left-behavioral" {  } { { "hdl/datapath/shift_left.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/shift_left.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483851 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "hdl/datapath/shift_left.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/shift_left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch_1 " "Found design unit 1: reg-arch_1" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483854 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483854 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux hdl/datapath/mux.vhd " "Entity \"mux\" obtained from \"hdl/datapath/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "hdl/datapath/mux.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1718586483858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arq1 " "Found design unit 1: mux-arq1" {  } { { "hdl/datapath/mux.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483858 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "hdl/datapath/mux.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-arq_1 " "Found design unit 1: instruction_memory-arq_1" {  } { { "hdl/datapath/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/instruction_memory.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483862 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "hdl/datapath/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-arch_1 " "Found design unit 1: imm_gen-arch_1" {  } { { "hdl/datapath/imm_gen.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/imm_gen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483866 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "hdl/datapath/imm_gen.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-arch_1 " "Found design unit 1: data_memory-arch_1" {  } { { "hdl/datapath/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/data_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483869 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "hdl/datapath/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_1 " "Found design unit 1: ula-arq_1" {  } { { "hdl/datapath/ula/ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483875 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "hdl/datapath/ula/ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/soma_subtrai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/soma_subtrai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_subtrai_32bits-arq_1 " "Found design unit 1: soma_subtrai_32bits-arq_1" {  } { { "hdl/datapath/ula/soma_subtrai.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/soma_subtrai.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483881 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_subtrai_32bits " "Found entity 1: soma_subtrai_32bits" {  } { { "hdl/datapath/ula/soma_subtrai.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/soma_subtrai.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_32bits-arq_1 " "Found design unit 1: slt_32bits-arq_1" {  } { { "hdl/datapath/ula/slt.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/slt.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483886 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_32bits " "Found entity 1: slt_32bits" {  } { { "hdl/datapath/ula/slt.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/slt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/seletor_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/seletor_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_ula-arq_1 " "Found design unit 1: seletor_ula-arq_1" {  } { { "hdl/datapath/ula/seletor_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/seletor_ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483892 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_ula " "Found entity 1: seletor_ula" {  } { { "hdl/datapath/ula/seletor_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/seletor_ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bits-arq_1 " "Found design unit 1: or_32bits-arq_1" {  } { { "hdl/datapath/ula/or.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/or.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483898 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bits " "Found entity 1: or_32bits" {  } { { "hdl/datapath/ula/or.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/nor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/nor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32bits-arq_1 " "Found design unit 1: nor_32bits-arq_1" {  } { { "hdl/datapath/ula/nor.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/nor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483903 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32bits " "Found entity 1: nor_32bits" {  } { { "hdl/datapath/ula/nor.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/nor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/complemento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/complemento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complemento_32bits-arq_1 " "Found design unit 1: complemento_32bits-arq_1" {  } { { "hdl/datapath/ula/complemento.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/complemento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483910 ""} { "Info" "ISGN_ENTITY_NAME" "1 complemento_32bits " "Found entity 1: complemento_32bits" {  } { { "hdl/datapath/ula/complemento.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/complemento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32bits-arq_1 " "Found design unit 1: and_32bits-arq_1" {  } { { "hdl/datapath/ula/and.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483916 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32bits " "Found entity 1: and_32bits" {  } { { "hdl/datapath/ula/and.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/ula/and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/somador/somador_completo_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/somador/somador_completo_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_32bits-arq_1 " "Found design unit 1: somador_completo_32bits-arq_1" {  } { { "hdl/datapath/somador/somador_completo_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador/somador_completo_32bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483922 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_32bits " "Found entity 1: somador_completo_32bits" {  } { { "hdl/datapath/somador/somador_completo_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador/somador_completo_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/somador/somador_completo_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/somador/somador_completo_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_16bits-arq_1 " "Found design unit 1: somador_completo_16bits-arq_1" {  } { { "hdl/datapath/somador/somador_completo_16bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador/somador_completo_16bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483929 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_16bits " "Found entity 1: somador_completo_16bits" {  } { { "hdl/datapath/somador/somador_completo_16bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador/somador_completo_16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/somador/somador_completo_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/somador/somador_completo_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_4bits-arq_1 " "Found design unit 1: somador_completo_4bits-arq_1" {  } { { "hdl/datapath/somador/somador_completo_4bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador/somador_completo_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483933 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_4bits " "Found entity 1: somador_completo_4bits" {  } { { "hdl/datapath/somador/somador_completo_4bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador/somador_completo_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/somador/somador_completo_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/somador/somador_completo_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_1bit-arq_1 " "Found design unit 1: somador_completo_1bit-arq_1" {  } { { "hdl/datapath/somador/somador_completo_1bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador/somador_completo_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483936 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_1bit " "Found entity 1: somador_completo_1bit" {  } { { "hdl/datapath/somador/somador_completo_1bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/somador/somador_completo_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch_1 " "Found design unit 1: reg_file-arch_1" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483942 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/mux32_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/mux32_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_32bit-Behavioral " "Found design unit 1: mux32_32bit-Behavioral" {  } { { "hdl/datapath/banco-de-registradores/mux32_32bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/mux32_32bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_32bit " "Found entity 1: mux32_32bit" {  } { { "hdl/datapath/banco-de-registradores/mux32_32bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/mux32_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-arch_1 " "Found design unit 1: decoder5to32-arch_1" {  } { { "hdl/datapath/banco-de-registradores/decoder5to32.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/decoder5to32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483953 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "hdl/datapath/banco-de-registradores/decoder5to32.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/datapath/banco-de-registradores/decoder5to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/rv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_top-arch_1 " "Found design unit 1: rv32_top-arch_1" {  } { { "hdl/rv32_top.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483960 ""} { "Info" "ISGN_ENTITY_NAME" "1 rv32_top " "Found entity 1: rv32_top" {  } { { "hdl/rv32_top.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/RV32I/hdl/rv32_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718586483960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586483960 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "rv32 " "Top-level design entity \"rv32\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1718586484264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718586485226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 16 22:08:05 2024 " "Processing ended: Sun Jun 16 22:08:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718586485226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718586485226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718586485226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718586485226 ""}
