// Seed: 277239597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_12 = 0;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 #(
    parameter id_4 = 32'd97,
    parameter id_5 = 32'd71
) (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 _id_4,
    input tri1 _id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    output supply1 id_12
);
  assign id_1 = (1) ? 1 : id_7;
  wire id_14;
  ;
  wire id_15;
  logic [id_4 : id_5] id_16 = -1 & 1'd0;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_14,
      id_16,
      id_15
  );
endmodule
