Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat May  3 18:15:05 2025
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file base_timing_summary_routed.rpt -pb base_timing_summary_routed.pb -rpx base_timing_summary_routed.rpx -warn_on_violation
| Design       : base
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-8   Critical Warning  No common period between related clocks                           2           
TIMING-16  Warning           Large setup violation                                             485         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (217)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (217)
--------------------------------
 There are 217 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.243    -1719.350                    485                  485        0.021        0.000                      0                  485       16.166        0.000                       0                   223  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 41.660}     83.330          12.000          
  clk_out1_design_4_clk_wiz_0_0_1  {0.000 16.666}     33.332          30.001          
  clkfbout_design_4_clk_wiz_0_0_1  {0.000 41.665}     83.330          12.000          
sysclk                             {0.000 41.666}     83.333          12.000          
  clk_out1_design_4_clk_wiz_0_0    {0.000 16.667}     33.333          30.000          
  clkfbout_design_4_clk_wiz_0_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         16.670        0.000                       0                     1  
  clk_out1_design_4_clk_wiz_0_0_1       28.107        0.000                      0                  485        0.300        0.000                      0                  485       16.166        0.000                       0                   219  
  clkfbout_design_4_clk_wiz_0_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out1_design_4_clk_wiz_0_0         28.089        0.000                      0                  485        0.300        0.000                      0                  485       16.167        0.000                       0                   219  
  clkfbout_design_4_clk_wiz_0_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_4_clk_wiz_0_0    clk_out1_design_4_clk_wiz_0_0_1       26.890        0.000                      0                  485        0.021        0.000                      0                  485  
clk_out1_design_4_clk_wiz_0_0_1  clk_out1_design_4_clk_wiz_0_0         -5.243    -1719.350                    485                  485        0.021        0.000                      0                  485  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_4_clk_wiz_0_0                                     
(none)                           clk_out1_design_4_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_4_clk_wiz_0_0                                     
(none)                           clkfbout_design_4_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_4_clk_wiz_0_0    
(none)                                                            clk_out1_design_4_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_4_clk_wiz_0_0_1
  To Clock:  clk_out1_design_4_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.107ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/read_burst_set_last_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 3.212ns (65.724%)  route 1.675ns (34.276%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 31.789 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.620    -0.873    spi_camera/controller/clk_out1_0
    SLICE_X7Y61          FDRE                                         r  spi_camera/controller/fifo_length_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.417 f  spi_camera/controller/fifo_length_reg[2]_replica/Q
                         net (fo=3, routed)           0.438     0.021    spi_camera/controller/fifo_length_reg_n_0_[2]_repN
    SLICE_X6Y62          LUT1 (Prop_lut1_I0_O)        0.124     0.145 r  spi_camera/controller/read_burst_set_last_flag1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.145    spi_camera/controller/read_burst_set_last_flag1_carry_i_3_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.678 r  spi_camera/controller/read_burst_set_last_flag1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.678    spi_camera/controller/read_burst_set_last_flag1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.795 r  spi_camera/controller/read_burst_set_last_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.795    spi_camera/controller/read_burst_set_last_flag1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  spi_camera/controller/read_burst_set_last_flag1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.912    spi_camera/controller/read_burst_set_last_flag1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.029 r  spi_camera/controller/read_burst_set_last_flag1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.029    spi_camera/controller/read_burst_set_last_flag1_carry__2_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.146 r  spi_camera/controller/read_burst_set_last_flag1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.146    spi_camera/controller/read_burst_set_last_flag1_carry__3_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.263 r  spi_camera/controller/read_burst_set_last_flag1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.263    spi_camera/controller/read_burst_set_last_flag1_carry__4_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.380 r  spi_camera/controller/read_burst_set_last_flag1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.380    spi_camera/controller/read_burst_set_last_flag1_carry__5_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.599 r  spi_camera/controller/read_burst_set_last_flag1_carry__6/O[0]
                         net (fo=1, routed)           0.599     2.198    spi_camera/controller/read_burst_set_last_flag1[29]
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.295     2.493 r  spi_camera/controller/read_burst_set_last_flag0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.493    spi_camera/controller/read_burst_set_last_flag0_carry__1_i_2_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.063 r  spi_camera/controller/read_burst_set_last_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.638     3.701    spi_camera/controller/read_burst_set_last_flag0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.313     4.014 r  spi_camera/controller/read_burst_set_last_flag_i_1_comp/O
                         net (fo=1, routed)           0.000     4.014    spi_camera/controller/read_burst_set_last_flag_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  spi_camera/controller/read_burst_set_last_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.433    31.789    spi_camera/controller/clk_out1_0
    SLICE_X11Y67         FDRE                                         r  spi_camera/controller/read_burst_set_last_flag_reg/C
                         clock pessimism              0.561    32.350    
                         clock uncertainty           -0.261    32.089    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.032    32.121    spi_camera/controller/read_burst_set_last_flag_reg
  -------------------------------------------------------------------
                         required time                         32.121    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 28.107    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 2.338ns (51.934%)  route 2.164ns (48.066%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 31.779 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    -0.948    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809     0.379    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.503 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653     1.156    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     1.280 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165     1.445    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124     1.569 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537     2.106    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.230    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.763 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.763    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.880 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.880    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.997 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.997    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.114 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.114    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.231 r  spi_camera/controller/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.231    spi_camera/controller/i_/i_/i__carry__3_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.554 r  spi_camera/controller/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     3.554    spi_camera/controller/i_/i_/i__carry__4_n_6
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.423    31.779    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[21]/C
                         clock pessimism              0.575    32.354    
                         clock uncertainty           -0.261    32.093    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.109    32.202    spi_camera/controller/delay_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         32.202    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.657ns  (required time - arrival time)
  Source:                 spi_camera/controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 31.786 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.614    -0.879    spi_camera/controller/clk_out1_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  spi_camera/controller/state_reg[0]/Q
                         net (fo=115, routed)         1.289     0.866    spi_camera/controller/spi_if/spi_din_last_reg_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124     0.990 f  spi_camera/controller/spi_if/state[7]_i_15/O
                         net (fo=1, routed)           0.635     1.625    spi_camera/controller/spi_if/state[7]_i_15_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.124     1.749 f  spi_camera/controller/spi_if/state[7]_i_7/O
                         net (fo=1, routed)           0.733     2.482    spi_camera/controller/spi_if/state[7]_i_7_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.124     2.606 r  spi_camera/controller/spi_if/state[7]_i_1/O
                         net (fo=8, routed)           0.618     3.224    spi_camera/controller/spi_if_n_1
    SLICE_X9Y68          FDRE                                         r  spi_camera/controller/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.430    31.786    spi_camera/controller/clk_out1_0
    SLICE_X9Y68          FDRE                                         r  spi_camera/controller/state_reg[2]/C
                         clock pessimism              0.561    32.347    
                         clock uncertainty           -0.261    32.086    
    SLICE_X9Y68          FDRE (Setup_fdre_C_CE)      -0.205    31.881    spi_camera/controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         31.881    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                 28.657    

Slack (MET) :             28.680ns  (required time - arrival time)
  Source:                 spi_camera/controller/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/fifo_length_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.014ns (26.491%)  route 2.814ns (73.509%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 31.856 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.618    -0.875    spi_camera/controller/clk_out1_0
    SLICE_X2Y66          FDRE                                         r  spi_camera/controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  spi_camera/controller/state_reg[1]/Q
                         net (fo=142, routed)         0.954     0.597    spi_camera/controller/state_reg_n_0_[1]
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.124     0.721 f  spi_camera/controller/fifo_length[7]_i_6/O
                         net (fo=2, routed)           0.452     1.173    spi_camera/controller/fifo_length[7]_i_6_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124     1.297 f  spi_camera/controller/fifo_length[7]_i_4/O
                         net (fo=1, routed)           0.314     1.611    spi_camera/controller/fifo_length[7]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.735 r  spi_camera/controller/fifo_length[7]_i_1/O
                         net (fo=25, routed)          0.356     2.091    spi_camera/controller/fifo_length[7]_i_1_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     2.215 r  spi_camera/controller/fifo_length[22]_i_1/O
                         net (fo=15, routed)          0.737     2.952    spi_camera/controller/fifo_length[22]_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  spi_camera/controller/fifo_length_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.500    31.856    spi_camera/controller/clk_out1_0
    SLICE_X6Y66          FDRE                                         r  spi_camera/controller/fifo_length_reg[19]/C
                         clock pessimism              0.561    32.417    
                         clock uncertainty           -0.261    32.156    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524    31.632    spi_camera/controller/fifo_length_reg[19]
  -------------------------------------------------------------------
                         required time                         31.632    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                 28.680    

Slack (MET) :             28.728ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.408%)  route 3.318ns (76.592%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 31.854 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    -0.877    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    -0.359 f  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994     0.635    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124     0.759 f  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819     1.577    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.769     2.470    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     2.594 r  spi_camera/controller/state[4]_i_2/O
                         net (fo=1, routed)           0.736     3.331    spi_camera/controller/state[4]_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.124     3.455 r  spi_camera/controller/state[4]_i_1/O
                         net (fo=1, routed)           0.000     3.455    spi_camera/controller/state[4]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.498    31.854    spi_camera/controller/clk_out1_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[4]/C
                         clock pessimism              0.561    32.415    
                         clock uncertainty           -0.261    32.154    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.029    32.183    spi_camera/controller/state_reg[4]
  -------------------------------------------------------------------
                         required time                         32.183    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                 28.728    

Slack (MET) :             28.737ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.039%)  route 3.204ns (75.961%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 31.859 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    -0.877    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994     0.635    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124     0.759 r  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819     1.577    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.701 f  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.622     2.323    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124     2.447 r  spi_camera/controller/state[3]_i_2/O
                         net (fo=1, routed)           0.435     2.883    spi_camera/controller/state[3]_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     3.007 r  spi_camera/controller/state[3]_i_1/O
                         net (fo=1, routed)           0.334     3.341    spi_camera/controller/state[3]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  spi_camera/controller/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.503    31.859    spi_camera/controller/clk_out1_0
    SLICE_X3Y65          FDRE                                         r  spi_camera/controller/state_reg[3]/C
                         clock pessimism              0.561    32.420    
                         clock uncertainty           -0.261    32.159    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)       -0.081    32.078    spi_camera/controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                         32.078    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 28.737    

Slack (MET) :             28.745ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/camera_burst_first_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.014ns (24.397%)  route 3.142ns (75.603%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 31.791 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    -0.877    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994     0.635    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124     0.759 r  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819     1.577    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.701 f  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.687     2.388    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.124     2.512 r  spi_camera/controller/camera_burst_first_flag_i_2/O
                         net (fo=1, routed)           0.264     2.776    spi_camera/controller/camera_burst_first_flag_i_2_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I3_O)        0.124     2.900 r  spi_camera/controller/camera_burst_first_flag_i_1/O
                         net (fo=1, routed)           0.379     3.279    spi_camera/controller/camera_burst_first_flag_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  spi_camera/controller/camera_burst_first_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.435    31.791    spi_camera/controller/clk_out1_0
    SLICE_X9Y64          FDRE                                         r  spi_camera/controller/camera_burst_first_flag_reg/C
                         clock pessimism              0.561    32.352    
                         clock uncertainty           -0.261    32.091    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)       -0.067    32.024    spi_camera/controller/camera_burst_first_flag_reg
  -------------------------------------------------------------------
                         required time                         32.024    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 28.745    

Slack (MET) :             28.752ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 2.234ns (50.798%)  route 2.164ns (49.202%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 31.779 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    -0.948    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809     0.379    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.503 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653     1.156    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     1.280 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165     1.445    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124     1.569 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537     2.106    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.230    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.763 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.763    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.880 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.880    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.997 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.997    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.114 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.114    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.231 r  spi_camera/controller/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.231    spi_camera/controller/i_/i_/i__carry__3_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.450 r  spi_camera/controller/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000     3.450    spi_camera/controller/i_/i_/i__carry__4_n_7
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.423    31.779    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
                         clock pessimism              0.575    32.354    
                         clock uncertainty           -0.261    32.093    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.109    32.202    spi_camera/controller/delay_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         32.202    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                 28.752    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 2.221ns (50.652%)  route 2.164ns (49.348%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 31.781 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    -0.948    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809     0.379    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.503 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653     1.156    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     1.280 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165     1.445    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124     1.569 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537     2.106    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.230    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.763 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.763    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.880 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.880    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.997 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.997    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.114 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.114    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.437 r  spi_camera/controller/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     3.437    spi_camera/controller/i_/i_/i__carry__3_n_6
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.425    31.781    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[17]/C
                         clock pessimism              0.575    32.356    
                         clock uncertainty           -0.261    32.095    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    32.204    spi_camera/controller/delay_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         32.204    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.775ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.332ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 2.213ns (50.562%)  route 2.164ns (49.438%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 31.781 - 33.332 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    -0.948    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809     0.379    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.503 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653     1.156    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     1.280 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165     1.445    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124     1.569 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537     2.106    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.230    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.763 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.763    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.880 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.880    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.997 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.997    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.114 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.114    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.429 r  spi_camera/controller/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     3.429    spi_camera/controller/i_/i_/i__carry__3_n_4
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.738 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.899    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.265    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.356 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.425    31.781    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
                         clock pessimism              0.575    32.356    
                         clock uncertainty           -0.261    32.095    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    32.204    spi_camera/controller/delay_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         32.204    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 28.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552    -0.612    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  spi_camera/controller/delay_timer_reg[19]/Q
                         net (fo=4, routed)           0.161    -0.286    spi_camera/controller/delay_timer_reg[19]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  spi_camera/controller/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    -0.241    spi_camera/controller/i__carry__3_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  spi_camera/controller/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.177    spi_camera/controller/i_/i_/i__carry__3_n_4
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818    -0.852    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.478    spi_camera/controller/delay_timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 spi_camera/controller/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/wait_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.589    -0.575    spi_camera/controller/clk_out1_0
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  spi_camera/controller/wait_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    spi_camera/controller/wait_counter_reg_n_0_[1]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  spi_camera/controller/wait_counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.152    spi_camera/controller/wait_counter0_carry_n_7
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.858    -0.812    spi_camera/controller/clk_out1_0
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105    -0.470    spi_camera/controller/wait_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.589%)  route 0.174ns (38.411%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552    -0.612    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  spi_camera/controller/delay_timer_reg[16]/Q
                         net (fo=2, routed)           0.174    -0.274    spi_camera/controller/delay_timer_reg[16]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  spi_camera/controller/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    -0.229    spi_camera/controller/i__carry__3_i_4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  spi_camera/controller/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.159    spi_camera/controller/i_/i_/i__carry__3_n_7
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818    -0.852    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.478    spi_camera/controller/delay_timer_reg[16]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.555    -0.609    spi_camera/controller/clk_out1_0
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  spi_camera/controller/delay_timer_reg[4]/Q
                         net (fo=2, routed)           0.174    -0.271    spi_camera/controller/delay_timer_reg[4]
    SLICE_X8Y70          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  spi_camera/controller/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.226    spi_camera/controller/i__carry__0_i_4_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.156 r  spi_camera/controller/i_/i_/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.156    spi_camera/controller/i_/i_/i__carry__0_n_7
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.822    -0.848    spi_camera/controller/clk_out1_0
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134    -0.475    spi_camera/controller/delay_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.551    -0.613    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  spi_camera/controller/delay_timer_reg[20]/Q
                         net (fo=4, routed)           0.175    -0.274    spi_camera/controller/delay_timer_reg[20]
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  spi_camera/controller/i__carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.229    spi_camera/controller/i__carry__4_i_2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  spi_camera/controller/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.159    spi_camera/controller/i_/i_/i__carry__4_n_7
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.817    -0.853    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.134    -0.479    spi_camera/controller/delay_timer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554    -0.610    spi_camera/controller/clk_out1_0
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  spi_camera/controller/delay_timer_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.270    spi_camera/controller/delay_timer_reg[12]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.045    -0.225 r  spi_camera/controller/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    -0.225    spi_camera/controller/i__carry__2_i_4_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  spi_camera/controller/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.155    spi_camera/controller/i_/i_/i__carry__2_n_7
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.820    -0.850    spi_camera/controller/clk_out1_0
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.134    -0.476    spi_camera/controller/delay_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 p1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            p1/debounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.583    -0.581    p1/clk_out1_0
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  p1/debounce_counter_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.267    p1/debounce_counter[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  p1/debounce_counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.152    p1/debounce_counter0[1]
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.851    -0.819    p1/clk_out1_0
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105    -0.476    p1/debounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 p1/debounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            p1/debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.277%)  route 0.186ns (42.723%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.581    -0.583    p1/clk_out1_0
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  p1/debounce_counter_reg[12]/Q
                         net (fo=2, routed)           0.186    -0.256    p1/debounce_counter[12]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  p1/debounce_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.148    p1/debounce_counter0[12]
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.848    -0.822    p1/clk_out1_0
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105    -0.478    p1/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554    -0.610    spi_camera/controller/clk_out1_0
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  spi_camera/controller/delay_timer_reg[8]/Q
                         net (fo=3, routed)           0.187    -0.258    spi_camera/controller/delay_timer_reg[8]
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  spi_camera/controller/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    -0.213    spi_camera/controller/i__carry__1_i_4_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.143 r  spi_camera/controller/i_/i_/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.143    spi_camera/controller/i_/i_/i__carry__1_n_7
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.822    -0.849    spi_camera/controller/clk_out1_0
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.134    -0.476    spi_camera/controller/delay_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 spi_camera/controller/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/byte_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.587    -0.577    spi_camera/controller/clk_out1_0
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  spi_camera/controller/byte_count_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.251    spi_camera/controller/byte_count_reg_n_0_[1]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.136 r  spi_camera/controller/byte_count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.136    spi_camera/controller/byte_count0_carry_n_7
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.855    -0.815    spi_camera/controller/clk_out1_0
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.105    -0.472    spi_camera/controller/byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_4_clk_wiz_0_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.332      31.177     BUFGCTRL_X0Y0    design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.332      32.083     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.332      32.332     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.332      32.332     SLICE_X0Y66      p1/btn_debounced_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.332      32.332     SLICE_X0Y66      p1/btn_pulse_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.332      32.332     SLICE_X2Y71      p1/btn_sync_0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.332      32.332     SLICE_X2Y71      p1/btn_sync_1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.332      32.332     SLICE_X1Y71      p1/debounce_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.332      32.332     SLICE_X0Y73      p1/debounce_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.332      32.332     SLICE_X0Y73      p1/debounce_counter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.332      180.028    MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_debounced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_pulse_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_pulse_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X2Y71      p1/btn_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X2Y71      p1/btn_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X2Y71      p1/btn_sync_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X2Y71      p1/btn_sync_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_pulse_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X0Y66      p1/btn_pulse_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X2Y71      p1/btn_sync_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X2Y71      p1/btn_sync_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X2Y71      p1/btn_sync_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.666      16.166     SLICE_X2Y71      p1/btn_sync_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_4_clk_wiz_0_0_1
  To Clock:  clkfbout_design_4_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_4_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    design_4/design_4_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_4_clk_wiz_0_0
  To Clock:  clk_out1_design_4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       28.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/read_burst_set_last_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 3.212ns (65.724%)  route 1.675ns (34.276%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 31.790 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.620    -0.873    spi_camera/controller/clk_out1_0
    SLICE_X7Y61          FDRE                                         r  spi_camera/controller/fifo_length_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.417 f  spi_camera/controller/fifo_length_reg[2]_replica/Q
                         net (fo=3, routed)           0.438     0.021    spi_camera/controller/fifo_length_reg_n_0_[2]_repN
    SLICE_X6Y62          LUT1 (Prop_lut1_I0_O)        0.124     0.145 r  spi_camera/controller/read_burst_set_last_flag1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.145    spi_camera/controller/read_burst_set_last_flag1_carry_i_3_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.678 r  spi_camera/controller/read_burst_set_last_flag1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.678    spi_camera/controller/read_burst_set_last_flag1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.795 r  spi_camera/controller/read_burst_set_last_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.795    spi_camera/controller/read_burst_set_last_flag1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.912 r  spi_camera/controller/read_burst_set_last_flag1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.912    spi_camera/controller/read_burst_set_last_flag1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.029 r  spi_camera/controller/read_burst_set_last_flag1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.029    spi_camera/controller/read_burst_set_last_flag1_carry__2_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.146 r  spi_camera/controller/read_burst_set_last_flag1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.146    spi_camera/controller/read_burst_set_last_flag1_carry__3_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.263 r  spi_camera/controller/read_burst_set_last_flag1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.263    spi_camera/controller/read_burst_set_last_flag1_carry__4_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.380 r  spi_camera/controller/read_burst_set_last_flag1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.380    spi_camera/controller/read_burst_set_last_flag1_carry__5_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.599 r  spi_camera/controller/read_burst_set_last_flag1_carry__6/O[0]
                         net (fo=1, routed)           0.599     2.198    spi_camera/controller/read_burst_set_last_flag1[29]
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.295     2.493 r  spi_camera/controller/read_burst_set_last_flag0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.493    spi_camera/controller/read_burst_set_last_flag0_carry__1_i_2_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.063 r  spi_camera/controller/read_burst_set_last_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.638     3.701    spi_camera/controller/read_burst_set_last_flag0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.313     4.014 r  spi_camera/controller/read_burst_set_last_flag_i_1_comp/O
                         net (fo=1, routed)           0.000     4.014    spi_camera/controller/read_burst_set_last_flag_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  spi_camera/controller/read_burst_set_last_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.433    31.790    spi_camera/controller/clk_out1_0
    SLICE_X11Y67         FDRE                                         r  spi_camera/controller/read_burst_set_last_flag_reg/C
                         clock pessimism              0.561    32.351    
                         clock uncertainty           -0.280    32.071    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.032    32.103    spi_camera/controller/read_burst_set_last_flag_reg
  -------------------------------------------------------------------
                         required time                         32.103    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.631ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 2.338ns (51.934%)  route 2.164ns (48.066%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 31.780 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    -0.948    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809     0.379    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.503 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653     1.156    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     1.280 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165     1.445    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124     1.569 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537     2.106    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.230    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.763 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.763    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.880 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.880    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.997 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.997    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.114 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.114    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.231 r  spi_camera/controller/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.231    spi_camera/controller/i_/i_/i__carry__3_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.554 r  spi_camera/controller/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     3.554    spi_camera/controller/i_/i_/i__carry__4_n_6
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.423    31.780    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[21]/C
                         clock pessimism              0.575    32.355    
                         clock uncertainty           -0.280    32.075    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.109    32.184    spi_camera/controller/delay_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         32.184    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 28.631    

Slack (MET) :             28.640ns  (required time - arrival time)
  Source:                 spi_camera/controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 31.787 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.614    -0.879    spi_camera/controller/clk_out1_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.423 r  spi_camera/controller/state_reg[0]/Q
                         net (fo=115, routed)         1.289     0.866    spi_camera/controller/spi_if/spi_din_last_reg_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124     0.990 f  spi_camera/controller/spi_if/state[7]_i_15/O
                         net (fo=1, routed)           0.635     1.625    spi_camera/controller/spi_if/state[7]_i_15_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.124     1.749 f  spi_camera/controller/spi_if/state[7]_i_7/O
                         net (fo=1, routed)           0.733     2.482    spi_camera/controller/spi_if/state[7]_i_7_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.124     2.606 r  spi_camera/controller/spi_if/state[7]_i_1/O
                         net (fo=8, routed)           0.618     3.224    spi_camera/controller/spi_if_n_1
    SLICE_X9Y68          FDRE                                         r  spi_camera/controller/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.430    31.787    spi_camera/controller/clk_out1_0
    SLICE_X9Y68          FDRE                                         r  spi_camera/controller/state_reg[2]/C
                         clock pessimism              0.561    32.348    
                         clock uncertainty           -0.280    32.068    
    SLICE_X9Y68          FDRE (Setup_fdre_C_CE)      -0.205    31.863    spi_camera/controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         31.863    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                 28.640    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 spi_camera/controller/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/fifo_length_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.014ns (26.491%)  route 2.814ns (73.509%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 31.857 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.618    -0.875    spi_camera/controller/clk_out1_0
    SLICE_X2Y66          FDRE                                         r  spi_camera/controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    -0.357 f  spi_camera/controller/state_reg[1]/Q
                         net (fo=142, routed)         0.954     0.597    spi_camera/controller/state_reg_n_0_[1]
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.124     0.721 f  spi_camera/controller/fifo_length[7]_i_6/O
                         net (fo=2, routed)           0.452     1.173    spi_camera/controller/fifo_length[7]_i_6_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124     1.297 f  spi_camera/controller/fifo_length[7]_i_4/O
                         net (fo=1, routed)           0.314     1.611    spi_camera/controller/fifo_length[7]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     1.735 r  spi_camera/controller/fifo_length[7]_i_1/O
                         net (fo=25, routed)          0.356     2.091    spi_camera/controller/fifo_length[7]_i_1_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     2.215 r  spi_camera/controller/fifo_length[22]_i_1/O
                         net (fo=15, routed)          0.737     2.952    spi_camera/controller/fifo_length[22]_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  spi_camera/controller/fifo_length_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.500    31.857    spi_camera/controller/clk_out1_0
    SLICE_X6Y66          FDRE                                         r  spi_camera/controller/fifo_length_reg[19]/C
                         clock pessimism              0.561    32.418    
                         clock uncertainty           -0.280    32.138    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524    31.614    spi_camera/controller/fifo_length_reg[19]
  -------------------------------------------------------------------
                         required time                         31.614    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.711ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.408%)  route 3.318ns (76.592%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 31.855 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    -0.877    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    -0.359 f  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994     0.635    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124     0.759 f  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819     1.577    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.701 r  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.769     2.470    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124     2.594 r  spi_camera/controller/state[4]_i_2/O
                         net (fo=1, routed)           0.736     3.331    spi_camera/controller/state[4]_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.124     3.455 r  spi_camera/controller/state[4]_i_1/O
                         net (fo=1, routed)           0.000     3.455    spi_camera/controller/state[4]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.498    31.855    spi_camera/controller/clk_out1_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[4]/C
                         clock pessimism              0.561    32.416    
                         clock uncertainty           -0.280    32.136    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.029    32.165    spi_camera/controller/state_reg[4]
  -------------------------------------------------------------------
                         required time                         32.165    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                 28.711    

Slack (MET) :             28.719ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.039%)  route 3.204ns (75.961%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 31.860 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    -0.877    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994     0.635    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124     0.759 r  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819     1.577    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.701 f  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.622     2.323    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124     2.447 r  spi_camera/controller/state[3]_i_2/O
                         net (fo=1, routed)           0.435     2.883    spi_camera/controller/state[3]_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     3.007 r  spi_camera/controller/state[3]_i_1/O
                         net (fo=1, routed)           0.334     3.341    spi_camera/controller/state[3]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  spi_camera/controller/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.503    31.860    spi_camera/controller/clk_out1_0
    SLICE_X3Y65          FDRE                                         r  spi_camera/controller/state_reg[3]/C
                         clock pessimism              0.561    32.421    
                         clock uncertainty           -0.280    32.141    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)       -0.081    32.060    spi_camera/controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                         32.060    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 28.719    

Slack (MET) :             28.727ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/camera_burst_first_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.014ns (24.397%)  route 3.142ns (75.603%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 31.792 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    -0.877    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994     0.635    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124     0.759 r  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819     1.577    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124     1.701 f  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.687     2.388    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.124     2.512 r  spi_camera/controller/camera_burst_first_flag_i_2/O
                         net (fo=1, routed)           0.264     2.776    spi_camera/controller/camera_burst_first_flag_i_2_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I3_O)        0.124     2.900 r  spi_camera/controller/camera_burst_first_flag_i_1/O
                         net (fo=1, routed)           0.379     3.279    spi_camera/controller/camera_burst_first_flag_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  spi_camera/controller/camera_burst_first_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.435    31.792    spi_camera/controller/clk_out1_0
    SLICE_X9Y64          FDRE                                         r  spi_camera/controller/camera_burst_first_flag_reg/C
                         clock pessimism              0.561    32.353    
                         clock uncertainty           -0.280    32.073    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)       -0.067    32.006    spi_camera/controller/camera_burst_first_flag_reg
  -------------------------------------------------------------------
                         required time                         32.006    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                 28.727    

Slack (MET) :             28.735ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 2.234ns (50.798%)  route 2.164ns (49.202%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 31.780 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    -0.948    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809     0.379    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.503 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653     1.156    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     1.280 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165     1.445    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124     1.569 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537     2.106    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.230    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.763 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.763    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.880 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.880    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.997 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.997    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.114 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.114    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.231 r  spi_camera/controller/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.231    spi_camera/controller/i_/i_/i__carry__3_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.450 r  spi_camera/controller/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000     3.450    spi_camera/controller/i_/i_/i__carry__4_n_7
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.423    31.780    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
                         clock pessimism              0.575    32.355    
                         clock uncertainty           -0.280    32.075    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.109    32.184    spi_camera/controller/delay_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         32.184    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                 28.735    

Slack (MET) :             28.750ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 2.221ns (50.652%)  route 2.164ns (49.348%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 31.782 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    -0.948    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809     0.379    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.503 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653     1.156    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     1.280 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165     1.445    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124     1.569 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537     2.106    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.230    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.763 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.763    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.880 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.880    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.997 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.997    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.114 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.114    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.437 r  spi_camera/controller/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     3.437    spi_camera/controller/i_/i_/i__carry__3_n_6
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.425    31.782    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[17]/C
                         clock pessimism              0.575    32.357    
                         clock uncertainty           -0.280    32.077    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    32.186    spi_camera/controller/delay_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         32.186    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 28.750    

Slack (MET) :             28.758ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 2.213ns (50.562%)  route 2.164ns (49.438%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 31.782 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    -0.948    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809     0.379    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.503 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653     1.156    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124     1.280 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165     1.445    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124     1.569 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537     2.106    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     2.230 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000     2.230    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.763 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.763    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.880 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.880    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.997 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.997    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.114 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.114    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.429 r  spi_camera/controller/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     3.429    spi_camera/controller/i_/i_/i__carry__3_n_4
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.425    31.782    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
                         clock pessimism              0.575    32.357    
                         clock uncertainty           -0.280    32.077    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    32.186    spi_camera/controller/delay_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         32.186    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 28.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552    -0.612    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  spi_camera/controller/delay_timer_reg[19]/Q
                         net (fo=4, routed)           0.161    -0.286    spi_camera/controller/delay_timer_reg[19]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  spi_camera/controller/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    -0.241    spi_camera/controller/i__carry__3_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  spi_camera/controller/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.177    spi_camera/controller/i_/i_/i__carry__3_n_4
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818    -0.852    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.478    spi_camera/controller/delay_timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 spi_camera/controller/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/wait_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.589    -0.575    spi_camera/controller/clk_out1_0
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  spi_camera/controller/wait_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    spi_camera/controller/wait_counter_reg_n_0_[1]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  spi_camera/controller/wait_counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.152    spi_camera/controller/wait_counter0_carry_n_7
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.858    -0.812    spi_camera/controller/clk_out1_0
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105    -0.470    spi_camera/controller/wait_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.589%)  route 0.174ns (38.411%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552    -0.612    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  spi_camera/controller/delay_timer_reg[16]/Q
                         net (fo=2, routed)           0.174    -0.274    spi_camera/controller/delay_timer_reg[16]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  spi_camera/controller/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    -0.229    spi_camera/controller/i__carry__3_i_4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  spi_camera/controller/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.159    spi_camera/controller/i_/i_/i__carry__3_n_7
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818    -0.852    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.478    spi_camera/controller/delay_timer_reg[16]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.555    -0.609    spi_camera/controller/clk_out1_0
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  spi_camera/controller/delay_timer_reg[4]/Q
                         net (fo=2, routed)           0.174    -0.271    spi_camera/controller/delay_timer_reg[4]
    SLICE_X8Y70          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  spi_camera/controller/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.226    spi_camera/controller/i__carry__0_i_4_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.156 r  spi_camera/controller/i_/i_/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.156    spi_camera/controller/i_/i_/i__carry__0_n_7
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.822    -0.848    spi_camera/controller/clk_out1_0
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134    -0.475    spi_camera/controller/delay_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.551    -0.613    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  spi_camera/controller/delay_timer_reg[20]/Q
                         net (fo=4, routed)           0.175    -0.274    spi_camera/controller/delay_timer_reg[20]
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  spi_camera/controller/i__carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.229    spi_camera/controller/i__carry__4_i_2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  spi_camera/controller/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.159    spi_camera/controller/i_/i_/i__carry__4_n_7
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.817    -0.853    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
                         clock pessimism              0.240    -0.613    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.134    -0.479    spi_camera/controller/delay_timer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554    -0.610    spi_camera/controller/clk_out1_0
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  spi_camera/controller/delay_timer_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.270    spi_camera/controller/delay_timer_reg[12]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.045    -0.225 r  spi_camera/controller/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    -0.225    spi_camera/controller/i__carry__2_i_4_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  spi_camera/controller/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.155    spi_camera/controller/i_/i_/i__carry__2_n_7
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.820    -0.850    spi_camera/controller/clk_out1_0
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.134    -0.476    spi_camera/controller/delay_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 p1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            p1/debounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.583    -0.581    p1/clk_out1_0
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  p1/debounce_counter_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.267    p1/debounce_counter[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  p1/debounce_counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.152    p1/debounce_counter0[1]
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.851    -0.819    p1/clk_out1_0
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105    -0.476    p1/debounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 p1/debounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            p1/debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.277%)  route 0.186ns (42.723%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.581    -0.583    p1/clk_out1_0
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  p1/debounce_counter_reg[12]/Q
                         net (fo=2, routed)           0.186    -0.256    p1/debounce_counter[12]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  p1/debounce_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.148    p1/debounce_counter0[12]
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.848    -0.822    p1/clk_out1_0
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105    -0.478    p1/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554    -0.610    spi_camera/controller/clk_out1_0
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  spi_camera/controller/delay_timer_reg[8]/Q
                         net (fo=3, routed)           0.187    -0.258    spi_camera/controller/delay_timer_reg[8]
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  spi_camera/controller/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    -0.213    spi_camera/controller/i__carry__1_i_4_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.143 r  spi_camera/controller/i_/i_/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.143    spi_camera/controller/i_/i_/i__carry__1_n_7
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.822    -0.849    spi_camera/controller/clk_out1_0
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.134    -0.476    spi_camera/controller/delay_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 spi_camera/controller/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/byte_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.587    -0.577    spi_camera/controller/clk_out1_0
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  spi_camera/controller/byte_count_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.251    spi_camera/controller/byte_count_reg_n_0_[1]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.136 r  spi_camera/controller/byte_count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.136    spi_camera/controller/byte_count0_carry_n_7
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.855    -0.815    spi_camera/controller/clk_out1_0
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.105    -0.472    spi_camera/controller/byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_4_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0    design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X0Y66      p1/btn_debounced_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X0Y66      p1/btn_pulse_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X2Y71      p1/btn_sync_0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X2Y71      p1/btn_sync_1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X1Y71      p1/debounce_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X0Y73      p1/debounce_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X0Y73      p1/debounce_counter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_debounced_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_pulse_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_pulse_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X2Y71      p1/btn_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X2Y71      p1/btn_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X2Y71      p1/btn_sync_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X2Y71      p1/btn_sync_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_debounced_prev_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_debounced_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_pulse_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X0Y66      p1/btn_pulse_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X2Y71      p1/btn_sync_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X2Y71      p1/btn_sync_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X2Y71      p1/btn_sync_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X2Y71      p1/btn_sync_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_4_clk_wiz_0_0
  To Clock:  clkfbout_design_4_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_4_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    design_4/design_4_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_4_clk_wiz_0_0
  To Clock:  clk_out1_design_4_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.890ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/read_burst_set_last_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.887ns  (logic 3.212ns (65.724%)  route 1.675ns (34.276%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 33263.793 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 33232.328 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.620 33232.336    spi_camera/controller/clk_out1_0
    SLICE_X7Y61          FDRE                                         r  spi_camera/controller/fifo_length_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456 33232.793 f  spi_camera/controller/fifo_length_reg[2]_replica/Q
                         net (fo=3, routed)           0.438 33233.230    spi_camera/controller/fifo_length_reg_n_0_[2]_repN
    SLICE_X6Y62          LUT1 (Prop_lut1_I0_O)        0.124 33233.355 r  spi_camera/controller/read_burst_set_last_flag1_carry_i_3/O
                         net (fo=1, routed)           0.000 33233.355    spi_camera/controller/read_burst_set_last_flag1_carry_i_3_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533 33233.887 r  spi_camera/controller/read_burst_set_last_flag1_carry/CO[3]
                         net (fo=1, routed)           0.000 33233.887    spi_camera/controller/read_burst_set_last_flag1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33234.004 r  spi_camera/controller/read_burst_set_last_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000 33234.004    spi_camera/controller/read_burst_set_last_flag1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33234.121 r  spi_camera/controller/read_burst_set_last_flag1_carry__1/CO[3]
                         net (fo=1, routed)           0.000 33234.121    spi_camera/controller/read_burst_set_last_flag1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33234.238 r  spi_camera/controller/read_burst_set_last_flag1_carry__2/CO[3]
                         net (fo=1, routed)           0.000 33234.238    spi_camera/controller/read_burst_set_last_flag1_carry__2_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33234.355 r  spi_camera/controller/read_burst_set_last_flag1_carry__3/CO[3]
                         net (fo=1, routed)           0.000 33234.355    spi_camera/controller/read_burst_set_last_flag1_carry__3_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33234.473 r  spi_camera/controller/read_burst_set_last_flag1_carry__4/CO[3]
                         net (fo=1, routed)           0.000 33234.473    spi_camera/controller/read_burst_set_last_flag1_carry__4_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33234.590 r  spi_camera/controller/read_burst_set_last_flag1_carry__5/CO[3]
                         net (fo=1, routed)           0.000 33234.590    spi_camera/controller/read_burst_set_last_flag1_carry__5_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219 33234.809 r  spi_camera/controller/read_burst_set_last_flag1_carry__6/O[0]
                         net (fo=1, routed)           0.599 33235.406    spi_camera/controller/read_burst_set_last_flag1[29]
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.295 33235.703 r  spi_camera/controller/read_burst_set_last_flag0_carry__1_i_2/O
                         net (fo=1, routed)           0.000 33235.703    spi_camera/controller/read_burst_set_last_flag0_carry__1_i_2_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570 33236.273 r  spi_camera/controller/read_burst_set_last_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.638 33236.910    spi_camera/controller/read_burst_set_last_flag0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.313 33237.223 r  spi_camera/controller/read_burst_set_last_flag_i_1_comp/O
                         net (fo=1, routed)           0.000 33237.223    spi_camera/controller/read_burst_set_last_flag_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  spi_camera/controller/read_burst_set_last_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.433 33263.789    spi_camera/controller/clk_out1_0
    SLICE_X11Y67         FDRE                                         r  spi_camera/controller/read_burst_set_last_flag_reg/C
                         clock pessimism              0.561 33264.352    
                         clock uncertainty           -0.280 33264.070    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.032 33264.102    spi_camera/controller/read_burst_set_last_flag_reg
  -------------------------------------------------------------------
                         required time                      33264.105    
                         arrival time                       -33237.215    
  -------------------------------------------------------------------
                         slack                                 26.890    

Slack (MET) :             27.432ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.502ns  (logic 2.338ns (51.934%)  route 2.164ns (48.066%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 33263.781 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 33232.254 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545 33232.262    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518 33232.781 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809 33233.590    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124 33233.715 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653 33234.367    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124 33234.492 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165 33234.656    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124 33234.781 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537 33235.316    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124 33235.441 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000 33235.441    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533 33235.973 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000 33235.973    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.090 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000 33236.090    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.207 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000 33236.207    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.324 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000 33236.324    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.441 r  spi_camera/controller/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000 33236.441    spi_camera/controller/i_/i_/i__carry__3_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323 33236.766 r  spi_camera/controller/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000 33236.766    spi_camera/controller/i_/i_/i__carry__4_n_6
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.423 33263.777    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[21]/C
                         clock pessimism              0.575 33264.352    
                         clock uncertainty           -0.280 33264.070    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.109 33264.180    spi_camera/controller/delay_timer_reg[21]
  -------------------------------------------------------------------
                         required time                      33264.188    
                         arrival time                       -33236.758    
  -------------------------------------------------------------------
                         slack                                 27.432    

Slack (MET) :             27.441ns  (required time - arrival time)
  Source:                 spi_camera/controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 33263.789 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 33232.324 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.614 33232.328    spi_camera/controller/clk_out1_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456 33232.785 r  spi_camera/controller/state_reg[0]/Q
                         net (fo=115, routed)         1.289 33234.074    spi_camera/controller/spi_if/spi_din_last_reg_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124 33234.199 f  spi_camera/controller/spi_if/state[7]_i_15/O
                         net (fo=1, routed)           0.635 33234.836    spi_camera/controller/spi_if/state[7]_i_15_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.124 33234.961 f  spi_camera/controller/spi_if/state[7]_i_7/O
                         net (fo=1, routed)           0.733 33235.695    spi_camera/controller/spi_if/state[7]_i_7_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.124 33235.820 r  spi_camera/controller/spi_if/state[7]_i_1/O
                         net (fo=8, routed)           0.618 33236.438    spi_camera/controller/spi_if_n_1
    SLICE_X9Y68          FDRE                                         r  spi_camera/controller/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.430 33263.785    spi_camera/controller/clk_out1_0
    SLICE_X9Y68          FDRE                                         r  spi_camera/controller/state_reg[2]/C
                         clock pessimism              0.561 33264.348    
                         clock uncertainty           -0.280 33264.066    
    SLICE_X9Y68          FDRE (Setup_fdre_C_CE)      -0.205 33263.863    spi_camera/controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                      33263.867    
                         arrival time                       -33236.426    
  -------------------------------------------------------------------
                         slack                                 27.441    

Slack (MET) :             27.463ns  (required time - arrival time)
  Source:                 spi_camera/controller/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/fifo_length_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        3.828ns  (logic 1.014ns (26.491%)  route 2.814ns (73.509%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 33263.859 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 33232.328 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.618 33232.332    spi_camera/controller/clk_out1_0
    SLICE_X2Y66          FDRE                                         r  spi_camera/controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518 33232.852 f  spi_camera/controller/state_reg[1]/Q
                         net (fo=142, routed)         0.954 33233.805    spi_camera/controller/state_reg_n_0_[1]
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.124 33233.930 f  spi_camera/controller/fifo_length[7]_i_6/O
                         net (fo=2, routed)           0.452 33234.383    spi_camera/controller/fifo_length[7]_i_6_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124 33234.508 f  spi_camera/controller/fifo_length[7]_i_4/O
                         net (fo=1, routed)           0.314 33234.820    spi_camera/controller/fifo_length[7]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124 33234.945 r  spi_camera/controller/fifo_length[7]_i_1/O
                         net (fo=25, routed)          0.356 33235.301    spi_camera/controller/fifo_length[7]_i_1_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124 33235.426 r  spi_camera/controller/fifo_length[22]_i_1/O
                         net (fo=15, routed)          0.737 33236.164    spi_camera/controller/fifo_length[22]_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  spi_camera/controller/fifo_length_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.500 33263.855    spi_camera/controller/clk_out1_0
    SLICE_X6Y66          FDRE                                         r  spi_camera/controller/fifo_length_reg[19]/C
                         clock pessimism              0.561 33264.418    
                         clock uncertainty           -0.280 33264.137    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524 33263.613    spi_camera/controller/fifo_length_reg[19]
  -------------------------------------------------------------------
                         required time                      33263.617    
                         arrival time                       -33236.156    
  -------------------------------------------------------------------
                         slack                                 27.463    

Slack (MET) :             27.512ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.408%)  route 3.318ns (76.592%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 33263.859 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 33232.324 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616 33232.332    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518 33232.852 f  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994 33233.844    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124 33233.969 f  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819 33234.789    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124 33234.914 r  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.769 33235.684    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124 33235.809 r  spi_camera/controller/state[4]_i_2/O
                         net (fo=1, routed)           0.736 33236.543    spi_camera/controller/state[4]_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.124 33236.668 r  spi_camera/controller/state[4]_i_1/O
                         net (fo=1, routed)           0.000 33236.668    spi_camera/controller/state[4]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.498 33263.852    spi_camera/controller/clk_out1_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[4]/C
                         clock pessimism              0.561 33264.414    
                         clock uncertainty           -0.280 33264.133    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.029 33264.160    spi_camera/controller/state_reg[4]
  -------------------------------------------------------------------
                         required time                      33264.168    
                         arrival time                       -33236.656    
  -------------------------------------------------------------------
                         slack                                 27.512    

Slack (MET) :             27.520ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.039%)  route 3.204ns (75.961%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 33263.863 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 33232.324 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616 33232.332    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518 33232.852 r  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994 33233.844    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124 33233.969 r  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819 33234.789    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124 33234.914 f  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.622 33235.535    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124 33235.660 r  spi_camera/controller/state[3]_i_2/O
                         net (fo=1, routed)           0.435 33236.094    spi_camera/controller/state[3]_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124 33236.219 r  spi_camera/controller/state[3]_i_1/O
                         net (fo=1, routed)           0.334 33236.555    spi_camera/controller/state[3]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  spi_camera/controller/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.503 33263.859    spi_camera/controller/clk_out1_0
    SLICE_X3Y65          FDRE                                         r  spi_camera/controller/state_reg[3]/C
                         clock pessimism              0.561 33264.422    
                         clock uncertainty           -0.280 33264.141    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)       -0.081 33264.059    spi_camera/controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                      33264.062    
                         arrival time                       -33236.543    
  -------------------------------------------------------------------
                         slack                                 27.520    

Slack (MET) :             27.528ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/camera_burst_first_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.156ns  (logic 1.014ns (24.397%)  route 3.142ns (75.603%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 33263.793 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 33232.324 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616 33232.332    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518 33232.852 r  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994 33233.844    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124 33233.969 r  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819 33234.789    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124 33234.914 f  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.687 33235.602    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.124 33235.727 r  spi_camera/controller/camera_burst_first_flag_i_2/O
                         net (fo=1, routed)           0.264 33235.992    spi_camera/controller/camera_burst_first_flag_i_2_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I3_O)        0.124 33236.117 r  spi_camera/controller/camera_burst_first_flag_i_1/O
                         net (fo=1, routed)           0.379 33236.496    spi_camera/controller/camera_burst_first_flag_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  spi_camera/controller/camera_burst_first_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.435 33263.789    spi_camera/controller/clk_out1_0
    SLICE_X9Y64          FDRE                                         r  spi_camera/controller/camera_burst_first_flag_reg/C
                         clock pessimism              0.561 33264.352    
                         clock uncertainty           -0.280 33264.070    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)       -0.067 33264.004    spi_camera/controller/camera_burst_first_flag_reg
  -------------------------------------------------------------------
                         required time                      33264.008    
                         arrival time                       -33236.480    
  -------------------------------------------------------------------
                         slack                                 27.528    

Slack (MET) :             27.536ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.398ns  (logic 2.234ns (50.798%)  route 2.164ns (49.202%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 33263.781 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 33232.254 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545 33232.262    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518 33232.781 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809 33233.590    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124 33233.715 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653 33234.367    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124 33234.492 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165 33234.656    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124 33234.781 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537 33235.316    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124 33235.441 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000 33235.441    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533 33235.973 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000 33235.973    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.090 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000 33236.090    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.207 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000 33236.207    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.324 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000 33236.324    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.441 r  spi_camera/controller/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000 33236.441    spi_camera/controller/i_/i_/i__carry__3_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219 33236.660 r  spi_camera/controller/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000 33236.660    spi_camera/controller/i_/i_/i__carry__4_n_7
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.423 33263.777    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
                         clock pessimism              0.575 33264.352    
                         clock uncertainty           -0.280 33264.070    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.109 33264.180    spi_camera/controller/delay_timer_reg[20]
  -------------------------------------------------------------------
                         required time                      33264.188    
                         arrival time                       -33236.652    
  -------------------------------------------------------------------
                         slack                                 27.536    

Slack (MET) :             27.551ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.385ns  (logic 2.221ns (50.652%)  route 2.164ns (49.348%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 33263.785 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 33232.254 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545 33232.262    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518 33232.781 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809 33233.590    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124 33233.715 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653 33234.367    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124 33234.492 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165 33234.656    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124 33234.781 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537 33235.316    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124 33235.441 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000 33235.441    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533 33235.973 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000 33235.973    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.090 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000 33236.090    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.207 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000 33236.207    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.324 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000 33236.324    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323 33236.648 r  spi_camera/controller/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000 33236.648    spi_camera/controller/i_/i_/i__carry__3_n_6
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.425 33263.781    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[17]/C
                         clock pessimism              0.575 33264.355    
                         clock uncertainty           -0.280 33264.074    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109 33264.184    spi_camera/controller/delay_timer_reg[17]
  -------------------------------------------------------------------
                         required time                      33264.191    
                         arrival time                       -33236.641    
  -------------------------------------------------------------------
                         slack                                 27.551    

Slack (MET) :             27.559ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.134ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@33265.336ns - clk_out1_design_4_clk_wiz_0_0 rise@33233.203ns)
  Data Path Delay:        4.377ns  (logic 2.213ns (50.562%)  route 2.164ns (49.438%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 33263.785 - 33265.336 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 33232.254 - 33233.203 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                  33233.203 33233.203 r  
    L17                                               0.000 33233.203 r  sysclk (IN)
                         net (fo=0)                   0.000 33233.203    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 33234.680 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 33235.914    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 33228.949 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 33230.617    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 33230.715 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545 33232.262    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518 33232.781 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809 33233.590    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124 33233.715 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653 33234.367    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124 33234.492 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165 33234.656    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124 33234.781 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537 33235.316    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124 33235.441 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000 33235.441    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533 33235.973 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000 33235.973    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.090 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000 33236.090    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.207 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000 33236.207    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 33236.324 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000 33236.324    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315 33236.641 r  spi_camera/controller/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000 33236.641    spi_camera/controller/i_/i_/i__carry__3_n_4
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                  33265.336 33265.336 r  
    L17                                               0.000 33265.336 r  sysclk (IN)
                         net (fo=0)                   0.000 33265.336    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 33266.742 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 33267.902    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 33260.680 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 33262.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 33262.355 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.425 33263.781    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
                         clock pessimism              0.575 33264.355    
                         clock uncertainty           -0.280 33264.074    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109 33264.184    spi_camera/controller/delay_timer_reg[19]
  -------------------------------------------------------------------
                         required time                      33264.191    
                         arrival time                       -33236.629    
  -------------------------------------------------------------------
                         slack                                 27.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552    -0.612    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  spi_camera/controller/delay_timer_reg[19]/Q
                         net (fo=4, routed)           0.161    -0.286    spi_camera/controller/delay_timer_reg[19]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  spi_camera/controller/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    -0.241    spi_camera/controller/i__carry__3_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  spi_camera/controller/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.177    spi_camera/controller/i_/i_/i__carry__3_n_4
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818    -0.852    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
                         clock pessimism              0.240    -0.612    
                         clock uncertainty            0.280    -0.332    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.198    spi_camera/controller/delay_timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 spi_camera/controller/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/wait_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.589    -0.575    spi_camera/controller/clk_out1_0
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  spi_camera/controller/wait_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    spi_camera/controller/wait_counter_reg_n_0_[1]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  spi_camera/controller/wait_counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.152    spi_camera/controller/wait_counter0_carry_n_7
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.858    -0.812    spi_camera/controller/clk_out1_0
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.280    -0.295    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105    -0.190    spi_camera/controller/wait_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.589%)  route 0.174ns (38.411%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552    -0.612    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  spi_camera/controller/delay_timer_reg[16]/Q
                         net (fo=2, routed)           0.174    -0.274    spi_camera/controller/delay_timer_reg[16]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  spi_camera/controller/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    -0.229    spi_camera/controller/i__carry__3_i_4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  spi_camera/controller/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.159    spi_camera/controller/i_/i_/i__carry__3_n_7
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818    -0.852    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/C
                         clock pessimism              0.240    -0.612    
                         clock uncertainty            0.280    -0.332    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.198    spi_camera/controller/delay_timer_reg[16]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.555    -0.609    spi_camera/controller/clk_out1_0
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  spi_camera/controller/delay_timer_reg[4]/Q
                         net (fo=2, routed)           0.174    -0.271    spi_camera/controller/delay_timer_reg[4]
    SLICE_X8Y70          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  spi_camera/controller/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.226    spi_camera/controller/i__carry__0_i_4_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.156 r  spi_camera/controller/i_/i_/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.156    spi_camera/controller/i_/i_/i__carry__0_n_7
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.822    -0.848    spi_camera/controller/clk_out1_0
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/C
                         clock pessimism              0.239    -0.609    
                         clock uncertainty            0.280    -0.329    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134    -0.195    spi_camera/controller/delay_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.551    -0.613    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  spi_camera/controller/delay_timer_reg[20]/Q
                         net (fo=4, routed)           0.175    -0.274    spi_camera/controller/delay_timer_reg[20]
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  spi_camera/controller/i__carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.229    spi_camera/controller/i__carry__4_i_2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  spi_camera/controller/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.159    spi_camera/controller/i_/i_/i__carry__4_n_7
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.817    -0.853    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.280    -0.333    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.134    -0.199    spi_camera/controller/delay_timer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554    -0.610    spi_camera/controller/clk_out1_0
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  spi_camera/controller/delay_timer_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.270    spi_camera/controller/delay_timer_reg[12]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.045    -0.225 r  spi_camera/controller/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    -0.225    spi_camera/controller/i__carry__2_i_4_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  spi_camera/controller/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.155    spi_camera/controller/i_/i_/i__carry__2_n_7
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.820    -0.850    spi_camera/controller/clk_out1_0
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.280    -0.330    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.134    -0.196    spi_camera/controller/delay_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 p1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            p1/debounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.583    -0.581    p1/clk_out1_0
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  p1/debounce_counter_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.267    p1/debounce_counter[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  p1/debounce_counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.152    p1/debounce_counter0[1]
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.851    -0.819    p1/clk_out1_0
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.280    -0.301    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105    -0.196    p1/debounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 p1/debounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            p1/debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.277%)  route 0.186ns (42.723%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.581    -0.583    p1/clk_out1_0
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  p1/debounce_counter_reg[12]/Q
                         net (fo=2, routed)           0.186    -0.256    p1/debounce_counter[12]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  p1/debounce_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.148    p1/debounce_counter0[12]
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.848    -0.822    p1/clk_out1_0
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.280    -0.303    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105    -0.198    p1/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/delay_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554    -0.610    spi_camera/controller/clk_out1_0
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  spi_camera/controller/delay_timer_reg[8]/Q
                         net (fo=3, routed)           0.187    -0.258    spi_camera/controller/delay_timer_reg[8]
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  spi_camera/controller/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    -0.213    spi_camera/controller/i__carry__1_i_4_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.143 r  spi_camera/controller/i_/i_/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.143    spi_camera/controller/i_/i_/i__carry__1_n_7
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.822    -0.849    spi_camera/controller/clk_out1_0
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/C
                         clock pessimism              0.239    -0.610    
                         clock uncertainty            0.280    -0.330    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.134    -0.196    spi_camera/controller/delay_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 spi_camera/controller/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_camera/controller/byte_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.587    -0.577    spi_camera/controller/clk_out1_0
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  spi_camera/controller/byte_count_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.251    spi_camera/controller/byte_count_reg_n_0_[1]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.136 r  spi_camera/controller/byte_count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.136    spi_camera/controller/byte_count0_carry_n_7
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.855    -0.815    spi_camera/controller/clk_out1_0
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.280    -0.297    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.105    -0.192    spi_camera/controller/byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_4_clk_wiz_0_0_1
  To Clock:  clk_out1_design_4_clk_wiz_0_0

Setup :          485  Failing Endpoints,  Worst Slack       -5.243ns,  Total Violation    -1719.350ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.243ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/read_burst_set_last_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.887ns  (logic 3.212ns (65.724%)  route 1.675ns (34.276%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 31.790 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 32.459 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.620    32.459    spi_camera/controller/clk_out1_0
    SLICE_X7Y61          FDRE                                         r  spi_camera/controller/fifo_length_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456    32.915 f  spi_camera/controller/fifo_length_reg[2]_replica/Q
                         net (fo=3, routed)           0.438    33.353    spi_camera/controller/fifo_length_reg_n_0_[2]_repN
    SLICE_X6Y62          LUT1 (Prop_lut1_I0_O)        0.124    33.477 r  spi_camera/controller/read_burst_set_last_flag1_carry_i_3/O
                         net (fo=1, routed)           0.000    33.477    spi_camera/controller/read_burst_set_last_flag1_carry_i_3_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.010 r  spi_camera/controller/read_burst_set_last_flag1_carry/CO[3]
                         net (fo=1, routed)           0.000    34.010    spi_camera/controller/read_burst_set_last_flag1_carry_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.127 r  spi_camera/controller/read_burst_set_last_flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.127    spi_camera/controller/read_burst_set_last_flag1_carry__0_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.244 r  spi_camera/controller/read_burst_set_last_flag1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    34.244    spi_camera/controller/read_burst_set_last_flag1_carry__1_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.361 r  spi_camera/controller/read_burst_set_last_flag1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    34.361    spi_camera/controller/read_burst_set_last_flag1_carry__2_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.478 r  spi_camera/controller/read_burst_set_last_flag1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.478    spi_camera/controller/read_burst_set_last_flag1_carry__3_n_0
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.595 r  spi_camera/controller/read_burst_set_last_flag1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.595    spi_camera/controller/read_burst_set_last_flag1_carry__4_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.712 r  spi_camera/controller/read_burst_set_last_flag1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.712    spi_camera/controller/read_burst_set_last_flag1_carry__5_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.931 r  spi_camera/controller/read_burst_set_last_flag1_carry__6/O[0]
                         net (fo=1, routed)           0.599    35.530    spi_camera/controller/read_burst_set_last_flag1[29]
    SLICE_X7Y68          LUT6 (Prop_lut6_I4_O)        0.295    35.825 r  spi_camera/controller/read_burst_set_last_flag0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    35.825    spi_camera/controller/read_burst_set_last_flag0_carry__1_i_2_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.395 r  spi_camera/controller/read_burst_set_last_flag0_carry__1/CO[2]
                         net (fo=1, routed)           0.638    37.033    spi_camera/controller/read_burst_set_last_flag0
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.313    37.346 r  spi_camera/controller/read_burst_set_last_flag_i_1_comp/O
                         net (fo=1, routed)           0.000    37.346    spi_camera/controller/read_burst_set_last_flag_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  spi_camera/controller/read_burst_set_last_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.433    31.790    spi_camera/controller/clk_out1_0
    SLICE_X11Y67         FDRE                                         r  spi_camera/controller/read_burst_set_last_flag_reg/C
                         clock pessimism              0.561    32.351    
                         clock uncertainty           -0.280    32.071    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.032    32.103    spi_camera/controller/read_burst_set_last_flag_reg
  -------------------------------------------------------------------
                         required time                         32.103    
                         arrival time                         -37.346    
  -------------------------------------------------------------------
                         slack                                 -5.243    

Slack (VIOLATED) :        -4.701ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.502ns  (logic 2.338ns (51.934%)  route 2.164ns (48.066%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 31.780 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 32.384 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    32.384    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    32.902 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809    33.711    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124    33.835 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653    34.488    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124    34.612 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165    34.777    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    34.901 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537    35.438    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124    35.562 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000    35.562    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.095 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.095    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.212 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.212    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.329 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.329    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.446 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.446    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.563 r  spi_camera/controller/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.563    spi_camera/controller/i_/i_/i__carry__3_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.886 r  spi_camera/controller/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    36.886    spi_camera/controller/i_/i_/i__carry__4_n_6
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.423    31.780    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[21]/C
                         clock pessimism              0.575    32.355    
                         clock uncertainty           -0.280    32.075    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.109    32.184    spi_camera/controller/delay_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         32.184    
                         arrival time                         -36.886    
  -------------------------------------------------------------------
                         slack                                 -4.701    

Slack (VIOLATED) :        -4.692ns  (required time - arrival time)
  Source:                 spi_camera/controller/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.103ns  (logic 0.828ns (20.181%)  route 3.275ns (79.819%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 31.787 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 32.453 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.614    32.453    spi_camera/controller/clk_out1_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.456    32.909 r  spi_camera/controller/state_reg[0]/Q
                         net (fo=115, routed)         1.289    34.198    spi_camera/controller/spi_if/spi_din_last_reg_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I2_O)        0.124    34.322 f  spi_camera/controller/spi_if/state[7]_i_15/O
                         net (fo=1, routed)           0.635    34.957    spi_camera/controller/spi_if/state[7]_i_15_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I4_O)        0.124    35.081 f  spi_camera/controller/spi_if/state[7]_i_7/O
                         net (fo=1, routed)           0.733    35.814    spi_camera/controller/spi_if/state[7]_i_7_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.124    35.938 r  spi_camera/controller/spi_if/state[7]_i_1/O
                         net (fo=8, routed)           0.618    36.556    spi_camera/controller/spi_if_n_1
    SLICE_X9Y68          FDRE                                         r  spi_camera/controller/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.430    31.787    spi_camera/controller/clk_out1_0
    SLICE_X9Y68          FDRE                                         r  spi_camera/controller/state_reg[2]/C
                         clock pessimism              0.561    32.348    
                         clock uncertainty           -0.280    32.068    
    SLICE_X9Y68          FDRE (Setup_fdre_C_CE)      -0.205    31.863    spi_camera/controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         31.863    
                         arrival time                         -36.556    
  -------------------------------------------------------------------
                         slack                                 -4.692    

Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 spi_camera/controller/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/fifo_length_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        3.828ns  (logic 1.014ns (26.491%)  route 2.814ns (73.509%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 31.857 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 32.457 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.618    32.457    spi_camera/controller/clk_out1_0
    SLICE_X2Y66          FDRE                                         r  spi_camera/controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518    32.975 f  spi_camera/controller/state_reg[1]/Q
                         net (fo=142, routed)         0.954    33.929    spi_camera/controller/state_reg_n_0_[1]
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.124    34.053 f  spi_camera/controller/fifo_length[7]_i_6/O
                         net (fo=2, routed)           0.452    34.505    spi_camera/controller/fifo_length[7]_i_6_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.124    34.629 f  spi_camera/controller/fifo_length[7]_i_4/O
                         net (fo=1, routed)           0.314    34.943    spi_camera/controller/fifo_length[7]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124    35.067 r  spi_camera/controller/fifo_length[7]_i_1/O
                         net (fo=25, routed)          0.356    35.423    spi_camera/controller/fifo_length[7]_i_1_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124    35.547 r  spi_camera/controller/fifo_length[22]_i_1/O
                         net (fo=15, routed)          0.737    36.284    spi_camera/controller/fifo_length[22]_i_1_n_0
    SLICE_X6Y66          FDRE                                         r  spi_camera/controller/fifo_length_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.500    31.857    spi_camera/controller/clk_out1_0
    SLICE_X6Y66          FDRE                                         r  spi_camera/controller/fifo_length_reg[19]/C
                         clock pessimism              0.561    32.418    
                         clock uncertainty           -0.280    32.138    
    SLICE_X6Y66          FDRE (Setup_fdre_C_R)       -0.524    31.614    spi_camera/controller/fifo_length_reg[19]
  -------------------------------------------------------------------
                         required time                         31.614    
                         arrival time                         -36.284    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (VIOLATED) :        -4.621ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.332ns  (logic 1.014ns (23.408%)  route 3.318ns (76.592%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 31.855 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 32.455 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    32.455    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    32.973 f  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994    33.967    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124    34.091 f  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819    34.909    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124    35.033 r  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.769    35.802    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I1_O)        0.124    35.926 r  spi_camera/controller/state[4]_i_2/O
                         net (fo=1, routed)           0.736    36.663    spi_camera/controller/state[4]_i_2_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.124    36.787 r  spi_camera/controller/state[4]_i_1/O
                         net (fo=1, routed)           0.000    36.787    spi_camera/controller/state[4]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.498    31.855    spi_camera/controller/clk_out1_0
    SLICE_X3Y69          FDRE                                         r  spi_camera/controller/state_reg[4]/C
                         clock pessimism              0.561    32.416    
                         clock uncertainty           -0.280    32.136    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.029    32.165    spi_camera/controller/state_reg[4]
  -------------------------------------------------------------------
                         required time                         32.165    
                         arrival time                         -36.787    
  -------------------------------------------------------------------
                         slack                                 -4.621    

Slack (VIOLATED) :        -4.613ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.218ns  (logic 1.014ns (24.039%)  route 3.204ns (75.961%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 31.860 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 32.455 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    32.455    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    32.973 r  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994    33.967    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124    34.091 r  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819    34.909    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124    35.033 f  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.622    35.655    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.124    35.779 r  spi_camera/controller/state[3]_i_2/O
                         net (fo=1, routed)           0.435    36.215    spi_camera/controller/state[3]_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124    36.339 r  spi_camera/controller/state[3]_i_1/O
                         net (fo=1, routed)           0.334    36.673    spi_camera/controller/state[3]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  spi_camera/controller/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.503    31.860    spi_camera/controller/clk_out1_0
    SLICE_X3Y65          FDRE                                         r  spi_camera/controller/state_reg[3]/C
                         clock pessimism              0.561    32.421    
                         clock uncertainty           -0.280    32.141    
    SLICE_X3Y65          FDRE (Setup_fdre_C_D)       -0.081    32.060    spi_camera/controller/state_reg[3]
  -------------------------------------------------------------------
                         required time                         32.060    
                         arrival time                         -36.673    
  -------------------------------------------------------------------
                         slack                                 -4.613    

Slack (VIOLATED) :        -4.605ns  (required time - arrival time)
  Source:                 spi_camera/controller/fifo_length_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/camera_burst_first_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.156ns  (logic 1.014ns (24.397%)  route 3.142ns (75.603%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 31.792 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 32.455 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.616    32.455    spi_camera/controller/clk_out1_0
    SLICE_X6Y65          FDRE                                         r  spi_camera/controller/fifo_length_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518    32.973 r  spi_camera/controller/fifo_length_reg[18]/Q
                         net (fo=4, routed)           0.994    33.967    spi_camera/controller/fifo_length_reg_n_0_[18]
    SLICE_X5Y63          LUT4 (Prop_lut4_I1_O)        0.124    34.091 r  spi_camera/controller/state[4]_i_11/O
                         net (fo=1, routed)           0.819    34.909    spi_camera/controller/state[4]_i_11_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I0_O)        0.124    35.033 f  spi_camera/controller/state[4]_i_7/O
                         net (fo=5, routed)           0.687    35.720    spi_camera/controller/state[4]_i_7_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I2_O)        0.124    35.844 r  spi_camera/controller/camera_burst_first_flag_i_2/O
                         net (fo=1, routed)           0.264    36.108    spi_camera/controller/camera_burst_first_flag_i_2_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I3_O)        0.124    36.232 r  spi_camera/controller/camera_burst_first_flag_i_1/O
                         net (fo=1, routed)           0.379    36.611    spi_camera/controller/camera_burst_first_flag_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  spi_camera/controller/camera_burst_first_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.435    31.792    spi_camera/controller/clk_out1_0
    SLICE_X9Y64          FDRE                                         r  spi_camera/controller/camera_burst_first_flag_reg/C
                         clock pessimism              0.561    32.353    
                         clock uncertainty           -0.280    32.073    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)       -0.067    32.006    spi_camera/controller/camera_burst_first_flag_reg
  -------------------------------------------------------------------
                         required time                         32.006    
                         arrival time                         -36.611    
  -------------------------------------------------------------------
                         slack                                 -4.605    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.398ns  (logic 2.234ns (50.798%)  route 2.164ns (49.202%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 31.780 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 32.384 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    32.384    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    32.902 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809    33.711    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124    33.835 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653    34.488    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124    34.612 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165    34.777    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    34.901 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537    35.438    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124    35.562 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000    35.562    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.095 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.095    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.212 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.212    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.329 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.329    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.446 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.446    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.563 r  spi_camera/controller/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.563    spi_camera/controller/i_/i_/i__carry__3_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.782 r  spi_camera/controller/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    36.782    spi_camera/controller/i_/i_/i__carry__4_n_7
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.423    31.780    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
                         clock pessimism              0.575    32.355    
                         clock uncertainty           -0.280    32.075    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.109    32.184    spi_camera/controller/delay_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         32.184    
                         arrival time                         -36.782    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.385ns  (logic 2.221ns (50.652%)  route 2.164ns (49.348%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 31.782 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 32.384 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    32.384    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    32.902 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809    33.711    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124    33.835 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653    34.488    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124    34.612 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165    34.777    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    34.901 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537    35.438    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124    35.562 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000    35.562    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.095 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.095    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.212 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.212    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.329 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.329    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.446 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.446    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.769 r  spi_camera/controller/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    36.769    spi_camera/controller/i_/i_/i__carry__3_n_6
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.425    31.782    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[17]/C
                         clock pessimism              0.575    32.357    
                         clock uncertainty           -0.280    32.077    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    32.186    spi_camera/controller/delay_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         32.186    
                         arrival time                         -36.769    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.574ns  (required time - arrival time)
  Source:                 spi_camera/controller/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_design_4_clk_wiz_0_0 rise@33.333ns - clk_out1_design_4_clk_wiz_0_0_1 rise@33.332ns)
  Data Path Delay:        4.377ns  (logic 2.213ns (50.562%)  route 2.164ns (49.438%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 31.782 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 32.384 - 33.332 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                     33.332    33.332 r  
    L17                                               0.000    33.332 r  sysclk (IN)
                         net (fo=0)                   0.000    33.332    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    34.808 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    36.041    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    29.076 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    30.743    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.839 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.545    32.384    spi_camera/controller/clk_out1_0
    SLICE_X8Y69          FDRE                                         r  spi_camera/controller/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.518    32.902 f  spi_camera/controller/delay_timer_reg[3]/Q
                         net (fo=2, routed)           0.809    33.711    spi_camera/controller/delay_timer_reg[3]
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124    33.835 f  spi_camera/controller/state[7]_i_27/O
                         net (fo=2, routed)           0.653    34.488    spi_camera/controller/state[7]_i_27_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I1_O)        0.124    34.612 f  spi_camera/controller/state[7]_i_13/O
                         net (fo=2, routed)           0.165    34.777    spi_camera/controller/state[7]_i_13_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    34.901 f  spi_camera/controller/i__carry_i_6/O
                         net (fo=22, routed)          0.537    35.438    spi_camera/controller/i__carry_i_6_n_0
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124    35.562 r  spi_camera/controller/i__carry_i_4/O
                         net (fo=1, routed)           0.000    35.562    spi_camera/controller/i__carry_i_4_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.095 r  spi_camera/controller/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    36.095    spi_camera/controller/i_/i_/i__carry_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.212 r  spi_camera/controller/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.212    spi_camera/controller/i_/i_/i__carry__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.329 r  spi_camera/controller/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.329    spi_camera/controller/i_/i_/i__carry__1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.446 r  spi_camera/controller/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    36.446    spi_camera/controller/i_/i_/i__carry__2_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.761 r  spi_camera/controller/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    36.761    spi_camera/controller/i_/i_/i__carry__3_n_4
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    L17                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    34.739 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.901    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    28.679 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    30.266    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.357 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.425    31.782    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
                         clock pessimism              0.575    32.357    
                         clock uncertainty           -0.280    32.077    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    32.186    spi_camera/controller/delay_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         32.186    
                         arrival time                         -36.761    
  -------------------------------------------------------------------
                         slack                                 -4.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552    -0.612    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  spi_camera/controller/delay_timer_reg[19]/Q
                         net (fo=4, routed)           0.161    -0.286    spi_camera/controller/delay_timer_reg[19]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  spi_camera/controller/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    -0.241    spi_camera/controller/i__carry__3_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  spi_camera/controller/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.177    spi_camera/controller/i_/i_/i__carry__3_n_4
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818    -0.852    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[19]/C
                         clock pessimism              0.240    -0.612    
                         clock uncertainty            0.280    -0.332    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.198    spi_camera/controller/delay_timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 spi_camera/controller/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/wait_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.589    -0.575    spi_camera/controller/clk_out1_0
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  spi_camera/controller/wait_counter_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.267    spi_camera/controller/wait_counter_reg_n_0_[1]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  spi_camera/controller/wait_counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.152    spi_camera/controller/wait_counter0_carry_n_7
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.858    -0.812    spi_camera/controller/clk_out1_0
    SLICE_X1Y63          FDRE                                         r  spi_camera/controller/wait_counter_reg[1]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.280    -0.295    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105    -0.190    spi_camera/controller/wait_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.589%)  route 0.174ns (38.411%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552    -0.612    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  spi_camera/controller/delay_timer_reg[16]/Q
                         net (fo=2, routed)           0.174    -0.274    spi_camera/controller/delay_timer_reg[16]
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  spi_camera/controller/i__carry__3_i_4/O
                         net (fo=1, routed)           0.000    -0.229    spi_camera/controller/i__carry__3_i_4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  spi_camera/controller/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.159    spi_camera/controller/i_/i_/i__carry__3_n_7
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818    -0.852    spi_camera/controller/clk_out1_0
    SLICE_X8Y73          FDRE                                         r  spi_camera/controller/delay_timer_reg[16]/C
                         clock pessimism              0.240    -0.612    
                         clock uncertainty            0.280    -0.332    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.134    -0.198    spi_camera/controller/delay_timer_reg[16]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.555    -0.609    spi_camera/controller/clk_out1_0
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  spi_camera/controller/delay_timer_reg[4]/Q
                         net (fo=2, routed)           0.174    -0.271    spi_camera/controller/delay_timer_reg[4]
    SLICE_X8Y70          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  spi_camera/controller/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.226    spi_camera/controller/i__carry__0_i_4_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.156 r  spi_camera/controller/i_/i_/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.156    spi_camera/controller/i_/i_/i__carry__0_n_7
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.822    -0.848    spi_camera/controller/clk_out1_0
    SLICE_X8Y70          FDRE                                         r  spi_camera/controller/delay_timer_reg[4]/C
                         clock pessimism              0.239    -0.609    
                         clock uncertainty            0.280    -0.329    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.134    -0.195    spi_camera/controller/delay_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.551    -0.613    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  spi_camera/controller/delay_timer_reg[20]/Q
                         net (fo=4, routed)           0.175    -0.274    spi_camera/controller/delay_timer_reg[20]
    SLICE_X8Y74          LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  spi_camera/controller/i__carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.229    spi_camera/controller/i__carry__4_i_2_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  spi_camera/controller/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.159    spi_camera/controller/i_/i_/i__carry__4_n_7
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.817    -0.853    spi_camera/controller/clk_out1_0
    SLICE_X8Y74          FDRE                                         r  spi_camera/controller/delay_timer_reg[20]/C
                         clock pessimism              0.240    -0.613    
                         clock uncertainty            0.280    -0.333    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.134    -0.199    spi_camera/controller/delay_timer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554    -0.610    spi_camera/controller/clk_out1_0
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  spi_camera/controller/delay_timer_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.270    spi_camera/controller/delay_timer_reg[12]
    SLICE_X8Y72          LUT2 (Prop_lut2_I0_O)        0.045    -0.225 r  spi_camera/controller/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000    -0.225    spi_camera/controller/i__carry__2_i_4_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  spi_camera/controller/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.155    spi_camera/controller/i_/i_/i__carry__2_n_7
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.820    -0.850    spi_camera/controller/clk_out1_0
    SLICE_X8Y72          FDRE                                         r  spi_camera/controller/delay_timer_reg[12]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.280    -0.330    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.134    -0.196    spi_camera/controller/delay_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 p1/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            p1/debounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.583    -0.581    p1/clk_out1_0
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  p1/debounce_counter_reg[1]/Q
                         net (fo=1, routed)           0.173    -0.267    p1/debounce_counter[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  p1/debounce_counter0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.152    p1/debounce_counter0[1]
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.851    -0.819    p1/clk_out1_0
    SLICE_X0Y71          FDRE                                         r  p1/debounce_counter_reg[1]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.280    -0.301    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105    -0.196    p1/debounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 p1/debounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            p1/debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.277%)  route 0.186ns (42.723%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.581    -0.583    p1/clk_out1_0
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  p1/debounce_counter_reg[12]/Q
                         net (fo=2, routed)           0.186    -0.256    p1/debounce_counter[12]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.148 r  p1/debounce_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.148    p1/debounce_counter0[12]
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.848    -0.822    p1/clk_out1_0
    SLICE_X0Y73          FDRE                                         r  p1/debounce_counter_reg[12]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.280    -0.303    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105    -0.198    p1/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi_camera/controller/delay_timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/delay_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554    -0.610    spi_camera/controller/clk_out1_0
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  spi_camera/controller/delay_timer_reg[8]/Q
                         net (fo=3, routed)           0.187    -0.258    spi_camera/controller/delay_timer_reg[8]
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.045    -0.213 r  spi_camera/controller/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    -0.213    spi_camera/controller/i__carry__1_i_4_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.143 r  spi_camera/controller/i_/i_/i__carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.143    spi_camera/controller/i_/i_/i__carry__1_n_7
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.822    -0.849    spi_camera/controller/clk_out1_0
    SLICE_X8Y71          FDRE                                         r  spi_camera/controller/delay_timer_reg[8]/C
                         clock pessimism              0.239    -0.610    
                         clock uncertainty            0.280    -0.330    
    SLICE_X8Y71          FDRE (Hold_fdre_C_D)         0.134    -0.196    spi_camera/controller/delay_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 spi_camera/controller/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_camera/controller/byte_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_design_4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_4_clk_wiz_0_0 rise@0.000ns - clk_out1_design_4_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.280ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.587    -0.577    spi_camera/controller/clk_out1_0
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  spi_camera/controller/byte_count_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.251    spi_camera/controller/byte_count_reg_n_0_[1]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.136 r  spi_camera/controller/byte_count0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.136    spi_camera/controller/byte_count0_carry_n_7
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.855    -0.815    spi_camera/controller/clk_out1_0
    SLICE_X4Y65          FDRE                                         r  spi_camera/controller/byte_count_reg[1]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.280    -0.297    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.105    -0.192    spi_camera/controller/byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.056    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_4_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_camera/controller/spi_if/din_last_reg_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 4.166ns (53.722%)  route 3.589ns (46.278%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.623    -0.870    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X2Y61          FDRE                                         r  spi_camera/controller/spi_if/din_last_reg_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.352 f  spi_camera/controller/spi_if/din_last_reg_n_reg/Q
                         net (fo=2, routed)           1.295     0.943    spi_camera/controller/spi_if/din_last_reg_n
    SLICE_X2Y60          LUT3 (Prop_lut3_I0_O)        0.124     1.067 r  spi_camera/controller/spi_if/spi_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.293     3.360    spi_cs_n_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.884 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.884    spi_cs_n
    G19                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/camera_ready_to_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            camera_ready_to_capture
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.964ns (53.622%)  route 3.428ns (46.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.619    -0.874    spi_camera/controller/clk_out1_0
    SLICE_X0Y65          FDRE                                         r  spi_camera/controller/camera_ready_to_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  spi_camera/controller/camera_ready_to_capture_reg/Q
                         net (fo=3, routed)           3.428     3.010    camera_ready_to_capture_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508     6.518 r  camera_ready_to_capture_OBUF_inst/O
                         net (fo=0)                   0.000     6.518    camera_ready_to_capture
    A17                                                               r  camera_ready_to_capture (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.086ns (58.849%)  route 2.857ns (41.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.619    -0.874    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X4Y62          FDRE                                         r  spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.857     2.402    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.667     6.069 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     6.069    spi_mosi
    N18                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/spi_if/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 4.123ns (63.757%)  route 2.344ns (36.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.623    -0.870    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X3Y61          FDRE                                         r  spi_camera/controller/spi_if/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.419    -0.451 r  spi_camera/controller/spi_if/spi_clk_reg/Q
                         net (fo=2, routed)           2.344     1.893    spi_clk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.704     5.597 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.597    spi_clk
    G17                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_camera/controller/spi_if/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.412ns (69.156%)  route 0.630ns (30.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.591    -0.573    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X3Y61          FDRE                                         r  spi_camera/controller/spi_if/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  spi_camera/controller/spi_if/spi_clk_reg/Q
                         net (fo=2, routed)           0.630     0.185    spi_clk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.284     1.469 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.469    spi_clk
    G17                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.378ns (61.970%)  route 0.845ns (38.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.588    -0.576    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X4Y62          FDRE                                         r  spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.845     0.398    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.250     1.647 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.647    spi_mosi
    N18                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/spi_if/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.411ns (59.195%)  route 0.972ns (40.805%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.591    -0.573    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X3Y61          FDRE                                         r  spi_camera/controller/spi_if/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  spi_camera/controller/spi_if/FSM_onehot_present_state_reg[4]/Q
                         net (fo=7, routed)           0.387    -0.045    spi_camera/controller/spi_if/FSM_onehot_present_state_reg_n_0_[4]
    SLICE_X2Y60          LUT3 (Prop_lut3_I1_O)        0.045     0.000 r  spi_camera/controller/spi_if/spi_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.585     0.586    spi_cs_n_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.810 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     1.810    spi_cs_n
    G19                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/camera_ready_to_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            camera_ready_to_capture
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.350ns (56.031%)  route 1.059ns (43.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.589    -0.575    spi_camera/controller/clk_out1_0
    SLICE_X0Y65          FDRE                                         r  spi_camera/controller/camera_ready_to_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  spi_camera/controller/camera_ready_to_capture_reg/Q
                         net (fo=3, routed)           1.059     0.626    camera_ready_to_capture_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     1.835 r  camera_ready_to_capture_OBUF_inst/O
                         net (fo=0)                   0.000     1.835    camera_ready_to_capture
    A17                                                               r  camera_ready_to_capture (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_4_clk_wiz_0_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_camera/controller/spi_if/din_last_reg_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 4.166ns (53.722%)  route 3.589ns (46.278%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.623    -0.870    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X2Y61          FDRE                                         r  spi_camera/controller/spi_if/din_last_reg_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518    -0.352 f  spi_camera/controller/spi_if/din_last_reg_n_reg/Q
                         net (fo=2, routed)           1.295     0.943    spi_camera/controller/spi_if/din_last_reg_n
    SLICE_X2Y60          LUT3 (Prop_lut3_I0_O)        0.124     1.067 r  spi_camera/controller/spi_if/spi_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.293     3.360    spi_cs_n_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.884 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.884    spi_cs_n
    G19                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/camera_ready_to_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            camera_ready_to_capture
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.964ns (53.622%)  route 3.428ns (46.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.619    -0.874    spi_camera/controller/clk_out1_0
    SLICE_X0Y65          FDRE                                         r  spi_camera/controller/camera_ready_to_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  spi_camera/controller/camera_ready_to_capture_reg/Q
                         net (fo=3, routed)           3.428     3.010    camera_ready_to_capture_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508     6.518 r  camera_ready_to_capture_OBUF_inst/O
                         net (fo=0)                   0.000     6.518    camera_ready_to_capture
    A17                                                               r  camera_ready_to_capture (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.086ns (58.849%)  route 2.857ns (41.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.619    -0.874    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X4Y62          FDRE                                         r  spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.857     2.402    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.667     6.069 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     6.069    spi_mosi
    N18                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/spi_if/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 4.123ns (63.757%)  route 2.344ns (36.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.623    -0.870    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X3Y61          FDRE                                         r  spi_camera/controller/spi_if/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.419    -0.451 r  spi_camera/controller/spi_if/spi_clk_reg/Q
                         net (fo=2, routed)           2.344     1.893    spi_clk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.704     5.597 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.597    spi_clk
    G17                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_camera/controller/spi_if/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.412ns (69.156%)  route 0.630ns (30.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.591    -0.573    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X3Y61          FDRE                                         r  spi_camera/controller/spi_if/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  spi_camera/controller/spi_if/spi_clk_reg/Q
                         net (fo=2, routed)           0.630     0.185    spi_clk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.284     1.469 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.469    spi_clk
    G17                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.378ns (61.970%)  route 0.845ns (38.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.588    -0.576    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X4Y62          FDRE                                         r  spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  spi_camera/controller/spi_if/shreg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.845     0.398    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.250     1.647 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.647    spi_mosi
    N18                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/spi_if/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.411ns (59.195%)  route 0.972ns (40.805%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.591    -0.573    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X3Y61          FDRE                                         r  spi_camera/controller/spi_if/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  spi_camera/controller/spi_if/FSM_onehot_present_state_reg[4]/Q
                         net (fo=7, routed)           0.387    -0.045    spi_camera/controller/spi_if/FSM_onehot_present_state_reg_n_0_[4]
    SLICE_X2Y60          LUT3 (Prop_lut3_I1_O)        0.045     0.000 r  spi_camera/controller/spi_if/spi_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.585     0.586    spi_cs_n_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.810 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     1.810    spi_cs_n
    G19                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_camera/controller/camera_ready_to_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Destination:            camera_ready_to_capture
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.350ns (56.031%)  route 1.059ns (43.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.589    -0.575    spi_camera/controller/clk_out1_0
    SLICE_X0Y65          FDRE                                         r  spi_camera/controller/camera_ready_to_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  spi_camera/controller/camera_ready_to_capture_reg/Q
                         net (fo=3, routed)           1.059     0.626    camera_ready_to_capture_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     1.835 r  camera_ready_to_capture_OBUF_inst/O
                         net (fo=0)                   0.000     1.835    camera_ready_to_capture
    A17                                                               r  camera_ready_to_capture (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_4_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_4_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_4_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  sysclk (IN)
                         net (fo=0)                   0.000    41.667    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    design_4/design_4_i/clk_wiz_0/inst/clkfbout_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  design_4/design_4_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    design_4/design_4_i/clk_wiz_0/inst/clkfbout_buf_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_4_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    design_4/design_4_i/clk_wiz_0/inst/clkfbout_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_4/design_4_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    design_4/design_4_i/clk_wiz_0/inst/clkfbout_buf_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_4_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_4_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.840ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_4_clk_wiz_0_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  sysclk (IN)
                         net (fo=0)                   0.000    41.665    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    design_4/design_4_i/clk_wiz_0/inst/clkfbout_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  design_4/design_4_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    design_4/design_4_i/clk_wiz_0/inst/clkfbout_buf_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_4_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.840ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    design_4/design_4_i/clk_wiz_0/inst/clkfbout_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_4/design_4_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    design_4/design_4_i/clk_wiz_0/inst/clkfbout_buf_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_4_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_capture_in
                            (input port)
  Destination:            p1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.816ns  (logic 1.463ns (38.334%)  route 2.353ns (61.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  start_capture_in (IN)
                         net (fo=0)                   0.000     0.000    start_capture_in
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  start_capture_in_IBUF_inst/O
                         net (fo=1, routed)           2.353     3.816    p1/start_capture_in_IBUF
    SLICE_X2Y71          FDRE                                         r  p1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.497    -1.479    p1/clk_out1_0
    SLICE_X2Y71          FDRE                                         r  p1/btn_sync_0_reg/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_camera/controller/spi_if/miso_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.115ns  (logic 1.449ns (46.506%)  route 1.666ns (53.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.953ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.555ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    L18                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           1.666     3.115    spi_camera/controller/spi_if/spi_miso_IBUF
    SLICE_X1Y62          FDRE                                         r  spi_camera/controller/spi_if/miso_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.505    -1.471    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X1Y62          FDRE                                         r  spi_camera/controller/spi_if/miso_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_camera/controller/spi_if/miso_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.217ns (24.741%)  route 0.659ns (75.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.659     0.876    spi_camera/controller/spi_if/spi_miso_IBUF
    SLICE_X1Y62          FDRE                                         r  spi_camera/controller/spi_if/miso_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.859    -0.811    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X1Y62          FDRE                                         r  spi_camera/controller/spi_if/miso_reg_reg/C

Slack:                    inf
  Source:                 start_capture_in
                            (input port)
  Destination:            p1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.231ns (19.258%)  route 0.968ns (80.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  start_capture_in (IN)
                         net (fo=0)                   0.000     0.000    start_capture_in
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  start_capture_in_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.199    p1/start_capture_in_IBUF
    SLICE_X2Y71          FDRE                                         r  p1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.851    -0.819    p1/clk_out1_0
    SLICE_X2Y71          FDRE                                         r  p1/btn_sync_0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_4_clk_wiz_0_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_capture_in
                            (input port)
  Destination:            p1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.816ns  (logic 1.463ns (38.334%)  route 2.353ns (61.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  start_capture_in (IN)
                         net (fo=0)                   0.000     0.000    start_capture_in
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  start_capture_in_IBUF_inst/O
                         net (fo=1, routed)           2.353     3.816    p1/start_capture_in_IBUF
    SLICE_X2Y71          FDRE                                         r  p1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.497    -1.479    p1/clk_out1_0
    SLICE_X2Y71          FDRE                                         r  p1/btn_sync_0_reg/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_camera/controller/spi_if/miso_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.115ns  (logic 1.449ns (46.506%)  route 1.666ns (53.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.934ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.517ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    L18                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           1.666     3.115    spi_camera/controller/spi_if/spi_miso_IBUF
    SLICE_X1Y62          FDRE                                         r  spi_camera/controller/spi_if/miso_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         1.505    -1.471    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X1Y62          FDRE                                         r  spi_camera/controller/spi_if/miso_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            spi_camera/controller/spi_if/miso_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.217ns (24.741%)  route 0.659ns (75.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.659     0.876    spi_camera/controller/spi_if/spi_miso_IBUF
    SLICE_X1Y62          FDRE                                         r  spi_camera/controller/spi_if/miso_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.859    -0.811    spi_camera/controller/spi_if/clk_out1_0
    SLICE_X1Y62          FDRE                                         r  spi_camera/controller/spi_if/miso_reg_reg/C

Slack:                    inf
  Source:                 start_capture_in
                            (input port)
  Destination:            p1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_4_clk_wiz_0_0_1  {rise@0.000ns fall@16.666ns period=33.332ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.231ns (19.258%)  route 0.968ns (80.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  start_capture_in (IN)
                         net (fo=0)                   0.000     0.000    start_capture_in
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  start_capture_in_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.199    p1/start_capture_in_IBUF
    SLICE_X2Y71          FDRE                                         r  p1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_4_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_4/design_4_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_4/design_4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_4/design_4_i/clk_wiz_0/inst/clk_in1_design_4_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_4/design_4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_4/design_4_i/clk_wiz_0/inst/clk_out1_design_4_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_4/design_4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=217, routed)         0.851    -0.819    p1/clk_out1_0
    SLICE_X2Y71          FDRE                                         r  p1/btn_sync_0_reg/C





