// Seed: 862206022
module module_0;
  assign id_1 = (id_1);
  always id_1 <= 1 - 1'd0;
  final if (id_1) disable id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always if (id_2) id_3 <= 1;
  assign id_4[1] = 1;
  module_0();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0();
  wire id_3;
endmodule
