
FADECSTG431.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071dc  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  080073b4  080073b4  000083b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007450  08007450  0000900c  2**0
                  CONTENTS
  4 .ARM          00000008  08007450  08007450  00008450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007458  08007458  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007458  08007458  00008458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800745c  0800745c  0000845c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007460  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  2000000c  0800746c  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  0800746c  0000941c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019114  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000301b  00000000  00000000  00022150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  00025170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000104d  00000000  00000000  00026680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020eb6  00000000  00000000  000276cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a44f  00000000  00000000  00048583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7d36  00000000  00000000  000629d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a708  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b74  00000000  00000000  0013a74c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001402c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800739c 	.word	0x0800739c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	0800739c 	.word	0x0800739c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b96a 	b.w	8000d40 <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9d08      	ldr	r5, [sp, #32]
 8000a8a:	460c      	mov	r4, r1
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d14e      	bne.n	8000b2e <__udivmoddi4+0xaa>
 8000a90:	4694      	mov	ip, r2
 8000a92:	458c      	cmp	ip, r1
 8000a94:	4686      	mov	lr, r0
 8000a96:	fab2 f282 	clz	r2, r2
 8000a9a:	d962      	bls.n	8000b62 <__udivmoddi4+0xde>
 8000a9c:	b14a      	cbz	r2, 8000ab2 <__udivmoddi4+0x2e>
 8000a9e:	f1c2 0320 	rsb	r3, r2, #32
 8000aa2:	4091      	lsls	r1, r2
 8000aa4:	fa20 f303 	lsr.w	r3, r0, r3
 8000aa8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aac:	4319      	orrs	r1, r3
 8000aae:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ab2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ab6:	fa1f f68c 	uxth.w	r6, ip
 8000aba:	fbb1 f4f7 	udiv	r4, r1, r7
 8000abe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ac2:	fb07 1114 	mls	r1, r7, r4, r1
 8000ac6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000aca:	fb04 f106 	mul.w	r1, r4, r6
 8000ace:	4299      	cmp	r1, r3
 8000ad0:	d90a      	bls.n	8000ae8 <__udivmoddi4+0x64>
 8000ad2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ad6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ada:	f080 8112 	bcs.w	8000d02 <__udivmoddi4+0x27e>
 8000ade:	4299      	cmp	r1, r3
 8000ae0:	f240 810f 	bls.w	8000d02 <__udivmoddi4+0x27e>
 8000ae4:	3c02      	subs	r4, #2
 8000ae6:	4463      	add	r3, ip
 8000ae8:	1a59      	subs	r1, r3, r1
 8000aea:	fa1f f38e 	uxth.w	r3, lr
 8000aee:	fbb1 f0f7 	udiv	r0, r1, r7
 8000af2:	fb07 1110 	mls	r1, r7, r0, r1
 8000af6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000afa:	fb00 f606 	mul.w	r6, r0, r6
 8000afe:	429e      	cmp	r6, r3
 8000b00:	d90a      	bls.n	8000b18 <__udivmoddi4+0x94>
 8000b02:	eb1c 0303 	adds.w	r3, ip, r3
 8000b06:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b0a:	f080 80fc 	bcs.w	8000d06 <__udivmoddi4+0x282>
 8000b0e:	429e      	cmp	r6, r3
 8000b10:	f240 80f9 	bls.w	8000d06 <__udivmoddi4+0x282>
 8000b14:	4463      	add	r3, ip
 8000b16:	3802      	subs	r0, #2
 8000b18:	1b9b      	subs	r3, r3, r6
 8000b1a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b1e:	2100      	movs	r1, #0
 8000b20:	b11d      	cbz	r5, 8000b2a <__udivmoddi4+0xa6>
 8000b22:	40d3      	lsrs	r3, r2
 8000b24:	2200      	movs	r2, #0
 8000b26:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d905      	bls.n	8000b3e <__udivmoddi4+0xba>
 8000b32:	b10d      	cbz	r5, 8000b38 <__udivmoddi4+0xb4>
 8000b34:	e9c5 0100 	strd	r0, r1, [r5]
 8000b38:	2100      	movs	r1, #0
 8000b3a:	4608      	mov	r0, r1
 8000b3c:	e7f5      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000b3e:	fab3 f183 	clz	r1, r3
 8000b42:	2900      	cmp	r1, #0
 8000b44:	d146      	bne.n	8000bd4 <__udivmoddi4+0x150>
 8000b46:	42a3      	cmp	r3, r4
 8000b48:	d302      	bcc.n	8000b50 <__udivmoddi4+0xcc>
 8000b4a:	4290      	cmp	r0, r2
 8000b4c:	f0c0 80f0 	bcc.w	8000d30 <__udivmoddi4+0x2ac>
 8000b50:	1a86      	subs	r6, r0, r2
 8000b52:	eb64 0303 	sbc.w	r3, r4, r3
 8000b56:	2001      	movs	r0, #1
 8000b58:	2d00      	cmp	r5, #0
 8000b5a:	d0e6      	beq.n	8000b2a <__udivmoddi4+0xa6>
 8000b5c:	e9c5 6300 	strd	r6, r3, [r5]
 8000b60:	e7e3      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000b62:	2a00      	cmp	r2, #0
 8000b64:	f040 8090 	bne.w	8000c88 <__udivmoddi4+0x204>
 8000b68:	eba1 040c 	sub.w	r4, r1, ip
 8000b6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b70:	fa1f f78c 	uxth.w	r7, ip
 8000b74:	2101      	movs	r1, #1
 8000b76:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b7a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b7e:	fb08 4416 	mls	r4, r8, r6, r4
 8000b82:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b86:	fb07 f006 	mul.w	r0, r7, r6
 8000b8a:	4298      	cmp	r0, r3
 8000b8c:	d908      	bls.n	8000ba0 <__udivmoddi4+0x11c>
 8000b8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b92:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b96:	d202      	bcs.n	8000b9e <__udivmoddi4+0x11a>
 8000b98:	4298      	cmp	r0, r3
 8000b9a:	f200 80cd 	bhi.w	8000d38 <__udivmoddi4+0x2b4>
 8000b9e:	4626      	mov	r6, r4
 8000ba0:	1a1c      	subs	r4, r3, r0
 8000ba2:	fa1f f38e 	uxth.w	r3, lr
 8000ba6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000baa:	fb08 4410 	mls	r4, r8, r0, r4
 8000bae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bb2:	fb00 f707 	mul.w	r7, r0, r7
 8000bb6:	429f      	cmp	r7, r3
 8000bb8:	d908      	bls.n	8000bcc <__udivmoddi4+0x148>
 8000bba:	eb1c 0303 	adds.w	r3, ip, r3
 8000bbe:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bc2:	d202      	bcs.n	8000bca <__udivmoddi4+0x146>
 8000bc4:	429f      	cmp	r7, r3
 8000bc6:	f200 80b0 	bhi.w	8000d2a <__udivmoddi4+0x2a6>
 8000bca:	4620      	mov	r0, r4
 8000bcc:	1bdb      	subs	r3, r3, r7
 8000bce:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bd2:	e7a5      	b.n	8000b20 <__udivmoddi4+0x9c>
 8000bd4:	f1c1 0620 	rsb	r6, r1, #32
 8000bd8:	408b      	lsls	r3, r1
 8000bda:	fa22 f706 	lsr.w	r7, r2, r6
 8000bde:	431f      	orrs	r7, r3
 8000be0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000be4:	fa04 f301 	lsl.w	r3, r4, r1
 8000be8:	ea43 030c 	orr.w	r3, r3, ip
 8000bec:	40f4      	lsrs	r4, r6
 8000bee:	fa00 f801 	lsl.w	r8, r0, r1
 8000bf2:	0c38      	lsrs	r0, r7, #16
 8000bf4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000bf8:	fbb4 fef0 	udiv	lr, r4, r0
 8000bfc:	fa1f fc87 	uxth.w	ip, r7
 8000c00:	fb00 441e 	mls	r4, r0, lr, r4
 8000c04:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c08:	fb0e f90c 	mul.w	r9, lr, ip
 8000c0c:	45a1      	cmp	r9, r4
 8000c0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c12:	d90a      	bls.n	8000c2a <__udivmoddi4+0x1a6>
 8000c14:	193c      	adds	r4, r7, r4
 8000c16:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c1a:	f080 8084 	bcs.w	8000d26 <__udivmoddi4+0x2a2>
 8000c1e:	45a1      	cmp	r9, r4
 8000c20:	f240 8081 	bls.w	8000d26 <__udivmoddi4+0x2a2>
 8000c24:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c28:	443c      	add	r4, r7
 8000c2a:	eba4 0409 	sub.w	r4, r4, r9
 8000c2e:	fa1f f983 	uxth.w	r9, r3
 8000c32:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c36:	fb00 4413 	mls	r4, r0, r3, r4
 8000c3a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c3e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c42:	45a4      	cmp	ip, r4
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x1d2>
 8000c46:	193c      	adds	r4, r7, r4
 8000c48:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c4c:	d267      	bcs.n	8000d1e <__udivmoddi4+0x29a>
 8000c4e:	45a4      	cmp	ip, r4
 8000c50:	d965      	bls.n	8000d1e <__udivmoddi4+0x29a>
 8000c52:	3b02      	subs	r3, #2
 8000c54:	443c      	add	r4, r7
 8000c56:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c5a:	fba0 9302 	umull	r9, r3, r0, r2
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	429c      	cmp	r4, r3
 8000c64:	46ce      	mov	lr, r9
 8000c66:	469c      	mov	ip, r3
 8000c68:	d351      	bcc.n	8000d0e <__udivmoddi4+0x28a>
 8000c6a:	d04e      	beq.n	8000d0a <__udivmoddi4+0x286>
 8000c6c:	b155      	cbz	r5, 8000c84 <__udivmoddi4+0x200>
 8000c6e:	ebb8 030e 	subs.w	r3, r8, lr
 8000c72:	eb64 040c 	sbc.w	r4, r4, ip
 8000c76:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7a:	40cb      	lsrs	r3, r1
 8000c7c:	431e      	orrs	r6, r3
 8000c7e:	40cc      	lsrs	r4, r1
 8000c80:	e9c5 6400 	strd	r6, r4, [r5]
 8000c84:	2100      	movs	r1, #0
 8000c86:	e750      	b.n	8000b2a <__udivmoddi4+0xa6>
 8000c88:	f1c2 0320 	rsb	r3, r2, #32
 8000c8c:	fa20 f103 	lsr.w	r1, r0, r3
 8000c90:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c94:	fa24 f303 	lsr.w	r3, r4, r3
 8000c98:	4094      	lsls	r4, r2
 8000c9a:	430c      	orrs	r4, r1
 8000c9c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca4:	fa1f f78c 	uxth.w	r7, ip
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3110 	mls	r1, r8, r0, r3
 8000cb0:	0c23      	lsrs	r3, r4, #16
 8000cb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb6:	fb00 f107 	mul.w	r1, r0, r7
 8000cba:	4299      	cmp	r1, r3
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x24c>
 8000cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cc6:	d22c      	bcs.n	8000d22 <__udivmoddi4+0x29e>
 8000cc8:	4299      	cmp	r1, r3
 8000cca:	d92a      	bls.n	8000d22 <__udivmoddi4+0x29e>
 8000ccc:	3802      	subs	r0, #2
 8000cce:	4463      	add	r3, ip
 8000cd0:	1a5b      	subs	r3, r3, r1
 8000cd2:	b2a4      	uxth	r4, r4
 8000cd4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000cd8:	fb08 3311 	mls	r3, r8, r1, r3
 8000cdc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce0:	fb01 f307 	mul.w	r3, r1, r7
 8000ce4:	42a3      	cmp	r3, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x276>
 8000ce8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cec:	f101 36ff 	add.w	r6, r1, #4294967295
 8000cf0:	d213      	bcs.n	8000d1a <__udivmoddi4+0x296>
 8000cf2:	42a3      	cmp	r3, r4
 8000cf4:	d911      	bls.n	8000d1a <__udivmoddi4+0x296>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	4464      	add	r4, ip
 8000cfa:	1ae4      	subs	r4, r4, r3
 8000cfc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d00:	e739      	b.n	8000b76 <__udivmoddi4+0xf2>
 8000d02:	4604      	mov	r4, r0
 8000d04:	e6f0      	b.n	8000ae8 <__udivmoddi4+0x64>
 8000d06:	4608      	mov	r0, r1
 8000d08:	e706      	b.n	8000b18 <__udivmoddi4+0x94>
 8000d0a:	45c8      	cmp	r8, r9
 8000d0c:	d2ae      	bcs.n	8000c6c <__udivmoddi4+0x1e8>
 8000d0e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d12:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d16:	3801      	subs	r0, #1
 8000d18:	e7a8      	b.n	8000c6c <__udivmoddi4+0x1e8>
 8000d1a:	4631      	mov	r1, r6
 8000d1c:	e7ed      	b.n	8000cfa <__udivmoddi4+0x276>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	e799      	b.n	8000c56 <__udivmoddi4+0x1d2>
 8000d22:	4630      	mov	r0, r6
 8000d24:	e7d4      	b.n	8000cd0 <__udivmoddi4+0x24c>
 8000d26:	46d6      	mov	lr, sl
 8000d28:	e77f      	b.n	8000c2a <__udivmoddi4+0x1a6>
 8000d2a:	4463      	add	r3, ip
 8000d2c:	3802      	subs	r0, #2
 8000d2e:	e74d      	b.n	8000bcc <__udivmoddi4+0x148>
 8000d30:	4606      	mov	r6, r0
 8000d32:	4623      	mov	r3, r4
 8000d34:	4608      	mov	r0, r1
 8000d36:	e70f      	b.n	8000b58 <__udivmoddi4+0xd4>
 8000d38:	3e02      	subs	r6, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	e730      	b.n	8000ba0 <__udivmoddi4+0x11c>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_idiv0>:
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop

08000d44 <selectMuxPin>:
float temperatureArray[4];
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void selectMuxPin(uint8_t pin) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
	for (uint8_t j = 0; j < 3; j++) {
 8000d4e:	2300      	movs	r3, #0
 8000d50:	73fb      	strb	r3, [r7, #15]
 8000d52:	e03b      	b.n	8000dcc <selectMuxPin+0x88>
		if (pin & (1 << j)) {
 8000d54:	79fa      	ldrb	r2, [r7, #7]
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	fa42 f303 	asr.w	r3, r2, r3
 8000d5c:	f003 0301 	and.w	r3, r3, #1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d018      	beq.n	8000d96 <selectMuxPin+0x52>
			if (j == 2) {
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d10a      	bne.n	8000d80 <selectMuxPin+0x3c>
				HAL_GPIO_WritePin(MGO, selectPins[j], GPIO_PIN_SET);
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
 8000d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000ddc <selectMuxPin+0x98>)
 8000d6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	2201      	movs	r2, #1
 8000d76:	4619      	mov	r1, r3
 8000d78:	4819      	ldr	r0, [pc, #100]	@ (8000de0 <selectMuxPin+0x9c>)
 8000d7a:	f003 fa0b 	bl	8004194 <HAL_GPIO_WritePin>
 8000d7e:	e022      	b.n	8000dc6 <selectMuxPin+0x82>
			} else {
				HAL_GPIO_WritePin(MGO, selectPins[j], GPIO_PIN_SET);
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
 8000d82:	4a16      	ldr	r2, [pc, #88]	@ (8000ddc <selectMuxPin+0x98>)
 8000d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4814      	ldr	r0, [pc, #80]	@ (8000de0 <selectMuxPin+0x9c>)
 8000d90:	f003 fa00 	bl	8004194 <HAL_GPIO_WritePin>
 8000d94:	e017      	b.n	8000dc6 <selectMuxPin+0x82>
			}
		} else {
			if (j == 2) {
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d10a      	bne.n	8000db2 <selectMuxPin+0x6e>
				HAL_GPIO_WritePin(MGO, selectPins[j], GPIO_PIN_RESET);
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
 8000d9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000ddc <selectMuxPin+0x98>)
 8000da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	2200      	movs	r2, #0
 8000da8:	4619      	mov	r1, r3
 8000daa:	480d      	ldr	r0, [pc, #52]	@ (8000de0 <selectMuxPin+0x9c>)
 8000dac:	f003 f9f2 	bl	8004194 <HAL_GPIO_WritePin>
 8000db0:	e009      	b.n	8000dc6 <selectMuxPin+0x82>
			} else {
				HAL_GPIO_WritePin(MGO, selectPins[j], GPIO_PIN_RESET);
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	4a09      	ldr	r2, [pc, #36]	@ (8000ddc <selectMuxPin+0x98>)
 8000db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4807      	ldr	r0, [pc, #28]	@ (8000de0 <selectMuxPin+0x9c>)
 8000dc2:	f003 f9e7 	bl	8004194 <HAL_GPIO_WritePin>
	for (uint8_t j = 0; j < 3; j++) {
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	73fb      	strb	r3, [r7, #15]
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d9c0      	bls.n	8000d54 <selectMuxPin+0x10>
			}
		}
	}

}
 8000dd2:	bf00      	nop
 8000dd4:	bf00      	nop
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	08007404 	.word	0x08007404
 8000de0:	48000800 	.word	0x48000800

08000de4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000de8:	b0bc      	sub	sp, #240	@ 0xf0
 8000dea:	af02      	add	r7, sp, #8
		uint32_t rawPressureData;
		int32_t rawTemperatureData;
		float fpressureData;
		float fpressureData2;
		float truePressureData;
		float runningAveragePressure[NUM_OF_SENSORS][5];
 8000dec:	2304      	movs	r3, #4
 8000dee:	3b01      	subs	r3, #1
 8000df0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000df4:	2304      	movs	r3, #4
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	2200      	movs	r2, #0
 8000dfa:	623b      	str	r3, [r7, #32]
 8000dfc:	627a      	str	r2, [r7, #36]	@ 0x24
 8000dfe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000e02:	f04f 0000 	mov.w	r0, #0
 8000e06:	f04f 0100 	mov.w	r1, #0
 8000e0a:	0099      	lsls	r1, r3, #2
 8000e0c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000e10:	0090      	lsls	r0, r2, #2
 8000e12:	4602      	mov	r2, r0
 8000e14:	460b      	mov	r3, r1
 8000e16:	6a39      	ldr	r1, [r7, #32]
 8000e18:	1854      	adds	r4, r2, r1
 8000e1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000e1c:	eb43 0101 	adc.w	r1, r3, r1
 8000e20:	460d      	mov	r5, r1
 8000e22:	f04f 0200 	mov.w	r2, #0
 8000e26:	f04f 0300 	mov.w	r3, #0
 8000e2a:	016b      	lsls	r3, r5, #5
 8000e2c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000e30:	0162      	lsls	r2, r4, #5
 8000e32:	2304      	movs	r3, #4
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	2200      	movs	r2, #0
 8000e38:	61bb      	str	r3, [r7, #24]
 8000e3a:	61fa      	str	r2, [r7, #28]
 8000e3c:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8000e40:	4622      	mov	r2, r4
 8000e42:	462b      	mov	r3, r5
 8000e44:	f04f 0000 	mov.w	r0, #0
 8000e48:	f04f 0100 	mov.w	r1, #0
 8000e4c:	0099      	lsls	r1, r3, #2
 8000e4e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000e52:	0090      	lsls	r0, r2, #2
 8000e54:	4602      	mov	r2, r0
 8000e56:	460b      	mov	r3, r1
 8000e58:	4621      	mov	r1, r4
 8000e5a:	1851      	adds	r1, r2, r1
 8000e5c:	6039      	str	r1, [r7, #0]
 8000e5e:	4629      	mov	r1, r5
 8000e60:	eb43 0101 	adc.w	r1, r3, r1
 8000e64:	6079      	str	r1, [r7, #4]
 8000e66:	f04f 0200 	mov.w	r2, #0
 8000e6a:	f04f 0300 	mov.w	r3, #0
 8000e6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8000e72:	4629      	mov	r1, r5
 8000e74:	014b      	lsls	r3, r1, #5
 8000e76:	4621      	mov	r1, r4
 8000e78:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8000e7c:	4621      	mov	r1, r4
 8000e7e:	014a      	lsls	r2, r1, #5
 8000e80:	2304      	movs	r3, #4
 8000e82:	461a      	mov	r2, r3
 8000e84:	4613      	mov	r3, r2
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	4413      	add	r3, r2
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	3307      	adds	r3, #7
 8000e8e:	08db      	lsrs	r3, r3, #3
 8000e90:	00db      	lsls	r3, r3, #3
 8000e92:	ebad 0d03 	sub.w	sp, sp, r3
 8000e96:	ab02      	add	r3, sp, #8
 8000e98:	3303      	adds	r3, #3
 8000e9a:	089b      	lsrs	r3, r3, #2
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
		float ftemperatureData;
		float runningAverageTemperature[NUM_OF_SENSORS][5];
 8000ea2:	2304      	movs	r3, #4
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000eaa:	2304      	movs	r3, #4
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	2200      	movs	r2, #0
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	617a      	str	r2, [r7, #20]
 8000eb4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8000eb8:	4622      	mov	r2, r4
 8000eba:	462b      	mov	r3, r5
 8000ebc:	f04f 0000 	mov.w	r0, #0
 8000ec0:	f04f 0100 	mov.w	r1, #0
 8000ec4:	0099      	lsls	r1, r3, #2
 8000ec6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000eca:	0090      	lsls	r0, r2, #2
 8000ecc:	4602      	mov	r2, r0
 8000ece:	460b      	mov	r3, r1
 8000ed0:	4621      	mov	r1, r4
 8000ed2:	eb12 0a01 	adds.w	sl, r2, r1
 8000ed6:	4629      	mov	r1, r5
 8000ed8:	eb43 0b01 	adc.w	fp, r3, r1
 8000edc:	f04f 0200 	mov.w	r2, #0
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8000ee8:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8000eec:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8000ef0:	2304      	movs	r3, #4
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	60fa      	str	r2, [r7, #12]
 8000efa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8000efe:	4622      	mov	r2, r4
 8000f00:	462b      	mov	r3, r5
 8000f02:	f04f 0000 	mov.w	r0, #0
 8000f06:	f04f 0100 	mov.w	r1, #0
 8000f0a:	0099      	lsls	r1, r3, #2
 8000f0c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000f10:	0090      	lsls	r0, r2, #2
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	4621      	mov	r1, r4
 8000f18:	eb12 0801 	adds.w	r8, r2, r1
 8000f1c:	4629      	mov	r1, r5
 8000f1e:	eb43 0901 	adc.w	r9, r3, r1
 8000f22:	f04f 0200 	mov.w	r2, #0
 8000f26:	f04f 0300 	mov.w	r3, #0
 8000f2a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000f2e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8000f32:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8000f36:	2304      	movs	r3, #4
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	4413      	add	r3, r2
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	3307      	adds	r3, #7
 8000f44:	08db      	lsrs	r3, r3, #3
 8000f46:	00db      	lsls	r3, r3, #3
 8000f48:	ebad 0d03 	sub.w	sp, sp, r3
 8000f4c:	ab02      	add	r3, sp, #8
 8000f4e:	3303      	adds	r3, #3
 8000f50:	089b      	lsrs	r3, r3, #2
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
		float temperatureSum = 0;
 8000f58:	f04f 0300 	mov.w	r3, #0
 8000f5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
		float temperatureAverage = 0;
 8000f60:	f04f 0300 	mov.w	r3, #0
 8000f64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
		float trueTemparature;
		float Fullscale_P = 40000;
 8000f68:	4bcc      	ldr	r3, [pc, #816]	@ (800129c <main+0x4b8>)
 8000f6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
		float pressureSum = 0;
 8000f6e:	f04f 0300 	mov.w	r3, #0
 8000f72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
		float pressureAverage = 0;
 8000f76:	f04f 0300 	mov.w	r3, #0
 8000f7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		//Sensor calibration values
		float calibration[10] = { 1000 / 6 / 1.5 / 1.10, 300 / 1.40, 100, 120.0, 1, 1, 1, 1, 1, 1 };
 8000f7e:	4bc8      	ldr	r3, [pc, #800]	@ (80012a0 <main+0x4bc>)
 8000f80:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8000f84:	461d      	mov	r5, r3
 8000f86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f8e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f92:	e884 0003 	stmia.w	r4, {r0, r1}
		float tempcal[10] = { 2.15, 2, 2.15, 2, 1, 1, 1, 1, 1, 1 };
 8000f96:	4bc3      	ldr	r3, [pc, #780]	@ (80012a4 <main+0x4c0>)
 8000f98:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000f9c:	461d      	mov	r5, r3
 8000f9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000faa:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fae:	f001 f996 	bl	80022de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb2:	f000 faf9 	bl	80015a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb6:	f000 fd1d 	bl	80019f4 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000fba:	f000 fbd1 	bl	8001760 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 8000fbe:	f000 fc15 	bl	80017ec <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000fc2:	f000 fc7f 	bl	80018c4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000fc6:	f000 fcc9 	bl	800195c <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000fca:	f000 fc4f 	bl	800186c <MX_RTC_Init>
  MX_CRC_Init();
 8000fce:	f000 fba5 	bl	800171c <MX_CRC_Init>
  MX_ADC1_Init();
 8000fd2:	f000 fb2b 	bl	800162c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, MUXE, GPIO_PIN_RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe0:	f003 f8d8 	bl	8004194 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 3; i++) {
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
 8000fea:	e01f      	b.n	800102c <main+0x248>
		if (i == 2) {
 8000fec:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d10b      	bne.n	800100c <main+0x228>
			HAL_GPIO_WritePin(MGO, selectPins[i], GPIO_PIN_SET);
 8000ff4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8000ff8:	4aab      	ldr	r2, [pc, #684]	@ (80012a8 <main+0x4c4>)
 8000ffa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	2201      	movs	r2, #1
 8001002:	4619      	mov	r1, r3
 8001004:	48a9      	ldr	r0, [pc, #676]	@ (80012ac <main+0x4c8>)
 8001006:	f003 f8c5 	bl	8004194 <HAL_GPIO_WritePin>
 800100a:	e00a      	b.n	8001022 <main+0x23e>
		} else {
			HAL_GPIO_WritePin(MGO, selectPins[i], GPIO_PIN_SET);
 800100c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8001010:	4aa5      	ldr	r2, [pc, #660]	@ (80012a8 <main+0x4c4>)
 8001012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001016:	b29b      	uxth	r3, r3
 8001018:	2201      	movs	r2, #1
 800101a:	4619      	mov	r1, r3
 800101c:	48a3      	ldr	r0, [pc, #652]	@ (80012ac <main+0x4c8>)
 800101e:	f003 f8b9 	bl	8004194 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 3; i++) {
 8001022:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8001026:	3301      	adds	r3, #1
 8001028:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
 800102c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8001030:	2b02      	cmp	r3, #2
 8001032:	d9db      	bls.n	8000fec <main+0x208>
		}
	}

	//status avr struct init
	struct Command nStat = {
 8001034:	2300      	movs	r3, #0
 8001036:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800103a:	2300      	movs	r3, #0
 800103c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++) {
 8001040:	2300      	movs	r3, #0
 8001042:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8001046:	e24d      	b.n	80014e4 <main+0x700>

		//select mux pin in regards to number if I2C sensors
		selectMuxPin(i);
 8001048:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff fe79 	bl	8000d44 <selectMuxPin>

		//Packet receive and interpret
		struct Packet p = *receive_packet(&huart1, &hcrc);
 8001052:	4997      	ldr	r1, [pc, #604]	@ (80012b0 <main+0x4cc>)
 8001054:	4897      	ldr	r0, [pc, #604]	@ (80012b4 <main+0x4d0>)
 8001056:	f000 fd85 	bl	8001b64 <receive_packet>
 800105a:	4602      	mov	r2, r0
 800105c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001060:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001064:	e883 0003 	stmia.w	r3, {r0, r1}
		struct Command c = *(struct Command*) p.payload;
 8001068:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800106a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800106e:	8812      	ldrh	r2, [r2, #0]
 8001070:	801a      	strh	r2, [r3, #0]

		//Transmit command to avr in format: {type, cmd};
		HAL_UART_Transmit(&huart2, &c, 2, 100);
 8001072:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001076:	2364      	movs	r3, #100	@ 0x64
 8001078:	2202      	movs	r2, #2
 800107a:	488f      	ldr	r0, [pc, #572]	@ (80012b8 <main+0x4d4>)
 800107c:	f004 ffc9 	bl	8006012 <HAL_UART_Transmit>

		//Set main valve
		if (c.state & (1 << 0)) {
 8001080:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001084:	f003 0301 	and.w	r3, r3, #1
 8001088:	2b00      	cmp	r3, #0
 800108a:	d007      	beq.n	800109c <main+0x2b8>
			 HAL_GPIO_WritePin(GPIOA, SP, 1);
 800108c:	2201      	movs	r2, #1
 800108e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001092:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001096:	f003 f87d 	bl	8004194 <HAL_GPIO_WritePin>
 800109a:	e006      	b.n	80010aa <main+0x2c6>
		}
		else {
			 HAL_GPIO_WritePin(GPIOA, SP, 0);
 800109c:	2200      	movs	r2, #0
 800109e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f003 f875 	bl	8004194 <HAL_GPIO_WritePin>
		}

		//Receive from Avr in format: {type, cmd};
		HAL_UART_Receive(&huart2, (uint8_t *) &nStat, 2, 100);
 80010aa:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80010ae:	2364      	movs	r3, #100	@ 0x64
 80010b0:	2202      	movs	r2, #2
 80010b2:	4881      	ldr	r0, [pc, #516]	@ (80012b8 <main+0x4d4>)
 80010b4:	f005 f83b 	bl	800612e <HAL_UART_Receive>


		//Set instructions for temperature and pressure sensors
		instructionArray[0] = 0x30;
 80010b8:	2330      	movs	r3, #48	@ 0x30
 80010ba:	f887 309c 	strb.w	r3, [r7, #156]	@ 0x9c
		instructionArray[1] = 0x0A;
 80010be:	230a      	movs	r3, #10
 80010c0:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
		addressArray[0] = 0x06;
 80010c4:	2306      	movs	r3, #6
 80010c6:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
		HAL_I2C_Master_Transmit(&hi2c1, 0x7f << 1, instructionArray, 2, 25);
 80010ca:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 80010ce:	2319      	movs	r3, #25
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	2302      	movs	r3, #2
 80010d4:	21fe      	movs	r1, #254	@ 0xfe
 80010d6:	4879      	ldr	r0, [pc, #484]	@ (80012bc <main+0x4d8>)
 80010d8:	f003 f910 	bl	80042fc <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, 0x7f << 1, addressArray, 1, 25);
 80010dc:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 80010e0:	2319      	movs	r3, #25
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2301      	movs	r3, #1
 80010e6:	21fe      	movs	r1, #254	@ 0xfe
 80010e8:	4874      	ldr	r0, [pc, #464]	@ (80012bc <main+0x4d8>)
 80010ea:	f003 fa1f 	bl	800452c <HAL_I2C_Master_Receive>
		HAL_I2C_Master_Receive(&hi2c1, 0x7f << 1, receiveArray, 5, 25);
 80010ee:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 80010f2:	2319      	movs	r3, #25
 80010f4:	9300      	str	r3, [sp, #0]
 80010f6:	2305      	movs	r3, #5
 80010f8:	21fe      	movs	r1, #254	@ 0xfe
 80010fa:	4870      	ldr	r0, [pc, #448]	@ (80012bc <main+0x4d8>)
 80010fc:	f003 fa16 	bl	800452c <HAL_I2C_Master_Receive>


		//Pressure data interpretation
		rawPressureData = (receiveArray[0] << 16) | (receiveArray[1] << 8) | (receiveArray[2]);
 8001100:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8001104:	041a      	lsls	r2, r3, #16
 8001106:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800110a:	021b      	lsls	r3, r3, #8
 800110c:	4313      	orrs	r3, r2
 800110e:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 8001112:	4313      	orrs	r3, r2
 8001114:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
		fpressureData = rawPressureData;
 8001118:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800111c:	ee07 3a90 	vmov	s15, r3
 8001120:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001124:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		if (fpressureData >= 8388608) {
 8001128:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 800112c:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 80012c0 <main+0x4dc>
 8001130:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001138:	db3f      	blt.n	80011ba <main+0x3d6>
			fpressureData2 = (fpressureData - 16777216.0) * Fullscale_P * calibration[i] / 8388608.0;
 800113a:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 800113e:	f7ff f9cf 	bl	80004e0 <__aeabi_f2d>
 8001142:	f04f 0200 	mov.w	r2, #0
 8001146:	4b5f      	ldr	r3, [pc, #380]	@ (80012c4 <main+0x4e0>)
 8001148:	f7ff f86a 	bl	8000220 <__aeabi_dsub>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4614      	mov	r4, r2
 8001152:	461d      	mov	r5, r3
 8001154:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8001158:	f7ff f9c2 	bl	80004e0 <__aeabi_f2d>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	f7ff fa14 	bl	8000590 <__aeabi_dmul>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4614      	mov	r4, r2
 800116e:	461d      	mov	r5, r3
 8001170:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	33c0      	adds	r3, #192	@ 0xc0
 8001178:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800117c:	4413      	add	r3, r2
 800117e:	3b84      	subs	r3, #132	@ 0x84
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff f9ac 	bl	80004e0 <__aeabi_f2d>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	4620      	mov	r0, r4
 800118e:	4629      	mov	r1, r5
 8001190:	f7ff f9fe 	bl	8000590 <__aeabi_dmul>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4610      	mov	r0, r2
 800119a:	4619      	mov	r1, r3
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	4b49      	ldr	r3, [pc, #292]	@ (80012c8 <main+0x4e4>)
 80011a2:	f7ff fb1f 	bl	80007e4 <__aeabi_ddiv>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4610      	mov	r0, r2
 80011ac:	4619      	mov	r1, r3
 80011ae:	f7ff fc01 	bl	80009b4 <__aeabi_d2f>
 80011b2:	4603      	mov	r3, r0
 80011b4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80011b8:	e035      	b.n	8001226 <main+0x442>
		} else {
			fpressureData2 = fpressureData / 8388608.0 * Fullscale_P * calibration[i]; //delis zaradi max vrednosti
 80011ba:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80011be:	f7ff f98f 	bl	80004e0 <__aeabi_f2d>
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	4b40      	ldr	r3, [pc, #256]	@ (80012c8 <main+0x4e4>)
 80011c8:	f7ff fb0c 	bl	80007e4 <__aeabi_ddiv>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4614      	mov	r4, r2
 80011d2:	461d      	mov	r5, r3
 80011d4:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80011d8:	f7ff f982 	bl	80004e0 <__aeabi_f2d>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4620      	mov	r0, r4
 80011e2:	4629      	mov	r1, r5
 80011e4:	f7ff f9d4 	bl	8000590 <__aeabi_dmul>
 80011e8:	4602      	mov	r2, r0
 80011ea:	460b      	mov	r3, r1
 80011ec:	4614      	mov	r4, r2
 80011ee:	461d      	mov	r5, r3
 80011f0:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	33c0      	adds	r3, #192	@ 0xc0
 80011f8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80011fc:	4413      	add	r3, r2
 80011fe:	3b84      	subs	r3, #132	@ 0x84
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f96c 	bl	80004e0 <__aeabi_f2d>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4620      	mov	r0, r4
 800120e:	4629      	mov	r1, r5
 8001210:	f7ff f9be 	bl	8000590 <__aeabi_dmul>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4610      	mov	r0, r2
 800121a:	4619      	mov	r1, r3
 800121c:	f7ff fbca 	bl	80009b4 <__aeabi_d2f>
 8001220:	4603      	mov	r3, r0
 8001222:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
		}
		truePressureData = fpressureData2;
 8001226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800122a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		//Running average  for stable data
		for (uint8_t j = 0; j < RUNAVGAM; j++) {
 800122e:	2300      	movs	r3, #0
 8001230:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
 8001234:	e07e      	b.n	8001334 <main+0x550>
			if (j == 0) {
 8001236:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 800123a:	2b00      	cmp	r3, #0
 800123c:	d103      	bne.n	8001246 <main+0x462>
				pressureSum = 0;
 800123e:	f04f 0300 	mov.w	r3, #0
 8001242:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
			}
			if (j == RUNAVGAM - 1) {
 8001246:	f897 20d9 	ldrb.w	r2, [r7, #217]	@ 0xd9
 800124a:	2305      	movs	r3, #5
 800124c:	3b01      	subs	r3, #1
 800124e:	429a      	cmp	r2, r3
 8001250:	d13c      	bne.n	80012cc <main+0x4e8>
				runningAveragePressure[i][j] = truePressureData;
 8001252:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 8001256:	f897 00d9 	ldrb.w	r0, [r7, #217]	@ 0xd9
 800125a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800125e:	4613      	mov	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4413      	add	r3, r2
 8001264:	4403      	add	r3, r0
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	440b      	add	r3, r1
 800126a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800126e:	601a      	str	r2, [r3, #0]
				pressureSum += runningAveragePressure[i][j];
 8001270:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 8001274:	f897 00d9 	ldrb.w	r0, [r7, #217]	@ 0xd9
 8001278:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800127c:	4613      	mov	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4413      	add	r3, r2
 8001282:	4403      	add	r3, r0
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	440b      	add	r3, r1
 8001288:	edd3 7a00 	vldr	s15, [r3]
 800128c:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8001290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001294:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
				break;
 8001298:	e052      	b.n	8001340 <main+0x55c>
 800129a:	bf00      	nop
 800129c:	471c4000 	.word	0x471c4000
 80012a0:	080073b4 	.word	0x080073b4
 80012a4:	080073dc 	.word	0x080073dc
 80012a8:	08007404 	.word	0x08007404
 80012ac:	48000800 	.word	0x48000800
 80012b0:	200000bc 	.word	0x200000bc
 80012b4:	200001c0 	.word	0x200001c0
 80012b8:	20000254 	.word	0x20000254
 80012bc:	20000144 	.word	0x20000144
 80012c0:	4b000000 	.word	0x4b000000
 80012c4:	41700000 	.word	0x41700000
 80012c8:	41600000 	.word	0x41600000
			}
			runningAveragePressure[i][j] = runningAveragePressure[i][j + 1];
 80012cc:	f897 10da 	ldrb.w	r1, [r7, #218]	@ 0xda
 80012d0:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 80012d4:	1c5d      	adds	r5, r3, #1
 80012d6:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 80012da:	f897 40d9 	ldrb.w	r4, [r7, #217]	@ 0xd9
 80012de:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80012e2:	460b      	mov	r3, r1
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	440b      	add	r3, r1
 80012e8:	442b      	add	r3, r5
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	4403      	add	r3, r0
 80012ee:	6819      	ldr	r1, [r3, #0]
 80012f0:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80012f4:	4613      	mov	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	4423      	add	r3, r4
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	4403      	add	r3, r0
 8001300:	6019      	str	r1, [r3, #0]
			pressureSum += runningAveragePressure[i][j];
 8001302:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 8001306:	f897 00d9 	ldrb.w	r0, [r7, #217]	@ 0xd9
 800130a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800130e:	4613      	mov	r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4413      	add	r3, r2
 8001314:	4403      	add	r3, r0
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	440b      	add	r3, r1
 800131a:	edd3 7a00 	vldr	s15, [r3]
 800131e:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8001322:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001326:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
		for (uint8_t j = 0; j < RUNAVGAM; j++) {
 800132a:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 800132e:	3301      	adds	r3, #1
 8001330:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
 8001334:	2205      	movs	r2, #5
 8001336:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 800133a:	4293      	cmp	r3, r2
 800133c:	f4ff af7b 	bcc.w	8001236 <main+0x452>
		}
		pressureAverage = pressureSum / RUNAVGAM;
 8001340:	2305      	movs	r3, #5
 8001342:	ee07 3a90 	vmov	s15, r3
 8001346:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134a:	edd7 6a37 	vldr	s13, [r7, #220]	@ 0xdc
 800134e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001352:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc

		//Temperature data interpretation
		rawTemperatureData = (receiveArray[3] << 8) | receiveArray[4];
 8001356:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800135a:	021b      	lsls	r3, r3, #8
 800135c:	f897 2090 	ldrb.w	r2, [r7, #144]	@ 0x90
 8001360:	4313      	orrs	r3, r2
 8001362:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		ftemperatureData = rawTemperatureData;
 8001366:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001372:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
		trueTemparature = ftemperatureData / 256.0 * tempcal[i];
 8001376:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 800137a:	f7ff f8b1 	bl	80004e0 <__aeabi_f2d>
 800137e:	f04f 0200 	mov.w	r2, #0
 8001382:	4b81      	ldr	r3, [pc, #516]	@ (8001588 <main+0x7a4>)
 8001384:	f7ff fa2e 	bl	80007e4 <__aeabi_ddiv>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4614      	mov	r4, r2
 800138e:	461d      	mov	r5, r3
 8001390:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	33c0      	adds	r3, #192	@ 0xc0
 8001398:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800139c:	4413      	add	r3, r2
 800139e:	3bac      	subs	r3, #172	@ 0xac
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f89c 	bl	80004e0 <__aeabi_f2d>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	4620      	mov	r0, r4
 80013ae:	4629      	mov	r1, r5
 80013b0:	f7ff f8ee 	bl	8000590 <__aeabi_dmul>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	4610      	mov	r0, r2
 80013ba:	4619      	mov	r1, r3
 80013bc:	f7ff fafa 	bl	80009b4 <__aeabi_d2f>
 80013c0:	4603      	mov	r3, r0
 80013c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		//Running average  for stable data
		for (uint8_t j = 0; j < RUNAVGAM; j++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	f887 30d8 	strb.w	r3, [r7, #216]	@ 0xd8
 80013cc:	e065      	b.n	800149a <main+0x6b6>
			if (j == 0) {
 80013ce:	f897 30d8 	ldrb.w	r3, [r7, #216]	@ 0xd8
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d103      	bne.n	80013de <main+0x5fa>
				temperatureSum = 0;
 80013d6:	f04f 0300 	mov.w	r3, #0
 80013da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
			}
			if (j == RUNAVGAM - 1) {
 80013de:	f897 20d8 	ldrb.w	r2, [r7, #216]	@ 0xd8
 80013e2:	2305      	movs	r3, #5
 80013e4:	3b01      	subs	r3, #1
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d123      	bne.n	8001432 <main+0x64e>
				runningAverageTemperature[i][j] = trueTemparature;
 80013ea:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 80013ee:	f897 00d8 	ldrb.w	r0, [r7, #216]	@ 0xd8
 80013f2:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 80013f6:	4613      	mov	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4413      	add	r3, r2
 80013fc:	4403      	add	r3, r0
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	440b      	add	r3, r1
 8001402:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001406:	601a      	str	r2, [r3, #0]
				temperatureSum += runningAverageTemperature[i][j];
 8001408:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 800140c:	f897 00d8 	ldrb.w	r0, [r7, #216]	@ 0xd8
 8001410:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8001414:	4613      	mov	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	4413      	add	r3, r2
 800141a:	4403      	add	r3, r0
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	edd3 7a00 	vldr	s15, [r3]
 8001424:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 8001428:	ee77 7a27 	vadd.f32	s15, s14, s15
 800142c:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
				break;
 8001430:	e038      	b.n	80014a4 <main+0x6c0>
			}
			runningAverageTemperature[i][j] = runningAverageTemperature[i][j + 1];
 8001432:	f897 10da 	ldrb.w	r1, [r7, #218]	@ 0xda
 8001436:	f897 30d8 	ldrb.w	r3, [r7, #216]	@ 0xd8
 800143a:	1c5d      	adds	r5, r3, #1
 800143c:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 8001440:	f897 40d8 	ldrb.w	r4, [r7, #216]	@ 0xd8
 8001444:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8001448:	460b      	mov	r3, r1
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	440b      	add	r3, r1
 800144e:	442b      	add	r3, r5
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4403      	add	r3, r0
 8001454:	6819      	ldr	r1, [r3, #0]
 8001456:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 800145a:	4613      	mov	r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4413      	add	r3, r2
 8001460:	4423      	add	r3, r4
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4403      	add	r3, r0
 8001466:	6019      	str	r1, [r3, #0]
			temperatureSum += runningAverageTemperature[i][j];
 8001468:	f897 20da 	ldrb.w	r2, [r7, #218]	@ 0xda
 800146c:	f897 00d8 	ldrb.w	r0, [r7, #216]	@ 0xd8
 8001470:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8001474:	4613      	mov	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	4403      	add	r3, r0
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	440b      	add	r3, r1
 8001480:	edd3 7a00 	vldr	s15, [r3]
 8001484:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 8001488:	ee77 7a27 	vadd.f32	s15, s14, s15
 800148c:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
		for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8001490:	f897 30d8 	ldrb.w	r3, [r7, #216]	@ 0xd8
 8001494:	3301      	adds	r3, #1
 8001496:	f887 30d8 	strb.w	r3, [r7, #216]	@ 0xd8
 800149a:	2205      	movs	r2, #5
 800149c:	f897 30d8 	ldrb.w	r3, [r7, #216]	@ 0xd8
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d394      	bcc.n	80013ce <main+0x5ea>
		}
		temperatureAverage = temperatureSum / RUNAVGAM;
 80014a4:	2305      	movs	r3, #5
 80014a6:	ee07 3a90 	vmov	s15, r3
 80014aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014ae:	edd7 6a38 	vldr	s13, [r7, #224]	@ 0xe0
 80014b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014b6:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4
		pressureArray[i] = pressureAverage;
 80014ba:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 80014be:	4a33      	ldr	r2, [pc, #204]	@ (800158c <main+0x7a8>)
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4413      	add	r3, r2
 80014c4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80014c8:	601a      	str	r2, [r3, #0]
		temperatureArray[i] = temperatureAverage;
 80014ca:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 80014ce:	4a30      	ldr	r2, [pc, #192]	@ (8001590 <main+0x7ac>)
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80014d8:	601a      	str	r2, [r3, #0]
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++) {
 80014da:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 80014de:	3301      	adds	r3, #1
 80014e0:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 80014e4:	2204      	movs	r2, #4
 80014e6:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 80014ea:	4293      	cmp	r3, r2
 80014ec:	f4ff adac 	bcc.w	8001048 <main+0x264>
	}

	//pressures packet organization
	pressure.tank1 = pressureArray[0];
 80014f0:	4b26      	ldr	r3, [pc, #152]	@ (800158c <main+0x7a8>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a27      	ldr	r2, [pc, #156]	@ (8001594 <main+0x7b0>)
 80014f6:	6013      	str	r3, [r2, #0]
	pressure.tank2 = pressureArray[1];
 80014f8:	4b24      	ldr	r3, [pc, #144]	@ (800158c <main+0x7a8>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	4a25      	ldr	r2, [pc, #148]	@ (8001594 <main+0x7b0>)
 80014fe:	6053      	str	r3, [r2, #4]
	pressure.injector1 = pressureArray[2];
 8001500:	4b22      	ldr	r3, [pc, #136]	@ (800158c <main+0x7a8>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	4a23      	ldr	r2, [pc, #140]	@ (8001594 <main+0x7b0>)
 8001506:	6093      	str	r3, [r2, #8]
	pressure.injector2 = pressureArray[3];
 8001508:	4b20      	ldr	r3, [pc, #128]	@ (800158c <main+0x7a8>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	4a21      	ldr	r2, [pc, #132]	@ (8001594 <main+0x7b0>)
 800150e:	60d3      	str	r3, [r2, #12]

	sendPacket.type = 'p';
 8001510:	4b21      	ldr	r3, [pc, #132]	@ (8001598 <main+0x7b4>)
 8001512:	2270      	movs	r2, #112	@ 0x70
 8001514:	701a      	strb	r2, [r3, #0]
	sendPacket.size = 16;
 8001516:	4b20      	ldr	r3, [pc, #128]	@ (8001598 <main+0x7b4>)
 8001518:	2210      	movs	r2, #16
 800151a:	705a      	strb	r2, [r3, #1]
	sendPacket.payload = (uint8_t*) &pressure;
 800151c:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <main+0x7b4>)
 800151e:	4a1d      	ldr	r2, [pc, #116]	@ (8001594 <main+0x7b0>)
 8001520:	605a      	str	r2, [r3, #4]
	send_packet(&sendPacket, &huart1, &hcrc);
 8001522:	4a1e      	ldr	r2, [pc, #120]	@ (800159c <main+0x7b8>)
 8001524:	491e      	ldr	r1, [pc, #120]	@ (80015a0 <main+0x7bc>)
 8001526:	481c      	ldr	r0, [pc, #112]	@ (8001598 <main+0x7b4>)
 8001528:	f000 fb8c 	bl	8001c44 <send_packet>

	//temperatures packet organization
	temperature.tank1 = temperatureArray[0];
 800152c:	4b18      	ldr	r3, [pc, #96]	@ (8001590 <main+0x7ac>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a1c      	ldr	r2, [pc, #112]	@ (80015a4 <main+0x7c0>)
 8001532:	6013      	str	r3, [r2, #0]
	temperature.tank1 = temperatureArray[1];
 8001534:	4b16      	ldr	r3, [pc, #88]	@ (8001590 <main+0x7ac>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	4a1a      	ldr	r2, [pc, #104]	@ (80015a4 <main+0x7c0>)
 800153a:	6013      	str	r3, [r2, #0]
	temperature.injector1 = temperatureArray[2];
 800153c:	4b14      	ldr	r3, [pc, #80]	@ (8001590 <main+0x7ac>)
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	4a18      	ldr	r2, [pc, #96]	@ (80015a4 <main+0x7c0>)
 8001542:	6093      	str	r3, [r2, #8]
	temperature.injector2 = temperatureArray[3];
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <main+0x7ac>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	4a16      	ldr	r2, [pc, #88]	@ (80015a4 <main+0x7c0>)
 800154a:	60d3      	str	r3, [r2, #12]

	sendPacket.type = 't';
 800154c:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <main+0x7b4>)
 800154e:	2274      	movs	r2, #116	@ 0x74
 8001550:	701a      	strb	r2, [r3, #0]
	sendPacket.size = 16;
 8001552:	4b11      	ldr	r3, [pc, #68]	@ (8001598 <main+0x7b4>)
 8001554:	2210      	movs	r2, #16
 8001556:	705a      	strb	r2, [r3, #1]
	sendPacket.payload = (uint8_t*) &temperature;
 8001558:	4b0f      	ldr	r3, [pc, #60]	@ (8001598 <main+0x7b4>)
 800155a:	4a12      	ldr	r2, [pc, #72]	@ (80015a4 <main+0x7c0>)
 800155c:	605a      	str	r2, [r3, #4]
	send_packet(&sendPacket, &huart1, &hcrc);
 800155e:	4a0f      	ldr	r2, [pc, #60]	@ (800159c <main+0x7b8>)
 8001560:	490f      	ldr	r1, [pc, #60]	@ (80015a0 <main+0x7bc>)
 8001562:	480d      	ldr	r0, [pc, #52]	@ (8001598 <main+0x7b4>)
 8001564:	f000 fb6e 	bl	8001c44 <send_packet>

	//avr status data organization
	sendPacket.type = 'c';
 8001568:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <main+0x7b4>)
 800156a:	2263      	movs	r2, #99	@ 0x63
 800156c:	701a      	strb	r2, [r3, #0]
	sendPacket.size = 2;
 800156e:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <main+0x7b4>)
 8001570:	2202      	movs	r2, #2
 8001572:	705a      	strb	r2, [r3, #1]
	sendPacket.payload = (uint8_t*) &nStat;
 8001574:	4a08      	ldr	r2, [pc, #32]	@ (8001598 <main+0x7b4>)
 8001576:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800157a:	6053      	str	r3, [r2, #4]
	send_packet(&sendPacket, &huart1, &hcrc);
 800157c:	4a07      	ldr	r2, [pc, #28]	@ (800159c <main+0x7b8>)
 800157e:	4908      	ldr	r1, [pc, #32]	@ (80015a0 <main+0x7bc>)
 8001580:	4805      	ldr	r0, [pc, #20]	@ (8001598 <main+0x7b4>)
 8001582:	f000 fb5f 	bl	8001c44 <send_packet>
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++) {
 8001586:	e55b      	b.n	8001040 <main+0x25c>
 8001588:	40700000 	.word	0x40700000
 800158c:	200002e8 	.word	0x200002e8
 8001590:	200002f8 	.word	0x200002f8
 8001594:	20000030 	.word	0x20000030
 8001598:	20000028 	.word	0x20000028
 800159c:	200000bc 	.word	0x200000bc
 80015a0:	200001c0 	.word	0x200001c0
 80015a4:	20000040 	.word	0x20000040

080015a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b094      	sub	sp, #80	@ 0x50
 80015ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ae:	f107 0318 	add.w	r3, r7, #24
 80015b2:	2238      	movs	r2, #56	@ 0x38
 80015b4:	2100      	movs	r1, #0
 80015b6:	4618      	mov	r0, r3
 80015b8:	f005 fec4 	bl	8007344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	60da      	str	r2, [r3, #12]
 80015c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015ca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80015ce:	f003 fbe1 	bl	8004d94 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80015d2:	230a      	movs	r3, #10
 80015d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015da:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015dc:	2340      	movs	r3, #64	@ 0x40
 80015de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80015e0:	2301      	movs	r3, #1
 80015e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015e8:	f107 0318 	add.w	r3, r7, #24
 80015ec:	4618      	mov	r0, r3
 80015ee:	f003 fc85 	bl	8004efc <HAL_RCC_OscConfig>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <SystemClock_Config+0x54>
  {
    Error_Handler();
 80015f8:	f000 faae 	bl	8001b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015fc:	230f      	movs	r3, #15
 80015fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001600:	2301      	movs	r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001608:	2300      	movs	r3, #0
 800160a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001610:	1d3b      	adds	r3, r7, #4
 8001612:	2100      	movs	r1, #0
 8001614:	4618      	mov	r0, r3
 8001616:	f003 ff83 	bl	8005520 <HAL_RCC_ClockConfig>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001620:	f000 fa9a 	bl	8001b58 <Error_Handler>
  }
}
 8001624:	bf00      	nop
 8001626:	3750      	adds	r7, #80	@ 0x50
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08c      	sub	sp, #48	@ 0x30
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	2220      	movs	r2, #32
 8001642:	2100      	movs	r1, #0
 8001644:	4618      	mov	r0, r3
 8001646:	f005 fe7d 	bl	8007344 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800164a:	4b32      	ldr	r3, [pc, #200]	@ (8001714 <MX_ADC1_Init+0xe8>)
 800164c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001650:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001652:	4b30      	ldr	r3, [pc, #192]	@ (8001714 <MX_ADC1_Init+0xe8>)
 8001654:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001658:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800165a:	4b2e      	ldr	r3, [pc, #184]	@ (8001714 <MX_ADC1_Init+0xe8>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001660:	4b2c      	ldr	r3, [pc, #176]	@ (8001714 <MX_ADC1_Init+0xe8>)
 8001662:	2200      	movs	r2, #0
 8001664:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001666:	4b2b      	ldr	r3, [pc, #172]	@ (8001714 <MX_ADC1_Init+0xe8>)
 8001668:	2200      	movs	r2, #0
 800166a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800166c:	4b29      	ldr	r3, [pc, #164]	@ (8001714 <MX_ADC1_Init+0xe8>)
 800166e:	2200      	movs	r2, #0
 8001670:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001672:	4b28      	ldr	r3, [pc, #160]	@ (8001714 <MX_ADC1_Init+0xe8>)
 8001674:	2204      	movs	r2, #4
 8001676:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001678:	4b26      	ldr	r3, [pc, #152]	@ (8001714 <MX_ADC1_Init+0xe8>)
 800167a:	2200      	movs	r2, #0
 800167c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800167e:	4b25      	ldr	r3, [pc, #148]	@ (8001714 <MX_ADC1_Init+0xe8>)
 8001680:	2200      	movs	r2, #0
 8001682:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001684:	4b23      	ldr	r3, [pc, #140]	@ (8001714 <MX_ADC1_Init+0xe8>)
 8001686:	2201      	movs	r2, #1
 8001688:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800168a:	4b22      	ldr	r3, [pc, #136]	@ (8001714 <MX_ADC1_Init+0xe8>)
 800168c:	2200      	movs	r2, #0
 800168e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001692:	4b20      	ldr	r3, [pc, #128]	@ (8001714 <MX_ADC1_Init+0xe8>)
 8001694:	2200      	movs	r2, #0
 8001696:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001698:	4b1e      	ldr	r3, [pc, #120]	@ (8001714 <MX_ADC1_Init+0xe8>)
 800169a:	2200      	movs	r2, #0
 800169c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800169e:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <MX_ADC1_Init+0xe8>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80016a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001714 <MX_ADC1_Init+0xe8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80016ac:	4b19      	ldr	r3, [pc, #100]	@ (8001714 <MX_ADC1_Init+0xe8>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016b4:	4817      	ldr	r0, [pc, #92]	@ (8001714 <MX_ADC1_Init+0xe8>)
 80016b6:	f001 f859 	bl	800276c <HAL_ADC_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80016c0:	f000 fa4a 	bl	8001b58 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80016c4:	2300      	movs	r3, #0
 80016c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80016c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016cc:	4619      	mov	r1, r3
 80016ce:	4811      	ldr	r0, [pc, #68]	@ (8001714 <MX_ADC1_Init+0xe8>)
 80016d0:	f001 fde6 	bl	80032a0 <HAL_ADCEx_MultiModeConfigChannel>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80016da:	f000 fa3d 	bl	8001b58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80016de:	4b0e      	ldr	r3, [pc, #56]	@ (8001718 <MX_ADC1_Init+0xec>)
 80016e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016e2:	2306      	movs	r3, #6
 80016e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016ea:	237f      	movs	r3, #127	@ 0x7f
 80016ec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016ee:	2304      	movs	r3, #4
 80016f0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	4619      	mov	r1, r3
 80016fa:	4806      	ldr	r0, [pc, #24]	@ (8001714 <MX_ADC1_Init+0xe8>)
 80016fc:	f001 f9ba 	bl	8002a74 <HAL_ADC_ConfigChannel>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001706:	f000 fa27 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800170a:	bf00      	nop
 800170c:	3730      	adds	r7, #48	@ 0x30
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000050 	.word	0x20000050
 8001718:	3ef08000 	.word	0x3ef08000

0800171c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001720:	4b0d      	ldr	r3, [pc, #52]	@ (8001758 <MX_CRC_Init+0x3c>)
 8001722:	4a0e      	ldr	r2, [pc, #56]	@ (800175c <MX_CRC_Init+0x40>)
 8001724:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001726:	4b0c      	ldr	r3, [pc, #48]	@ (8001758 <MX_CRC_Init+0x3c>)
 8001728:	2200      	movs	r2, #0
 800172a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800172c:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <MX_CRC_Init+0x3c>)
 800172e:	2200      	movs	r2, #0
 8001730:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001732:	4b09      	ldr	r3, [pc, #36]	@ (8001758 <MX_CRC_Init+0x3c>)
 8001734:	2200      	movs	r2, #0
 8001736:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001738:	4b07      	ldr	r3, [pc, #28]	@ (8001758 <MX_CRC_Init+0x3c>)
 800173a:	2200      	movs	r2, #0
 800173c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800173e:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <MX_CRC_Init+0x3c>)
 8001740:	2201      	movs	r2, #1
 8001742:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001744:	4804      	ldr	r0, [pc, #16]	@ (8001758 <MX_CRC_Init+0x3c>)
 8001746:	f001 ff33 	bl	80035b0 <HAL_CRC_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001750:	f000 fa02 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}
 8001758:	200000bc 	.word	0x200000bc
 800175c:	40023000 	.word	0x40023000

08001760 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001764:	4b1f      	ldr	r3, [pc, #124]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 8001766:	4a20      	ldr	r2, [pc, #128]	@ (80017e8 <MX_FDCAN1_Init+0x88>)
 8001768:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800176a:	4b1e      	ldr	r3, [pc, #120]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 800176c:	2200      	movs	r2, #0
 800176e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001770:	4b1c      	ldr	r3, [pc, #112]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 8001772:	2200      	movs	r2, #0
 8001774:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001776:	4b1b      	ldr	r3, [pc, #108]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 8001778:	2200      	movs	r2, #0
 800177a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800177c:	4b19      	ldr	r3, [pc, #100]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 800177e:	2200      	movs	r2, #0
 8001780:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001782:	4b18      	ldr	r3, [pc, #96]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 8001784:	2200      	movs	r2, #0
 8001786:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001788:	4b16      	ldr	r3, [pc, #88]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 800178a:	2200      	movs	r2, #0
 800178c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800178e:	4b15      	ldr	r3, [pc, #84]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 8001790:	2210      	movs	r2, #16
 8001792:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001794:	4b13      	ldr	r3, [pc, #76]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 8001796:	2201      	movs	r2, #1
 8001798:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 800179a:	4b12      	ldr	r3, [pc, #72]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 800179c:	2201      	movs	r2, #1
 800179e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80017a0:	4b10      	ldr	r3, [pc, #64]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80017a6:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80017ac:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80017b8:	4b0a      	ldr	r3, [pc, #40]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80017be:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80017c4:	4b07      	ldr	r3, [pc, #28]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80017d0:	4804      	ldr	r0, [pc, #16]	@ (80017e4 <MX_FDCAN1_Init+0x84>)
 80017d2:	f002 f9ad 	bl	8003b30 <HAL_FDCAN_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80017dc:	f000 f9bc 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	200000e0 	.word	0x200000e0
 80017e8:	40006400 	.word	0x40006400

080017ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001860 <MX_I2C1_Init+0x74>)
 80017f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001864 <MX_I2C1_Init+0x78>)
 80017f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 80017f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001860 <MX_I2C1_Init+0x74>)
 80017f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001868 <MX_I2C1_Init+0x7c>)
 80017fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80017fc:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <MX_I2C1_Init+0x74>)
 80017fe:	2200      	movs	r2, #0
 8001800:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001802:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <MX_I2C1_Init+0x74>)
 8001804:	2201      	movs	r2, #1
 8001806:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001808:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <MX_I2C1_Init+0x74>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800180e:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <MX_I2C1_Init+0x74>)
 8001810:	2200      	movs	r2, #0
 8001812:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001814:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <MX_I2C1_Init+0x74>)
 8001816:	2200      	movs	r2, #0
 8001818:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800181a:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <MX_I2C1_Init+0x74>)
 800181c:	2200      	movs	r2, #0
 800181e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001820:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <MX_I2C1_Init+0x74>)
 8001822:	2200      	movs	r2, #0
 8001824:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001826:	480e      	ldr	r0, [pc, #56]	@ (8001860 <MX_I2C1_Init+0x74>)
 8001828:	f002 fccc 	bl	80041c4 <HAL_I2C_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001832:	f000 f991 	bl	8001b58 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001836:	2100      	movs	r1, #0
 8001838:	4809      	ldr	r0, [pc, #36]	@ (8001860 <MX_I2C1_Init+0x74>)
 800183a:	f003 fa13 	bl	8004c64 <HAL_I2CEx_ConfigAnalogFilter>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001844:	f000 f988 	bl	8001b58 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001848:	2100      	movs	r1, #0
 800184a:	4805      	ldr	r0, [pc, #20]	@ (8001860 <MX_I2C1_Init+0x74>)
 800184c:	f003 fa55 	bl	8004cfa <HAL_I2CEx_ConfigDigitalFilter>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001856:	f000 f97f 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000144 	.word	0x20000144
 8001864:	40005400 	.word	0x40005400
 8001868:	00503d58 	.word	0x00503d58

0800186c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <MX_RTC_Init+0x50>)
 8001872:	4a13      	ldr	r2, [pc, #76]	@ (80018c0 <MX_RTC_Init+0x54>)
 8001874:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001876:	4b11      	ldr	r3, [pc, #68]	@ (80018bc <MX_RTC_Init+0x50>)
 8001878:	2200      	movs	r2, #0
 800187a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800187c:	4b0f      	ldr	r3, [pc, #60]	@ (80018bc <MX_RTC_Init+0x50>)
 800187e:	227f      	movs	r2, #127	@ 0x7f
 8001880:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001882:	4b0e      	ldr	r3, [pc, #56]	@ (80018bc <MX_RTC_Init+0x50>)
 8001884:	22ff      	movs	r2, #255	@ 0xff
 8001886:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001888:	4b0c      	ldr	r3, [pc, #48]	@ (80018bc <MX_RTC_Init+0x50>)
 800188a:	2200      	movs	r2, #0
 800188c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800188e:	4b0b      	ldr	r3, [pc, #44]	@ (80018bc <MX_RTC_Init+0x50>)
 8001890:	2200      	movs	r2, #0
 8001892:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001894:	4b09      	ldr	r3, [pc, #36]	@ (80018bc <MX_RTC_Init+0x50>)
 8001896:	2200      	movs	r2, #0
 8001898:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800189a:	4b08      	ldr	r3, [pc, #32]	@ (80018bc <MX_RTC_Init+0x50>)
 800189c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018a0:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <MX_RTC_Init+0x50>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80018a8:	4804      	ldr	r0, [pc, #16]	@ (80018bc <MX_RTC_Init+0x50>)
 80018aa:	f004 fa45 	bl	8005d38 <HAL_RTC_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 80018b4:	f000 f950 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000198 	.word	0x20000198
 80018c0:	40002800 	.word	0x40002800

080018c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018c8:	4b22      	ldr	r3, [pc, #136]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018ca:	4a23      	ldr	r2, [pc, #140]	@ (8001958 <MX_USART1_UART_Init+0x94>)
 80018cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018ce:	4b21      	ldr	r3, [pc, #132]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018de:	2200      	movs	r2, #0
 80018e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018ea:	220c      	movs	r2, #12
 80018ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ee:	4b19      	ldr	r3, [pc, #100]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018f4:	4b17      	ldr	r3, [pc, #92]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018fa:	4b16      	ldr	r3, [pc, #88]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001900:	4b14      	ldr	r3, [pc, #80]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 8001902:	2200      	movs	r2, #0
 8001904:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001906:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 8001908:	2200      	movs	r2, #0
 800190a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800190c:	4811      	ldr	r0, [pc, #68]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 800190e:	f004 fb30 	bl	8005f72 <HAL_UART_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001918:	f000 f91e 	bl	8001b58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800191c:	2100      	movs	r1, #0
 800191e:	480d      	ldr	r0, [pc, #52]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 8001920:	f005 fc45 	bl	80071ae <HAL_UARTEx_SetTxFifoThreshold>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800192a:	f000 f915 	bl	8001b58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800192e:	2100      	movs	r1, #0
 8001930:	4808      	ldr	r0, [pc, #32]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 8001932:	f005 fc7a 	bl	800722a <HAL_UARTEx_SetRxFifoThreshold>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800193c:	f000 f90c 	bl	8001b58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001940:	4804      	ldr	r0, [pc, #16]	@ (8001954 <MX_USART1_UART_Init+0x90>)
 8001942:	f005 fbfb 	bl	800713c <HAL_UARTEx_DisableFifoMode>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800194c:	f000 f904 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	200001c0 	.word	0x200001c0
 8001958:	40013800 	.word	0x40013800

0800195c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001960:	4b22      	ldr	r3, [pc, #136]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 8001962:	4a23      	ldr	r2, [pc, #140]	@ (80019f0 <MX_USART2_UART_Init+0x94>)
 8001964:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001966:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 8001968:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800196c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800196e:	4b1f      	ldr	r3, [pc, #124]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001974:	4b1d      	ldr	r3, [pc, #116]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 8001976:	2200      	movs	r2, #0
 8001978:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800197a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001980:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 8001982:	220c      	movs	r2, #12
 8001984:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001986:	4b19      	ldr	r3, [pc, #100]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 8001988:	2200      	movs	r2, #0
 800198a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800198c:	4b17      	ldr	r3, [pc, #92]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 800198e:	2200      	movs	r2, #0
 8001990:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001992:	4b16      	ldr	r3, [pc, #88]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 8001994:	2200      	movs	r2, #0
 8001996:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001998:	4b14      	ldr	r3, [pc, #80]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 800199a:	2200      	movs	r2, #0
 800199c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800199e:	4b13      	ldr	r3, [pc, #76]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019a4:	4811      	ldr	r0, [pc, #68]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 80019a6:	f004 fae4 	bl	8005f72 <HAL_UART_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80019b0:	f000 f8d2 	bl	8001b58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019b4:	2100      	movs	r1, #0
 80019b6:	480d      	ldr	r0, [pc, #52]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 80019b8:	f005 fbf9 	bl	80071ae <HAL_UARTEx_SetTxFifoThreshold>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80019c2:	f000 f8c9 	bl	8001b58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019c6:	2100      	movs	r1, #0
 80019c8:	4808      	ldr	r0, [pc, #32]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 80019ca:	f005 fc2e 	bl	800722a <HAL_UARTEx_SetRxFifoThreshold>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80019d4:	f000 f8c0 	bl	8001b58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80019d8:	4804      	ldr	r0, [pc, #16]	@ (80019ec <MX_USART2_UART_Init+0x90>)
 80019da:	f005 fbaf 	bl	800713c <HAL_UARTEx_DisableFifoMode>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80019e4:	f000 f8b8 	bl	8001b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000254 	.word	0x20000254
 80019f0:	40004400 	.word	0x40004400

080019f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	@ 0x28
 80019f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	60da      	str	r2, [r3, #12]
 8001a08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0a:	4b4f      	ldr	r3, [pc, #316]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0e:	4a4e      	ldr	r2, [pc, #312]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a10:	f043 0304 	orr.w	r3, r3, #4
 8001a14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a16:	4b4c      	ldr	r3, [pc, #304]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1a:	f003 0304 	and.w	r3, r3, #4
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a22:	4b49      	ldr	r3, [pc, #292]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a26:	4a48      	ldr	r2, [pc, #288]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a28:	f043 0320 	orr.w	r3, r3, #32
 8001a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a2e:	4b46      	ldr	r3, [pc, #280]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a32:	f003 0320 	and.w	r3, r3, #32
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a3a:	4b43      	ldr	r3, [pc, #268]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3e:	4a42      	ldr	r2, [pc, #264]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a46:	4b40      	ldr	r3, [pc, #256]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a4e:	60bb      	str	r3, [r7, #8]
 8001a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a52:	4b3d      	ldr	r3, [pc, #244]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a56:	4a3c      	ldr	r2, [pc, #240]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	607b      	str	r3, [r7, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6a:	4b37      	ldr	r3, [pc, #220]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6e:	4a36      	ldr	r2, [pc, #216]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a70:	f043 0302 	orr.w	r3, r3, #2
 8001a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a76:	4b34      	ldr	r3, [pc, #208]	@ (8001b48 <MX_GPIO_Init+0x154>)
 8001a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	603b      	str	r3, [r7, #0]
 8001a80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8001a88:	4830      	ldr	r0, [pc, #192]	@ (8001b4c <MX_GPIO_Init+0x158>)
 8001a8a:	f002 fb83 	bl	8004194 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a98:	f002 fb7c 	bl	8004194 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8001a9c:	f24e 030f 	movw	r3, #57359	@ 0xe00f
 8001aa0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4826      	ldr	r0, [pc, #152]	@ (8001b4c <MX_GPIO_Init+0x158>)
 8001ab2:	f002 f9ed 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4821      	ldr	r0, [pc, #132]	@ (8001b50 <MX_GPIO_Init+0x15c>)
 8001aca:	f002 f9e1 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ace:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ad2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	481c      	ldr	r0, [pc, #112]	@ (8001b54 <MX_GPIO_Init+0x160>)
 8001ae4:	f002 f9d4 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aec:	2300      	movs	r3, #0
 8001aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	4619      	mov	r1, r3
 8001afa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001afe:	f002 f9c7 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001b02:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001b06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b10:	2300      	movs	r3, #0
 8001b12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	480c      	ldr	r0, [pc, #48]	@ (8001b4c <MX_GPIO_Init+0x158>)
 8001b1c:	f002 f9b8 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b20:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b26:	2301      	movs	r3, #1
 8001b28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b32:	f107 0314 	add.w	r3, r7, #20
 8001b36:	4619      	mov	r1, r3
 8001b38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b3c:	f002 f9a8 	bl	8003e90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b40:	bf00      	nop
 8001b42:	3728      	adds	r7, #40	@ 0x28
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	48000800 	.word	0x48000800
 8001b50:	48001400 	.word	0x48001400
 8001b54:	48001800 	.word	0x48001800

08001b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b5c:	b672      	cpsid	i
}
 8001b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <Error_Handler+0x8>

08001b64 <receive_packet>:
	0x00,
	0,
	NULL
};

struct Packet* receive_packet(UART_HandleTypeDef *huart, CRC_HandleTypeDef *hcrc) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
	// Wait for frame start
	uint8_t frameStart = 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	73fb      	strb	r3, [r7, #15]
	if(HAL_UART_Receive(huart, &frameStart, FRAME_START_SIZE, 100) != HAL_OK) {
 8001b72:	f107 010f 	add.w	r1, r7, #15
 8001b76:	2364      	movs	r3, #100	@ 0x64
 8001b78:	2201      	movs	r2, #1
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f004 fad7 	bl	800612e <HAL_UART_Receive>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <receive_packet+0x26>
		return &receiveInstance;
 8001b86:	4b2c      	ldr	r3, [pc, #176]	@ (8001c38 <receive_packet+0xd4>)
 8001b88:	e052      	b.n	8001c30 <receive_packet+0xcc>
	}

	if(frameStart != FRAME_START) {
 8001b8a:	7bfb      	ldrb	r3, [r7, #15]
 8001b8c:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b8e:	d001      	beq.n	8001b94 <receive_packet+0x30>
		return &receiveInstance;
 8001b90:	4b29      	ldr	r3, [pc, #164]	@ (8001c38 <receive_packet+0xd4>)
 8001b92:	e04d      	b.n	8001c30 <receive_packet+0xcc>
	}

	// Receive header
	if(HAL_UART_Receive(huart, receiveData, HEADER_SIZE, 100) != HAL_OK) {
 8001b94:	2364      	movs	r3, #100	@ 0x64
 8001b96:	2202      	movs	r2, #2
 8001b98:	4928      	ldr	r1, [pc, #160]	@ (8001c3c <receive_packet+0xd8>)
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f004 fac7 	bl	800612e <HAL_UART_Receive>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <receive_packet+0x46>
		return &receiveInstance;
 8001ba6:	4b24      	ldr	r3, [pc, #144]	@ (8001c38 <receive_packet+0xd4>)
 8001ba8:	e042      	b.n	8001c30 <receive_packet+0xcc>
	}

	receiveInstance.type = (char) receiveData[0];
 8001baa:	4b24      	ldr	r3, [pc, #144]	@ (8001c3c <receive_packet+0xd8>)
 8001bac:	781a      	ldrb	r2, [r3, #0]
 8001bae:	4b22      	ldr	r3, [pc, #136]	@ (8001c38 <receive_packet+0xd4>)
 8001bb0:	701a      	strb	r2, [r3, #0]
	receiveInstance.size = receiveData[1];
 8001bb2:	4b22      	ldr	r3, [pc, #136]	@ (8001c3c <receive_packet+0xd8>)
 8001bb4:	785a      	ldrb	r2, [r3, #1]
 8001bb6:	4b20      	ldr	r3, [pc, #128]	@ (8001c38 <receive_packet+0xd4>)
 8001bb8:	705a      	strb	r2, [r3, #1]

	if (receiveInstance.size == 0) {
 8001bba:	4b1f      	ldr	r3, [pc, #124]	@ (8001c38 <receive_packet+0xd4>)
 8001bbc:	785b      	ldrb	r3, [r3, #1]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <receive_packet+0x62>
		return &receiveInstance;
 8001bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c38 <receive_packet+0xd4>)
 8001bc4:	e034      	b.n	8001c30 <receive_packet+0xcc>
	}

	// Read data
	if(HAL_UART_Receive_DMA(huart, &receiveData[HEADER_SIZE], receiveInstance.size) != HAL_OK) {
 8001bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001c38 <receive_packet+0xd4>)
 8001bc8:	785b      	ldrb	r3, [r3, #1]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	491c      	ldr	r1, [pc, #112]	@ (8001c40 <receive_packet+0xdc>)
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f004 fb76 	bl	80062c0 <HAL_UART_Receive_DMA>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <receive_packet+0x7a>
		return &receiveInstance;
 8001bda:	4b17      	ldr	r3, [pc, #92]	@ (8001c38 <receive_packet+0xd4>)
 8001bdc:	e028      	b.n	8001c30 <receive_packet+0xcc>
	}
	receiveInstance.payload = &receiveData[HEADER_SIZE];
 8001bde:	4b16      	ldr	r3, [pc, #88]	@ (8001c38 <receive_packet+0xd4>)
 8001be0:	4a17      	ldr	r2, [pc, #92]	@ (8001c40 <receive_packet+0xdc>)
 8001be2:	605a      	str	r2, [r3, #4]

	// Read checksum
	if(HAL_UART_Receive_DMA(huart, &receiveData[HEADER_SIZE + receiveInstance.size], CHECKSUM_SIZE) != HAL_OK) {
 8001be4:	4b14      	ldr	r3, [pc, #80]	@ (8001c38 <receive_packet+0xd4>)
 8001be6:	785b      	ldrb	r3, [r3, #1]
 8001be8:	3302      	adds	r3, #2
 8001bea:	4a14      	ldr	r2, [pc, #80]	@ (8001c3c <receive_packet+0xd8>)
 8001bec:	4413      	add	r3, r2
 8001bee:	2204      	movs	r2, #4
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f004 fb64 	bl	80062c0 <HAL_UART_Receive_DMA>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <receive_packet+0x9e>
		return &receiveInstance;
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001c38 <receive_packet+0xd4>)
 8001c00:	e016      	b.n	8001c30 <receive_packet+0xcc>

	// Perform checksum
	uint32_t calculatedCrc = HAL_CRC_Calculate(
		hcrc,
		(uint32_t *) receiveData,
		HEADER_SIZE + receiveInstance.size
 8001c02:	4b0d      	ldr	r3, [pc, #52]	@ (8001c38 <receive_packet+0xd4>)
 8001c04:	785b      	ldrb	r3, [r3, #1]
 8001c06:	3302      	adds	r3, #2
	uint32_t calculatedCrc = HAL_CRC_Calculate(
 8001c08:	461a      	mov	r2, r3
 8001c0a:	490c      	ldr	r1, [pc, #48]	@ (8001c3c <receive_packet+0xd8>)
 8001c0c:	6838      	ldr	r0, [r7, #0]
 8001c0e:	f001 fd33 	bl	8003678 <HAL_CRC_Calculate>
 8001c12:	6178      	str	r0, [r7, #20]
	);

	uint32_t receivedCrc = *(uint32_t *) (&receiveData[HEADER_SIZE + receiveInstance.size]);
 8001c14:	4b08      	ldr	r3, [pc, #32]	@ (8001c38 <receive_packet+0xd4>)
 8001c16:	785b      	ldrb	r3, [r3, #1]
 8001c18:	3302      	adds	r3, #2
 8001c1a:	4a08      	ldr	r2, [pc, #32]	@ (8001c3c <receive_packet+0xd8>)
 8001c1c:	4413      	add	r3, r2
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	613b      	str	r3, [r7, #16]
	if (receivedCrc != calculatedCrc) {
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d001      	beq.n	8001c2e <receive_packet+0xca>
		return &receiveInstance;
 8001c2a:	4b03      	ldr	r3, [pc, #12]	@ (8001c38 <receive_packet+0xd4>)
 8001c2c:	e000      	b.n	8001c30 <receive_packet+0xcc>
	}

	return &receiveInstance;
 8001c2e:	4b02      	ldr	r3, [pc, #8]	@ (8001c38 <receive_packet+0xd4>)
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000410 	.word	0x20000410
 8001c3c:	20000308 	.word	0x20000308
 8001c40:	2000030a 	.word	0x2000030a

08001c44 <send_packet>:

void send_packet(struct Packet *p, UART_HandleTypeDef *huart, CRC_HandleTypeDef *hcrc) {
 8001c44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c48:	b08d      	sub	sp, #52	@ 0x34
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	60f8      	str	r0, [r7, #12]
 8001c4e:	60b9      	str	r1, [r7, #8]
 8001c50:	607a      	str	r2, [r7, #4]
 8001c52:	466b      	mov	r3, sp
 8001c54:	461e      	mov	r6, r3
	size_t packetSize = HEADER_SIZE + p->size;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	785b      	ldrb	r3, [r3, #1]
 8001c5a:	3302      	adds	r3, #2
 8001c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	size_t totalPacketSize = FRAME_START_SIZE + packetSize + CHECKSUM_SIZE;
 8001c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c60:	3305      	adds	r3, #5
 8001c62:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t pData[totalPacketSize];
 8001c64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c66:	460b      	mov	r3, r1
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	623b      	str	r3, [r7, #32]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	4688      	mov	r8, r1
 8001c70:	4699      	mov	r9, r3
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c86:	2300      	movs	r3, #0
 8001c88:	460c      	mov	r4, r1
 8001c8a:	461d      	mov	r5, r3
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	00eb      	lsls	r3, r5, #3
 8001c96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c9a:	00e2      	lsls	r2, r4, #3
 8001c9c:	1dcb      	adds	r3, r1, #7
 8001c9e:	08db      	lsrs	r3, r3, #3
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	ebad 0d03 	sub.w	sp, sp, r3
 8001ca6:	466b      	mov	r3, sp
 8001ca8:	3300      	adds	r3, #0
 8001caa:	61fb      	str	r3, [r7, #28]

	pData[0] = FRAME_START;
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	227e      	movs	r2, #126	@ 0x7e
 8001cb0:	701a      	strb	r2, [r3, #0]
	pData[1] = (uint8_t) p->type;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	781a      	ldrb	r2, [r3, #0]
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	705a      	strb	r2, [r3, #1]
	pData[2] = p->size;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	785a      	ldrb	r2, [r3, #1]
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	709a      	strb	r2, [r3, #2]

	const uint8_t *data = p->payload;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	61bb      	str	r3, [r7, #24]
	for (uint8_t i = 0; i < p->size; i++) {
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001cce:	e00e      	b.n	8001cee <send_packet+0xaa>
		pData[FRAME_START_SIZE + HEADER_SIZE + i] = data[i];
 8001cd0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	441a      	add	r2, r3
 8001cd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cdc:	3303      	adds	r3, #3
 8001cde:	7811      	ldrb	r1, [r2, #0]
 8001ce0:	69fa      	ldr	r2, [r7, #28]
 8001ce2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < p->size; i++) {
 8001ce4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	785b      	ldrb	r3, [r3, #1]
 8001cf2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d3ea      	bcc.n	8001cd0 <send_packet+0x8c>
	}

	uint32_t crc = HAL_CRC_Calculate(hcrc, (uint32_t *) &pData[1], packetSize);
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d00:	4619      	mov	r1, r3
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f001 fcb8 	bl	8003678 <HAL_CRC_Calculate>
 8001d08:	6178      	str	r0, [r7, #20]
	pData[totalPacketSize - 4] = (uint8_t) (crc & 0xFF);
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0c:	3b04      	subs	r3, #4
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	b2d1      	uxtb	r1, r2
 8001d12:	69fa      	ldr	r2, [r7, #28]
 8001d14:	54d1      	strb	r1, [r2, r3]
	pData[totalPacketSize - 3] = (uint8_t) ((crc >> 8) & 0xFF);
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	0a1a      	lsrs	r2, r3, #8
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	3b03      	subs	r3, #3
 8001d1e:	b2d1      	uxtb	r1, r2
 8001d20:	69fa      	ldr	r2, [r7, #28]
 8001d22:	54d1      	strb	r1, [r2, r3]
	pData[totalPacketSize - 2] = (uint8_t) ((crc >> 16) & 0xFF);
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	0c1a      	lsrs	r2, r3, #16
 8001d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2a:	3b02      	subs	r3, #2
 8001d2c:	b2d1      	uxtb	r1, r2
 8001d2e:	69fa      	ldr	r2, [r7, #28]
 8001d30:	54d1      	strb	r1, [r2, r3]
	pData[totalPacketSize - 1] = (uint8_t) ((crc >> 24) & 0xFF);
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	0e1a      	lsrs	r2, r3, #24
 8001d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	b2d1      	uxtb	r1, r2
 8001d3c:	69fa      	ldr	r2, [r7, #28]
 8001d3e:	54d1      	strb	r1, [r2, r3]

	HAL_UART_Transmit(huart, pData, totalPacketSize, 100);
 8001d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	2364      	movs	r3, #100	@ 0x64
 8001d46:	69f9      	ldr	r1, [r7, #28]
 8001d48:	68b8      	ldr	r0, [r7, #8]
 8001d4a:	f004 f962 	bl	8006012 <HAL_UART_Transmit>
 8001d4e:	46b5      	mov	sp, r6

}
 8001d50:	bf00      	nop
 8001d52:	3734      	adds	r7, #52	@ 0x34
 8001d54:	46bd      	mov	sp, r7
 8001d56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08001d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d62:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <HAL_MspInit+0x44>)
 8001d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d66:	4a0e      	ldr	r2, [pc, #56]	@ (8001da0 <HAL_MspInit+0x44>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <HAL_MspInit+0x44>)
 8001d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	607b      	str	r3, [r7, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7a:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <HAL_MspInit+0x44>)
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7e:	4a08      	ldr	r2, [pc, #32]	@ (8001da0 <HAL_MspInit+0x44>)
 8001d80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d84:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <HAL_MspInit+0x44>)
 8001d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8e:	603b      	str	r3, [r7, #0]
 8001d90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001d92:	f003 f8a3 	bl	8004edc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40021000 	.word	0x40021000

08001da4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b09c      	sub	sp, #112	@ 0x70
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dbc:	f107 0318 	add.w	r3, r7, #24
 8001dc0:	2244      	movs	r2, #68	@ 0x44
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f005 fabd 	bl	8007344 <memset>
  if(hadc->Instance==ADC1)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dd2:	d14d      	bne.n	8001e70 <HAL_ADC_MspInit+0xcc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001dd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dd8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001dda:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001dde:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001de0:	f107 0318 	add.w	r3, r7, #24
 8001de4:	4618      	mov	r0, r3
 8001de6:	f003 fdb7 	bl	8005958 <HAL_RCCEx_PeriphCLKConfig>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001df0:	f7ff feb2 	bl	8001b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001df4:	4b20      	ldr	r3, [pc, #128]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df8:	4a1f      	ldr	r2, [pc, #124]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001dfa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001dfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e00:	4b1d      	ldr	r3, [pc, #116]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e10:	4a19      	ldr	r2, [pc, #100]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e18:	4b17      	ldr	r3, [pc, #92]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e24:	4b14      	ldr	r3, [pc, #80]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e28:	4a13      	ldr	r2, [pc, #76]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001e2a:	f043 0302 	orr.w	r3, r3, #2
 8001e2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e30:	4b11      	ldr	r3, [pc, #68]	@ (8001e78 <HAL_ADC_MspInit+0xd4>)
 8001e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
    PB1     ------> ADC1_IN12
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e3c:	2308      	movs	r3, #8
 8001e3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e40:	2303      	movs	r3, #3
 8001e42:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e48:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e52:	f002 f81d 	bl	8003e90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12
 8001e56:	f645 0303 	movw	r3, #22531	@ 0x5803
 8001e5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
                          |GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e64:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4804      	ldr	r0, [pc, #16]	@ (8001e7c <HAL_ADC_MspInit+0xd8>)
 8001e6c:	f002 f810 	bl	8003e90 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e70:	bf00      	nop
 8001e72:	3770      	adds	r7, #112	@ 0x70
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	48000400 	.word	0x48000400

08001e80 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb8 <HAL_CRC_MspInit+0x38>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d10b      	bne.n	8001eaa <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001e92:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <HAL_CRC_MspInit+0x3c>)
 8001e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e96:	4a09      	ldr	r2, [pc, #36]	@ (8001ebc <HAL_CRC_MspInit+0x3c>)
 8001e98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e9c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e9e:	4b07      	ldr	r3, [pc, #28]	@ (8001ebc <HAL_CRC_MspInit+0x3c>)
 8001ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ea2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 8001eaa:	bf00      	nop
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	40023000 	.word	0x40023000
 8001ebc:	40021000 	.word	0x40021000

08001ec0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b09a      	sub	sp, #104	@ 0x68
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
 8001ed6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ed8:	f107 0310 	add.w	r3, r7, #16
 8001edc:	2244      	movs	r2, #68	@ 0x44
 8001ede:	2100      	movs	r1, #0
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f005 fa2f 	bl	8007344 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a20      	ldr	r2, [pc, #128]	@ (8001f6c <HAL_FDCAN_MspInit+0xac>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d139      	bne.n	8001f64 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001ef0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ef4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001ef6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001efa:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001efc:	f107 0310 	add.w	r3, r7, #16
 8001f00:	4618      	mov	r0, r3
 8001f02:	f003 fd29 	bl	8005958 <HAL_RCCEx_PeriphCLKConfig>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001f0c:	f7ff fe24 	bl	8001b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001f10:	4b17      	ldr	r3, [pc, #92]	@ (8001f70 <HAL_FDCAN_MspInit+0xb0>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f14:	4a16      	ldr	r2, [pc, #88]	@ (8001f70 <HAL_FDCAN_MspInit+0xb0>)
 8001f16:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f1c:	4b14      	ldr	r3, [pc, #80]	@ (8001f70 <HAL_FDCAN_MspInit+0xb0>)
 8001f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f28:	4b11      	ldr	r3, [pc, #68]	@ (8001f70 <HAL_FDCAN_MspInit+0xb0>)
 8001f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f2c:	4a10      	ldr	r2, [pc, #64]	@ (8001f70 <HAL_FDCAN_MspInit+0xb0>)
 8001f2e:	f043 0301 	orr.w	r3, r3, #1
 8001f32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f34:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <HAL_FDCAN_MspInit+0xb0>)
 8001f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f40:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f44:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001f52:	2309      	movs	r3, #9
 8001f54:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f56:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f60:	f001 ff96 	bl	8003e90 <HAL_GPIO_Init>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001f64:	bf00      	nop
 8001f66:	3768      	adds	r7, #104	@ 0x68
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40006400 	.word	0x40006400
 8001f70:	40021000 	.word	0x40021000

08001f74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b09c      	sub	sp, #112	@ 0x70
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f7c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	609a      	str	r2, [r3, #8]
 8001f88:	60da      	str	r2, [r3, #12]
 8001f8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f8c:	f107 0318 	add.w	r3, r7, #24
 8001f90:	2244      	movs	r2, #68	@ 0x44
 8001f92:	2100      	movs	r1, #0
 8001f94:	4618      	mov	r0, r3
 8001f96:	f005 f9d5 	bl	8007344 <memset>
  if(hi2c->Instance==I2C1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a2d      	ldr	r2, [pc, #180]	@ (8002054 <HAL_I2C_MspInit+0xe0>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d153      	bne.n	800204c <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fa4:	2340      	movs	r3, #64	@ 0x40
 8001fa6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fac:	f107 0318 	add.w	r3, r7, #24
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f003 fcd1 	bl	8005958 <HAL_RCCEx_PeriphCLKConfig>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001fbc:	f7ff fdcc 	bl	8001b58 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc0:	4b25      	ldr	r3, [pc, #148]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 8001fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc4:	4a24      	ldr	r2, [pc, #144]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 8001fc6:	f043 0301 	orr.w	r3, r3, #1
 8001fca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fcc:	4b22      	ldr	r3, [pc, #136]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 8001fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd8:	4b1f      	ldr	r3, [pc, #124]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 8001fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fdc:	4a1e      	ldr	r2, [pc, #120]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 8001fde:	f043 0302 	orr.w	r3, r3, #2
 8001fe2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fe4:	4b1c      	ldr	r3, [pc, #112]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 8001fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe8:	f003 0302 	and.w	r3, r3, #2
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001ff0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ff4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ff6:	2312      	movs	r3, #18
 8001ff8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffe:	2300      	movs	r3, #0
 8002000:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002002:	2304      	movs	r3, #4
 8002004:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002006:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800200a:	4619      	mov	r1, r3
 800200c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002010:	f001 ff3e 	bl	8003e90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002018:	2312      	movs	r3, #18
 800201a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002020:	2300      	movs	r3, #0
 8002022:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002024:	2304      	movs	r3, #4
 8002026:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002028:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800202c:	4619      	mov	r1, r3
 800202e:	480b      	ldr	r0, [pc, #44]	@ (800205c <HAL_I2C_MspInit+0xe8>)
 8002030:	f001 ff2e 	bl	8003e90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002034:	4b08      	ldr	r3, [pc, #32]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 8002036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002038:	4a07      	ldr	r2, [pc, #28]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 800203a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800203e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002040:	4b05      	ldr	r3, [pc, #20]	@ (8002058 <HAL_I2C_MspInit+0xe4>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002044:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002048:	60fb      	str	r3, [r7, #12]
 800204a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800204c:	bf00      	nop
 800204e:	3770      	adds	r7, #112	@ 0x70
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40005400 	.word	0x40005400
 8002058:	40021000 	.word	0x40021000
 800205c:	48000400 	.word	0x48000400

08002060 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b094      	sub	sp, #80	@ 0x50
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002068:	f107 030c 	add.w	r3, r7, #12
 800206c:	2244      	movs	r2, #68	@ 0x44
 800206e:	2100      	movs	r1, #0
 8002070:	4618      	mov	r0, r3
 8002072:	f005 f967 	bl	8007344 <memset>
  if(hrtc->Instance==RTC)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a15      	ldr	r2, [pc, #84]	@ (80020d0 <HAL_RTC_MspInit+0x70>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d123      	bne.n	80020c8 <HAL_RTC_MspInit+0x68>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002080:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8002084:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002086:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800208a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800208c:	f107 030c 	add.w	r3, r7, #12
 8002090:	4618      	mov	r0, r3
 8002092:	f003 fc61 	bl	8005958 <HAL_RCCEx_PeriphCLKConfig>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800209c:	f7ff fd5c 	bl	8001b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80020a0:	4b0c      	ldr	r3, [pc, #48]	@ (80020d4 <HAL_RTC_MspInit+0x74>)
 80020a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a6:	4a0b      	ldr	r2, [pc, #44]	@ (80020d4 <HAL_RTC_MspInit+0x74>)
 80020a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80020b0:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <HAL_RTC_MspInit+0x74>)
 80020b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b4:	4a07      	ldr	r2, [pc, #28]	@ (80020d4 <HAL_RTC_MspInit+0x74>)
 80020b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80020bc:	4b05      	ldr	r3, [pc, #20]	@ (80020d4 <HAL_RTC_MspInit+0x74>)
 80020be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80020c8:	bf00      	nop
 80020ca:	3750      	adds	r7, #80	@ 0x50
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40002800 	.word	0x40002800
 80020d4:	40021000 	.word	0x40021000

080020d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b09c      	sub	sp, #112	@ 0x70
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020f0:	f107 0318 	add.w	r3, r7, #24
 80020f4:	2244      	movs	r2, #68	@ 0x44
 80020f6:	2100      	movs	r1, #0
 80020f8:	4618      	mov	r0, r3
 80020fa:	f005 f923 	bl	8007344 <memset>
  if(huart->Instance==USART1)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a3c      	ldr	r2, [pc, #240]	@ (80021f4 <HAL_UART_MspInit+0x11c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d136      	bne.n	8002176 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002108:	2301      	movs	r3, #1
 800210a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800210c:	2300      	movs	r3, #0
 800210e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002110:	f107 0318 	add.w	r3, r7, #24
 8002114:	4618      	mov	r0, r3
 8002116:	f003 fc1f 	bl	8005958 <HAL_RCCEx_PeriphCLKConfig>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002120:	f7ff fd1a 	bl	8001b58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002124:	4b34      	ldr	r3, [pc, #208]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 8002126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002128:	4a33      	ldr	r2, [pc, #204]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 800212a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800212e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002130:	4b31      	ldr	r3, [pc, #196]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 8002132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002134:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800213c:	4b2e      	ldr	r3, [pc, #184]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 800213e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002140:	4a2d      	ldr	r2, [pc, #180]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 8002142:	f043 0304 	orr.w	r3, r3, #4
 8002146:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002148:	4b2b      	ldr	r3, [pc, #172]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 800214a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	613b      	str	r3, [r7, #16]
 8002152:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002154:	2330      	movs	r3, #48	@ 0x30
 8002156:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002158:	2302      	movs	r3, #2
 800215a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002160:	2300      	movs	r3, #0
 8002162:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002164:	2307      	movs	r3, #7
 8002166:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002168:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800216c:	4619      	mov	r1, r3
 800216e:	4823      	ldr	r0, [pc, #140]	@ (80021fc <HAL_UART_MspInit+0x124>)
 8002170:	f001 fe8e 	bl	8003e90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002174:	e03a      	b.n	80021ec <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART2)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a21      	ldr	r2, [pc, #132]	@ (8002200 <HAL_UART_MspInit+0x128>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d135      	bne.n	80021ec <HAL_UART_MspInit+0x114>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002180:	2302      	movs	r3, #2
 8002182:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002184:	2300      	movs	r3, #0
 8002186:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002188:	f107 0318 	add.w	r3, r7, #24
 800218c:	4618      	mov	r0, r3
 800218e:	f003 fbe3 	bl	8005958 <HAL_RCCEx_PeriphCLKConfig>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <HAL_UART_MspInit+0xc4>
      Error_Handler();
 8002198:	f7ff fcde 	bl	8001b58 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800219c:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 800219e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a0:	4a15      	ldr	r2, [pc, #84]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 80021a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80021a8:	4b13      	ldr	r3, [pc, #76]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b4:	4b10      	ldr	r3, [pc, #64]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 80021b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b8:	4a0f      	ldr	r2, [pc, #60]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 80021ba:	f043 0302 	orr.w	r3, r3, #2
 80021be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c0:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <HAL_UART_MspInit+0x120>)
 80021c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80021cc:	2318      	movs	r3, #24
 80021ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d8:	2300      	movs	r3, #0
 80021da:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021dc:	2307      	movs	r3, #7
 80021de:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80021e4:	4619      	mov	r1, r3
 80021e6:	4807      	ldr	r0, [pc, #28]	@ (8002204 <HAL_UART_MspInit+0x12c>)
 80021e8:	f001 fe52 	bl	8003e90 <HAL_GPIO_Init>
}
 80021ec:	bf00      	nop
 80021ee:	3770      	adds	r7, #112	@ 0x70
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40013800 	.word	0x40013800
 80021f8:	40021000 	.word	0x40021000
 80021fc:	48000800 	.word	0x48000800
 8002200:	40004400 	.word	0x40004400
 8002204:	48000400 	.word	0x48000400

08002208 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <NMI_Handler+0x4>

08002210 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <HardFault_Handler+0x4>

08002218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <MemManage_Handler+0x4>

08002220 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <BusFault_Handler+0x4>

08002228 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <UsageFault_Handler+0x4>

08002230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800223e:	b480      	push	{r7}
 8002240:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800225e:	f000 f891 	bl	8002384 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
	...

08002268 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800226c:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <SystemInit+0x20>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002272:	4a05      	ldr	r2, [pc, #20]	@ (8002288 <SystemInit+0x20>)
 8002274:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002278:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <Reset_Handler>:
 800228c:	480d      	ldr	r0, [pc, #52]	@ (80022c4 <LoopForever+0x2>)
 800228e:	4685      	mov	sp, r0
 8002290:	f7ff ffea 	bl	8002268 <SystemInit>
 8002294:	480c      	ldr	r0, [pc, #48]	@ (80022c8 <LoopForever+0x6>)
 8002296:	490d      	ldr	r1, [pc, #52]	@ (80022cc <LoopForever+0xa>)
 8002298:	4a0d      	ldr	r2, [pc, #52]	@ (80022d0 <LoopForever+0xe>)
 800229a:	2300      	movs	r3, #0
 800229c:	e002      	b.n	80022a4 <LoopCopyDataInit>

0800229e <CopyDataInit>:
 800229e:	58d4      	ldr	r4, [r2, r3]
 80022a0:	50c4      	str	r4, [r0, r3]
 80022a2:	3304      	adds	r3, #4

080022a4 <LoopCopyDataInit>:
 80022a4:	18c4      	adds	r4, r0, r3
 80022a6:	428c      	cmp	r4, r1
 80022a8:	d3f9      	bcc.n	800229e <CopyDataInit>
 80022aa:	4a0a      	ldr	r2, [pc, #40]	@ (80022d4 <LoopForever+0x12>)
 80022ac:	4c0a      	ldr	r4, [pc, #40]	@ (80022d8 <LoopForever+0x16>)
 80022ae:	2300      	movs	r3, #0
 80022b0:	e001      	b.n	80022b6 <LoopFillZerobss>

080022b2 <FillZerobss>:
 80022b2:	6013      	str	r3, [r2, #0]
 80022b4:	3204      	adds	r2, #4

080022b6 <LoopFillZerobss>:
 80022b6:	42a2      	cmp	r2, r4
 80022b8:	d3fb      	bcc.n	80022b2 <FillZerobss>
 80022ba:	f005 f84b 	bl	8007354 <__libc_init_array>
 80022be:	f7fe fd91 	bl	8000de4 <main>

080022c2 <LoopForever>:
 80022c2:	e7fe      	b.n	80022c2 <LoopForever>
 80022c4:	20008000 	.word	0x20008000
 80022c8:	20000000 	.word	0x20000000
 80022cc:	2000000c 	.word	0x2000000c
 80022d0:	08007460 	.word	0x08007460
 80022d4:	2000000c 	.word	0x2000000c
 80022d8:	2000041c 	.word	0x2000041c

080022dc <ADC1_2_IRQHandler>:
 80022dc:	e7fe      	b.n	80022dc <ADC1_2_IRQHandler>

080022de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022e4:	2300      	movs	r3, #0
 80022e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e8:	2003      	movs	r0, #3
 80022ea:	f001 f92f 	bl	800354c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022ee:	200f      	movs	r0, #15
 80022f0:	f000 f80e 	bl	8002310 <HAL_InitTick>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	71fb      	strb	r3, [r7, #7]
 80022fe:	e001      	b.n	8002304 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002300:	f7ff fd2c 	bl	8001d5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002304:	79fb      	ldrb	r3, [r7, #7]

}
 8002306:	4618      	mov	r0, r3
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
	...

08002310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800231c:	4b16      	ldr	r3, [pc, #88]	@ (8002378 <HAL_InitTick+0x68>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d022      	beq.n	800236a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002324:	4b15      	ldr	r3, [pc, #84]	@ (800237c <HAL_InitTick+0x6c>)
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	4b13      	ldr	r3, [pc, #76]	@ (8002378 <HAL_InitTick+0x68>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002330:	fbb1 f3f3 	udiv	r3, r1, r3
 8002334:	fbb2 f3f3 	udiv	r3, r2, r3
 8002338:	4618      	mov	r0, r3
 800233a:	f001 f92c 	bl	8003596 <HAL_SYSTICK_Config>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d10f      	bne.n	8002364 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b0f      	cmp	r3, #15
 8002348:	d809      	bhi.n	800235e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800234a:	2200      	movs	r2, #0
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	f04f 30ff 	mov.w	r0, #4294967295
 8002352:	f001 f906 	bl	8003562 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002356:	4a0a      	ldr	r2, [pc, #40]	@ (8002380 <HAL_InitTick+0x70>)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6013      	str	r3, [r2, #0]
 800235c:	e007      	b.n	800236e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	73fb      	strb	r3, [r7, #15]
 8002362:	e004      	b.n	800236e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
 8002368:	e001      	b.n	800236e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800236e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	20000008 	.word	0x20000008
 800237c:	20000000 	.word	0x20000000
 8002380:	20000004 	.word	0x20000004

08002384 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002388:	4b05      	ldr	r3, [pc, #20]	@ (80023a0 <HAL_IncTick+0x1c>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	4b05      	ldr	r3, [pc, #20]	@ (80023a4 <HAL_IncTick+0x20>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4413      	add	r3, r2
 8002392:	4a03      	ldr	r2, [pc, #12]	@ (80023a0 <HAL_IncTick+0x1c>)
 8002394:	6013      	str	r3, [r2, #0]
}
 8002396:	bf00      	nop
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	20000418 	.word	0x20000418
 80023a4:	20000008 	.word	0x20000008

080023a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return uwTick;
 80023ac:	4b03      	ldr	r3, [pc, #12]	@ (80023bc <HAL_GetTick+0x14>)
 80023ae:	681b      	ldr	r3, [r3, #0]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	20000418 	.word	0x20000418

080023c0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	431a      	orrs	r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	609a      	str	r2, [r3, #8]
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
 80023ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	609a      	str	r2, [r3, #8]
}
 8002400:	bf00      	nop
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002428:	b480      	push	{r7}
 800242a:	b087      	sub	sp, #28
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
 8002434:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	3360      	adds	r3, #96	@ 0x60
 800243a:	461a      	mov	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	4b08      	ldr	r3, [pc, #32]	@ (800246c <LL_ADC_SetOffset+0x44>)
 800244a:	4013      	ands	r3, r2
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	4313      	orrs	r3, r2
 8002458:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002460:	bf00      	nop
 8002462:	371c      	adds	r7, #28
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	03fff000 	.word	0x03fff000

08002470 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3360      	adds	r3, #96	@ 0x60
 800247e:	461a      	mov	r2, r3
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4413      	add	r3, r2
 8002486:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002490:	4618      	mov	r0, r3
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800249c:	b480      	push	{r7}
 800249e:	b087      	sub	sp, #28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	3360      	adds	r3, #96	@ 0x60
 80024ac:	461a      	mov	r2, r3
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	4413      	add	r3, r2
 80024b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	431a      	orrs	r2, r3
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80024c6:	bf00      	nop
 80024c8:	371c      	adds	r7, #28
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b087      	sub	sp, #28
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	60f8      	str	r0, [r7, #12]
 80024da:	60b9      	str	r1, [r7, #8]
 80024dc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	3360      	adds	r3, #96	@ 0x60
 80024e2:	461a      	mov	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	431a      	orrs	r2, r3
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80024fc:	bf00      	nop
 80024fe:	371c      	adds	r7, #28
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002508:	b480      	push	{r7}
 800250a:	b087      	sub	sp, #28
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	3360      	adds	r3, #96	@ 0x60
 8002518:	461a      	mov	r2, r3
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	4413      	add	r3, r2
 8002520:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	431a      	orrs	r2, r3
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002532:	bf00      	nop
 8002534:	371c      	adds	r7, #28
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
 8002546:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	695b      	ldr	r3, [r3, #20]
 800254c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	615a      	str	r2, [r3, #20]
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002564:	b480      	push	{r7}
 8002566:	b087      	sub	sp, #28
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3330      	adds	r3, #48	@ 0x30
 8002574:	461a      	mov	r2, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	0a1b      	lsrs	r3, r3, #8
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	f003 030c 	and.w	r3, r3, #12
 8002580:	4413      	add	r3, r2
 8002582:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	f003 031f 	and.w	r3, r3, #31
 800258e:	211f      	movs	r1, #31
 8002590:	fa01 f303 	lsl.w	r3, r1, r3
 8002594:	43db      	mvns	r3, r3
 8002596:	401a      	ands	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	0e9b      	lsrs	r3, r3, #26
 800259c:	f003 011f 	and.w	r1, r3, #31
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	f003 031f 	and.w	r3, r3, #31
 80025a6:	fa01 f303 	lsl.w	r3, r1, r3
 80025aa:	431a      	orrs	r2, r3
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80025b0:	bf00      	nop
 80025b2:	371c      	adds	r7, #28
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80025bc:	b480      	push	{r7}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	3314      	adds	r3, #20
 80025cc:	461a      	mov	r2, r3
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	0e5b      	lsrs	r3, r3, #25
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	f003 0304 	and.w	r3, r3, #4
 80025d8:	4413      	add	r3, r2
 80025da:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	0d1b      	lsrs	r3, r3, #20
 80025e4:	f003 031f 	and.w	r3, r3, #31
 80025e8:	2107      	movs	r1, #7
 80025ea:	fa01 f303 	lsl.w	r3, r1, r3
 80025ee:	43db      	mvns	r3, r3
 80025f0:	401a      	ands	r2, r3
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	0d1b      	lsrs	r3, r3, #20
 80025f6:	f003 031f 	and.w	r3, r3, #31
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002600:	431a      	orrs	r2, r3
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002606:	bf00      	nop
 8002608:	371c      	adds	r7, #28
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
	...

08002614 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800262c:	43db      	mvns	r3, r3
 800262e:	401a      	ands	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f003 0318 	and.w	r3, r3, #24
 8002636:	4908      	ldr	r1, [pc, #32]	@ (8002658 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002638:	40d9      	lsrs	r1, r3
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	400b      	ands	r3, r1
 800263e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002642:	431a      	orrs	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800264a:	bf00      	nop
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	0007ffff 	.word	0x0007ffff

0800265c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800266c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6093      	str	r3, [r2, #8]
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002690:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002694:	d101      	bne.n	800269a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002696:	2301      	movs	r3, #1
 8002698:	e000      	b.n	800269c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80026b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026bc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80026e4:	d101      	bne.n	80026ea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80026e6:	2301      	movs	r3, #1
 80026e8:	e000      	b.n	80026ec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	2b01      	cmp	r3, #1
 800270a:	d101      	bne.n	8002710 <LL_ADC_IsEnabled+0x18>
 800270c:	2301      	movs	r3, #1
 800270e:	e000      	b.n	8002712 <LL_ADC_IsEnabled+0x1a>
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800271e:	b480      	push	{r7}
 8002720:	b083      	sub	sp, #12
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 0304 	and.w	r3, r3, #4
 800272e:	2b04      	cmp	r3, #4
 8002730:	d101      	bne.n	8002736 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 0308 	and.w	r3, r3, #8
 8002754:	2b08      	cmp	r3, #8
 8002756:	d101      	bne.n	800275c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002758:	2301      	movs	r3, #1
 800275a:	e000      	b.n	800275e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
	...

0800276c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800276c:	b590      	push	{r4, r7, lr}
 800276e:	b089      	sub	sp, #36	@ 0x24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002774:	2300      	movs	r3, #0
 8002776:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002778:	2300      	movs	r3, #0
 800277a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e167      	b.n	8002a56 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002790:	2b00      	cmp	r3, #0
 8002792:	d109      	bne.n	80027a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff fb05 	bl	8001da4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff67 	bl	8002680 <LL_ADC_IsDeepPowerDownEnabled>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d004      	beq.n	80027c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff ff4d 	bl	800265c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff ff82 	bl	80026d0 <LL_ADC_IsInternalRegulatorEnabled>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d115      	bne.n	80027fe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff ff66 	bl	80026a8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027dc:	4ba0      	ldr	r3, [pc, #640]	@ (8002a60 <HAL_ADC_Init+0x2f4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	099b      	lsrs	r3, r3, #6
 80027e2:	4aa0      	ldr	r2, [pc, #640]	@ (8002a64 <HAL_ADC_Init+0x2f8>)
 80027e4:	fba2 2303 	umull	r2, r3, r2, r3
 80027e8:	099b      	lsrs	r3, r3, #6
 80027ea:	3301      	adds	r3, #1
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80027f0:	e002      	b.n	80027f8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	3b01      	subs	r3, #1
 80027f6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f9      	bne.n	80027f2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff ff64 	bl	80026d0 <LL_ADC_IsInternalRegulatorEnabled>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10d      	bne.n	800282a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002812:	f043 0210 	orr.w	r2, r3, #16
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800281e:	f043 0201 	orr.w	r2, r3, #1
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff ff75 	bl	800271e <LL_ADC_REG_IsConversionOngoing>
 8002834:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283a:	f003 0310 	and.w	r3, r3, #16
 800283e:	2b00      	cmp	r3, #0
 8002840:	f040 8100 	bne.w	8002a44 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	2b00      	cmp	r3, #0
 8002848:	f040 80fc 	bne.w	8002a44 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002850:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002854:	f043 0202 	orr.w	r2, r3, #2
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff49 	bl	80026f8 <LL_ADC_IsEnabled>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d111      	bne.n	8002890 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800286c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002870:	f7ff ff42 	bl	80026f8 <LL_ADC_IsEnabled>
 8002874:	4604      	mov	r4, r0
 8002876:	487c      	ldr	r0, [pc, #496]	@ (8002a68 <HAL_ADC_Init+0x2fc>)
 8002878:	f7ff ff3e 	bl	80026f8 <LL_ADC_IsEnabled>
 800287c:	4603      	mov	r3, r0
 800287e:	4323      	orrs	r3, r4
 8002880:	2b00      	cmp	r3, #0
 8002882:	d105      	bne.n	8002890 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	4619      	mov	r1, r3
 800288a:	4878      	ldr	r0, [pc, #480]	@ (8002a6c <HAL_ADC_Init+0x300>)
 800288c:	f7ff fd98 	bl	80023c0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	7f5b      	ldrb	r3, [r3, #29]
 8002894:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800289a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80028a0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80028a6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028ae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d106      	bne.n	80028cc <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c2:	3b01      	subs	r3, #1
 80028c4:	045b      	lsls	r3, r3, #17
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d009      	beq.n	80028e8 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68da      	ldr	r2, [r3, #12]
 80028ee:	4b60      	ldr	r3, [pc, #384]	@ (8002a70 <HAL_ADC_Init+0x304>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	687a      	ldr	r2, [r7, #4]
 80028f4:	6812      	ldr	r2, [r2, #0]
 80028f6:	69b9      	ldr	r1, [r7, #24]
 80028f8:	430b      	orrs	r3, r1
 80028fa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff ff14 	bl	8002744 <LL_ADC_INJ_IsConversionOngoing>
 800291c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d16d      	bne.n	8002a00 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d16a      	bne.n	8002a00 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800292e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002936:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002938:	4313      	orrs	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002946:	f023 0302 	bic.w	r3, r3, #2
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	6812      	ldr	r2, [r2, #0]
 800294e:	69b9      	ldr	r1, [r7, #24]
 8002950:	430b      	orrs	r3, r1
 8002952:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	691b      	ldr	r3, [r3, #16]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d017      	beq.n	800298c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	691a      	ldr	r2, [r3, #16]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800296a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002974:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002978:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6911      	ldr	r1, [r2, #16]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	6812      	ldr	r2, [r2, #0]
 8002984:	430b      	orrs	r3, r1
 8002986:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800298a:	e013      	b.n	80029b4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	691a      	ldr	r2, [r3, #16]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800299a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80029ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029b0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d118      	bne.n	80029f0 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80029c8:	f023 0304 	bic.w	r3, r3, #4
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80029d4:	4311      	orrs	r1, r2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80029da:	4311      	orrs	r1, r2
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029e0:	430a      	orrs	r2, r1
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f042 0201 	orr.w	r2, r2, #1
 80029ec:	611a      	str	r2, [r3, #16]
 80029ee:	e007      	b.n	8002a00 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 0201 	bic.w	r2, r2, #1
 80029fe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d10c      	bne.n	8002a22 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	f023 010f 	bic.w	r1, r3, #15
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	1e5a      	subs	r2, r3, #1
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a20:	e007      	b.n	8002a32 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 020f 	bic.w	r2, r2, #15
 8002a30:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a36:	f023 0303 	bic.w	r3, r3, #3
 8002a3a:	f043 0201 	orr.w	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a42:	e007      	b.n	8002a54 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a48:	f043 0210 	orr.w	r2, r3, #16
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a54:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3724      	adds	r7, #36	@ 0x24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd90      	pop	{r4, r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000000 	.word	0x20000000
 8002a64:	053e2d63 	.word	0x053e2d63
 8002a68:	50000100 	.word	0x50000100
 8002a6c:	50000300 	.word	0x50000300
 8002a70:	fff04007 	.word	0xfff04007

08002a74 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b0b6      	sub	sp, #216	@ 0xd8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d101      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x22>
 8002a92:	2302      	movs	r3, #2
 8002a94:	e3c8      	b.n	8003228 <HAL_ADC_ConfigChannel+0x7b4>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff fe3b 	bl	800271e <LL_ADC_REG_IsConversionOngoing>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f040 83ad 	bne.w	800320a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	6859      	ldr	r1, [r3, #4]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	461a      	mov	r2, r3
 8002abe:	f7ff fd51 	bl	8002564 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7ff fe29 	bl	800271e <LL_ADC_REG_IsConversionOngoing>
 8002acc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fe35 	bl	8002744 <LL_ADC_INJ_IsConversionOngoing>
 8002ada:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ade:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f040 81d9 	bne.w	8002e9a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ae8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	f040 81d4 	bne.w	8002e9a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002afa:	d10f      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6818      	ldr	r0, [r3, #0]
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2200      	movs	r2, #0
 8002b06:	4619      	mov	r1, r3
 8002b08:	f7ff fd58 	bl	80025bc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fd12 	bl	800253e <LL_ADC_SetSamplingTimeCommonConfig>
 8002b1a:	e00e      	b.n	8002b3a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6818      	ldr	r0, [r3, #0]
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	6819      	ldr	r1, [r3, #0]
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	461a      	mov	r2, r3
 8002b2a:	f7ff fd47 	bl	80025bc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2100      	movs	r1, #0
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff fd02 	bl	800253e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	695a      	ldr	r2, [r3, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	08db      	lsrs	r3, r3, #3
 8002b46:	f003 0303 	and.w	r3, r3, #3
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	2b04      	cmp	r3, #4
 8002b5a:	d022      	beq.n	8002ba2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6818      	ldr	r0, [r3, #0]
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	6919      	ldr	r1, [r3, #16]
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002b6c:	f7ff fc5c 	bl	8002428 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6818      	ldr	r0, [r3, #0]
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	6919      	ldr	r1, [r3, #16]
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	f7ff fca8 	bl	80024d2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6818      	ldr	r0, [r3, #0]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d102      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x124>
 8002b92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b96:	e000      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x126>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	f7ff fcb4 	bl	8002508 <LL_ADC_SetOffsetSaturation>
 8002ba0:	e17b      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff fc61 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10a      	bne.n	8002bce <HAL_ADC_ConfigChannel+0x15a>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff fc56 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	0e9b      	lsrs	r3, r3, #26
 8002bc8:	f003 021f 	and.w	r2, r3, #31
 8002bcc:	e01e      	b.n	8002c0c <HAL_ADC_ConfigChannel+0x198>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff fc4b 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002be4:	fa93 f3a3 	rbit	r3, r3
 8002be8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002bec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002bf0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002bf4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002bfc:	2320      	movs	r3, #32
 8002bfe:	e004      	b.n	8002c0a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002c00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c04:	fab3 f383 	clz	r3, r3
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d105      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x1b0>
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	0e9b      	lsrs	r3, r3, #26
 8002c1e:	f003 031f 	and.w	r3, r3, #31
 8002c22:	e018      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x1e2>
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002c30:	fa93 f3a3 	rbit	r3, r3
 8002c34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002c38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002c40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002c48:	2320      	movs	r3, #32
 8002c4a:	e004      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002c4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c50:	fab3 f383 	clz	r3, r3
 8002c54:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d106      	bne.n	8002c68 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2100      	movs	r1, #0
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff fc1a 	bl	800249c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff fbfe 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002c74:	4603      	mov	r3, r0
 8002c76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10a      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x220>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2101      	movs	r1, #1
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff fbf3 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	0e9b      	lsrs	r3, r3, #26
 8002c8e:	f003 021f 	and.w	r2, r3, #31
 8002c92:	e01e      	b.n	8002cd2 <HAL_ADC_ConfigChannel+0x25e>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2101      	movs	r1, #1
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fbe8 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002caa:	fa93 f3a3 	rbit	r3, r3
 8002cae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002cb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002cb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002cba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002cc2:	2320      	movs	r3, #32
 8002cc4:	e004      	b.n	8002cd0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002cc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002cca:	fab3 f383 	clz	r3, r3
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d105      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x276>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	0e9b      	lsrs	r3, r3, #26
 8002ce4:	f003 031f 	and.w	r3, r3, #31
 8002ce8:	e018      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x2a8>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002cf6:	fa93 f3a3 	rbit	r3, r3
 8002cfa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002cfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002d06:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002d0e:	2320      	movs	r3, #32
 8002d10:	e004      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002d12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d16:	fab3 f383 	clz	r3, r3
 8002d1a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d106      	bne.n	8002d2e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2200      	movs	r2, #0
 8002d26:	2101      	movs	r1, #1
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff fbb7 	bl	800249c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2102      	movs	r1, #2
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff fb9b 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10a      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x2e6>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2102      	movs	r1, #2
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff fb90 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002d50:	4603      	mov	r3, r0
 8002d52:	0e9b      	lsrs	r3, r3, #26
 8002d54:	f003 021f 	and.w	r2, r3, #31
 8002d58:	e01e      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x324>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2102      	movs	r1, #2
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fb85 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d70:	fa93 f3a3 	rbit	r3, r3
 8002d74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002d78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002d80:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d101      	bne.n	8002d8c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002d88:	2320      	movs	r3, #32
 8002d8a:	e004      	b.n	8002d96 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002d8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002d90:	fab3 f383 	clz	r3, r3
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d105      	bne.n	8002db0 <HAL_ADC_ConfigChannel+0x33c>
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	0e9b      	lsrs	r3, r3, #26
 8002daa:	f003 031f 	and.w	r3, r3, #31
 8002dae:	e016      	b.n	8002dde <HAL_ADC_ConfigChannel+0x36a>
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002dbc:	fa93 f3a3 	rbit	r3, r3
 8002dc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002dc2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002dc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002dc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d101      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002dd0:	2320      	movs	r3, #32
 8002dd2:	e004      	b.n	8002dde <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002dd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002dd8:	fab3 f383 	clz	r3, r3
 8002ddc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d106      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2200      	movs	r2, #0
 8002de8:	2102      	movs	r1, #2
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff fb56 	bl	800249c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2103      	movs	r1, #3
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fb3a 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10a      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x3a8>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2103      	movs	r1, #3
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fb2f 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002e12:	4603      	mov	r3, r0
 8002e14:	0e9b      	lsrs	r3, r3, #26
 8002e16:	f003 021f 	and.w	r2, r3, #31
 8002e1a:	e017      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x3d8>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2103      	movs	r1, #3
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fb24 	bl	8002470 <LL_ADC_GetOffsetChannel>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e2e:	fa93 f3a3 	rbit	r3, r3
 8002e32:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002e34:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e36:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002e38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002e3e:	2320      	movs	r3, #32
 8002e40:	e003      	b.n	8002e4a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002e42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002e44:	fab3 f383 	clz	r3, r3
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d105      	bne.n	8002e64 <HAL_ADC_ConfigChannel+0x3f0>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	0e9b      	lsrs	r3, r3, #26
 8002e5e:	f003 031f 	and.w	r3, r3, #31
 8002e62:	e011      	b.n	8002e88 <HAL_ADC_ConfigChannel+0x414>
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e6c:	fa93 f3a3 	rbit	r3, r3
 8002e70:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002e72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e74:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d101      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002e7c:	2320      	movs	r3, #32
 8002e7e:	e003      	b.n	8002e88 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002e80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e82:	fab3 f383 	clz	r3, r3
 8002e86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d106      	bne.n	8002e9a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2200      	movs	r2, #0
 8002e92:	2103      	movs	r1, #3
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff fb01 	bl	800249c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff fc2a 	bl	80026f8 <LL_ADC_IsEnabled>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	f040 8140 	bne.w	800312c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6818      	ldr	r0, [r3, #0]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	6819      	ldr	r1, [r3, #0]
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	461a      	mov	r2, r3
 8002eba:	f7ff fbab 	bl	8002614 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	4a8f      	ldr	r2, [pc, #572]	@ (8003100 <HAL_ADC_ConfigChannel+0x68c>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	f040 8131 	bne.w	800312c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10b      	bne.n	8002ef2 <HAL_ADC_ConfigChannel+0x47e>
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	0e9b      	lsrs	r3, r3, #26
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	f003 031f 	and.w	r3, r3, #31
 8002ee6:	2b09      	cmp	r3, #9
 8002ee8:	bf94      	ite	ls
 8002eea:	2301      	movls	r3, #1
 8002eec:	2300      	movhi	r3, #0
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	e019      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x4b2>
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002efa:	fa93 f3a3 	rbit	r3, r3
 8002efe:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002f00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f02:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002f04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002f0a:	2320      	movs	r3, #32
 8002f0c:	e003      	b.n	8002f16 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002f0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f10:	fab3 f383 	clz	r3, r3
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	3301      	adds	r3, #1
 8002f18:	f003 031f 	and.w	r3, r3, #31
 8002f1c:	2b09      	cmp	r3, #9
 8002f1e:	bf94      	ite	ls
 8002f20:	2301      	movls	r3, #1
 8002f22:	2300      	movhi	r3, #0
 8002f24:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d079      	beq.n	800301e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d107      	bne.n	8002f46 <HAL_ADC_ConfigChannel+0x4d2>
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	0e9b      	lsrs	r3, r3, #26
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	069b      	lsls	r3, r3, #26
 8002f40:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f44:	e015      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x4fe>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f4e:	fa93 f3a3 	rbit	r3, r3
 8002f52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002f54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f56:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002f58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002f5e:	2320      	movs	r3, #32
 8002f60:	e003      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002f62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f64:	fab3 f383 	clz	r3, r3
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	069b      	lsls	r3, r3, #26
 8002f6e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d109      	bne.n	8002f92 <HAL_ADC_ConfigChannel+0x51e>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	0e9b      	lsrs	r3, r3, #26
 8002f84:	3301      	adds	r3, #1
 8002f86:	f003 031f 	and.w	r3, r3, #31
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f90:	e017      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x54e>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f9a:	fa93 f3a3 	rbit	r3, r3
 8002f9e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002fa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002fa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002faa:	2320      	movs	r3, #32
 8002fac:	e003      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fb0:	fab3 f383 	clz	r3, r3
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc2:	ea42 0103 	orr.w	r1, r2, r3
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10a      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x574>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	0e9b      	lsrs	r3, r3, #26
 8002fd8:	3301      	adds	r3, #1
 8002fda:	f003 021f 	and.w	r2, r3, #31
 8002fde:	4613      	mov	r3, r2
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	4413      	add	r3, r2
 8002fe4:	051b      	lsls	r3, r3, #20
 8002fe6:	e018      	b.n	800301a <HAL_ADC_ConfigChannel+0x5a6>
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff0:	fa93 f3a3 	rbit	r3, r3
 8002ff4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003000:	2320      	movs	r3, #32
 8003002:	e003      	b.n	800300c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003006:	fab3 f383 	clz	r3, r3
 800300a:	b2db      	uxtb	r3, r3
 800300c:	3301      	adds	r3, #1
 800300e:	f003 021f 	and.w	r2, r3, #31
 8003012:	4613      	mov	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800301a:	430b      	orrs	r3, r1
 800301c:	e081      	b.n	8003122 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003026:	2b00      	cmp	r3, #0
 8003028:	d107      	bne.n	800303a <HAL_ADC_ConfigChannel+0x5c6>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	0e9b      	lsrs	r3, r3, #26
 8003030:	3301      	adds	r3, #1
 8003032:	069b      	lsls	r3, r3, #26
 8003034:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003038:	e015      	b.n	8003066 <HAL_ADC_ConfigChannel+0x5f2>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003042:	fa93 f3a3 	rbit	r3, r3
 8003046:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800304a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800304c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003052:	2320      	movs	r3, #32
 8003054:	e003      	b.n	800305e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003058:	fab3 f383 	clz	r3, r3
 800305c:	b2db      	uxtb	r3, r3
 800305e:	3301      	adds	r3, #1
 8003060:	069b      	lsls	r3, r3, #26
 8003062:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800306e:	2b00      	cmp	r3, #0
 8003070:	d109      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x612>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	0e9b      	lsrs	r3, r3, #26
 8003078:	3301      	adds	r3, #1
 800307a:	f003 031f 	and.w	r3, r3, #31
 800307e:	2101      	movs	r1, #1
 8003080:	fa01 f303 	lsl.w	r3, r1, r3
 8003084:	e017      	b.n	80030b6 <HAL_ADC_ConfigChannel+0x642>
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308c:	6a3b      	ldr	r3, [r7, #32]
 800308e:	fa93 f3a3 	rbit	r3, r3
 8003092:	61fb      	str	r3, [r7, #28]
  return result;
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309a:	2b00      	cmp	r3, #0
 800309c:	d101      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800309e:	2320      	movs	r3, #32
 80030a0:	e003      	b.n	80030aa <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	fab3 f383 	clz	r3, r3
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	3301      	adds	r3, #1
 80030ac:	f003 031f 	and.w	r3, r3, #31
 80030b0:	2101      	movs	r1, #1
 80030b2:	fa01 f303 	lsl.w	r3, r1, r3
 80030b6:	ea42 0103 	orr.w	r1, r2, r3
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10d      	bne.n	80030e2 <HAL_ADC_ConfigChannel+0x66e>
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	0e9b      	lsrs	r3, r3, #26
 80030cc:	3301      	adds	r3, #1
 80030ce:	f003 021f 	and.w	r2, r3, #31
 80030d2:	4613      	mov	r3, r2
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	4413      	add	r3, r2
 80030d8:	3b1e      	subs	r3, #30
 80030da:	051b      	lsls	r3, r3, #20
 80030dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80030e0:	e01e      	b.n	8003120 <HAL_ADC_ConfigChannel+0x6ac>
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	fa93 f3a3 	rbit	r3, r3
 80030ee:	613b      	str	r3, [r7, #16]
  return result;
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d104      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80030fa:	2320      	movs	r3, #32
 80030fc:	e006      	b.n	800310c <HAL_ADC_ConfigChannel+0x698>
 80030fe:	bf00      	nop
 8003100:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	fab3 f383 	clz	r3, r3
 800310a:	b2db      	uxtb	r3, r3
 800310c:	3301      	adds	r3, #1
 800310e:	f003 021f 	and.w	r2, r3, #31
 8003112:	4613      	mov	r3, r2
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	4413      	add	r3, r2
 8003118:	3b1e      	subs	r3, #30
 800311a:	051b      	lsls	r3, r3, #20
 800311c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003120:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003126:	4619      	mov	r1, r3
 8003128:	f7ff fa48 	bl	80025bc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	4b3f      	ldr	r3, [pc, #252]	@ (8003230 <HAL_ADC_ConfigChannel+0x7bc>)
 8003132:	4013      	ands	r3, r2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d071      	beq.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003138:	483e      	ldr	r0, [pc, #248]	@ (8003234 <HAL_ADC_ConfigChannel+0x7c0>)
 800313a:	f7ff f967 	bl	800240c <LL_ADC_GetCommonPathInternalCh>
 800313e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a3c      	ldr	r2, [pc, #240]	@ (8003238 <HAL_ADC_ConfigChannel+0x7c4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d004      	beq.n	8003156 <HAL_ADC_ConfigChannel+0x6e2>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a3a      	ldr	r2, [pc, #232]	@ (800323c <HAL_ADC_ConfigChannel+0x7c8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d127      	bne.n	80031a6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003156:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800315a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d121      	bne.n	80031a6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800316a:	d157      	bne.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800316c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003170:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003174:	4619      	mov	r1, r3
 8003176:	482f      	ldr	r0, [pc, #188]	@ (8003234 <HAL_ADC_ConfigChannel+0x7c0>)
 8003178:	f7ff f935 	bl	80023e6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800317c:	4b30      	ldr	r3, [pc, #192]	@ (8003240 <HAL_ADC_ConfigChannel+0x7cc>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	099b      	lsrs	r3, r3, #6
 8003182:	4a30      	ldr	r2, [pc, #192]	@ (8003244 <HAL_ADC_ConfigChannel+0x7d0>)
 8003184:	fba2 2303 	umull	r2, r3, r2, r3
 8003188:	099b      	lsrs	r3, r3, #6
 800318a:	1c5a      	adds	r2, r3, #1
 800318c:	4613      	mov	r3, r2
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	4413      	add	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003196:	e002      	b.n	800319e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	3b01      	subs	r3, #1
 800319c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d1f9      	bne.n	8003198 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031a4:	e03a      	b.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a27      	ldr	r2, [pc, #156]	@ (8003248 <HAL_ADC_ConfigChannel+0x7d4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d113      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10d      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a22      	ldr	r2, [pc, #136]	@ (800324c <HAL_ADC_ConfigChannel+0x7d8>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d02a      	beq.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031ce:	4619      	mov	r1, r3
 80031d0:	4818      	ldr	r0, [pc, #96]	@ (8003234 <HAL_ADC_ConfigChannel+0x7c0>)
 80031d2:	f7ff f908 	bl	80023e6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031d6:	e021      	b.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003250 <HAL_ADC_ConfigChannel+0x7dc>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d11c      	bne.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80031e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d116      	bne.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a16      	ldr	r2, [pc, #88]	@ (800324c <HAL_ADC_ConfigChannel+0x7d8>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d011      	beq.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003200:	4619      	mov	r1, r3
 8003202:	480c      	ldr	r0, [pc, #48]	@ (8003234 <HAL_ADC_ConfigChannel+0x7c0>)
 8003204:	f7ff f8ef 	bl	80023e6 <LL_ADC_SetCommonPathInternalCh>
 8003208:	e008      	b.n	800321c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320e:	f043 0220 	orr.w	r2, r3, #32
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003224:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003228:	4618      	mov	r0, r3
 800322a:	37d8      	adds	r7, #216	@ 0xd8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	80080000 	.word	0x80080000
 8003234:	50000300 	.word	0x50000300
 8003238:	c3210000 	.word	0xc3210000
 800323c:	90c00010 	.word	0x90c00010
 8003240:	20000000 	.word	0x20000000
 8003244:	053e2d63 	.word	0x053e2d63
 8003248:	c7520000 	.word	0xc7520000
 800324c:	50000100 	.word	0x50000100
 8003250:	cb840000 	.word	0xcb840000

08003254 <LL_ADC_IsEnabled>:
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d101      	bne.n	800326c <LL_ADC_IsEnabled+0x18>
 8003268:	2301      	movs	r3, #1
 800326a:	e000      	b.n	800326e <LL_ADC_IsEnabled+0x1a>
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr

0800327a <LL_ADC_REG_IsConversionOngoing>:
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 0304 	and.w	r3, r3, #4
 800328a:	2b04      	cmp	r3, #4
 800328c:	d101      	bne.n	8003292 <LL_ADC_REG_IsConversionOngoing+0x18>
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80032a0:	b590      	push	{r4, r7, lr}
 80032a2:	b0a1      	sub	sp, #132	@ 0x84
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032aa:	2300      	movs	r3, #0
 80032ac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d101      	bne.n	80032be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032ba:	2302      	movs	r3, #2
 80032bc:	e08b      	b.n	80033d6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80032c6:	2300      	movs	r3, #0
 80032c8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80032ca:	2300      	movs	r3, #0
 80032cc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032d6:	d102      	bne.n	80032de <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032d8:	4b41      	ldr	r3, [pc, #260]	@ (80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80032da:	60bb      	str	r3, [r7, #8]
 80032dc:	e001      	b.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032de:	2300      	movs	r3, #0
 80032e0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10b      	bne.n	8003300 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ec:	f043 0220 	orr.w	r2, r3, #32
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e06a      	b.n	80033d6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff ffb9 	bl	800327a <LL_ADC_REG_IsConversionOngoing>
 8003308:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff ffb3 	bl	800327a <LL_ADC_REG_IsConversionOngoing>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d14c      	bne.n	80033b4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800331a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800331c:	2b00      	cmp	r3, #0
 800331e:	d149      	bne.n	80033b4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003320:	4b30      	ldr	r3, [pc, #192]	@ (80033e4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003322:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d028      	beq.n	800337e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800332c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	6859      	ldr	r1, [r3, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800333e:	035b      	lsls	r3, r3, #13
 8003340:	430b      	orrs	r3, r1
 8003342:	431a      	orrs	r2, r3
 8003344:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003346:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003348:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800334c:	f7ff ff82 	bl	8003254 <LL_ADC_IsEnabled>
 8003350:	4604      	mov	r4, r0
 8003352:	4823      	ldr	r0, [pc, #140]	@ (80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003354:	f7ff ff7e 	bl	8003254 <LL_ADC_IsEnabled>
 8003358:	4603      	mov	r3, r0
 800335a:	4323      	orrs	r3, r4
 800335c:	2b00      	cmp	r3, #0
 800335e:	d133      	bne.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003360:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003368:	f023 030f 	bic.w	r3, r3, #15
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	6811      	ldr	r1, [r2, #0]
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	6892      	ldr	r2, [r2, #8]
 8003374:	430a      	orrs	r2, r1
 8003376:	431a      	orrs	r2, r3
 8003378:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800337a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800337c:	e024      	b.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800337e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003386:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003388:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800338a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800338e:	f7ff ff61 	bl	8003254 <LL_ADC_IsEnabled>
 8003392:	4604      	mov	r4, r0
 8003394:	4812      	ldr	r0, [pc, #72]	@ (80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003396:	f7ff ff5d 	bl	8003254 <LL_ADC_IsEnabled>
 800339a:	4603      	mov	r3, r0
 800339c:	4323      	orrs	r3, r4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d112      	bne.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80033aa:	f023 030f 	bic.w	r3, r3, #15
 80033ae:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80033b0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033b2:	e009      	b.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b8:	f043 0220 	orr.w	r2, r3, #32
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80033c6:	e000      	b.n	80033ca <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033c8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80033d2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3784      	adds	r7, #132	@ 0x84
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd90      	pop	{r4, r7, pc}
 80033de:	bf00      	nop
 80033e0:	50000100 	.word	0x50000100
 80033e4:	50000300 	.word	0x50000300

080033e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f003 0307 	and.w	r3, r3, #7
 80033f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033f8:	4b0c      	ldr	r3, [pc, #48]	@ (800342c <__NVIC_SetPriorityGrouping+0x44>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003404:	4013      	ands	r3, r2
 8003406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003410:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800341a:	4a04      	ldr	r2, [pc, #16]	@ (800342c <__NVIC_SetPriorityGrouping+0x44>)
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	60d3      	str	r3, [r2, #12]
}
 8003420:	bf00      	nop
 8003422:	3714      	adds	r7, #20
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	e000ed00 	.word	0xe000ed00

08003430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003434:	4b04      	ldr	r3, [pc, #16]	@ (8003448 <__NVIC_GetPriorityGrouping+0x18>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	0a1b      	lsrs	r3, r3, #8
 800343a:	f003 0307 	and.w	r3, r3, #7
}
 800343e:	4618      	mov	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	e000ed00 	.word	0xe000ed00

0800344c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	6039      	str	r1, [r7, #0]
 8003456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345c:	2b00      	cmp	r3, #0
 800345e:	db0a      	blt.n	8003476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	b2da      	uxtb	r2, r3
 8003464:	490c      	ldr	r1, [pc, #48]	@ (8003498 <__NVIC_SetPriority+0x4c>)
 8003466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346a:	0112      	lsls	r2, r2, #4
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	440b      	add	r3, r1
 8003470:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003474:	e00a      	b.n	800348c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	b2da      	uxtb	r2, r3
 800347a:	4908      	ldr	r1, [pc, #32]	@ (800349c <__NVIC_SetPriority+0x50>)
 800347c:	79fb      	ldrb	r3, [r7, #7]
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	3b04      	subs	r3, #4
 8003484:	0112      	lsls	r2, r2, #4
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	440b      	add	r3, r1
 800348a:	761a      	strb	r2, [r3, #24]
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	e000e100 	.word	0xe000e100
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b089      	sub	sp, #36	@ 0x24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f1c3 0307 	rsb	r3, r3, #7
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	bf28      	it	cs
 80034be:	2304      	movcs	r3, #4
 80034c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3304      	adds	r3, #4
 80034c6:	2b06      	cmp	r3, #6
 80034c8:	d902      	bls.n	80034d0 <NVIC_EncodePriority+0x30>
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	3b03      	subs	r3, #3
 80034ce:	e000      	b.n	80034d2 <NVIC_EncodePriority+0x32>
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d4:	f04f 32ff 	mov.w	r2, #4294967295
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	401a      	ands	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e8:	f04f 31ff 	mov.w	r1, #4294967295
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fa01 f303 	lsl.w	r3, r1, r3
 80034f2:	43d9      	mvns	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	4313      	orrs	r3, r2
         );
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3724      	adds	r7, #36	@ 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
	...

08003508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3b01      	subs	r3, #1
 8003514:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003518:	d301      	bcc.n	800351e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800351a:	2301      	movs	r3, #1
 800351c:	e00f      	b.n	800353e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800351e:	4a0a      	ldr	r2, [pc, #40]	@ (8003548 <SysTick_Config+0x40>)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	3b01      	subs	r3, #1
 8003524:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003526:	210f      	movs	r1, #15
 8003528:	f04f 30ff 	mov.w	r0, #4294967295
 800352c:	f7ff ff8e 	bl	800344c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003530:	4b05      	ldr	r3, [pc, #20]	@ (8003548 <SysTick_Config+0x40>)
 8003532:	2200      	movs	r2, #0
 8003534:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003536:	4b04      	ldr	r3, [pc, #16]	@ (8003548 <SysTick_Config+0x40>)
 8003538:	2207      	movs	r2, #7
 800353a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	e000e010 	.word	0xe000e010

0800354c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f7ff ff47 	bl	80033e8 <__NVIC_SetPriorityGrouping>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b086      	sub	sp, #24
 8003566:	af00      	add	r7, sp, #0
 8003568:	4603      	mov	r3, r0
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	607a      	str	r2, [r7, #4]
 800356e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003570:	f7ff ff5e 	bl	8003430 <__NVIC_GetPriorityGrouping>
 8003574:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	68b9      	ldr	r1, [r7, #8]
 800357a:	6978      	ldr	r0, [r7, #20]
 800357c:	f7ff ff90 	bl	80034a0 <NVIC_EncodePriority>
 8003580:	4602      	mov	r2, r0
 8003582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003586:	4611      	mov	r1, r2
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff ff5f 	bl	800344c <__NVIC_SetPriority>
}
 800358e:	bf00      	nop
 8003590:	3718      	adds	r7, #24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b082      	sub	sp, #8
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f7ff ffb2 	bl	8003508 <SysTick_Config>
 80035a4:	4603      	mov	r3, r0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
	...

080035b0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e054      	b.n	800366c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	7f5b      	ldrb	r3, [r3, #29]
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d105      	bne.n	80035d8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f7fe fc54 	bl	8001e80 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2202      	movs	r2, #2
 80035dc:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	791b      	ldrb	r3, [r3, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10c      	bne.n	8003600 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a22      	ldr	r2, [pc, #136]	@ (8003674 <HAL_CRC_Init+0xc4>)
 80035ec:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0218 	bic.w	r2, r2, #24
 80035fc:	609a      	str	r2, [r3, #8]
 80035fe:	e00c      	b.n	800361a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6899      	ldr	r1, [r3, #8]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	461a      	mov	r2, r3
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f948 	bl	80038a0 <HAL_CRCEx_Polynomial_Set>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e028      	b.n	800366c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	795b      	ldrb	r3, [r3, #5]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d105      	bne.n	800362e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f04f 32ff 	mov.w	r2, #4294967295
 800362a:	611a      	str	r2, [r3, #16]
 800362c:	e004      	b.n	8003638 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	6912      	ldr	r2, [r2, #16]
 8003636:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	695a      	ldr	r2, [r3, #20]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	699a      	ldr	r2, [r3, #24]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	430a      	orrs	r2, r1
 8003662:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	04c11db7 	.word	0x04c11db7

08003678 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8003684:	2300      	movs	r3, #0
 8003686:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2202      	movs	r2, #2
 800368c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f042 0201 	orr.w	r2, r2, #1
 800369c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	2b03      	cmp	r3, #3
 80036a4:	d006      	beq.n	80036b4 <HAL_CRC_Calculate+0x3c>
 80036a6:	2b03      	cmp	r3, #3
 80036a8:	d829      	bhi.n	80036fe <HAL_CRC_Calculate+0x86>
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d019      	beq.n	80036e2 <HAL_CRC_Calculate+0x6a>
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d01e      	beq.n	80036f0 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 80036b2:	e024      	b.n	80036fe <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 80036b4:	2300      	movs	r3, #0
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	e00a      	b.n	80036d0 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	441a      	add	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	3301      	adds	r3, #1
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	697a      	ldr	r2, [r7, #20]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d3f0      	bcc.n	80036ba <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	613b      	str	r3, [r7, #16]
      break;
 80036e0:	e00e      	b.n	8003700 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	68b9      	ldr	r1, [r7, #8]
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 f812 	bl	8003710 <CRC_Handle_8>
 80036ec:	6138      	str	r0, [r7, #16]
      break;
 80036ee:	e007      	b.n	8003700 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	68b9      	ldr	r1, [r7, #8]
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 f899 	bl	800382c <CRC_Handle_16>
 80036fa:	6138      	str	r0, [r7, #16]
      break;
 80036fc:	e000      	b.n	8003700 <HAL_CRC_Calculate+0x88>
      break;
 80036fe:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2201      	movs	r2, #1
 8003704:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8003706:	693b      	ldr	r3, [r7, #16]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3718      	adds	r7, #24
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8003710:	b480      	push	{r7}
 8003712:	b089      	sub	sp, #36	@ 0x24
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800371c:	2300      	movs	r3, #0
 800371e:	61fb      	str	r3, [r7, #28]
 8003720:	e023      	b.n	800376a <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	4413      	add	r3, r2
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	3301      	adds	r3, #1
 8003734:	68b9      	ldr	r1, [r7, #8]
 8003736:	440b      	add	r3, r1
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800373c:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	3302      	adds	r3, #2
 8003744:	68b9      	ldr	r1, [r7, #8]
 8003746:	440b      	add	r3, r1
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800374c:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	3303      	adds	r3, #3
 8003754:	68b9      	ldr	r1, [r7, #8]
 8003756:	440b      	add	r3, r1
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003760:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003762:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	3301      	adds	r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	089b      	lsrs	r3, r3, #2
 800376e:	69fa      	ldr	r2, [r7, #28]
 8003770:	429a      	cmp	r2, r3
 8003772:	d3d6      	bcc.n	8003722 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d04d      	beq.n	800381a <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f003 0303 	and.w	r3, r3, #3
 8003784:	2b01      	cmp	r3, #1
 8003786:	d107      	bne.n	8003798 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	4413      	add	r3, r2
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	6812      	ldr	r2, [r2, #0]
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d116      	bne.n	80037d0 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	4413      	add	r3, r2
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	021b      	lsls	r3, r3, #8
 80037ae:	b21a      	sxth	r2, r3
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	3301      	adds	r3, #1
 80037b6:	68b9      	ldr	r1, [r7, #8]
 80037b8:	440b      	add	r3, r1
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	b21b      	sxth	r3, r3
 80037be:	4313      	orrs	r3, r2
 80037c0:	b21b      	sxth	r3, r3
 80037c2:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	8b7a      	ldrh	r2, [r7, #26]
 80037ce:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f003 0303 	and.w	r3, r3, #3
 80037d6:	2b03      	cmp	r3, #3
 80037d8:	d11f      	bne.n	800381a <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	68ba      	ldr	r2, [r7, #8]
 80037e0:	4413      	add	r3, r2
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	021b      	lsls	r3, r3, #8
 80037e6:	b21a      	sxth	r2, r3
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	3301      	adds	r3, #1
 80037ee:	68b9      	ldr	r1, [r7, #8]
 80037f0:	440b      	add	r3, r1
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	b21b      	sxth	r3, r3
 80037f6:	4313      	orrs	r3, r2
 80037f8:	b21b      	sxth	r3, r3
 80037fa:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	8b7a      	ldrh	r2, [r7, #26]
 8003806:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	3302      	adds	r3, #2
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	4413      	add	r3, r2
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	6812      	ldr	r2, [r2, #0]
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3724      	adds	r7, #36	@ 0x24
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800382c:	b480      	push	{r7}
 800382e:	b087      	sub	sp, #28
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003838:	2300      	movs	r3, #0
 800383a:	617b      	str	r3, [r7, #20]
 800383c:	e013      	b.n	8003866 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	4413      	add	r3, r2
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	041a      	lsls	r2, r3, #16
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	3302      	adds	r3, #2
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	440b      	add	r3, r1
 8003854:	881b      	ldrh	r3, [r3, #0]
 8003856:	4619      	mov	r1, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	3301      	adds	r3, #1
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	085b      	lsrs	r3, r3, #1
 800386a:	697a      	ldr	r2, [r7, #20]
 800386c:	429a      	cmp	r2, r3
 800386e:	d3e6      	bcc.n	800383e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d009      	beq.n	800388e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	68ba      	ldr	r2, [r7, #8]
 8003886:	4413      	add	r3, r2
 8003888:	881a      	ldrh	r2, [r3, #0]
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
}
 8003894:	4618      	mov	r0, r3
 8003896:	371c      	adds	r7, #28
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b087      	sub	sp, #28
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80038b0:	231f      	movs	r3, #31
 80038b2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d102      	bne.n	80038c4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	75fb      	strb	r3, [r7, #23]
 80038c2:	e063      	b.n	800398c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80038c4:	bf00      	nop
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1e5a      	subs	r2, r3, #1
 80038ca:	613a      	str	r2, [r7, #16]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d009      	beq.n	80038e4 <HAL_CRCEx_Polynomial_Set+0x44>
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	f003 031f 	and.w	r3, r3, #31
 80038d6:	68ba      	ldr	r2, [r7, #8]
 80038d8:	fa22 f303 	lsr.w	r3, r2, r3
 80038dc:	f003 0301 	and.w	r3, r3, #1
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d0f0      	beq.n	80038c6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b18      	cmp	r3, #24
 80038e8:	d846      	bhi.n	8003978 <HAL_CRCEx_Polynomial_Set+0xd8>
 80038ea:	a201      	add	r2, pc, #4	@ (adr r2, 80038f0 <HAL_CRCEx_Polynomial_Set+0x50>)
 80038ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f0:	0800397f 	.word	0x0800397f
 80038f4:	08003979 	.word	0x08003979
 80038f8:	08003979 	.word	0x08003979
 80038fc:	08003979 	.word	0x08003979
 8003900:	08003979 	.word	0x08003979
 8003904:	08003979 	.word	0x08003979
 8003908:	08003979 	.word	0x08003979
 800390c:	08003979 	.word	0x08003979
 8003910:	0800396d 	.word	0x0800396d
 8003914:	08003979 	.word	0x08003979
 8003918:	08003979 	.word	0x08003979
 800391c:	08003979 	.word	0x08003979
 8003920:	08003979 	.word	0x08003979
 8003924:	08003979 	.word	0x08003979
 8003928:	08003979 	.word	0x08003979
 800392c:	08003979 	.word	0x08003979
 8003930:	08003961 	.word	0x08003961
 8003934:	08003979 	.word	0x08003979
 8003938:	08003979 	.word	0x08003979
 800393c:	08003979 	.word	0x08003979
 8003940:	08003979 	.word	0x08003979
 8003944:	08003979 	.word	0x08003979
 8003948:	08003979 	.word	0x08003979
 800394c:	08003979 	.word	0x08003979
 8003950:	08003955 	.word	0x08003955
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	2b06      	cmp	r3, #6
 8003958:	d913      	bls.n	8003982 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800395e:	e010      	b.n	8003982 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	2b07      	cmp	r3, #7
 8003964:	d90f      	bls.n	8003986 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800396a:	e00c      	b.n	8003986 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	2b0f      	cmp	r3, #15
 8003970:	d90b      	bls.n	800398a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003976:	e008      	b.n	800398a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	75fb      	strb	r3, [r7, #23]
        break;
 800397c:	e006      	b.n	800398c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800397e:	bf00      	nop
 8003980:	e004      	b.n	800398c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003982:	bf00      	nop
 8003984:	e002      	b.n	800398c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003986:	bf00      	nop
 8003988:	e000      	b.n	800398c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800398a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800398c:	7dfb      	ldrb	r3, [r7, #23]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10d      	bne.n	80039ae <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68ba      	ldr	r2, [r7, #8]
 8003998:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f023 0118 	bic.w	r1, r3, #24
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80039ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	371c      	adds	r7, #28
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
 80039c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039ca:	2300      	movs	r3, #0
 80039cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d101      	bne.n	80039dc <HAL_DMA_Start_IT+0x20>
 80039d8:	2302      	movs	r3, #2
 80039da:	e066      	b.n	8003aaa <HAL_DMA_Start_IT+0xee>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d155      	bne.n	8003a9c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0201 	bic.w	r2, r2, #1
 8003a0c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	68b9      	ldr	r1, [r7, #8]
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f000 f84c 	bl	8003ab2 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d008      	beq.n	8003a34 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f042 020e 	orr.w	r2, r2, #14
 8003a30:	601a      	str	r2, [r3, #0]
 8003a32:	e00f      	b.n	8003a54 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 0204 	bic.w	r2, r2, #4
 8003a42:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 020a 	orr.w	r2, r2, #10
 8003a52:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d007      	beq.n	8003a72 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a70:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a88:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0201 	orr.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
 8003a9a:	e005      	b.n	8003aa8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003aa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3718      	adds	r7, #24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b085      	sub	sp, #20
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	60f8      	str	r0, [r7, #12]
 8003aba:	60b9      	str	r1, [r7, #8]
 8003abc:	607a      	str	r2, [r7, #4]
 8003abe:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003ac8:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d004      	beq.n	8003adc <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad6:	68fa      	ldr	r2, [r7, #12]
 8003ad8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ada:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ae0:	f003 021f 	and.w	r2, r3, #31
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae8:	2101      	movs	r1, #1
 8003aea:	fa01 f202 	lsl.w	r2, r1, r2
 8003aee:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	683a      	ldr	r2, [r7, #0]
 8003af6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	2b10      	cmp	r3, #16
 8003afe:	d108      	bne.n	8003b12 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b10:	e007      	b.n	8003b22 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	68ba      	ldr	r2, [r7, #8]
 8003b18:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	60da      	str	r2, [r3, #12]
}
 8003b22:	bf00      	nop
 8003b24:	3714      	adds	r7, #20
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
	...

08003b30 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e147      	b.n	8003dd2 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d106      	bne.n	8003b5c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7fe f9b2 	bl	8001ec0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	699a      	ldr	r2, [r3, #24]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0210 	bic.w	r2, r2, #16
 8003b6a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b6c:	f7fe fc1c 	bl	80023a8 <HAL_GetTick>
 8003b70:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003b72:	e012      	b.n	8003b9a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003b74:	f7fe fc18 	bl	80023a8 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b0a      	cmp	r3, #10
 8003b80:	d90b      	bls.n	8003b9a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b86:	f043 0201 	orr.w	r2, r3, #1
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2203      	movs	r2, #3
 8003b92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e11b      	b.n	8003dd2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	f003 0308 	and.w	r3, r3, #8
 8003ba4:	2b08      	cmp	r3, #8
 8003ba6:	d0e5      	beq.n	8003b74 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699a      	ldr	r2, [r3, #24]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f042 0201 	orr.w	r2, r2, #1
 8003bb6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bb8:	f7fe fbf6 	bl	80023a8 <HAL_GetTick>
 8003bbc:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003bbe:	e012      	b.n	8003be6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003bc0:	f7fe fbf2 	bl	80023a8 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b0a      	cmp	r3, #10
 8003bcc:	d90b      	bls.n	8003be6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bd2:	f043 0201 	orr.w	r2, r3, #1
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2203      	movs	r2, #3
 8003bde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e0f5      	b.n	8003dd2 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0e5      	beq.n	8003bc0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	699a      	ldr	r2, [r3, #24]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0202 	orr.w	r2, r2, #2
 8003c02:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a74      	ldr	r2, [pc, #464]	@ (8003ddc <HAL_FDCAN_Init+0x2ac>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d103      	bne.n	8003c16 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003c0e:	4a74      	ldr	r2, [pc, #464]	@ (8003de0 <HAL_FDCAN_Init+0x2b0>)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	7c1b      	ldrb	r3, [r3, #16]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d108      	bne.n	8003c30 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	699a      	ldr	r2, [r3, #24]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c2c:	619a      	str	r2, [r3, #24]
 8003c2e:	e007      	b.n	8003c40 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	699a      	ldr	r2, [r3, #24]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c3e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	7c5b      	ldrb	r3, [r3, #17]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d108      	bne.n	8003c5a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699a      	ldr	r2, [r3, #24]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c56:	619a      	str	r2, [r3, #24]
 8003c58:	e007      	b.n	8003c6a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	699a      	ldr	r2, [r3, #24]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003c68:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	7c9b      	ldrb	r3, [r3, #18]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d108      	bne.n	8003c84 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	699a      	ldr	r2, [r3, #24]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c80:	619a      	str	r2, [r3, #24]
 8003c82:	e007      	b.n	8003c94 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699a      	ldr	r2, [r3, #24]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c92:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	689a      	ldr	r2, [r3, #8]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699a      	ldr	r2, [r3, #24]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003cb8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	691a      	ldr	r2, [r3, #16]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 0210 	bic.w	r2, r2, #16
 8003cc8:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d108      	bne.n	8003ce4 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	699a      	ldr	r2, [r3, #24]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f042 0204 	orr.w	r2, r2, #4
 8003ce0:	619a      	str	r2, [r3, #24]
 8003ce2:	e02c      	b.n	8003d3e <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d028      	beq.n	8003d3e <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d01c      	beq.n	8003d2e <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	699a      	ldr	r2, [r3, #24]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d02:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	691a      	ldr	r2, [r3, #16]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0210 	orr.w	r2, r2, #16
 8003d12:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	2b03      	cmp	r3, #3
 8003d1a:	d110      	bne.n	8003d3e <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	699a      	ldr	r2, [r3, #24]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0220 	orr.w	r2, r2, #32
 8003d2a:	619a      	str	r2, [r3, #24]
 8003d2c:	e007      	b.n	8003d3e <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	699a      	ldr	r2, [r3, #24]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f042 0220 	orr.w	r2, r2, #32
 8003d3c:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	3b01      	subs	r3, #1
 8003d44:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d4e:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003d56:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003d66:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d68:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d72:	d115      	bne.n	8003da0 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d78:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d7e:	3b01      	subs	r3, #1
 8003d80:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d82:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003d8c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d94:	3b01      	subs	r3, #1
 8003d96:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003d9c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d9e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 f814 	bl	8003de4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40006400 	.word	0x40006400
 8003de0:	40006500 	.word	0x40006500

08003de4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003dec:	4b27      	ldr	r3, [pc, #156]	@ (8003e8c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8003dee:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dfe:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e06:	041a      	lsls	r2, r3, #16
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e24:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2c:	061a      	lsls	r2, r3, #24
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	430a      	orrs	r2, r1
 8003e34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	60fb      	str	r3, [r7, #12]
 8003e64:	e005      	b.n	8003e72 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	3304      	adds	r3, #4
 8003e70:	60fb      	str	r3, [r7, #12]
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d3f3      	bcc.n	8003e66 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003e7e:	bf00      	nop
 8003e80:	bf00      	nop
 8003e82:	3714      	adds	r7, #20
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	4000a400 	.word	0x4000a400

08003e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e9e:	e15a      	b.n	8004156 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	2101      	movs	r1, #1
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8003eac:	4013      	ands	r3, r2
 8003eae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 814c 	beq.w	8004150 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f003 0303 	and.w	r3, r3, #3
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d005      	beq.n	8003ed0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d130      	bne.n	8003f32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	2203      	movs	r2, #3
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f06:	2201      	movs	r2, #1
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4013      	ands	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	091b      	lsrs	r3, r3, #4
 8003f1c:	f003 0201 	and.w	r2, r3, #1
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	fa02 f303 	lsl.w	r3, r2, r3
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	2b03      	cmp	r3, #3
 8003f3c:	d017      	beq.n	8003f6e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	2203      	movs	r2, #3
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4013      	ands	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	689a      	ldr	r2, [r3, #8]
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 0303 	and.w	r3, r3, #3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d123      	bne.n	8003fc2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	08da      	lsrs	r2, r3, #3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	3208      	adds	r2, #8
 8003f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	220f      	movs	r2, #15
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43db      	mvns	r3, r3
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	691a      	ldr	r2, [r3, #16]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	08da      	lsrs	r2, r3, #3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3208      	adds	r2, #8
 8003fbc:	6939      	ldr	r1, [r7, #16]
 8003fbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	2203      	movs	r2, #3
 8003fce:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd2:	43db      	mvns	r3, r3
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f003 0203 	and.w	r2, r3, #3
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 80a6 	beq.w	8004150 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004004:	4b5b      	ldr	r3, [pc, #364]	@ (8004174 <HAL_GPIO_Init+0x2e4>)
 8004006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004008:	4a5a      	ldr	r2, [pc, #360]	@ (8004174 <HAL_GPIO_Init+0x2e4>)
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004010:	4b58      	ldr	r3, [pc, #352]	@ (8004174 <HAL_GPIO_Init+0x2e4>)
 8004012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800401c:	4a56      	ldr	r2, [pc, #344]	@ (8004178 <HAL_GPIO_Init+0x2e8>)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	089b      	lsrs	r3, r3, #2
 8004022:	3302      	adds	r3, #2
 8004024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004028:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f003 0303 	and.w	r3, r3, #3
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	220f      	movs	r2, #15
 8004034:	fa02 f303 	lsl.w	r3, r2, r3
 8004038:	43db      	mvns	r3, r3
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	4013      	ands	r3, r2
 800403e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004046:	d01f      	beq.n	8004088 <HAL_GPIO_Init+0x1f8>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a4c      	ldr	r2, [pc, #304]	@ (800417c <HAL_GPIO_Init+0x2ec>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d019      	beq.n	8004084 <HAL_GPIO_Init+0x1f4>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a4b      	ldr	r2, [pc, #300]	@ (8004180 <HAL_GPIO_Init+0x2f0>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d013      	beq.n	8004080 <HAL_GPIO_Init+0x1f0>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a4a      	ldr	r2, [pc, #296]	@ (8004184 <HAL_GPIO_Init+0x2f4>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d00d      	beq.n	800407c <HAL_GPIO_Init+0x1ec>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a49      	ldr	r2, [pc, #292]	@ (8004188 <HAL_GPIO_Init+0x2f8>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d007      	beq.n	8004078 <HAL_GPIO_Init+0x1e8>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a48      	ldr	r2, [pc, #288]	@ (800418c <HAL_GPIO_Init+0x2fc>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d101      	bne.n	8004074 <HAL_GPIO_Init+0x1e4>
 8004070:	2305      	movs	r3, #5
 8004072:	e00a      	b.n	800408a <HAL_GPIO_Init+0x1fa>
 8004074:	2306      	movs	r3, #6
 8004076:	e008      	b.n	800408a <HAL_GPIO_Init+0x1fa>
 8004078:	2304      	movs	r3, #4
 800407a:	e006      	b.n	800408a <HAL_GPIO_Init+0x1fa>
 800407c:	2303      	movs	r3, #3
 800407e:	e004      	b.n	800408a <HAL_GPIO_Init+0x1fa>
 8004080:	2302      	movs	r3, #2
 8004082:	e002      	b.n	800408a <HAL_GPIO_Init+0x1fa>
 8004084:	2301      	movs	r3, #1
 8004086:	e000      	b.n	800408a <HAL_GPIO_Init+0x1fa>
 8004088:	2300      	movs	r3, #0
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	f002 0203 	and.w	r2, r2, #3
 8004090:	0092      	lsls	r2, r2, #2
 8004092:	4093      	lsls	r3, r2
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	4313      	orrs	r3, r2
 8004098:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800409a:	4937      	ldr	r1, [pc, #220]	@ (8004178 <HAL_GPIO_Init+0x2e8>)
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	089b      	lsrs	r3, r3, #2
 80040a0:	3302      	adds	r3, #2
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040a8:	4b39      	ldr	r3, [pc, #228]	@ (8004190 <HAL_GPIO_Init+0x300>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	43db      	mvns	r3, r3
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	4013      	ands	r3, r2
 80040b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d003      	beq.n	80040cc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80040cc:	4a30      	ldr	r2, [pc, #192]	@ (8004190 <HAL_GPIO_Init+0x300>)
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80040d2:	4b2f      	ldr	r3, [pc, #188]	@ (8004190 <HAL_GPIO_Init+0x300>)
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	43db      	mvns	r3, r3
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	4013      	ands	r3, r2
 80040e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80040f6:	4a26      	ldr	r2, [pc, #152]	@ (8004190 <HAL_GPIO_Init+0x300>)
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80040fc:	4b24      	ldr	r3, [pc, #144]	@ (8004190 <HAL_GPIO_Init+0x300>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	43db      	mvns	r3, r3
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	4013      	ands	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d003      	beq.n	8004120 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	4313      	orrs	r3, r2
 800411e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004120:	4a1b      	ldr	r2, [pc, #108]	@ (8004190 <HAL_GPIO_Init+0x300>)
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004126:	4b1a      	ldr	r3, [pc, #104]	@ (8004190 <HAL_GPIO_Init+0x300>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	43db      	mvns	r3, r3
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	4013      	ands	r3, r2
 8004134:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800414a:	4a11      	ldr	r2, [pc, #68]	@ (8004190 <HAL_GPIO_Init+0x300>)
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	3301      	adds	r3, #1
 8004154:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	fa22 f303 	lsr.w	r3, r2, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	f47f ae9d 	bne.w	8003ea0 <HAL_GPIO_Init+0x10>
  }
}
 8004166:	bf00      	nop
 8004168:	bf00      	nop
 800416a:	371c      	adds	r7, #28
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	40021000 	.word	0x40021000
 8004178:	40010000 	.word	0x40010000
 800417c:	48000400 	.word	0x48000400
 8004180:	48000800 	.word	0x48000800
 8004184:	48000c00 	.word	0x48000c00
 8004188:	48001000 	.word	0x48001000
 800418c:	48001400 	.word	0x48001400
 8004190:	40010400 	.word	0x40010400

08004194 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	460b      	mov	r3, r1
 800419e:	807b      	strh	r3, [r7, #2]
 80041a0:	4613      	mov	r3, r2
 80041a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041a4:	787b      	ldrb	r3, [r7, #1]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041aa:	887a      	ldrh	r2, [r7, #2]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80041b0:	e002      	b.n	80041b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041b2:	887a      	ldrh	r2, [r7, #2]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e08d      	b.n	80042f2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d106      	bne.n	80041f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7fd fec2 	bl	8001f74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2224      	movs	r2, #36	@ 0x24
 80041f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 0201 	bic.w	r2, r2, #1
 8004206:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004214:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004224:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d107      	bne.n	800423e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	689a      	ldr	r2, [r3, #8]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800423a:	609a      	str	r2, [r3, #8]
 800423c:	e006      	b.n	800424c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689a      	ldr	r2, [r3, #8]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800424a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	2b02      	cmp	r3, #2
 8004252:	d108      	bne.n	8004266 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004262:	605a      	str	r2, [r3, #4]
 8004264:	e007      	b.n	8004276 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004274:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004284:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004288:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004298:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	691a      	ldr	r2, [r3, #16]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	69d9      	ldr	r1, [r3, #28]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a1a      	ldr	r2, [r3, #32]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2220      	movs	r2, #32
 80042de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
	...

080042fc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b088      	sub	sp, #32
 8004300:	af02      	add	r7, sp, #8
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	607a      	str	r2, [r7, #4]
 8004306:	461a      	mov	r2, r3
 8004308:	460b      	mov	r3, r1
 800430a:	817b      	strh	r3, [r7, #10]
 800430c:	4613      	mov	r3, r2
 800430e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2b20      	cmp	r3, #32
 800431a:	f040 80fd 	bne.w	8004518 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004324:	2b01      	cmp	r3, #1
 8004326:	d101      	bne.n	800432c <HAL_I2C_Master_Transmit+0x30>
 8004328:	2302      	movs	r3, #2
 800432a:	e0f6      	b.n	800451a <HAL_I2C_Master_Transmit+0x21e>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004334:	f7fe f838 	bl	80023a8 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	2319      	movs	r3, #25
 8004340:	2201      	movs	r2, #1
 8004342:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 fa0a 	bl	8004760 <I2C_WaitOnFlagUntilTimeout>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e0e1      	b.n	800451a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2221      	movs	r2, #33	@ 0x21
 800435a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2210      	movs	r2, #16
 8004362:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	893a      	ldrh	r2, [r7, #8]
 8004376:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004382:	b29b      	uxth	r3, r3
 8004384:	2bff      	cmp	r3, #255	@ 0xff
 8004386:	d906      	bls.n	8004396 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	22ff      	movs	r2, #255	@ 0xff
 800438c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800438e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004392:	617b      	str	r3, [r7, #20]
 8004394:	e007      	b.n	80043a6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80043a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043a4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d024      	beq.n	80043f8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b2:	781a      	ldrb	r2, [r3, #0]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	3b01      	subs	r3, #1
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d6:	3b01      	subs	r3, #1
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	3301      	adds	r3, #1
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	8979      	ldrh	r1, [r7, #10]
 80043ea:	4b4e      	ldr	r3, [pc, #312]	@ (8004524 <HAL_I2C_Master_Transmit+0x228>)
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 fc05 	bl	8004c00 <I2C_TransferConfig>
 80043f6:	e066      	b.n	80044c6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	8979      	ldrh	r1, [r7, #10]
 8004400:	4b48      	ldr	r3, [pc, #288]	@ (8004524 <HAL_I2C_Master_Transmit+0x228>)
 8004402:	9300      	str	r3, [sp, #0]
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 fbfa 	bl	8004c00 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800440c:	e05b      	b.n	80044c6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	6a39      	ldr	r1, [r7, #32]
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f000 f9fd 	bl	8004812 <I2C_WaitOnTXISFlagUntilTimeout>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e07b      	b.n	800451a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	781a      	ldrb	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004432:	1c5a      	adds	r2, r3, #1
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443c:	b29b      	uxth	r3, r3
 800443e:	3b01      	subs	r3, #1
 8004440:	b29a      	uxth	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800444a:	3b01      	subs	r3, #1
 800444c:	b29a      	uxth	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004456:	b29b      	uxth	r3, r3
 8004458:	2b00      	cmp	r3, #0
 800445a:	d034      	beq.n	80044c6 <HAL_I2C_Master_Transmit+0x1ca>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004460:	2b00      	cmp	r3, #0
 8004462:	d130      	bne.n	80044c6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	9300      	str	r3, [sp, #0]
 8004468:	6a3b      	ldr	r3, [r7, #32]
 800446a:	2200      	movs	r2, #0
 800446c:	2180      	movs	r1, #128	@ 0x80
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 f976 	bl	8004760 <I2C_WaitOnFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e04d      	b.n	800451a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004482:	b29b      	uxth	r3, r3
 8004484:	2bff      	cmp	r3, #255	@ 0xff
 8004486:	d90e      	bls.n	80044a6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	22ff      	movs	r2, #255	@ 0xff
 800448c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004492:	b2da      	uxtb	r2, r3
 8004494:	8979      	ldrh	r1, [r7, #10]
 8004496:	2300      	movs	r3, #0
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 fbae 	bl	8004c00 <I2C_TransferConfig>
 80044a4:	e00f      	b.n	80044c6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	8979      	ldrh	r1, [r7, #10]
 80044b8:	2300      	movs	r3, #0
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f000 fb9d 	bl	8004c00 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d19e      	bne.n	800440e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	6a39      	ldr	r1, [r7, #32]
 80044d4:	68f8      	ldr	r0, [r7, #12]
 80044d6:	f000 f9e3 	bl	80048a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d001      	beq.n	80044e4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e01a      	b.n	800451a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2220      	movs	r2, #32
 80044ea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6859      	ldr	r1, [r3, #4]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004528 <HAL_I2C_Master_Transmit+0x22c>)
 80044f8:	400b      	ands	r3, r1
 80044fa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2220      	movs	r2, #32
 8004500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004514:	2300      	movs	r3, #0
 8004516:	e000      	b.n	800451a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004518:	2302      	movs	r3, #2
  }
}
 800451a:	4618      	mov	r0, r3
 800451c:	3718      	adds	r7, #24
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	80002000 	.word	0x80002000
 8004528:	fe00e800 	.word	0xfe00e800

0800452c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b088      	sub	sp, #32
 8004530:	af02      	add	r7, sp, #8
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	607a      	str	r2, [r7, #4]
 8004536:	461a      	mov	r2, r3
 8004538:	460b      	mov	r3, r1
 800453a:	817b      	strh	r3, [r7, #10]
 800453c:	4613      	mov	r3, r2
 800453e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b20      	cmp	r3, #32
 800454a:	f040 80db 	bne.w	8004704 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004554:	2b01      	cmp	r3, #1
 8004556:	d101      	bne.n	800455c <HAL_I2C_Master_Receive+0x30>
 8004558:	2302      	movs	r3, #2
 800455a:	e0d4      	b.n	8004706 <HAL_I2C_Master_Receive+0x1da>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004564:	f7fd ff20 	bl	80023a8 <HAL_GetTick>
 8004568:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	2319      	movs	r3, #25
 8004570:	2201      	movs	r2, #1
 8004572:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f000 f8f2 	bl	8004760 <I2C_WaitOnFlagUntilTimeout>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e0bf      	b.n	8004706 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2222      	movs	r2, #34	@ 0x22
 800458a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2210      	movs	r2, #16
 8004592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	893a      	ldrh	r2, [r7, #8]
 80045a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	2bff      	cmp	r3, #255	@ 0xff
 80045b6:	d90e      	bls.n	80045d6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	22ff      	movs	r2, #255	@ 0xff
 80045bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	8979      	ldrh	r1, [r7, #10]
 80045c6:	4b52      	ldr	r3, [pc, #328]	@ (8004710 <HAL_I2C_Master_Receive+0x1e4>)
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f000 fb16 	bl	8004c00 <I2C_TransferConfig>
 80045d4:	e06d      	b.n	80046b2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045da:	b29a      	uxth	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	8979      	ldrh	r1, [r7, #10]
 80045e8:	4b49      	ldr	r3, [pc, #292]	@ (8004710 <HAL_I2C_Master_Receive+0x1e4>)
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f000 fb05 	bl	8004c00 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80045f6:	e05c      	b.n	80046b2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	6a39      	ldr	r1, [r7, #32]
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 f993 	bl	8004928 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e07c      	b.n	8004706 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004616:	b2d2      	uxtb	r2, r2
 8004618:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461e:	1c5a      	adds	r2, r3, #1
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004634:	b29b      	uxth	r3, r3
 8004636:	3b01      	subs	r3, #1
 8004638:	b29a      	uxth	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004642:	b29b      	uxth	r3, r3
 8004644:	2b00      	cmp	r3, #0
 8004646:	d034      	beq.n	80046b2 <HAL_I2C_Master_Receive+0x186>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800464c:	2b00      	cmp	r3, #0
 800464e:	d130      	bne.n	80046b2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	9300      	str	r3, [sp, #0]
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	2200      	movs	r2, #0
 8004658:	2180      	movs	r1, #128	@ 0x80
 800465a:	68f8      	ldr	r0, [r7, #12]
 800465c:	f000 f880 	bl	8004760 <I2C_WaitOnFlagUntilTimeout>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e04d      	b.n	8004706 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800466e:	b29b      	uxth	r3, r3
 8004670:	2bff      	cmp	r3, #255	@ 0xff
 8004672:	d90e      	bls.n	8004692 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	22ff      	movs	r2, #255	@ 0xff
 8004678:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800467e:	b2da      	uxtb	r2, r3
 8004680:	8979      	ldrh	r1, [r7, #10]
 8004682:	2300      	movs	r3, #0
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f000 fab8 	bl	8004c00 <I2C_TransferConfig>
 8004690:	e00f      	b.n	80046b2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004696:	b29a      	uxth	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046a0:	b2da      	uxtb	r2, r3
 80046a2:	8979      	ldrh	r1, [r7, #10]
 80046a4:	2300      	movs	r3, #0
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 faa7 	bl	8004c00 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d19d      	bne.n	80045f8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	6a39      	ldr	r1, [r7, #32]
 80046c0:	68f8      	ldr	r0, [r7, #12]
 80046c2:	f000 f8ed 	bl	80048a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d001      	beq.n	80046d0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e01a      	b.n	8004706 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2220      	movs	r2, #32
 80046d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6859      	ldr	r1, [r3, #4]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004714 <HAL_I2C_Master_Receive+0x1e8>)
 80046e4:	400b      	ands	r3, r1
 80046e6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2220      	movs	r2, #32
 80046ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	e000      	b.n	8004706 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004704:	2302      	movs	r3, #2
  }
}
 8004706:	4618      	mov	r0, r3
 8004708:	3718      	adds	r7, #24
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	80002400 	.word	0x80002400
 8004714:	fe00e800 	.word	0xfe00e800

08004718 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b02      	cmp	r3, #2
 800472c:	d103      	bne.n	8004736 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2200      	movs	r2, #0
 8004734:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	2b01      	cmp	r3, #1
 8004742:	d007      	beq.n	8004754 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	699a      	ldr	r2, [r3, #24]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f042 0201 	orr.w	r2, r2, #1
 8004752:	619a      	str	r2, [r3, #24]
  }
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	603b      	str	r3, [r7, #0]
 800476c:	4613      	mov	r3, r2
 800476e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004770:	e03b      	b.n	80047ea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	6839      	ldr	r1, [r7, #0]
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 f962 	bl	8004a40 <I2C_IsErrorOccurred>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e041      	b.n	800480a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478c:	d02d      	beq.n	80047ea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800478e:	f7fd fe0b 	bl	80023a8 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	429a      	cmp	r2, r3
 800479c:	d302      	bcc.n	80047a4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d122      	bne.n	80047ea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699a      	ldr	r2, [r3, #24]
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	4013      	ands	r3, r2
 80047ae:	68ba      	ldr	r2, [r7, #8]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	bf0c      	ite	eq
 80047b4:	2301      	moveq	r3, #1
 80047b6:	2300      	movne	r3, #0
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	461a      	mov	r2, r3
 80047bc:	79fb      	ldrb	r3, [r7, #7]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d113      	bne.n	80047ea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c6:	f043 0220 	orr.w	r2, r3, #32
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2220      	movs	r2, #32
 80047d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e00f      	b.n	800480a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	699a      	ldr	r2, [r3, #24]
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	4013      	ands	r3, r2
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	bf0c      	ite	eq
 80047fa:	2301      	moveq	r3, #1
 80047fc:	2300      	movne	r3, #0
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	461a      	mov	r2, r3
 8004802:	79fb      	ldrb	r3, [r7, #7]
 8004804:	429a      	cmp	r2, r3
 8004806:	d0b4      	beq.n	8004772 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b084      	sub	sp, #16
 8004816:	af00      	add	r7, sp, #0
 8004818:	60f8      	str	r0, [r7, #12]
 800481a:	60b9      	str	r1, [r7, #8]
 800481c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800481e:	e033      	b.n	8004888 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f000 f90b 	bl	8004a40 <I2C_IsErrorOccurred>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d001      	beq.n	8004834 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e031      	b.n	8004898 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483a:	d025      	beq.n	8004888 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800483c:	f7fd fdb4 	bl	80023a8 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	429a      	cmp	r2, r3
 800484a:	d302      	bcc.n	8004852 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d11a      	bne.n	8004888 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b02      	cmp	r3, #2
 800485e:	d013      	beq.n	8004888 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004864:	f043 0220 	orr.w	r2, r3, #32
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2220      	movs	r2, #32
 8004870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e007      	b.n	8004898 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	2b02      	cmp	r3, #2
 8004894:	d1c4      	bne.n	8004820 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3710      	adds	r7, #16
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80048ac:	e02f      	b.n	800490e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	68b9      	ldr	r1, [r7, #8]
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 f8c4 	bl	8004a40 <I2C_IsErrorOccurred>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e02d      	b.n	800491e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048c2:	f7fd fd71 	bl	80023a8 <HAL_GetTick>
 80048c6:	4602      	mov	r2, r0
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d302      	bcc.n	80048d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d11a      	bne.n	800490e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	f003 0320 	and.w	r3, r3, #32
 80048e2:	2b20      	cmp	r3, #32
 80048e4:	d013      	beq.n	800490e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ea:	f043 0220 	orr.w	r2, r3, #32
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2220      	movs	r2, #32
 80048f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e007      	b.n	800491e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	f003 0320 	and.w	r3, r3, #32
 8004918:	2b20      	cmp	r3, #32
 800491a:	d1c8      	bne.n	80048ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
	...

08004928 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004934:	2300      	movs	r3, #0
 8004936:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004938:	e071      	b.n	8004a1e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	68b9      	ldr	r1, [r7, #8]
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f000 f87e 	bl	8004a40 <I2C_IsErrorOccurred>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	f003 0320 	and.w	r3, r3, #32
 8004958:	2b20      	cmp	r3, #32
 800495a:	d13b      	bne.n	80049d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800495c:	7dfb      	ldrb	r3, [r7, #23]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d138      	bne.n	80049d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	f003 0304 	and.w	r3, r3, #4
 800496c:	2b04      	cmp	r3, #4
 800496e:	d105      	bne.n	800497c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004978:	2300      	movs	r3, #0
 800497a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	f003 0310 	and.w	r3, r3, #16
 8004986:	2b10      	cmp	r3, #16
 8004988:	d121      	bne.n	80049ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2210      	movs	r2, #16
 8004990:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2204      	movs	r2, #4
 8004996:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2220      	movs	r2, #32
 800499e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	6859      	ldr	r1, [r3, #4]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	4b24      	ldr	r3, [pc, #144]	@ (8004a3c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80049ac:	400b      	ands	r3, r1
 80049ae:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2220      	movs	r2, #32
 80049b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	75fb      	strb	r3, [r7, #23]
 80049cc:	e002      	b.n	80049d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80049d4:	f7fd fce8 	bl	80023a8 <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d302      	bcc.n	80049ea <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d119      	bne.n	8004a1e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80049ea:	7dfb      	ldrb	r3, [r7, #23]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d116      	bne.n	8004a1e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	2b04      	cmp	r3, #4
 80049fc:	d00f      	beq.n	8004a1e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a02:	f043 0220 	orr.w	r2, r3, #32
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2220      	movs	r2, #32
 8004a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b04      	cmp	r3, #4
 8004a2a:	d002      	beq.n	8004a32 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004a2c:	7dfb      	ldrb	r3, [r7, #23]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d083      	beq.n	800493a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004a32:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3718      	adds	r7, #24
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	fe00e800 	.word	0xfe00e800

08004a40 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b08a      	sub	sp, #40	@ 0x28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004a62:	69bb      	ldr	r3, [r7, #24]
 8004a64:	f003 0310 	and.w	r3, r3, #16
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d068      	beq.n	8004b3e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2210      	movs	r2, #16
 8004a72:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a74:	e049      	b.n	8004b0a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7c:	d045      	beq.n	8004b0a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a7e:	f7fd fc93 	bl	80023a8 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d302      	bcc.n	8004a94 <I2C_IsErrorOccurred+0x54>
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d13a      	bne.n	8004b0a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a9e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004aa6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ab2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ab6:	d121      	bne.n	8004afc <I2C_IsErrorOccurred+0xbc>
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004abe:	d01d      	beq.n	8004afc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004ac0:	7cfb      	ldrb	r3, [r7, #19]
 8004ac2:	2b20      	cmp	r3, #32
 8004ac4:	d01a      	beq.n	8004afc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ad4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004ad6:	f7fd fc67 	bl	80023a8 <HAL_GetTick>
 8004ada:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004adc:	e00e      	b.n	8004afc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004ade:	f7fd fc63 	bl	80023a8 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b19      	cmp	r3, #25
 8004aea:	d907      	bls.n	8004afc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004aec:	6a3b      	ldr	r3, [r7, #32]
 8004aee:	f043 0320 	orr.w	r3, r3, #32
 8004af2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004afa:	e006      	b.n	8004b0a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	f003 0320 	and.w	r3, r3, #32
 8004b06:	2b20      	cmp	r3, #32
 8004b08:	d1e9      	bne.n	8004ade <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	f003 0320 	and.w	r3, r3, #32
 8004b14:	2b20      	cmp	r3, #32
 8004b16:	d003      	beq.n	8004b20 <I2C_IsErrorOccurred+0xe0>
 8004b18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0aa      	beq.n	8004a76 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004b20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d103      	bne.n	8004b30 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	f043 0304 	orr.w	r3, r3, #4
 8004b36:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00b      	beq.n	8004b68 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004b50:	6a3b      	ldr	r3, [r7, #32]
 8004b52:	f043 0301 	orr.w	r3, r3, #1
 8004b56:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00b      	beq.n	8004b8a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	f043 0308 	orr.w	r3, r3, #8
 8004b78:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b82:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00b      	beq.n	8004bac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	f043 0302 	orr.w	r3, r3, #2
 8004b9a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ba4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004bac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d01c      	beq.n	8004bee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004bb4:	68f8      	ldr	r0, [r7, #12]
 8004bb6:	f7ff fdaf 	bl	8004718 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6859      	ldr	r1, [r3, #4]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8004bfc <I2C_IsErrorOccurred+0x1bc>)
 8004bc6:	400b      	ands	r3, r1
 8004bc8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bce:	6a3b      	ldr	r3, [r7, #32]
 8004bd0:	431a      	orrs	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004bee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3728      	adds	r7, #40	@ 0x28
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	fe00e800 	.word	0xfe00e800

08004c00 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b087      	sub	sp, #28
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	607b      	str	r3, [r7, #4]
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	817b      	strh	r3, [r7, #10]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c12:	897b      	ldrh	r3, [r7, #10]
 8004c14:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004c18:	7a7b      	ldrb	r3, [r7, #9]
 8004c1a:	041b      	lsls	r3, r3, #16
 8004c1c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c20:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c26:	6a3b      	ldr	r3, [r7, #32]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c2e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	0d5b      	lsrs	r3, r3, #21
 8004c3a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004c3e:	4b08      	ldr	r3, [pc, #32]	@ (8004c60 <I2C_TransferConfig+0x60>)
 8004c40:	430b      	orrs	r3, r1
 8004c42:	43db      	mvns	r3, r3
 8004c44:	ea02 0103 	and.w	r1, r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004c52:	bf00      	nop
 8004c54:	371c      	adds	r7, #28
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	03ff63ff 	.word	0x03ff63ff

08004c64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b20      	cmp	r3, #32
 8004c78:	d138      	bne.n	8004cec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c84:	2302      	movs	r3, #2
 8004c86:	e032      	b.n	8004cee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2224      	movs	r2, #36	@ 0x24
 8004c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f022 0201 	bic.w	r2, r2, #1
 8004ca6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004cb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6819      	ldr	r1, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	e000      	b.n	8004cee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004cec:	2302      	movs	r3, #2
  }
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	b085      	sub	sp, #20
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
 8004d02:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	2b20      	cmp	r3, #32
 8004d0e:	d139      	bne.n	8004d84 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d101      	bne.n	8004d1e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e033      	b.n	8004d86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2224      	movs	r2, #36	@ 0x24
 8004d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f022 0201 	bic.w	r2, r2, #1
 8004d3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004d4c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	021b      	lsls	r3, r3, #8
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d80:	2300      	movs	r3, #0
 8004d82:	e000      	b.n	8004d86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004d84:	2302      	movs	r3, #2
  }
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3714      	adds	r7, #20
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
	...

08004d94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d141      	bne.n	8004e26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004da2:	4b4b      	ldr	r3, [pc, #300]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dae:	d131      	bne.n	8004e14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004db0:	4b47      	ldr	r3, [pc, #284]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004db6:	4a46      	ldr	r2, [pc, #280]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004db8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dc0:	4b43      	ldr	r3, [pc, #268]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004dc8:	4a41      	ldr	r2, [pc, #260]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004dce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004dd0:	4b40      	ldr	r3, [pc, #256]	@ (8004ed4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	2232      	movs	r2, #50	@ 0x32
 8004dd6:	fb02 f303 	mul.w	r3, r2, r3
 8004dda:	4a3f      	ldr	r2, [pc, #252]	@ (8004ed8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8004de0:	0c9b      	lsrs	r3, r3, #18
 8004de2:	3301      	adds	r3, #1
 8004de4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004de6:	e002      	b.n	8004dee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dee:	4b38      	ldr	r3, [pc, #224]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dfa:	d102      	bne.n	8004e02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1f2      	bne.n	8004de8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e02:	4b33      	ldr	r3, [pc, #204]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e0e:	d158      	bne.n	8004ec2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e057      	b.n	8004ec4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e14:	4b2e      	ldr	r3, [pc, #184]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e1a:	4a2d      	ldr	r2, [pc, #180]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e24:	e04d      	b.n	8004ec2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e2c:	d141      	bne.n	8004eb2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e2e:	4b28      	ldr	r3, [pc, #160]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e3a:	d131      	bne.n	8004ea0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e3c:	4b24      	ldr	r3, [pc, #144]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e42:	4a23      	ldr	r2, [pc, #140]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e4c:	4b20      	ldr	r3, [pc, #128]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e54:	4a1e      	ldr	r2, [pc, #120]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ed4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2232      	movs	r2, #50	@ 0x32
 8004e62:	fb02 f303 	mul.w	r3, r2, r3
 8004e66:	4a1c      	ldr	r2, [pc, #112]	@ (8004ed8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e68:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6c:	0c9b      	lsrs	r3, r3, #18
 8004e6e:	3301      	adds	r3, #1
 8004e70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e72:	e002      	b.n	8004e7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	3b01      	subs	r3, #1
 8004e78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e7a:	4b15      	ldr	r3, [pc, #84]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e86:	d102      	bne.n	8004e8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d1f2      	bne.n	8004e74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e8e:	4b10      	ldr	r3, [pc, #64]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e9a:	d112      	bne.n	8004ec2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e011      	b.n	8004ec4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004eac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004eb0:	e007      	b.n	8004ec2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004eb2:	4b07      	ldr	r3, [pc, #28]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004eba:	4a05      	ldr	r2, [pc, #20]	@ (8004ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ebc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ec0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3714      	adds	r7, #20
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	40007000 	.word	0x40007000
 8004ed4:	20000000 	.word	0x20000000
 8004ed8:	431bde83 	.word	0x431bde83

08004edc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004ee0:	4b05      	ldr	r3, [pc, #20]	@ (8004ef8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	4a04      	ldr	r2, [pc, #16]	@ (8004ef8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004ee6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004eea:	6093      	str	r3, [r2, #8]
}
 8004eec:	bf00      	nop
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	40007000 	.word	0x40007000

08004efc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b088      	sub	sp, #32
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e2fe      	b.n	800550c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d075      	beq.n	8005006 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f1a:	4b97      	ldr	r3, [pc, #604]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f003 030c 	and.w	r3, r3, #12
 8004f22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f24:	4b94      	ldr	r3, [pc, #592]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	f003 0303 	and.w	r3, r3, #3
 8004f2c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	2b0c      	cmp	r3, #12
 8004f32:	d102      	bne.n	8004f3a <HAL_RCC_OscConfig+0x3e>
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	2b03      	cmp	r3, #3
 8004f38:	d002      	beq.n	8004f40 <HAL_RCC_OscConfig+0x44>
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d10b      	bne.n	8004f58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f40:	4b8d      	ldr	r3, [pc, #564]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d05b      	beq.n	8005004 <HAL_RCC_OscConfig+0x108>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d157      	bne.n	8005004 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e2d9      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f60:	d106      	bne.n	8004f70 <HAL_RCC_OscConfig+0x74>
 8004f62:	4b85      	ldr	r3, [pc, #532]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a84      	ldr	r2, [pc, #528]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f6c:	6013      	str	r3, [r2, #0]
 8004f6e:	e01d      	b.n	8004fac <HAL_RCC_OscConfig+0xb0>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f78:	d10c      	bne.n	8004f94 <HAL_RCC_OscConfig+0x98>
 8004f7a:	4b7f      	ldr	r3, [pc, #508]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a7e      	ldr	r2, [pc, #504]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f84:	6013      	str	r3, [r2, #0]
 8004f86:	4b7c      	ldr	r3, [pc, #496]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a7b      	ldr	r2, [pc, #492]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f90:	6013      	str	r3, [r2, #0]
 8004f92:	e00b      	b.n	8004fac <HAL_RCC_OscConfig+0xb0>
 8004f94:	4b78      	ldr	r3, [pc, #480]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a77      	ldr	r2, [pc, #476]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004f9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f9e:	6013      	str	r3, [r2, #0]
 8004fa0:	4b75      	ldr	r3, [pc, #468]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a74      	ldr	r2, [pc, #464]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004fa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004faa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d013      	beq.n	8004fdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb4:	f7fd f9f8 	bl	80023a8 <HAL_GetTick>
 8004fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fba:	e008      	b.n	8004fce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fbc:	f7fd f9f4 	bl	80023a8 <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	2b64      	cmp	r3, #100	@ 0x64
 8004fc8:	d901      	bls.n	8004fce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004fca:	2303      	movs	r3, #3
 8004fcc:	e29e      	b.n	800550c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fce:	4b6a      	ldr	r3, [pc, #424]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d0f0      	beq.n	8004fbc <HAL_RCC_OscConfig+0xc0>
 8004fda:	e014      	b.n	8005006 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fdc:	f7fd f9e4 	bl	80023a8 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fe4:	f7fd f9e0 	bl	80023a8 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b64      	cmp	r3, #100	@ 0x64
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e28a      	b.n	800550c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ff6:	4b60      	ldr	r3, [pc, #384]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1f0      	bne.n	8004fe4 <HAL_RCC_OscConfig+0xe8>
 8005002:	e000      	b.n	8005006 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d075      	beq.n	80050fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005012:	4b59      	ldr	r3, [pc, #356]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f003 030c 	and.w	r3, r3, #12
 800501a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800501c:	4b56      	ldr	r3, [pc, #344]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	f003 0303 	and.w	r3, r3, #3
 8005024:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	2b0c      	cmp	r3, #12
 800502a:	d102      	bne.n	8005032 <HAL_RCC_OscConfig+0x136>
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	2b02      	cmp	r3, #2
 8005030:	d002      	beq.n	8005038 <HAL_RCC_OscConfig+0x13c>
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	2b04      	cmp	r3, #4
 8005036:	d11f      	bne.n	8005078 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005038:	4b4f      	ldr	r3, [pc, #316]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005040:	2b00      	cmp	r3, #0
 8005042:	d005      	beq.n	8005050 <HAL_RCC_OscConfig+0x154>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d101      	bne.n	8005050 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e25d      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005050:	4b49      	ldr	r3, [pc, #292]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	061b      	lsls	r3, r3, #24
 800505e:	4946      	ldr	r1, [pc, #280]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8005060:	4313      	orrs	r3, r2
 8005062:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005064:	4b45      	ldr	r3, [pc, #276]	@ (800517c <HAL_RCC_OscConfig+0x280>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4618      	mov	r0, r3
 800506a:	f7fd f951 	bl	8002310 <HAL_InitTick>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d043      	beq.n	80050fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e249      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d023      	beq.n	80050c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005080:	4b3d      	ldr	r3, [pc, #244]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a3c      	ldr	r2, [pc, #240]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8005086:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800508a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800508c:	f7fd f98c 	bl	80023a8 <HAL_GetTick>
 8005090:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005092:	e008      	b.n	80050a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005094:	f7fd f988 	bl	80023a8 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e232      	b.n	800550c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050a6:	4b34      	ldr	r3, [pc, #208]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0f0      	beq.n	8005094 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050b2:	4b31      	ldr	r3, [pc, #196]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	061b      	lsls	r3, r3, #24
 80050c0:	492d      	ldr	r1, [pc, #180]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	604b      	str	r3, [r1, #4]
 80050c6:	e01a      	b.n	80050fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050c8:	4b2b      	ldr	r3, [pc, #172]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a2a      	ldr	r2, [pc, #168]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 80050ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d4:	f7fd f968 	bl	80023a8 <HAL_GetTick>
 80050d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050da:	e008      	b.n	80050ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050dc:	f7fd f964 	bl	80023a8 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d901      	bls.n	80050ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e20e      	b.n	800550c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050ee:	4b22      	ldr	r3, [pc, #136]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1f0      	bne.n	80050dc <HAL_RCC_OscConfig+0x1e0>
 80050fa:	e000      	b.n	80050fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0308 	and.w	r3, r3, #8
 8005106:	2b00      	cmp	r3, #0
 8005108:	d041      	beq.n	800518e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d01c      	beq.n	800514c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005112:	4b19      	ldr	r3, [pc, #100]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8005114:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005118:	4a17      	ldr	r2, [pc, #92]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 800511a:	f043 0301 	orr.w	r3, r3, #1
 800511e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005122:	f7fd f941 	bl	80023a8 <HAL_GetTick>
 8005126:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005128:	e008      	b.n	800513c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800512a:	f7fd f93d 	bl	80023a8 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d901      	bls.n	800513c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e1e7      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800513c:	4b0e      	ldr	r3, [pc, #56]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 800513e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005142:	f003 0302 	and.w	r3, r3, #2
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0ef      	beq.n	800512a <HAL_RCC_OscConfig+0x22e>
 800514a:	e020      	b.n	800518e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800514c:	4b0a      	ldr	r3, [pc, #40]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 800514e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005152:	4a09      	ldr	r2, [pc, #36]	@ (8005178 <HAL_RCC_OscConfig+0x27c>)
 8005154:	f023 0301 	bic.w	r3, r3, #1
 8005158:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800515c:	f7fd f924 	bl	80023a8 <HAL_GetTick>
 8005160:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005162:	e00d      	b.n	8005180 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005164:	f7fd f920 	bl	80023a8 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b02      	cmp	r3, #2
 8005170:	d906      	bls.n	8005180 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e1ca      	b.n	800550c <HAL_RCC_OscConfig+0x610>
 8005176:	bf00      	nop
 8005178:	40021000 	.word	0x40021000
 800517c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005180:	4b8c      	ldr	r3, [pc, #560]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005182:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1ea      	bne.n	8005164 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0304 	and.w	r3, r3, #4
 8005196:	2b00      	cmp	r3, #0
 8005198:	f000 80a6 	beq.w	80052e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800519c:	2300      	movs	r3, #0
 800519e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80051a0:	4b84      	ldr	r3, [pc, #528]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 80051a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d101      	bne.n	80051b0 <HAL_RCC_OscConfig+0x2b4>
 80051ac:	2301      	movs	r3, #1
 80051ae:	e000      	b.n	80051b2 <HAL_RCC_OscConfig+0x2b6>
 80051b0:	2300      	movs	r3, #0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00d      	beq.n	80051d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051b6:	4b7f      	ldr	r3, [pc, #508]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 80051b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ba:	4a7e      	ldr	r2, [pc, #504]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 80051bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80051c2:	4b7c      	ldr	r3, [pc, #496]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 80051c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ca:	60fb      	str	r3, [r7, #12]
 80051cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80051ce:	2301      	movs	r3, #1
 80051d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051d2:	4b79      	ldr	r3, [pc, #484]	@ (80053b8 <HAL_RCC_OscConfig+0x4bc>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d118      	bne.n	8005210 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051de:	4b76      	ldr	r3, [pc, #472]	@ (80053b8 <HAL_RCC_OscConfig+0x4bc>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a75      	ldr	r2, [pc, #468]	@ (80053b8 <HAL_RCC_OscConfig+0x4bc>)
 80051e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ea:	f7fd f8dd 	bl	80023a8 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051f2:	f7fd f8d9 	bl	80023a8 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e183      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005204:	4b6c      	ldr	r3, [pc, #432]	@ (80053b8 <HAL_RCC_OscConfig+0x4bc>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d108      	bne.n	800522a <HAL_RCC_OscConfig+0x32e>
 8005218:	4b66      	ldr	r3, [pc, #408]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 800521a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800521e:	4a65      	ldr	r2, [pc, #404]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005220:	f043 0301 	orr.w	r3, r3, #1
 8005224:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005228:	e024      	b.n	8005274 <HAL_RCC_OscConfig+0x378>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2b05      	cmp	r3, #5
 8005230:	d110      	bne.n	8005254 <HAL_RCC_OscConfig+0x358>
 8005232:	4b60      	ldr	r3, [pc, #384]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005238:	4a5e      	ldr	r2, [pc, #376]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 800523a:	f043 0304 	orr.w	r3, r3, #4
 800523e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005242:	4b5c      	ldr	r3, [pc, #368]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005248:	4a5a      	ldr	r2, [pc, #360]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 800524a:	f043 0301 	orr.w	r3, r3, #1
 800524e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005252:	e00f      	b.n	8005274 <HAL_RCC_OscConfig+0x378>
 8005254:	4b57      	ldr	r3, [pc, #348]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800525a:	4a56      	ldr	r2, [pc, #344]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 800525c:	f023 0301 	bic.w	r3, r3, #1
 8005260:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005264:	4b53      	ldr	r3, [pc, #332]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800526a:	4a52      	ldr	r2, [pc, #328]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 800526c:	f023 0304 	bic.w	r3, r3, #4
 8005270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d016      	beq.n	80052aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800527c:	f7fd f894 	bl	80023a8 <HAL_GetTick>
 8005280:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005282:	e00a      	b.n	800529a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005284:	f7fd f890 	bl	80023a8 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005292:	4293      	cmp	r3, r2
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e138      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800529a:	4b46      	ldr	r3, [pc, #280]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 800529c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d0ed      	beq.n	8005284 <HAL_RCC_OscConfig+0x388>
 80052a8:	e015      	b.n	80052d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052aa:	f7fd f87d 	bl	80023a8 <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052b0:	e00a      	b.n	80052c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052b2:	f7fd f879 	bl	80023a8 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d901      	bls.n	80052c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e121      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052c8:	4b3a      	ldr	r3, [pc, #232]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 80052ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1ed      	bne.n	80052b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052d6:	7ffb      	ldrb	r3, [r7, #31]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d105      	bne.n	80052e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052dc:	4b35      	ldr	r3, [pc, #212]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 80052de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e0:	4a34      	ldr	r2, [pc, #208]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 80052e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d03c      	beq.n	800536e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d01c      	beq.n	8005336 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80052fc:	4b2d      	ldr	r3, [pc, #180]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 80052fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005302:	4a2c      	ldr	r2, [pc, #176]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005304:	f043 0301 	orr.w	r3, r3, #1
 8005308:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800530c:	f7fd f84c 	bl	80023a8 <HAL_GetTick>
 8005310:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005312:	e008      	b.n	8005326 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005314:	f7fd f848 	bl	80023a8 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d901      	bls.n	8005326 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e0f2      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005326:	4b23      	ldr	r3, [pc, #140]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005328:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800532c:	f003 0302 	and.w	r3, r3, #2
 8005330:	2b00      	cmp	r3, #0
 8005332:	d0ef      	beq.n	8005314 <HAL_RCC_OscConfig+0x418>
 8005334:	e01b      	b.n	800536e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005336:	4b1f      	ldr	r3, [pc, #124]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005338:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800533c:	4a1d      	ldr	r2, [pc, #116]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 800533e:	f023 0301 	bic.w	r3, r3, #1
 8005342:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005346:	f7fd f82f 	bl	80023a8 <HAL_GetTick>
 800534a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800534c:	e008      	b.n	8005360 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800534e:	f7fd f82b 	bl	80023a8 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d901      	bls.n	8005360 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e0d5      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005360:	4b14      	ldr	r3, [pc, #80]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005362:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1ef      	bne.n	800534e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	2b00      	cmp	r3, #0
 8005374:	f000 80c9 	beq.w	800550a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005378:	4b0e      	ldr	r3, [pc, #56]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 030c 	and.w	r3, r3, #12
 8005380:	2b0c      	cmp	r3, #12
 8005382:	f000 8083 	beq.w	800548c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	2b02      	cmp	r3, #2
 800538c:	d15e      	bne.n	800544c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800538e:	4b09      	ldr	r3, [pc, #36]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a08      	ldr	r2, [pc, #32]	@ (80053b4 <HAL_RCC_OscConfig+0x4b8>)
 8005394:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005398:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800539a:	f7fd f805 	bl	80023a8 <HAL_GetTick>
 800539e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053a0:	e00c      	b.n	80053bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053a2:	f7fd f801 	bl	80023a8 <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d905      	bls.n	80053bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e0ab      	b.n	800550c <HAL_RCC_OscConfig+0x610>
 80053b4:	40021000 	.word	0x40021000
 80053b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053bc:	4b55      	ldr	r3, [pc, #340]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d1ec      	bne.n	80053a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053c8:	4b52      	ldr	r3, [pc, #328]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 80053ca:	68da      	ldr	r2, [r3, #12]
 80053cc:	4b52      	ldr	r3, [pc, #328]	@ (8005518 <HAL_RCC_OscConfig+0x61c>)
 80053ce:	4013      	ands	r3, r2
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	6a11      	ldr	r1, [r2, #32]
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053d8:	3a01      	subs	r2, #1
 80053da:	0112      	lsls	r2, r2, #4
 80053dc:	4311      	orrs	r1, r2
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80053e2:	0212      	lsls	r2, r2, #8
 80053e4:	4311      	orrs	r1, r2
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80053ea:	0852      	lsrs	r2, r2, #1
 80053ec:	3a01      	subs	r2, #1
 80053ee:	0552      	lsls	r2, r2, #21
 80053f0:	4311      	orrs	r1, r2
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80053f6:	0852      	lsrs	r2, r2, #1
 80053f8:	3a01      	subs	r2, #1
 80053fa:	0652      	lsls	r2, r2, #25
 80053fc:	4311      	orrs	r1, r2
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005402:	06d2      	lsls	r2, r2, #27
 8005404:	430a      	orrs	r2, r1
 8005406:	4943      	ldr	r1, [pc, #268]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 8005408:	4313      	orrs	r3, r2
 800540a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800540c:	4b41      	ldr	r3, [pc, #260]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a40      	ldr	r2, [pc, #256]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 8005412:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005416:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005418:	4b3e      	ldr	r3, [pc, #248]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	4a3d      	ldr	r2, [pc, #244]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 800541e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005422:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005424:	f7fc ffc0 	bl	80023a8 <HAL_GetTick>
 8005428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800542a:	e008      	b.n	800543e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800542c:	f7fc ffbc 	bl	80023a8 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	2b02      	cmp	r3, #2
 8005438:	d901      	bls.n	800543e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e066      	b.n	800550c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800543e:	4b35      	ldr	r3, [pc, #212]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d0f0      	beq.n	800542c <HAL_RCC_OscConfig+0x530>
 800544a:	e05e      	b.n	800550a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800544c:	4b31      	ldr	r3, [pc, #196]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a30      	ldr	r2, [pc, #192]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 8005452:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005458:	f7fc ffa6 	bl	80023a8 <HAL_GetTick>
 800545c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800545e:	e008      	b.n	8005472 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005460:	f7fc ffa2 	bl	80023a8 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	2b02      	cmp	r3, #2
 800546c:	d901      	bls.n	8005472 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e04c      	b.n	800550c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005472:	4b28      	ldr	r3, [pc, #160]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1f0      	bne.n	8005460 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800547e:	4b25      	ldr	r3, [pc, #148]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 8005480:	68da      	ldr	r2, [r3, #12]
 8005482:	4924      	ldr	r1, [pc, #144]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 8005484:	4b25      	ldr	r3, [pc, #148]	@ (800551c <HAL_RCC_OscConfig+0x620>)
 8005486:	4013      	ands	r3, r2
 8005488:	60cb      	str	r3, [r1, #12]
 800548a:	e03e      	b.n	800550a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	69db      	ldr	r3, [r3, #28]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d101      	bne.n	8005498 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e039      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005498:	4b1e      	ldr	r3, [pc, #120]	@ (8005514 <HAL_RCC_OscConfig+0x618>)
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	f003 0203 	and.w	r2, r3, #3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d12c      	bne.n	8005506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b6:	3b01      	subs	r3, #1
 80054b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d123      	bne.n	8005506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d11b      	bne.n	8005506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80054da:	429a      	cmp	r2, r3
 80054dc:	d113      	bne.n	8005506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e8:	085b      	lsrs	r3, r3, #1
 80054ea:	3b01      	subs	r3, #1
 80054ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d109      	bne.n	8005506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054fc:	085b      	lsrs	r3, r3, #1
 80054fe:	3b01      	subs	r3, #1
 8005500:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005502:	429a      	cmp	r2, r3
 8005504:	d001      	beq.n	800550a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e000      	b.n	800550c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800550a:	2300      	movs	r3, #0
}
 800550c:	4618      	mov	r0, r3
 800550e:	3720      	adds	r7, #32
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	40021000 	.word	0x40021000
 8005518:	019f800c 	.word	0x019f800c
 800551c:	feeefffc 	.word	0xfeeefffc

08005520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800552a:	2300      	movs	r3, #0
 800552c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d101      	bne.n	8005538 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e11e      	b.n	8005776 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005538:	4b91      	ldr	r3, [pc, #580]	@ (8005780 <HAL_RCC_ClockConfig+0x260>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 030f 	and.w	r3, r3, #15
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	429a      	cmp	r2, r3
 8005544:	d910      	bls.n	8005568 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005546:	4b8e      	ldr	r3, [pc, #568]	@ (8005780 <HAL_RCC_ClockConfig+0x260>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f023 020f 	bic.w	r2, r3, #15
 800554e:	498c      	ldr	r1, [pc, #560]	@ (8005780 <HAL_RCC_ClockConfig+0x260>)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	4313      	orrs	r3, r2
 8005554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005556:	4b8a      	ldr	r3, [pc, #552]	@ (8005780 <HAL_RCC_ClockConfig+0x260>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 030f 	and.w	r3, r3, #15
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	429a      	cmp	r2, r3
 8005562:	d001      	beq.n	8005568 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e106      	b.n	8005776 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0301 	and.w	r3, r3, #1
 8005570:	2b00      	cmp	r3, #0
 8005572:	d073      	beq.n	800565c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	2b03      	cmp	r3, #3
 800557a:	d129      	bne.n	80055d0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800557c:	4b81      	ldr	r3, [pc, #516]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d101      	bne.n	800558c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e0f4      	b.n	8005776 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800558c:	f000 f99e 	bl	80058cc <RCC_GetSysClockFreqFromPLLSource>
 8005590:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	4a7c      	ldr	r2, [pc, #496]	@ (8005788 <HAL_RCC_ClockConfig+0x268>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d93f      	bls.n	800561a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800559a:	4b7a      	ldr	r3, [pc, #488]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d009      	beq.n	80055ba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d033      	beq.n	800561a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d12f      	bne.n	800561a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055ba:	4b72      	ldr	r3, [pc, #456]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055c2:	4a70      	ldr	r2, [pc, #448]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 80055c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80055ca:	2380      	movs	r3, #128	@ 0x80
 80055cc:	617b      	str	r3, [r7, #20]
 80055ce:	e024      	b.n	800561a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d107      	bne.n	80055e8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055d8:	4b6a      	ldr	r3, [pc, #424]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d109      	bne.n	80055f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e0c6      	b.n	8005776 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055e8:	4b66      	ldr	r3, [pc, #408]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e0be      	b.n	8005776 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80055f8:	f000 f8ce 	bl	8005798 <HAL_RCC_GetSysClockFreq>
 80055fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	4a61      	ldr	r2, [pc, #388]	@ (8005788 <HAL_RCC_ClockConfig+0x268>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d909      	bls.n	800561a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005606:	4b5f      	ldr	r3, [pc, #380]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800560e:	4a5d      	ldr	r2, [pc, #372]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005610:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005614:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005616:	2380      	movs	r3, #128	@ 0x80
 8005618:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800561a:	4b5a      	ldr	r3, [pc, #360]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f023 0203 	bic.w	r2, r3, #3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	4957      	ldr	r1, [pc, #348]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005628:	4313      	orrs	r3, r2
 800562a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800562c:	f7fc febc 	bl	80023a8 <HAL_GetTick>
 8005630:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005632:	e00a      	b.n	800564a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005634:	f7fc feb8 	bl	80023a8 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005642:	4293      	cmp	r3, r2
 8005644:	d901      	bls.n	800564a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e095      	b.n	8005776 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800564a:	4b4e      	ldr	r3, [pc, #312]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 020c 	and.w	r2, r3, #12
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	429a      	cmp	r2, r3
 800565a:	d1eb      	bne.n	8005634 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d023      	beq.n	80056b0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	d005      	beq.n	8005680 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005674:	4b43      	ldr	r3, [pc, #268]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	4a42      	ldr	r2, [pc, #264]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 800567a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800567e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0308 	and.w	r3, r3, #8
 8005688:	2b00      	cmp	r3, #0
 800568a:	d007      	beq.n	800569c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800568c:	4b3d      	ldr	r3, [pc, #244]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005694:	4a3b      	ldr	r2, [pc, #236]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005696:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800569a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800569c:	4b39      	ldr	r3, [pc, #228]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	4936      	ldr	r1, [pc, #216]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	608b      	str	r3, [r1, #8]
 80056ae:	e008      	b.n	80056c2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	2b80      	cmp	r3, #128	@ 0x80
 80056b4:	d105      	bne.n	80056c2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80056b6:	4b33      	ldr	r3, [pc, #204]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	4a32      	ldr	r2, [pc, #200]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 80056bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056c0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056c2:	4b2f      	ldr	r3, [pc, #188]	@ (8005780 <HAL_RCC_ClockConfig+0x260>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 030f 	and.w	r3, r3, #15
 80056ca:	683a      	ldr	r2, [r7, #0]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d21d      	bcs.n	800570c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056d0:	4b2b      	ldr	r3, [pc, #172]	@ (8005780 <HAL_RCC_ClockConfig+0x260>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f023 020f 	bic.w	r2, r3, #15
 80056d8:	4929      	ldr	r1, [pc, #164]	@ (8005780 <HAL_RCC_ClockConfig+0x260>)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	4313      	orrs	r3, r2
 80056de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80056e0:	f7fc fe62 	bl	80023a8 <HAL_GetTick>
 80056e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056e6:	e00a      	b.n	80056fe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056e8:	f7fc fe5e 	bl	80023a8 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d901      	bls.n	80056fe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e03b      	b.n	8005776 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056fe:	4b20      	ldr	r3, [pc, #128]	@ (8005780 <HAL_RCC_ClockConfig+0x260>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 030f 	and.w	r3, r3, #15
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	429a      	cmp	r2, r3
 800570a:	d1ed      	bne.n	80056e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0304 	and.w	r3, r3, #4
 8005714:	2b00      	cmp	r3, #0
 8005716:	d008      	beq.n	800572a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005718:	4b1a      	ldr	r3, [pc, #104]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	4917      	ldr	r1, [pc, #92]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005726:	4313      	orrs	r3, r2
 8005728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0308 	and.w	r3, r3, #8
 8005732:	2b00      	cmp	r3, #0
 8005734:	d009      	beq.n	800574a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005736:	4b13      	ldr	r3, [pc, #76]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	00db      	lsls	r3, r3, #3
 8005744:	490f      	ldr	r1, [pc, #60]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005746:	4313      	orrs	r3, r2
 8005748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800574a:	f000 f825 	bl	8005798 <HAL_RCC_GetSysClockFreq>
 800574e:	4602      	mov	r2, r0
 8005750:	4b0c      	ldr	r3, [pc, #48]	@ (8005784 <HAL_RCC_ClockConfig+0x264>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	091b      	lsrs	r3, r3, #4
 8005756:	f003 030f 	and.w	r3, r3, #15
 800575a:	490c      	ldr	r1, [pc, #48]	@ (800578c <HAL_RCC_ClockConfig+0x26c>)
 800575c:	5ccb      	ldrb	r3, [r1, r3]
 800575e:	f003 031f 	and.w	r3, r3, #31
 8005762:	fa22 f303 	lsr.w	r3, r2, r3
 8005766:	4a0a      	ldr	r2, [pc, #40]	@ (8005790 <HAL_RCC_ClockConfig+0x270>)
 8005768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800576a:	4b0a      	ldr	r3, [pc, #40]	@ (8005794 <HAL_RCC_ClockConfig+0x274>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4618      	mov	r0, r3
 8005770:	f7fc fdce 	bl	8002310 <HAL_InitTick>
 8005774:	4603      	mov	r3, r0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3718      	adds	r7, #24
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	40022000 	.word	0x40022000
 8005784:	40021000 	.word	0x40021000
 8005788:	04c4b400 	.word	0x04c4b400
 800578c:	08007410 	.word	0x08007410
 8005790:	20000000 	.word	0x20000000
 8005794:	20000004 	.word	0x20000004

08005798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800579e:	4b2c      	ldr	r3, [pc, #176]	@ (8005850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f003 030c 	and.w	r3, r3, #12
 80057a6:	2b04      	cmp	r3, #4
 80057a8:	d102      	bne.n	80057b0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80057aa:	4b2a      	ldr	r3, [pc, #168]	@ (8005854 <HAL_RCC_GetSysClockFreq+0xbc>)
 80057ac:	613b      	str	r3, [r7, #16]
 80057ae:	e047      	b.n	8005840 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80057b0:	4b27      	ldr	r3, [pc, #156]	@ (8005850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f003 030c 	and.w	r3, r3, #12
 80057b8:	2b08      	cmp	r3, #8
 80057ba:	d102      	bne.n	80057c2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80057bc:	4b26      	ldr	r3, [pc, #152]	@ (8005858 <HAL_RCC_GetSysClockFreq+0xc0>)
 80057be:	613b      	str	r3, [r7, #16]
 80057c0:	e03e      	b.n	8005840 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80057c2:	4b23      	ldr	r3, [pc, #140]	@ (8005850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f003 030c 	and.w	r3, r3, #12
 80057ca:	2b0c      	cmp	r3, #12
 80057cc:	d136      	bne.n	800583c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80057ce:	4b20      	ldr	r3, [pc, #128]	@ (8005850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f003 0303 	and.w	r3, r3, #3
 80057d6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80057d8:	4b1d      	ldr	r3, [pc, #116]	@ (8005850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	091b      	lsrs	r3, r3, #4
 80057de:	f003 030f 	and.w	r3, r3, #15
 80057e2:	3301      	adds	r3, #1
 80057e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2b03      	cmp	r3, #3
 80057ea:	d10c      	bne.n	8005806 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80057ec:	4a1a      	ldr	r2, [pc, #104]	@ (8005858 <HAL_RCC_GetSysClockFreq+0xc0>)
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f4:	4a16      	ldr	r2, [pc, #88]	@ (8005850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057f6:	68d2      	ldr	r2, [r2, #12]
 80057f8:	0a12      	lsrs	r2, r2, #8
 80057fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80057fe:	fb02 f303 	mul.w	r3, r2, r3
 8005802:	617b      	str	r3, [r7, #20]
      break;
 8005804:	e00c      	b.n	8005820 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005806:	4a13      	ldr	r2, [pc, #76]	@ (8005854 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	fbb2 f3f3 	udiv	r3, r2, r3
 800580e:	4a10      	ldr	r2, [pc, #64]	@ (8005850 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005810:	68d2      	ldr	r2, [r2, #12]
 8005812:	0a12      	lsrs	r2, r2, #8
 8005814:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005818:	fb02 f303 	mul.w	r3, r2, r3
 800581c:	617b      	str	r3, [r7, #20]
      break;
 800581e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005820:	4b0b      	ldr	r3, [pc, #44]	@ (8005850 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	0e5b      	lsrs	r3, r3, #25
 8005826:	f003 0303 	and.w	r3, r3, #3
 800582a:	3301      	adds	r3, #1
 800582c:	005b      	lsls	r3, r3, #1
 800582e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	fbb2 f3f3 	udiv	r3, r2, r3
 8005838:	613b      	str	r3, [r7, #16]
 800583a:	e001      	b.n	8005840 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800583c:	2300      	movs	r3, #0
 800583e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005840:	693b      	ldr	r3, [r7, #16]
}
 8005842:	4618      	mov	r0, r3
 8005844:	371c      	adds	r7, #28
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	40021000 	.word	0x40021000
 8005854:	00f42400 	.word	0x00f42400
 8005858:	007a1200 	.word	0x007a1200

0800585c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800585c:	b480      	push	{r7}
 800585e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005860:	4b03      	ldr	r3, [pc, #12]	@ (8005870 <HAL_RCC_GetHCLKFreq+0x14>)
 8005862:	681b      	ldr	r3, [r3, #0]
}
 8005864:	4618      	mov	r0, r3
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	20000000 	.word	0x20000000

08005874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005878:	f7ff fff0 	bl	800585c <HAL_RCC_GetHCLKFreq>
 800587c:	4602      	mov	r2, r0
 800587e:	4b06      	ldr	r3, [pc, #24]	@ (8005898 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	0a1b      	lsrs	r3, r3, #8
 8005884:	f003 0307 	and.w	r3, r3, #7
 8005888:	4904      	ldr	r1, [pc, #16]	@ (800589c <HAL_RCC_GetPCLK1Freq+0x28>)
 800588a:	5ccb      	ldrb	r3, [r1, r3]
 800588c:	f003 031f 	and.w	r3, r3, #31
 8005890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005894:	4618      	mov	r0, r3
 8005896:	bd80      	pop	{r7, pc}
 8005898:	40021000 	.word	0x40021000
 800589c:	08007420 	.word	0x08007420

080058a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80058a4:	f7ff ffda 	bl	800585c <HAL_RCC_GetHCLKFreq>
 80058a8:	4602      	mov	r2, r0
 80058aa:	4b06      	ldr	r3, [pc, #24]	@ (80058c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	0adb      	lsrs	r3, r3, #11
 80058b0:	f003 0307 	and.w	r3, r3, #7
 80058b4:	4904      	ldr	r1, [pc, #16]	@ (80058c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80058b6:	5ccb      	ldrb	r3, [r1, r3]
 80058b8:	f003 031f 	and.w	r3, r3, #31
 80058bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	40021000 	.word	0x40021000
 80058c8:	08007420 	.word	0x08007420

080058cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80058d2:	4b1e      	ldr	r3, [pc, #120]	@ (800594c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058dc:	4b1b      	ldr	r3, [pc, #108]	@ (800594c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	091b      	lsrs	r3, r3, #4
 80058e2:	f003 030f 	and.w	r3, r3, #15
 80058e6:	3301      	adds	r3, #1
 80058e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	2b03      	cmp	r3, #3
 80058ee:	d10c      	bne.n	800590a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80058f0:	4a17      	ldr	r2, [pc, #92]	@ (8005950 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f8:	4a14      	ldr	r2, [pc, #80]	@ (800594c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80058fa:	68d2      	ldr	r2, [r2, #12]
 80058fc:	0a12      	lsrs	r2, r2, #8
 80058fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005902:	fb02 f303 	mul.w	r3, r2, r3
 8005906:	617b      	str	r3, [r7, #20]
    break;
 8005908:	e00c      	b.n	8005924 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800590a:	4a12      	ldr	r2, [pc, #72]	@ (8005954 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005912:	4a0e      	ldr	r2, [pc, #56]	@ (800594c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005914:	68d2      	ldr	r2, [r2, #12]
 8005916:	0a12      	lsrs	r2, r2, #8
 8005918:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800591c:	fb02 f303 	mul.w	r3, r2, r3
 8005920:	617b      	str	r3, [r7, #20]
    break;
 8005922:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005924:	4b09      	ldr	r3, [pc, #36]	@ (800594c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	0e5b      	lsrs	r3, r3, #25
 800592a:	f003 0303 	and.w	r3, r3, #3
 800592e:	3301      	adds	r3, #1
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005934:	697a      	ldr	r2, [r7, #20]
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	fbb2 f3f3 	udiv	r3, r2, r3
 800593c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800593e:	687b      	ldr	r3, [r7, #4]
}
 8005940:	4618      	mov	r0, r3
 8005942:	371c      	adds	r7, #28
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr
 800594c:	40021000 	.word	0x40021000
 8005950:	007a1200 	.word	0x007a1200
 8005954:	00f42400 	.word	0x00f42400

08005958 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005960:	2300      	movs	r3, #0
 8005962:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005964:	2300      	movs	r3, #0
 8005966:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005970:	2b00      	cmp	r3, #0
 8005972:	f000 8098 	beq.w	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005976:	2300      	movs	r3, #0
 8005978:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800597a:	4b43      	ldr	r3, [pc, #268]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800597c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800597e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10d      	bne.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005986:	4b40      	ldr	r3, [pc, #256]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800598a:	4a3f      	ldr	r2, [pc, #252]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800598c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005990:	6593      	str	r3, [r2, #88]	@ 0x58
 8005992:	4b3d      	ldr	r3, [pc, #244]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800599a:	60bb      	str	r3, [r7, #8]
 800599c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800599e:	2301      	movs	r3, #1
 80059a0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059a2:	4b3a      	ldr	r3, [pc, #232]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a39      	ldr	r2, [pc, #228]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059ae:	f7fc fcfb 	bl	80023a8 <HAL_GetTick>
 80059b2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059b4:	e009      	b.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059b6:	f7fc fcf7 	bl	80023a8 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d902      	bls.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	74fb      	strb	r3, [r7, #19]
        break;
 80059c8:	e005      	b.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059ca:	4b30      	ldr	r3, [pc, #192]	@ (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d0ef      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80059d6:	7cfb      	ldrb	r3, [r7, #19]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d159      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80059dc:	4b2a      	ldr	r3, [pc, #168]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059e6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d01e      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d019      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80059f8:	4b23      	ldr	r3, [pc, #140]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80059fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a04:	4b20      	ldr	r3, [pc, #128]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a14:	4b1c      	ldr	r3, [pc, #112]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005a24:	4a18      	ldr	r2, [pc, #96]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d016      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a36:	f7fc fcb7 	bl	80023a8 <HAL_GetTick>
 8005a3a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a3c:	e00b      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a3e:	f7fc fcb3 	bl	80023a8 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d902      	bls.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	74fb      	strb	r3, [r7, #19]
            break;
 8005a54:	e006      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a56:	4b0c      	ldr	r3, [pc, #48]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a5c:	f003 0302 	and.w	r3, r3, #2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d0ec      	beq.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005a64:	7cfb      	ldrb	r3, [r7, #19]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10b      	bne.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a6a:	4b07      	ldr	r3, [pc, #28]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a78:	4903      	ldr	r1, [pc, #12]	@ (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005a80:	e008      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005a82:	7cfb      	ldrb	r3, [r7, #19]
 8005a84:	74bb      	strb	r3, [r7, #18]
 8005a86:	e005      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005a88:	40021000 	.word	0x40021000
 8005a8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a90:	7cfb      	ldrb	r3, [r7, #19]
 8005a92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a94:	7c7b      	ldrb	r3, [r7, #17]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d105      	bne.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a9a:	4ba6      	ldr	r3, [pc, #664]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a9e:	4aa5      	ldr	r2, [pc, #660]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aa0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005aa4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00a      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ab2:	4ba0      	ldr	r3, [pc, #640]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab8:	f023 0203 	bic.w	r2, r3, #3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	499c      	ldr	r1, [pc, #624]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00a      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ad4:	4b97      	ldr	r3, [pc, #604]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ada:	f023 020c 	bic.w	r2, r3, #12
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	4994      	ldr	r1, [pc, #592]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 0304 	and.w	r3, r3, #4
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00a      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005af6:	4b8f      	ldr	r3, [pc, #572]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005afc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	498b      	ldr	r1, [pc, #556]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0308 	and.w	r3, r3, #8
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00a      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b18:	4b86      	ldr	r3, [pc, #536]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b1e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	4983      	ldr	r1, [pc, #524]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0320 	and.w	r3, r3, #32
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00a      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b3a:	4b7e      	ldr	r3, [pc, #504]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b40:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	695b      	ldr	r3, [r3, #20]
 8005b48:	497a      	ldr	r1, [pc, #488]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00a      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b5c:	4b75      	ldr	r3, [pc, #468]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b62:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	4972      	ldr	r1, [pc, #456]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00a      	beq.n	8005b94 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b7e:	4b6d      	ldr	r3, [pc, #436]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b84:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	69db      	ldr	r3, [r3, #28]
 8005b8c:	4969      	ldr	r1, [pc, #420]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00a      	beq.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ba0:	4b64      	ldr	r3, [pc, #400]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ba6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a1b      	ldr	r3, [r3, #32]
 8005bae:	4961      	ldr	r1, [pc, #388]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00a      	beq.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005bc2:	4b5c      	ldr	r3, [pc, #368]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd0:	4958      	ldr	r1, [pc, #352]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d015      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005be4:	4b53      	ldr	r3, [pc, #332]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf2:	4950      	ldr	r1, [pc, #320]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c02:	d105      	bne.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c04:	4b4b      	ldr	r3, [pc, #300]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	4a4a      	ldr	r2, [pc, #296]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c0e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d015      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c1c:	4b45      	ldr	r3, [pc, #276]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c22:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c2a:	4942      	ldr	r1, [pc, #264]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c3a:	d105      	bne.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c3c:	4b3d      	ldr	r3, [pc, #244]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	4a3c      	ldr	r2, [pc, #240]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c46:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d015      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c54:	4b37      	ldr	r3, [pc, #220]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c62:	4934      	ldr	r1, [pc, #208]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c72:	d105      	bne.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c74:	4b2f      	ldr	r3, [pc, #188]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	4a2e      	ldr	r2, [pc, #184]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c7e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d015      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c8c:	4b29      	ldr	r3, [pc, #164]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c9a:	4926      	ldr	r1, [pc, #152]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ca6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005caa:	d105      	bne.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005cac:	4b21      	ldr	r3, [pc, #132]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	4a20      	ldr	r2, [pc, #128]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cb6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d015      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd2:	4918      	ldr	r1, [pc, #96]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ce2:	d105      	bne.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ce4:	4b13      	ldr	r3, [pc, #76]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	4a12      	ldr	r2, [pc, #72]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d015      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d02:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d0a:	490a      	ldr	r1, [pc, #40]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d1a:	d105      	bne.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005d1c:	4b05      	ldr	r3, [pc, #20]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	4a04      	ldr	r2, [pc, #16]	@ (8005d34 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005d22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d26:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005d28:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3718      	adds	r7, #24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	40021000 	.word	0x40021000

08005d38 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d070      	beq.n	8005e2c <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d106      	bne.n	8005d64 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7fc f97e 	bl	8002060 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2202      	movs	r2, #2
 8005d68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	f003 0310 	and.w	r3, r3, #16
 8005d76:	2b10      	cmp	r3, #16
 8005d78:	d04f      	beq.n	8005e1a <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	22ca      	movs	r2, #202	@ 0xca
 8005d80:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2253      	movs	r2, #83	@ 0x53
 8005d88:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f878 	bl	8005e80 <RTC_EnterInitMode>
 8005d90:	4603      	mov	r3, r0
 8005d92:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d126      	bne.n	8005de8 <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	699b      	ldr	r3, [r3, #24]
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	6812      	ldr	r2, [r2, #0]
 8005da4:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8005da8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dac:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	6999      	ldr	r1, [r3, #24]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685a      	ldr	r2, [r3, #4]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	431a      	orrs	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68d9      	ldr	r1, [r3, #12]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	041a      	lsls	r2, r3, #16
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f884 	bl	8005eec <RTC_ExitInitMode>
 8005de4:	4603      	mov	r3, r0
 8005de6:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 8005de8:	7bfb      	ldrb	r3, [r7, #15]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d110      	bne.n	8005e10 <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a1a      	ldr	r2, [r3, #32]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	69db      	ldr	r3, [r3, #28]
 8005e00:	431a      	orrs	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	431a      	orrs	r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	430a      	orrs	r2, r1
 8005e0e:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	22ff      	movs	r2, #255	@ 0xff
 8005e16:	625a      	str	r2, [r3, #36]	@ 0x24
 8005e18:	e001      	b.n	8005e1e <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005e1e:	7bfb      	ldrb	r3, [r7, #15]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d103      	bne.n	8005e2c <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
	...

08005e38 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a0d      	ldr	r2, [pc, #52]	@ (8005e7c <HAL_RTC_WaitForSynchro+0x44>)
 8005e46:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005e48:	f7fc faae 	bl	80023a8 <HAL_GetTick>
 8005e4c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8005e4e:	e009      	b.n	8005e64 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005e50:	f7fc faaa 	bl	80023a8 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e5e:	d901      	bls.n	8005e64 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e007      	b.n	8005e74 <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	f003 0320 	and.w	r3, r3, #32
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0ee      	beq.n	8005e50 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	0001005f 	.word	0x0001005f

08005e80 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d123      	bne.n	8005ee2 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68da      	ldr	r2, [r3, #12]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005ea8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005eaa:	f7fc fa7d 	bl	80023a8 <HAL_GetTick>
 8005eae:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005eb0:	e00d      	b.n	8005ece <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005eb2:	f7fc fa79 	bl	80023a8 <HAL_GetTick>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	1ad3      	subs	r3, r2, r3
 8005ebc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ec0:	d905      	bls.n	8005ece <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2203      	movs	r2, #3
 8005eca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d102      	bne.n	8005ee2 <RTC_EnterInitMode+0x62>
 8005edc:	7bfb      	ldrb	r3, [r7, #15]
 8005ede:	2b03      	cmp	r3, #3
 8005ee0:	d1e7      	bne.n	8005eb2 <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68da      	ldr	r2, [r3, #12]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f06:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	f003 0320 	and.w	r3, r3, #32
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d10c      	bne.n	8005f30 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f7ff ff8e 	bl	8005e38 <HAL_RTC_WaitForSynchro>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d022      	beq.n	8005f68 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2203      	movs	r2, #3
 8005f26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	73fb      	strb	r3, [r7, #15]
 8005f2e:	e01b      	b.n	8005f68 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699a      	ldr	r2, [r3, #24]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f022 0220 	bic.w	r2, r2, #32
 8005f3e:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f7ff ff79 	bl	8005e38 <HAL_RTC_WaitForSynchro>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d005      	beq.n	8005f58 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2203      	movs	r2, #3
 8005f50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	699a      	ldr	r2, [r3, #24]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f042 0220 	orr.w	r2, r2, #32
 8005f66:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}

08005f72 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b082      	sub	sp, #8
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d101      	bne.n	8005f84 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e042      	b.n	800600a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d106      	bne.n	8005f9c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f7fc f89e 	bl	80020d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2224      	movs	r2, #36	@ 0x24
 8005fa0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f022 0201 	bic.w	r2, r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d002      	beq.n	8005fc2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 fcc1 	bl	8006944 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 f9f2 	bl	80063ac <UART_SetConfig>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d101      	bne.n	8005fd2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e01b      	b.n	800600a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	685a      	ldr	r2, [r3, #4]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fe0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ff0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f042 0201 	orr.w	r2, r2, #1
 8006000:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 fd40 	bl	8006a88 <UART_CheckIdleState>
 8006008:	4603      	mov	r3, r0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b08a      	sub	sp, #40	@ 0x28
 8006016:	af02      	add	r7, sp, #8
 8006018:	60f8      	str	r0, [r7, #12]
 800601a:	60b9      	str	r1, [r7, #8]
 800601c:	603b      	str	r3, [r7, #0]
 800601e:	4613      	mov	r3, r2
 8006020:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006028:	2b20      	cmp	r3, #32
 800602a:	d17b      	bne.n	8006124 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d002      	beq.n	8006038 <HAL_UART_Transmit+0x26>
 8006032:	88fb      	ldrh	r3, [r7, #6]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d101      	bne.n	800603c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e074      	b.n	8006126 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2221      	movs	r2, #33	@ 0x21
 8006048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800604c:	f7fc f9ac 	bl	80023a8 <HAL_GetTick>
 8006050:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	88fa      	ldrh	r2, [r7, #6]
 8006056:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	88fa      	ldrh	r2, [r7, #6]
 800605e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800606a:	d108      	bne.n	800607e <HAL_UART_Transmit+0x6c>
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d104      	bne.n	800607e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006074:	2300      	movs	r3, #0
 8006076:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	61bb      	str	r3, [r7, #24]
 800607c:	e003      	b.n	8006086 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006082:	2300      	movs	r3, #0
 8006084:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006086:	e030      	b.n	80060ea <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	9300      	str	r3, [sp, #0]
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	2200      	movs	r2, #0
 8006090:	2180      	movs	r1, #128	@ 0x80
 8006092:	68f8      	ldr	r0, [r7, #12]
 8006094:	f000 fda2 	bl	8006bdc <UART_WaitOnFlagUntilTimeout>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d005      	beq.n	80060aa <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2220      	movs	r2, #32
 80060a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80060a6:	2303      	movs	r3, #3
 80060a8:	e03d      	b.n	8006126 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d10b      	bne.n	80060c8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	881b      	ldrh	r3, [r3, #0]
 80060b4:	461a      	mov	r2, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	3302      	adds	r3, #2
 80060c4:	61bb      	str	r3, [r7, #24]
 80060c6:	e007      	b.n	80060d8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	781a      	ldrb	r2, [r3, #0]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	3301      	adds	r3, #1
 80060d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060de:	b29b      	uxth	r3, r3
 80060e0:	3b01      	subs	r3, #1
 80060e2:	b29a      	uxth	r2, r3
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d1c8      	bne.n	8006088 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	9300      	str	r3, [sp, #0]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	2200      	movs	r2, #0
 80060fe:	2140      	movs	r1, #64	@ 0x40
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 fd6b 	bl	8006bdc <UART_WaitOnFlagUntilTimeout>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d005      	beq.n	8006118 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2220      	movs	r2, #32
 8006110:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e006      	b.n	8006126 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2220      	movs	r2, #32
 800611c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006120:	2300      	movs	r3, #0
 8006122:	e000      	b.n	8006126 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006124:	2302      	movs	r3, #2
  }
}
 8006126:	4618      	mov	r0, r3
 8006128:	3720      	adds	r7, #32
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}

0800612e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	b08a      	sub	sp, #40	@ 0x28
 8006132:	af02      	add	r7, sp, #8
 8006134:	60f8      	str	r0, [r7, #12]
 8006136:	60b9      	str	r1, [r7, #8]
 8006138:	603b      	str	r3, [r7, #0]
 800613a:	4613      	mov	r3, r2
 800613c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006144:	2b20      	cmp	r3, #32
 8006146:	f040 80b5 	bne.w	80062b4 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d002      	beq.n	8006156 <HAL_UART_Receive+0x28>
 8006150:	88fb      	ldrh	r3, [r7, #6]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e0ad      	b.n	80062b6 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2222      	movs	r2, #34	@ 0x22
 8006166:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006170:	f7fc f91a 	bl	80023a8 <HAL_GetTick>
 8006174:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	88fa      	ldrh	r2, [r7, #6]
 800617a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	88fa      	ldrh	r2, [r7, #6]
 8006182:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800618e:	d10e      	bne.n	80061ae <HAL_UART_Receive+0x80>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d105      	bne.n	80061a4 <HAL_UART_Receive+0x76>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800619e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80061a2:	e02d      	b.n	8006200 <HAL_UART_Receive+0xd2>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	22ff      	movs	r2, #255	@ 0xff
 80061a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80061ac:	e028      	b.n	8006200 <HAL_UART_Receive+0xd2>
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10d      	bne.n	80061d2 <HAL_UART_Receive+0xa4>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d104      	bne.n	80061c8 <HAL_UART_Receive+0x9a>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	22ff      	movs	r2, #255	@ 0xff
 80061c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80061c6:	e01b      	b.n	8006200 <HAL_UART_Receive+0xd2>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	227f      	movs	r2, #127	@ 0x7f
 80061cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80061d0:	e016      	b.n	8006200 <HAL_UART_Receive+0xd2>
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061da:	d10d      	bne.n	80061f8 <HAL_UART_Receive+0xca>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d104      	bne.n	80061ee <HAL_UART_Receive+0xc0>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	227f      	movs	r2, #127	@ 0x7f
 80061e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80061ec:	e008      	b.n	8006200 <HAL_UART_Receive+0xd2>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	223f      	movs	r2, #63	@ 0x3f
 80061f2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80061f6:	e003      	b.n	8006200 <HAL_UART_Receive+0xd2>
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006206:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006210:	d108      	bne.n	8006224 <HAL_UART_Receive+0xf6>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d104      	bne.n	8006224 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800621a:	2300      	movs	r3, #0
 800621c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	61bb      	str	r3, [r7, #24]
 8006222:	e003      	b.n	800622c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006228:	2300      	movs	r3, #0
 800622a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800622c:	e036      	b.n	800629c <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	2200      	movs	r2, #0
 8006236:	2120      	movs	r1, #32
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 fccf 	bl	8006bdc <UART_WaitOnFlagUntilTimeout>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d005      	beq.n	8006250 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2220      	movs	r2, #32
 8006248:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e032      	b.n	80062b6 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10c      	bne.n	8006270 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625c:	b29a      	uxth	r2, r3
 800625e:	8a7b      	ldrh	r3, [r7, #18]
 8006260:	4013      	ands	r3, r2
 8006262:	b29a      	uxth	r2, r3
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	3302      	adds	r3, #2
 800626c:	61bb      	str	r3, [r7, #24]
 800626e:	e00c      	b.n	800628a <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006276:	b2da      	uxtb	r2, r3
 8006278:	8a7b      	ldrh	r3, [r7, #18]
 800627a:	b2db      	uxtb	r3, r3
 800627c:	4013      	ands	r3, r2
 800627e:	b2da      	uxtb	r2, r3
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	3301      	adds	r3, #1
 8006288:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006290:	b29b      	uxth	r3, r3
 8006292:	3b01      	subs	r3, #1
 8006294:	b29a      	uxth	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1c2      	bne.n	800622e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2220      	movs	r2, #32
 80062ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 80062b0:	2300      	movs	r3, #0
 80062b2:	e000      	b.n	80062b6 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80062b4:	2302      	movs	r3, #2
  }
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3720      	adds	r7, #32
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b08a      	sub	sp, #40	@ 0x28
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	4613      	mov	r3, r2
 80062cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062d4:	2b20      	cmp	r3, #32
 80062d6:	d137      	bne.n	8006348 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d002      	beq.n	80062e4 <HAL_UART_Receive_DMA+0x24>
 80062de:	88fb      	ldrh	r3, [r7, #6]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d101      	bne.n	80062e8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e030      	b.n	800634a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a18      	ldr	r2, [pc, #96]	@ (8006354 <HAL_UART_Receive_DMA+0x94>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d01f      	beq.n	8006338 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006302:	2b00      	cmp	r3, #0
 8006304:	d018      	beq.n	8006338 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	e853 3f00 	ldrex	r3, [r3]
 8006312:	613b      	str	r3, [r7, #16]
   return(result);
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800631a:	627b      	str	r3, [r7, #36]	@ 0x24
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	461a      	mov	r2, r3
 8006322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006324:	623b      	str	r3, [r7, #32]
 8006326:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006328:	69f9      	ldr	r1, [r7, #28]
 800632a:	6a3a      	ldr	r2, [r7, #32]
 800632c:	e841 2300 	strex	r3, r2, [r1]
 8006330:	61bb      	str	r3, [r7, #24]
   return(result);
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1e6      	bne.n	8006306 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006338:	88fb      	ldrh	r3, [r7, #6]
 800633a:	461a      	mov	r2, r3
 800633c:	68b9      	ldr	r1, [r7, #8]
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f000 fcba 	bl	8006cb8 <UART_Start_Receive_DMA>
 8006344:	4603      	mov	r3, r0
 8006346:	e000      	b.n	800634a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006348:	2302      	movs	r3, #2
  }
}
 800634a:	4618      	mov	r0, r3
 800634c:	3728      	adds	r7, #40	@ 0x28
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	40008000 	.word	0x40008000

08006358 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	460b      	mov	r3, r1
 800639e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063a0:	bf00      	nop
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr

080063ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063b0:	b08c      	sub	sp, #48	@ 0x30
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80063b6:	2300      	movs	r3, #0
 80063b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	689a      	ldr	r2, [r3, #8]
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	431a      	orrs	r2, r3
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	695b      	ldr	r3, [r3, #20]
 80063ca:	431a      	orrs	r2, r3
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	69db      	ldr	r3, [r3, #28]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	4bab      	ldr	r3, [pc, #684]	@ (8006688 <UART_SetConfig+0x2dc>)
 80063dc:	4013      	ands	r3, r2
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	6812      	ldr	r2, [r2, #0]
 80063e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063e4:	430b      	orrs	r3, r1
 80063e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	68da      	ldr	r2, [r3, #12]
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4aa0      	ldr	r2, [pc, #640]	@ (800668c <UART_SetConfig+0x2e0>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d004      	beq.n	8006418 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	6a1b      	ldr	r3, [r3, #32]
 8006412:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006414:	4313      	orrs	r3, r2
 8006416:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006422:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	6812      	ldr	r2, [r2, #0]
 800642a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800642c:	430b      	orrs	r3, r1
 800642e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006436:	f023 010f 	bic.w	r1, r3, #15
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	430a      	orrs	r2, r1
 8006444:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a91      	ldr	r2, [pc, #580]	@ (8006690 <UART_SetConfig+0x2e4>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d125      	bne.n	800649c <UART_SetConfig+0xf0>
 8006450:	4b90      	ldr	r3, [pc, #576]	@ (8006694 <UART_SetConfig+0x2e8>)
 8006452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	2b03      	cmp	r3, #3
 800645c:	d81a      	bhi.n	8006494 <UART_SetConfig+0xe8>
 800645e:	a201      	add	r2, pc, #4	@ (adr r2, 8006464 <UART_SetConfig+0xb8>)
 8006460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006464:	08006475 	.word	0x08006475
 8006468:	08006485 	.word	0x08006485
 800646c:	0800647d 	.word	0x0800647d
 8006470:	0800648d 	.word	0x0800648d
 8006474:	2301      	movs	r3, #1
 8006476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800647a:	e0d6      	b.n	800662a <UART_SetConfig+0x27e>
 800647c:	2302      	movs	r3, #2
 800647e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006482:	e0d2      	b.n	800662a <UART_SetConfig+0x27e>
 8006484:	2304      	movs	r3, #4
 8006486:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800648a:	e0ce      	b.n	800662a <UART_SetConfig+0x27e>
 800648c:	2308      	movs	r3, #8
 800648e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006492:	e0ca      	b.n	800662a <UART_SetConfig+0x27e>
 8006494:	2310      	movs	r3, #16
 8006496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800649a:	e0c6      	b.n	800662a <UART_SetConfig+0x27e>
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a7d      	ldr	r2, [pc, #500]	@ (8006698 <UART_SetConfig+0x2ec>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d138      	bne.n	8006518 <UART_SetConfig+0x16c>
 80064a6:	4b7b      	ldr	r3, [pc, #492]	@ (8006694 <UART_SetConfig+0x2e8>)
 80064a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ac:	f003 030c 	and.w	r3, r3, #12
 80064b0:	2b0c      	cmp	r3, #12
 80064b2:	d82d      	bhi.n	8006510 <UART_SetConfig+0x164>
 80064b4:	a201      	add	r2, pc, #4	@ (adr r2, 80064bc <UART_SetConfig+0x110>)
 80064b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ba:	bf00      	nop
 80064bc:	080064f1 	.word	0x080064f1
 80064c0:	08006511 	.word	0x08006511
 80064c4:	08006511 	.word	0x08006511
 80064c8:	08006511 	.word	0x08006511
 80064cc:	08006501 	.word	0x08006501
 80064d0:	08006511 	.word	0x08006511
 80064d4:	08006511 	.word	0x08006511
 80064d8:	08006511 	.word	0x08006511
 80064dc:	080064f9 	.word	0x080064f9
 80064e0:	08006511 	.word	0x08006511
 80064e4:	08006511 	.word	0x08006511
 80064e8:	08006511 	.word	0x08006511
 80064ec:	08006509 	.word	0x08006509
 80064f0:	2300      	movs	r3, #0
 80064f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064f6:	e098      	b.n	800662a <UART_SetConfig+0x27e>
 80064f8:	2302      	movs	r3, #2
 80064fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064fe:	e094      	b.n	800662a <UART_SetConfig+0x27e>
 8006500:	2304      	movs	r3, #4
 8006502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006506:	e090      	b.n	800662a <UART_SetConfig+0x27e>
 8006508:	2308      	movs	r3, #8
 800650a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800650e:	e08c      	b.n	800662a <UART_SetConfig+0x27e>
 8006510:	2310      	movs	r3, #16
 8006512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006516:	e088      	b.n	800662a <UART_SetConfig+0x27e>
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a5f      	ldr	r2, [pc, #380]	@ (800669c <UART_SetConfig+0x2f0>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d125      	bne.n	800656e <UART_SetConfig+0x1c2>
 8006522:	4b5c      	ldr	r3, [pc, #368]	@ (8006694 <UART_SetConfig+0x2e8>)
 8006524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006528:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800652c:	2b30      	cmp	r3, #48	@ 0x30
 800652e:	d016      	beq.n	800655e <UART_SetConfig+0x1b2>
 8006530:	2b30      	cmp	r3, #48	@ 0x30
 8006532:	d818      	bhi.n	8006566 <UART_SetConfig+0x1ba>
 8006534:	2b20      	cmp	r3, #32
 8006536:	d00a      	beq.n	800654e <UART_SetConfig+0x1a2>
 8006538:	2b20      	cmp	r3, #32
 800653a:	d814      	bhi.n	8006566 <UART_SetConfig+0x1ba>
 800653c:	2b00      	cmp	r3, #0
 800653e:	d002      	beq.n	8006546 <UART_SetConfig+0x19a>
 8006540:	2b10      	cmp	r3, #16
 8006542:	d008      	beq.n	8006556 <UART_SetConfig+0x1aa>
 8006544:	e00f      	b.n	8006566 <UART_SetConfig+0x1ba>
 8006546:	2300      	movs	r3, #0
 8006548:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800654c:	e06d      	b.n	800662a <UART_SetConfig+0x27e>
 800654e:	2302      	movs	r3, #2
 8006550:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006554:	e069      	b.n	800662a <UART_SetConfig+0x27e>
 8006556:	2304      	movs	r3, #4
 8006558:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800655c:	e065      	b.n	800662a <UART_SetConfig+0x27e>
 800655e:	2308      	movs	r3, #8
 8006560:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006564:	e061      	b.n	800662a <UART_SetConfig+0x27e>
 8006566:	2310      	movs	r3, #16
 8006568:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800656c:	e05d      	b.n	800662a <UART_SetConfig+0x27e>
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a4b      	ldr	r2, [pc, #300]	@ (80066a0 <UART_SetConfig+0x2f4>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d125      	bne.n	80065c4 <UART_SetConfig+0x218>
 8006578:	4b46      	ldr	r3, [pc, #280]	@ (8006694 <UART_SetConfig+0x2e8>)
 800657a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800657e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006582:	2bc0      	cmp	r3, #192	@ 0xc0
 8006584:	d016      	beq.n	80065b4 <UART_SetConfig+0x208>
 8006586:	2bc0      	cmp	r3, #192	@ 0xc0
 8006588:	d818      	bhi.n	80065bc <UART_SetConfig+0x210>
 800658a:	2b80      	cmp	r3, #128	@ 0x80
 800658c:	d00a      	beq.n	80065a4 <UART_SetConfig+0x1f8>
 800658e:	2b80      	cmp	r3, #128	@ 0x80
 8006590:	d814      	bhi.n	80065bc <UART_SetConfig+0x210>
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <UART_SetConfig+0x1f0>
 8006596:	2b40      	cmp	r3, #64	@ 0x40
 8006598:	d008      	beq.n	80065ac <UART_SetConfig+0x200>
 800659a:	e00f      	b.n	80065bc <UART_SetConfig+0x210>
 800659c:	2300      	movs	r3, #0
 800659e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065a2:	e042      	b.n	800662a <UART_SetConfig+0x27e>
 80065a4:	2302      	movs	r3, #2
 80065a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065aa:	e03e      	b.n	800662a <UART_SetConfig+0x27e>
 80065ac:	2304      	movs	r3, #4
 80065ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065b2:	e03a      	b.n	800662a <UART_SetConfig+0x27e>
 80065b4:	2308      	movs	r3, #8
 80065b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065ba:	e036      	b.n	800662a <UART_SetConfig+0x27e>
 80065bc:	2310      	movs	r3, #16
 80065be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80065c2:	e032      	b.n	800662a <UART_SetConfig+0x27e>
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a30      	ldr	r2, [pc, #192]	@ (800668c <UART_SetConfig+0x2e0>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d12a      	bne.n	8006624 <UART_SetConfig+0x278>
 80065ce:	4b31      	ldr	r3, [pc, #196]	@ (8006694 <UART_SetConfig+0x2e8>)
 80065d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80065d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065dc:	d01a      	beq.n	8006614 <UART_SetConfig+0x268>
 80065de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065e2:	d81b      	bhi.n	800661c <UART_SetConfig+0x270>
 80065e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065e8:	d00c      	beq.n	8006604 <UART_SetConfig+0x258>
 80065ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065ee:	d815      	bhi.n	800661c <UART_SetConfig+0x270>
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d003      	beq.n	80065fc <UART_SetConfig+0x250>
 80065f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065f8:	d008      	beq.n	800660c <UART_SetConfig+0x260>
 80065fa:	e00f      	b.n	800661c <UART_SetConfig+0x270>
 80065fc:	2300      	movs	r3, #0
 80065fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006602:	e012      	b.n	800662a <UART_SetConfig+0x27e>
 8006604:	2302      	movs	r3, #2
 8006606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800660a:	e00e      	b.n	800662a <UART_SetConfig+0x27e>
 800660c:	2304      	movs	r3, #4
 800660e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006612:	e00a      	b.n	800662a <UART_SetConfig+0x27e>
 8006614:	2308      	movs	r3, #8
 8006616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800661a:	e006      	b.n	800662a <UART_SetConfig+0x27e>
 800661c:	2310      	movs	r3, #16
 800661e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006622:	e002      	b.n	800662a <UART_SetConfig+0x27e>
 8006624:	2310      	movs	r3, #16
 8006626:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a17      	ldr	r2, [pc, #92]	@ (800668c <UART_SetConfig+0x2e0>)
 8006630:	4293      	cmp	r3, r2
 8006632:	f040 80a8 	bne.w	8006786 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006636:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800663a:	2b08      	cmp	r3, #8
 800663c:	d834      	bhi.n	80066a8 <UART_SetConfig+0x2fc>
 800663e:	a201      	add	r2, pc, #4	@ (adr r2, 8006644 <UART_SetConfig+0x298>)
 8006640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006644:	08006669 	.word	0x08006669
 8006648:	080066a9 	.word	0x080066a9
 800664c:	08006671 	.word	0x08006671
 8006650:	080066a9 	.word	0x080066a9
 8006654:	08006677 	.word	0x08006677
 8006658:	080066a9 	.word	0x080066a9
 800665c:	080066a9 	.word	0x080066a9
 8006660:	080066a9 	.word	0x080066a9
 8006664:	0800667f 	.word	0x0800667f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006668:	f7ff f904 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 800666c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800666e:	e021      	b.n	80066b4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006670:	4b0c      	ldr	r3, [pc, #48]	@ (80066a4 <UART_SetConfig+0x2f8>)
 8006672:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006674:	e01e      	b.n	80066b4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006676:	f7ff f88f 	bl	8005798 <HAL_RCC_GetSysClockFreq>
 800667a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800667c:	e01a      	b.n	80066b4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800667e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006682:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006684:	e016      	b.n	80066b4 <UART_SetConfig+0x308>
 8006686:	bf00      	nop
 8006688:	cfff69f3 	.word	0xcfff69f3
 800668c:	40008000 	.word	0x40008000
 8006690:	40013800 	.word	0x40013800
 8006694:	40021000 	.word	0x40021000
 8006698:	40004400 	.word	0x40004400
 800669c:	40004800 	.word	0x40004800
 80066a0:	40004c00 	.word	0x40004c00
 80066a4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80066a8:	2300      	movs	r3, #0
 80066aa:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80066b2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80066b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 812a 	beq.w	8006910 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c0:	4a9e      	ldr	r2, [pc, #632]	@ (800693c <UART_SetConfig+0x590>)
 80066c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066c6:	461a      	mov	r2, r3
 80066c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80066ce:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	4613      	mov	r3, r2
 80066d6:	005b      	lsls	r3, r3, #1
 80066d8:	4413      	add	r3, r2
 80066da:	69ba      	ldr	r2, [r7, #24]
 80066dc:	429a      	cmp	r2, r3
 80066de:	d305      	bcc.n	80066ec <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80066e6:	69ba      	ldr	r2, [r7, #24]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d903      	bls.n	80066f4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80066f2:	e10d      	b.n	8006910 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f6:	2200      	movs	r2, #0
 80066f8:	60bb      	str	r3, [r7, #8]
 80066fa:	60fa      	str	r2, [r7, #12]
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006700:	4a8e      	ldr	r2, [pc, #568]	@ (800693c <UART_SetConfig+0x590>)
 8006702:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006706:	b29b      	uxth	r3, r3
 8006708:	2200      	movs	r2, #0
 800670a:	603b      	str	r3, [r7, #0]
 800670c:	607a      	str	r2, [r7, #4]
 800670e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006712:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006716:	f7fa f99d 	bl	8000a54 <__aeabi_uldivmod>
 800671a:	4602      	mov	r2, r0
 800671c:	460b      	mov	r3, r1
 800671e:	4610      	mov	r0, r2
 8006720:	4619      	mov	r1, r3
 8006722:	f04f 0200 	mov.w	r2, #0
 8006726:	f04f 0300 	mov.w	r3, #0
 800672a:	020b      	lsls	r3, r1, #8
 800672c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006730:	0202      	lsls	r2, r0, #8
 8006732:	6979      	ldr	r1, [r7, #20]
 8006734:	6849      	ldr	r1, [r1, #4]
 8006736:	0849      	lsrs	r1, r1, #1
 8006738:	2000      	movs	r0, #0
 800673a:	460c      	mov	r4, r1
 800673c:	4605      	mov	r5, r0
 800673e:	eb12 0804 	adds.w	r8, r2, r4
 8006742:	eb43 0905 	adc.w	r9, r3, r5
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	469a      	mov	sl, r3
 800674e:	4693      	mov	fp, r2
 8006750:	4652      	mov	r2, sl
 8006752:	465b      	mov	r3, fp
 8006754:	4640      	mov	r0, r8
 8006756:	4649      	mov	r1, r9
 8006758:	f7fa f97c 	bl	8000a54 <__aeabi_uldivmod>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	4613      	mov	r3, r2
 8006762:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800676a:	d308      	bcc.n	800677e <UART_SetConfig+0x3d2>
 800676c:	6a3b      	ldr	r3, [r7, #32]
 800676e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006772:	d204      	bcs.n	800677e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	6a3a      	ldr	r2, [r7, #32]
 800677a:	60da      	str	r2, [r3, #12]
 800677c:	e0c8      	b.n	8006910 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006784:	e0c4      	b.n	8006910 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800678e:	d167      	bne.n	8006860 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006790:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006794:	2b08      	cmp	r3, #8
 8006796:	d828      	bhi.n	80067ea <UART_SetConfig+0x43e>
 8006798:	a201      	add	r2, pc, #4	@ (adr r2, 80067a0 <UART_SetConfig+0x3f4>)
 800679a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800679e:	bf00      	nop
 80067a0:	080067c5 	.word	0x080067c5
 80067a4:	080067cd 	.word	0x080067cd
 80067a8:	080067d5 	.word	0x080067d5
 80067ac:	080067eb 	.word	0x080067eb
 80067b0:	080067db 	.word	0x080067db
 80067b4:	080067eb 	.word	0x080067eb
 80067b8:	080067eb 	.word	0x080067eb
 80067bc:	080067eb 	.word	0x080067eb
 80067c0:	080067e3 	.word	0x080067e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067c4:	f7ff f856 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 80067c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067ca:	e014      	b.n	80067f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067cc:	f7ff f868 	bl	80058a0 <HAL_RCC_GetPCLK2Freq>
 80067d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067d2:	e010      	b.n	80067f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067d4:	4b5a      	ldr	r3, [pc, #360]	@ (8006940 <UART_SetConfig+0x594>)
 80067d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80067d8:	e00d      	b.n	80067f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067da:	f7fe ffdd 	bl	8005798 <HAL_RCC_GetSysClockFreq>
 80067de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067e0:	e009      	b.n	80067f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80067e8:	e005      	b.n	80067f6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80067ea:	2300      	movs	r3, #0
 80067ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80067f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80067f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 8089 	beq.w	8006910 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006802:	4a4e      	ldr	r2, [pc, #312]	@ (800693c <UART_SetConfig+0x590>)
 8006804:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006808:	461a      	mov	r2, r3
 800680a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006810:	005a      	lsls	r2, r3, #1
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	085b      	lsrs	r3, r3, #1
 8006818:	441a      	add	r2, r3
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006822:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006824:	6a3b      	ldr	r3, [r7, #32]
 8006826:	2b0f      	cmp	r3, #15
 8006828:	d916      	bls.n	8006858 <UART_SetConfig+0x4ac>
 800682a:	6a3b      	ldr	r3, [r7, #32]
 800682c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006830:	d212      	bcs.n	8006858 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006832:	6a3b      	ldr	r3, [r7, #32]
 8006834:	b29b      	uxth	r3, r3
 8006836:	f023 030f 	bic.w	r3, r3, #15
 800683a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800683c:	6a3b      	ldr	r3, [r7, #32]
 800683e:	085b      	lsrs	r3, r3, #1
 8006840:	b29b      	uxth	r3, r3
 8006842:	f003 0307 	and.w	r3, r3, #7
 8006846:	b29a      	uxth	r2, r3
 8006848:	8bfb      	ldrh	r3, [r7, #30]
 800684a:	4313      	orrs	r3, r2
 800684c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	8bfa      	ldrh	r2, [r7, #30]
 8006854:	60da      	str	r2, [r3, #12]
 8006856:	e05b      	b.n	8006910 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800685e:	e057      	b.n	8006910 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006860:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006864:	2b08      	cmp	r3, #8
 8006866:	d828      	bhi.n	80068ba <UART_SetConfig+0x50e>
 8006868:	a201      	add	r2, pc, #4	@ (adr r2, 8006870 <UART_SetConfig+0x4c4>)
 800686a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800686e:	bf00      	nop
 8006870:	08006895 	.word	0x08006895
 8006874:	0800689d 	.word	0x0800689d
 8006878:	080068a5 	.word	0x080068a5
 800687c:	080068bb 	.word	0x080068bb
 8006880:	080068ab 	.word	0x080068ab
 8006884:	080068bb 	.word	0x080068bb
 8006888:	080068bb 	.word	0x080068bb
 800688c:	080068bb 	.word	0x080068bb
 8006890:	080068b3 	.word	0x080068b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006894:	f7fe ffee 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 8006898:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800689a:	e014      	b.n	80068c6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800689c:	f7ff f800 	bl	80058a0 <HAL_RCC_GetPCLK2Freq>
 80068a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80068a2:	e010      	b.n	80068c6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068a4:	4b26      	ldr	r3, [pc, #152]	@ (8006940 <UART_SetConfig+0x594>)
 80068a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80068a8:	e00d      	b.n	80068c6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068aa:	f7fe ff75 	bl	8005798 <HAL_RCC_GetSysClockFreq>
 80068ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80068b0:	e009      	b.n	80068c6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80068b8:	e005      	b.n	80068c6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80068ba:	2300      	movs	r3, #0
 80068bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80068c4:	bf00      	nop
    }

    if (pclk != 0U)
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d021      	beq.n	8006910 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d0:	4a1a      	ldr	r2, [pc, #104]	@ (800693c <UART_SetConfig+0x590>)
 80068d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068d6:	461a      	mov	r2, r3
 80068d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068da:	fbb3 f2f2 	udiv	r2, r3, r2
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	085b      	lsrs	r3, r3, #1
 80068e4:	441a      	add	r2, r3
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068f0:	6a3b      	ldr	r3, [r7, #32]
 80068f2:	2b0f      	cmp	r3, #15
 80068f4:	d909      	bls.n	800690a <UART_SetConfig+0x55e>
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068fc:	d205      	bcs.n	800690a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068fe:	6a3b      	ldr	r3, [r7, #32]
 8006900:	b29a      	uxth	r2, r3
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	60da      	str	r2, [r3, #12]
 8006908:	e002      	b.n	8006910 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	2201      	movs	r2, #1
 8006914:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	2201      	movs	r2, #1
 800691c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	2200      	movs	r2, #0
 8006924:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2200      	movs	r2, #0
 800692a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800692c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006930:	4618      	mov	r0, r3
 8006932:	3730      	adds	r7, #48	@ 0x30
 8006934:	46bd      	mov	sp, r7
 8006936:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800693a:	bf00      	nop
 800693c:	08007428 	.word	0x08007428
 8006940:	00f42400 	.word	0x00f42400

08006944 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006950:	f003 0308 	and.w	r3, r3, #8
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00a      	beq.n	800696e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	430a      	orrs	r2, r1
 800696c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006972:	f003 0301 	and.w	r3, r3, #1
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00a      	beq.n	8006990 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	430a      	orrs	r2, r1
 800698e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006994:	f003 0302 	and.w	r3, r3, #2
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00a      	beq.n	80069b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	430a      	orrs	r2, r1
 80069b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b6:	f003 0304 	and.w	r3, r3, #4
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00a      	beq.n	80069d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d8:	f003 0310 	and.w	r3, r3, #16
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00a      	beq.n	80069f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	430a      	orrs	r2, r1
 80069f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069fa:	f003 0320 	and.w	r3, r3, #32
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00a      	beq.n	8006a18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d01a      	beq.n	8006a5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	430a      	orrs	r2, r1
 8006a38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a42:	d10a      	bne.n	8006a5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	430a      	orrs	r2, r1
 8006a58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00a      	beq.n	8006a7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	430a      	orrs	r2, r1
 8006a7a:	605a      	str	r2, [r3, #4]
  }
}
 8006a7c:	bf00      	nop
 8006a7e:	370c      	adds	r7, #12
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b098      	sub	sp, #96	@ 0x60
 8006a8c:	af02      	add	r7, sp, #8
 8006a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a98:	f7fb fc86 	bl	80023a8 <HAL_GetTick>
 8006a9c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0308 	and.w	r3, r3, #8
 8006aa8:	2b08      	cmp	r3, #8
 8006aaa:	d12f      	bne.n	8006b0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006aac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ab0:	9300      	str	r3, [sp, #0]
 8006ab2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 f88e 	bl	8006bdc <UART_WaitOnFlagUntilTimeout>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d022      	beq.n	8006b0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ace:	e853 3f00 	ldrex	r3, [r3]
 8006ad2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ada:	653b      	str	r3, [r7, #80]	@ 0x50
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ae4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ae6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006aea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006aec:	e841 2300 	strex	r3, r2, [r1]
 8006af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1e6      	bne.n	8006ac6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2220      	movs	r2, #32
 8006afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	e063      	b.n	8006bd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0304 	and.w	r3, r3, #4
 8006b16:	2b04      	cmp	r3, #4
 8006b18:	d149      	bne.n	8006bae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b1a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b1e:	9300      	str	r3, [sp, #0]
 8006b20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b22:	2200      	movs	r2, #0
 8006b24:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 f857 	bl	8006bdc <UART_WaitOnFlagUntilTimeout>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d03c      	beq.n	8006bae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3c:	e853 3f00 	ldrex	r3, [r3]
 8006b40:	623b      	str	r3, [r7, #32]
   return(result);
 8006b42:	6a3b      	ldr	r3, [r7, #32]
 8006b44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	461a      	mov	r2, r3
 8006b50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b52:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b54:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e6      	bne.n	8006b34 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3308      	adds	r3, #8
 8006b6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	e853 3f00 	ldrex	r3, [r3]
 8006b74:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f023 0301 	bic.w	r3, r3, #1
 8006b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	3308      	adds	r3, #8
 8006b84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b86:	61fa      	str	r2, [r7, #28]
 8006b88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8a:	69b9      	ldr	r1, [r7, #24]
 8006b8c:	69fa      	ldr	r2, [r7, #28]
 8006b8e:	e841 2300 	strex	r3, r2, [r1]
 8006b92:	617b      	str	r3, [r7, #20]
   return(result);
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1e5      	bne.n	8006b66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e012      	b.n	8006bd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2220      	movs	r2, #32
 8006bba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3758      	adds	r7, #88	@ 0x58
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	603b      	str	r3, [r7, #0]
 8006be8:	4613      	mov	r3, r2
 8006bea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bec:	e04f      	b.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf4:	d04b      	beq.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bf6:	f7fb fbd7 	bl	80023a8 <HAL_GetTick>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	69ba      	ldr	r2, [r7, #24]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d302      	bcc.n	8006c0c <UART_WaitOnFlagUntilTimeout+0x30>
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	e04e      	b.n	8006cae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f003 0304 	and.w	r3, r3, #4
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d037      	beq.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	2b80      	cmp	r3, #128	@ 0x80
 8006c22:	d034      	beq.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	2b40      	cmp	r3, #64	@ 0x40
 8006c28:	d031      	beq.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	69db      	ldr	r3, [r3, #28]
 8006c30:	f003 0308 	and.w	r3, r3, #8
 8006c34:	2b08      	cmp	r3, #8
 8006c36:	d110      	bne.n	8006c5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2208      	movs	r2, #8
 8006c3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 f920 	bl	8006e86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2208      	movs	r2, #8
 8006c4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e029      	b.n	8006cae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	69db      	ldr	r3, [r3, #28]
 8006c60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c68:	d111      	bne.n	8006c8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f000 f906 	bl	8006e86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e00f      	b.n	8006cae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	69da      	ldr	r2, [r3, #28]
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	4013      	ands	r3, r2
 8006c98:	68ba      	ldr	r2, [r7, #8]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	bf0c      	ite	eq
 8006c9e:	2301      	moveq	r3, #1
 8006ca0:	2300      	movne	r3, #0
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	79fb      	ldrb	r3, [r7, #7]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d0a0      	beq.n	8006bee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
	...

08006cb8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b096      	sub	sp, #88	@ 0x58
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	4613      	mov	r3, r2
 8006cc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	88fa      	ldrh	r2, [r7, #6]
 8006cd0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2222      	movs	r2, #34	@ 0x22
 8006ce0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d02d      	beq.n	8006d4a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cf4:	4a40      	ldr	r2, [pc, #256]	@ (8006df8 <UART_Start_Receive_DMA+0x140>)
 8006cf6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cfe:	4a3f      	ldr	r2, [pc, #252]	@ (8006dfc <UART_Start_Receive_DMA+0x144>)
 8006d00:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d08:	4a3d      	ldr	r2, [pc, #244]	@ (8006e00 <UART_Start_Receive_DMA+0x148>)
 8006d0a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d12:	2200      	movs	r2, #0
 8006d14:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	3324      	adds	r3, #36	@ 0x24
 8006d22:	4619      	mov	r1, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d28:	461a      	mov	r2, r3
 8006d2a:	88fb      	ldrh	r3, [r7, #6]
 8006d2c:	f7fc fe46 	bl	80039bc <HAL_DMA_Start_IT>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d009      	beq.n	8006d4a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2210      	movs	r2, #16
 8006d3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e051      	b.n	8006dee <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d018      	beq.n	8006d84 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d5a:	e853 3f00 	ldrex	r3, [r3]
 8006d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d66:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d72:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d74:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006d76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d78:	e841 2300 	strex	r3, r2, [r1]
 8006d7c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e6      	bne.n	8006d52 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	3308      	adds	r3, #8
 8006d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d8e:	e853 3f00 	ldrex	r3, [r3]
 8006d92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d96:	f043 0301 	orr.w	r3, r3, #1
 8006d9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	3308      	adds	r3, #8
 8006da2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006da4:	637a      	str	r2, [r7, #52]	@ 0x34
 8006da6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006daa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006dac:	e841 2300 	strex	r3, r2, [r1]
 8006db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d1e5      	bne.n	8006d84 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	3308      	adds	r3, #8
 8006dbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	e853 3f00 	ldrex	r3, [r3]
 8006dc6:	613b      	str	r3, [r7, #16]
   return(result);
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	3308      	adds	r3, #8
 8006dd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006dd8:	623a      	str	r2, [r7, #32]
 8006dda:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ddc:	69f9      	ldr	r1, [r7, #28]
 8006dde:	6a3a      	ldr	r2, [r7, #32]
 8006de0:	e841 2300 	strex	r3, r2, [r1]
 8006de4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d1e5      	bne.n	8006db8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3758      	adds	r7, #88	@ 0x58
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	08006f53 	.word	0x08006f53
 8006dfc:	0800707f 	.word	0x0800707f
 8006e00:	080070bd 	.word	0x080070bd

08006e04 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b08f      	sub	sp, #60	@ 0x3c
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e12:	6a3b      	ldr	r3, [r7, #32]
 8006e14:	e853 3f00 	ldrex	r3, [r3]
 8006e18:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e1a:	69fb      	ldr	r3, [r7, #28]
 8006e1c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006e20:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	461a      	mov	r2, r3
 8006e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e2c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e32:	e841 2300 	strex	r3, r2, [r1]
 8006e36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1e6      	bne.n	8006e0c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	3308      	adds	r3, #8
 8006e44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	e853 3f00 	ldrex	r3, [r3]
 8006e4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006e54:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3308      	adds	r3, #8
 8006e5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e5e:	61ba      	str	r2, [r7, #24]
 8006e60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e62:	6979      	ldr	r1, [r7, #20]
 8006e64:	69ba      	ldr	r2, [r7, #24]
 8006e66:	e841 2300 	strex	r3, r2, [r1]
 8006e6a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1e5      	bne.n	8006e3e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2220      	movs	r2, #32
 8006e76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006e7a:	bf00      	nop
 8006e7c:	373c      	adds	r7, #60	@ 0x3c
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr

08006e86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e86:	b480      	push	{r7}
 8006e88:	b095      	sub	sp, #84	@ 0x54
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e96:	e853 3f00 	ldrex	r3, [r3]
 8006e9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eac:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006eb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006eb4:	e841 2300 	strex	r3, r2, [r1]
 8006eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d1e6      	bne.n	8006e8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	3308      	adds	r3, #8
 8006ec6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec8:	6a3b      	ldr	r3, [r7, #32]
 8006eca:	e853 3f00 	ldrex	r3, [r3]
 8006ece:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ed6:	f023 0301 	bic.w	r3, r3, #1
 8006eda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	3308      	adds	r3, #8
 8006ee2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ee4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006eec:	e841 2300 	strex	r3, r2, [r1]
 8006ef0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e3      	bne.n	8006ec0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d118      	bne.n	8006f32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	e853 3f00 	ldrex	r3, [r3]
 8006f0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	f023 0310 	bic.w	r3, r3, #16
 8006f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f1e:	61bb      	str	r3, [r7, #24]
 8006f20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f22:	6979      	ldr	r1, [r7, #20]
 8006f24:	69ba      	ldr	r2, [r7, #24]
 8006f26:	e841 2300 	strex	r3, r2, [r1]
 8006f2a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1e6      	bne.n	8006f00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2220      	movs	r2, #32
 8006f36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006f46:	bf00      	nop
 8006f48:	3754      	adds	r7, #84	@ 0x54
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b09c      	sub	sp, #112	@ 0x70
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f5e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d171      	bne.n	8007052 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006f6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f70:	2200      	movs	r2, #0
 8006f72:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f7e:	e853 3f00 	ldrex	r3, [r3]
 8006f82:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006f84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f86:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f8a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	461a      	mov	r2, r3
 8006f92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f96:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006f9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f9c:	e841 2300 	strex	r3, r2, [r1]
 8006fa0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006fa2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1e6      	bne.n	8006f76 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	3308      	adds	r3, #8
 8006fae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb2:	e853 3f00 	ldrex	r3, [r3]
 8006fb6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fba:	f023 0301 	bic.w	r3, r3, #1
 8006fbe:	667b      	str	r3, [r7, #100]	@ 0x64
 8006fc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	3308      	adds	r3, #8
 8006fc6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006fc8:	647a      	str	r2, [r7, #68]	@ 0x44
 8006fca:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fcc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006fce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fd0:	e841 2300 	strex	r3, r2, [r1]
 8006fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d1e5      	bne.n	8006fa8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	3308      	adds	r3, #8
 8006fe2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe6:	e853 3f00 	ldrex	r3, [r3]
 8006fea:	623b      	str	r3, [r7, #32]
   return(result);
 8006fec:	6a3b      	ldr	r3, [r7, #32]
 8006fee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ff2:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ff4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	3308      	adds	r3, #8
 8006ffa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006ffc:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007000:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007004:	e841 2300 	strex	r3, r2, [r1]
 8007008:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800700a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800700c:	2b00      	cmp	r3, #0
 800700e:	d1e5      	bne.n	8006fdc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007010:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007012:	2220      	movs	r2, #32
 8007014:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800701a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800701c:	2b01      	cmp	r3, #1
 800701e:	d118      	bne.n	8007052 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007020:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	e853 3f00 	ldrex	r3, [r3]
 800702c:	60fb      	str	r3, [r7, #12]
   return(result);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f023 0310 	bic.w	r3, r3, #16
 8007034:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007036:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	461a      	mov	r2, r3
 800703c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800703e:	61fb      	str	r3, [r7, #28]
 8007040:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007042:	69b9      	ldr	r1, [r7, #24]
 8007044:	69fa      	ldr	r2, [r7, #28]
 8007046:	e841 2300 	strex	r3, r2, [r1]
 800704a:	617b      	str	r3, [r7, #20]
   return(result);
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1e6      	bne.n	8007020 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007052:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007054:	2200      	movs	r2, #0
 8007056:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007058:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800705a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800705c:	2b01      	cmp	r3, #1
 800705e:	d107      	bne.n	8007070 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007062:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007066:	4619      	mov	r1, r3
 8007068:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800706a:	f7ff f993 	bl	8006394 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800706e:	e002      	b.n	8007076 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007070:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007072:	f7ff f971 	bl	8006358 <HAL_UART_RxCpltCallback>
}
 8007076:	bf00      	nop
 8007078:	3770      	adds	r7, #112	@ 0x70
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}

0800707e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800707e:	b580      	push	{r7, lr}
 8007080:	b084      	sub	sp, #16
 8007082:	af00      	add	r7, sp, #0
 8007084:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800708a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2201      	movs	r2, #1
 8007090:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007096:	2b01      	cmp	r3, #1
 8007098:	d109      	bne.n	80070ae <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80070a0:	085b      	lsrs	r3, r3, #1
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	4619      	mov	r1, r3
 80070a6:	68f8      	ldr	r0, [r7, #12]
 80070a8:	f7ff f974 	bl	8006394 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80070ac:	e002      	b.n	80070b4 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80070ae:	68f8      	ldr	r0, [r7, #12]
 80070b0:	f7ff f95c 	bl	800636c <HAL_UART_RxHalfCpltCallback>
}
 80070b4:	bf00      	nop
 80070b6:	3710      	adds	r7, #16
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}

080070bc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b086      	sub	sp, #24
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070c8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070d0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070d8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e4:	2b80      	cmp	r3, #128	@ 0x80
 80070e6:	d109      	bne.n	80070fc <UART_DMAError+0x40>
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	2b21      	cmp	r3, #33	@ 0x21
 80070ec:	d106      	bne.n	80070fc <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80070f6:	6978      	ldr	r0, [r7, #20]
 80070f8:	f7ff fe84 	bl	8006e04 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007106:	2b40      	cmp	r3, #64	@ 0x40
 8007108:	d109      	bne.n	800711e <UART_DMAError+0x62>
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2b22      	cmp	r3, #34	@ 0x22
 800710e:	d106      	bne.n	800711e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	2200      	movs	r2, #0
 8007114:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007118:	6978      	ldr	r0, [r7, #20]
 800711a:	f7ff feb4 	bl	8006e86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007124:	f043 0210 	orr.w	r2, r3, #16
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800712e:	6978      	ldr	r0, [r7, #20]
 8007130:	f7ff f926 	bl	8006380 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007134:	bf00      	nop
 8007136:	3718      	adds	r7, #24
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800714a:	2b01      	cmp	r3, #1
 800714c:	d101      	bne.n	8007152 <HAL_UARTEx_DisableFifoMode+0x16>
 800714e:	2302      	movs	r3, #2
 8007150:	e027      	b.n	80071a2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2224      	movs	r2, #36	@ 0x24
 800715e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f022 0201 	bic.w	r2, r2, #1
 8007178:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007180:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2220      	movs	r2, #32
 8007194:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b084      	sub	sp, #16
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d101      	bne.n	80071c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80071c2:	2302      	movs	r3, #2
 80071c4:	e02d      	b.n	8007222 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2201      	movs	r2, #1
 80071ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2224      	movs	r2, #36	@ 0x24
 80071d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f022 0201 	bic.w	r2, r2, #1
 80071ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	683a      	ldr	r2, [r7, #0]
 80071fe:	430a      	orrs	r2, r1
 8007200:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f850 	bl	80072a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68fa      	ldr	r2, [r7, #12]
 800720e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2220      	movs	r2, #32
 8007214:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007220:	2300      	movs	r3, #0
}
 8007222:	4618      	mov	r0, r3
 8007224:	3710      	adds	r7, #16
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800722a:	b580      	push	{r7, lr}
 800722c:	b084      	sub	sp, #16
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
 8007232:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800723a:	2b01      	cmp	r3, #1
 800723c:	d101      	bne.n	8007242 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800723e:	2302      	movs	r3, #2
 8007240:	e02d      	b.n	800729e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2224      	movs	r2, #36	@ 0x24
 800724e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 0201 	bic.w	r2, r2, #1
 8007268:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	430a      	orrs	r2, r1
 800727c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f000 f812 	bl	80072a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68fa      	ldr	r2, [r7, #12]
 800728a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2220      	movs	r2, #32
 8007290:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
	...

080072a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d108      	bne.n	80072ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80072c8:	e031      	b.n	800732e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80072ca:	2308      	movs	r3, #8
 80072cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80072ce:	2308      	movs	r3, #8
 80072d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	0e5b      	lsrs	r3, r3, #25
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	f003 0307 	and.w	r3, r3, #7
 80072e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	0f5b      	lsrs	r3, r3, #29
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	f003 0307 	and.w	r3, r3, #7
 80072f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072f2:	7bbb      	ldrb	r3, [r7, #14]
 80072f4:	7b3a      	ldrb	r2, [r7, #12]
 80072f6:	4911      	ldr	r1, [pc, #68]	@ (800733c <UARTEx_SetNbDataToProcess+0x94>)
 80072f8:	5c8a      	ldrb	r2, [r1, r2]
 80072fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80072fe:	7b3a      	ldrb	r2, [r7, #12]
 8007300:	490f      	ldr	r1, [pc, #60]	@ (8007340 <UARTEx_SetNbDataToProcess+0x98>)
 8007302:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007304:	fb93 f3f2 	sdiv	r3, r3, r2
 8007308:	b29a      	uxth	r2, r3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	7b7a      	ldrb	r2, [r7, #13]
 8007314:	4909      	ldr	r1, [pc, #36]	@ (800733c <UARTEx_SetNbDataToProcess+0x94>)
 8007316:	5c8a      	ldrb	r2, [r1, r2]
 8007318:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800731c:	7b7a      	ldrb	r2, [r7, #13]
 800731e:	4908      	ldr	r1, [pc, #32]	@ (8007340 <UARTEx_SetNbDataToProcess+0x98>)
 8007320:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007322:	fb93 f3f2 	sdiv	r3, r3, r2
 8007326:	b29a      	uxth	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800732e:	bf00      	nop
 8007330:	3714      	adds	r7, #20
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
 800733a:	bf00      	nop
 800733c:	08007440 	.word	0x08007440
 8007340:	08007448 	.word	0x08007448

08007344 <memset>:
 8007344:	4402      	add	r2, r0
 8007346:	4603      	mov	r3, r0
 8007348:	4293      	cmp	r3, r2
 800734a:	d100      	bne.n	800734e <memset+0xa>
 800734c:	4770      	bx	lr
 800734e:	f803 1b01 	strb.w	r1, [r3], #1
 8007352:	e7f9      	b.n	8007348 <memset+0x4>

08007354 <__libc_init_array>:
 8007354:	b570      	push	{r4, r5, r6, lr}
 8007356:	4d0d      	ldr	r5, [pc, #52]	@ (800738c <__libc_init_array+0x38>)
 8007358:	4c0d      	ldr	r4, [pc, #52]	@ (8007390 <__libc_init_array+0x3c>)
 800735a:	1b64      	subs	r4, r4, r5
 800735c:	10a4      	asrs	r4, r4, #2
 800735e:	2600      	movs	r6, #0
 8007360:	42a6      	cmp	r6, r4
 8007362:	d109      	bne.n	8007378 <__libc_init_array+0x24>
 8007364:	4d0b      	ldr	r5, [pc, #44]	@ (8007394 <__libc_init_array+0x40>)
 8007366:	4c0c      	ldr	r4, [pc, #48]	@ (8007398 <__libc_init_array+0x44>)
 8007368:	f000 f818 	bl	800739c <_init>
 800736c:	1b64      	subs	r4, r4, r5
 800736e:	10a4      	asrs	r4, r4, #2
 8007370:	2600      	movs	r6, #0
 8007372:	42a6      	cmp	r6, r4
 8007374:	d105      	bne.n	8007382 <__libc_init_array+0x2e>
 8007376:	bd70      	pop	{r4, r5, r6, pc}
 8007378:	f855 3b04 	ldr.w	r3, [r5], #4
 800737c:	4798      	blx	r3
 800737e:	3601      	adds	r6, #1
 8007380:	e7ee      	b.n	8007360 <__libc_init_array+0xc>
 8007382:	f855 3b04 	ldr.w	r3, [r5], #4
 8007386:	4798      	blx	r3
 8007388:	3601      	adds	r6, #1
 800738a:	e7f2      	b.n	8007372 <__libc_init_array+0x1e>
 800738c:	08007458 	.word	0x08007458
 8007390:	08007458 	.word	0x08007458
 8007394:	08007458 	.word	0x08007458
 8007398:	0800745c 	.word	0x0800745c

0800739c <_init>:
 800739c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800739e:	bf00      	nop
 80073a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073a2:	bc08      	pop	{r3}
 80073a4:	469e      	mov	lr, r3
 80073a6:	4770      	bx	lr

080073a8 <_fini>:
 80073a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073aa:	bf00      	nop
 80073ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ae:	bc08      	pop	{r3}
 80073b0:	469e      	mov	lr, r3
 80073b2:	4770      	bx	lr
