
---------- Begin Simulation Statistics ----------
final_tick                               2808268743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302792                       # Simulator instruction rate (inst/s)
host_mem_usage                                4697256                       # Number of bytes of host memory used
host_op_rate                                   625568                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4953.90                       # Real time elapsed on the host
host_tick_rate                              328107299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    3099000502                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.625410                       # Number of seconds simulated
sim_ticks                                1625410200500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12283987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24563999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    205523402                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       341870                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     26741345                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    175564043                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     44868081                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    205523402                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    160655321                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       231379573                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        21989009                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     25025131                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         524900625                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        301547327                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     26841300                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          112614162                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      35856587                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    494686163                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1032584860                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1498052701                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.689285                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.667605                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1172557199     78.27%     78.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     88622393      5.92%     84.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     61675925      4.12%     88.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     81536803      5.44%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25947470      1.73%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13433221      0.90%     96.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10770198      0.72%     97.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7652905      0.51%     97.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     35856587      2.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1498052701                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            3726123                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     12807155                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1028681834                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             149680734                       # Number of loads committed
system.switch_cpus.commit.membars                5990                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2213209      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    787286324     76.24%     76.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       993444      0.10%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2146902      0.21%     76.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       126851      0.01%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6150      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       297938      0.03%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        96022      0.01%     76.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       977705      0.09%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift         8988      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    149418904     14.47%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     86926928      8.42%     99.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       261830      0.03%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1823664      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1032584859                       # Class of committed instruction
system.switch_cpus.commit.refs              238431326                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1032584859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.501641                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.501641                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     223152885                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1721753827                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        881705901                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         437709751                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       26996663                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       8899757                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           190778306                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3227306                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           107976894                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                517807                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           231379573                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         140587729                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             493153440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      15798973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    220553016                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              997031520                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles     88500083                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          621                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       695325                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        53993326                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                501                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.071176                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    748565321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     66857090                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.306702                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1578464970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.297578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.744699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1250602298     79.23%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         16220298      1.03%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         18056611      1.14%     81.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         15161672      0.96%     82.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         43189831      2.74%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         17376237      1.10%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18851823      1.19%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14437497      0.91%     88.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        184568703     11.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1578464970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           6924942                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2873598                       # number of floating regfile writes
system.switch_cpus.idleCycles              1672355431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     30650773                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        132050997                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.415931                       # Inst execution rate
system.switch_cpus.iew.exec_refs            330261716                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          107966021                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       164456501                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     220066397                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         8172                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1723719                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    126647537                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1529150834                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     222295695                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     47831111                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1352115898                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         711885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5476438                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       26996663                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6826313                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      7193232                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     10587020                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       278704                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       139585                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       366339                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     70385659                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     37896944                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       139585                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     28127176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2523597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1363466011                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1298830974                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.644696                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         879020488                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.399539                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1306796046                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2059556170                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1057283162                       # number of integer regfile writes
system.switch_cpus.ipc                       0.153807                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.153807                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      9804123      0.70%      0.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1041813710     74.42%     75.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1182117      0.08%     75.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2200107      0.16%     75.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       138399      0.01%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         7920      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       304868      0.02%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       109796      0.01%     75.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1009793      0.07%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        11692      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            4      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    228677657     16.33%     91.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    108188274      7.73%     99.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2498596      0.18%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      3999952      0.29%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1399947010                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         8210887                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     16757426                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      6821794                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12781741                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1381932000                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4385820011                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1292009180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2013067174                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1529122513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1399947010                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        28321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    496565918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     24218448                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18699                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    661505995                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1578464970                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.886904                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.458915                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1088635393     68.97%     68.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     77561274      4.91%     73.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    107117535      6.79%     80.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    112452406      7.12%     87.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    192698362     12.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1578464970                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.430644                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           140701482                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1600093                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      6312648                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7115231                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    220066397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    126647537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       614788329                       # number of misc regfile reads
system.switch_cpus.numCycles               3250820401                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       184513869                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1087006392                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        7231844                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        899157656                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2087080                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        472100                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4076138787                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1660675512                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1743644352                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         427770853                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       29548593                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       26996663                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      39979458                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        656637841                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8147640                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2587996400                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        46458                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          366                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          18345422                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          362                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2988696601                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3135556342                       # The number of ROB writes
system.switch_cpus.timesIdled                26761302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       301928                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        73930                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     51711370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3623601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    101329614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3697531                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11330022                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1387295                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10892771                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1413                       # Transaction distribution
system.membus.trans_dist::ReadExReq            952498                       # Transaction distribution
system.membus.trans_dist::ReadExResp           952498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11330022                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36846519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     36846519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36846519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    874868160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    874868160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               874868160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12283933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12283933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12283933                       # Request fanout histogram
system.membus.reqLayer2.occupancy         34593364463                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        66497884764                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2808268743500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          44270074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4608316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     37731931                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18117414                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1812271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1812271                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      37739143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6530931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side    113204809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25044510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             138249319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   4829802624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    740110272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5569912896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14387936                       # Total snoops (count)
system.tol2bus.snoopTraffic                  89132992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         63976299                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063281                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60001729     93.79%     93.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3900640      6.10%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  73930      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           63976299                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96020071405                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12552933553                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       56648271059                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     29698522                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      4095855                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33794377                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     29698522                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      4095855                       # number of overall hits
system.l2.overall_hits::total                33794377                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      8035213                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      4247347                       # number of demand (read+write) misses
system.l2.demand_misses::total               12282560                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      8035213                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      4247347                       # number of overall misses
system.l2.overall_misses::total              12282560                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 646916205768                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 366260159583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1013176365351                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 646916205768                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 366260159583                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1013176365351                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     37733735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8343202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             46076937                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     37733735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8343202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            46076937                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.212945                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.509079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266566                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.212945                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.509079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266566                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80510.150231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86232.690567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82489.022268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80510.150231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86232.690567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82489.022268                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         1777806593                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  12283933                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     144.726171                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1387295                       # number of writebacks
system.l2.writebacks::total                   1387295                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst      8035213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      4247347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12282560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      8035213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4247347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12282560                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 566564075768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 323786686589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 890350762357                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 566564075768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 323786686589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 890350762357                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.212945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.509079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266566                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.212945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.509079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266566                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70510.150231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76232.689862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72489.022024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70510.150231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76232.689862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72489.022024                       # average overall mshr miss latency
system.l2.replacements                       14382528                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3221021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3221021                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3221021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3221021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     37724550                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         37724550                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     37724550                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     37724550                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1492930                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1492930                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         6079                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6079                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         1373                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1373                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data      3611443                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3611443                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         7452                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7452                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.184246                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.184246                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  2630.329934                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2630.329934                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         1373                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1373                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     27852500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     27852500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.184246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.184246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20285.870357                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20285.870357                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       859733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                859733                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       952538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              952538                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  73040462322                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   73040462322                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1812271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1812271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.525605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.525605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76679.840932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76679.840932                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       952538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         952538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  63515079328                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  63515079328                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.525605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.525605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66679.837789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66679.837789                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     29698522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29698522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      8035213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8035213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 646916205768                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 646916205768                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     37733735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       37733735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.212945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.212945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80510.150231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80510.150231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      8035213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8035213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 566564075768                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 566564075768                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.212945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.212945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70510.150231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70510.150231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3236122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3236122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3294809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3294809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 293219697261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 293219697261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6530931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6530931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.504493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.504493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88994.444674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88994.444674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3294809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3294809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 260271607261                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 260271607261                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.504493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.504493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78994.444674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78994.444674                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    90659772                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14382528                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.303466                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     159.328178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.094172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.021249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   589.088893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   275.467508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.155594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.575282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.269011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 751511736                       # Number of tag accesses
system.l2.tags.data_accesses                751511736                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    514253632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    271827648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          786081280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    514253632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     514253632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     88786880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        88786880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      8035213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4247307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12282520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1387295                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1387295                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    316383908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    167236337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             483620245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    316383908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        316383908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       54624291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54624291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       54624291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    316383908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    167236337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            538244537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1328782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   8035188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4005300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001994706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81194                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25813995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1248625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12282520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1387295                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12282520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1387295                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 242032                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 58513                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            834985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            618636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            794842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            859874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            864441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            616454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            780216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            986900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            801513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            887114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           873481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           526608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           641036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           860983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           574399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           519006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            135618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             50627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             45189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           133109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            54981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           256232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            66469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 157566451236                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60202440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            383325601236                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13086.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31836.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6548228                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  824587                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12282520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1387295                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12040488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5996419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.690144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.298437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   161.377017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3602301     60.07%     60.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1508066     25.15%     85.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       410089      6.84%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       186038      3.10%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106703      1.78%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        60319      1.01%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40126      0.67%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27201      0.45%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        55576      0.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5996419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     148.291906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    130.041875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.042194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         80998     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          191      0.24%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            66057     81.36%     81.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1027      1.26%     82.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13715     16.89%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              386      0.48%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81194                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              770591232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15490048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                85040512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               786081280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             88786880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       474.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    483.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1625410152500                       # Total gap between requests
system.mem_ctrls.avgGap                     118905.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    514252032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    256339200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     85040512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 316382924.040841221809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 157707389.753765732050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 52319415.722775883973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      8035213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4247307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1387295                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst 233895488698                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 149430112538                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 39507397206011                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29108.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35182.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28478007.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22141447020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11768431620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40584759600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3528391140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     128307943920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     707164021950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28650960960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       942145956210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.635809                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  68428389517                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  54275780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1502706030983                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20673070320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10987978485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45384324720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3407725620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     128307943920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     702193305030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32836240800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       943790588895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.647635                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  79393392303                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  54275780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1491741028197                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1182858543000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1625410200500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1251738033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    101881218                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1353619251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1251738033                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    101881218                       # number of overall hits
system.cpu.icache.overall_hits::total      1353619251                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     47581676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     37739144                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       85320820                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     47581676                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     37739144                       # number of overall misses
system.cpu.icache.overall_misses::total      85320820                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 1335581854704                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 1335581854704                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 1335581854704                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 1335581854704                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1299319709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    139620362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1438940071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1299319709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    139620362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1438940071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036620                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.270298                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059294                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036620                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.270298                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059294                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 35389.829051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15653.645320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 35389.829051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15653.645320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs   2591022159                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          37739144                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.656092                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     85313351                       # number of writebacks
system.cpu.icache.writebacks::total          85313351                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     37739144                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     37739144                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     37739144                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     37739144                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 1297842711704                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 1297842711704                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 1297842711704                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1297842711704                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.270298                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026227                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.270298                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026227                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 34389.829078                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34389.829078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 34389.829078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34389.829078                       # average overall mshr miss latency
system.cpu.icache.replacements               85313351                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1251738033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    101881218                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1353619251                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     47581676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     37739144                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      85320820                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 1335581854704                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 1335581854704                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1299319709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    139620362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1438940071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.270298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 35389.829051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15653.645320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     37739144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     37739144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 1297842711704                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 1297842711704                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.270298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026227                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 34389.829078                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34389.829078                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.984879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1438938666                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          85320563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.865086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   107.829262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   148.155617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.421208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.578733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2963200961                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2963200961                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    457821593                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    254212460                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        712034053                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    457833208                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    254536048                       # number of overall hits
system.cpu.dcache.overall_hits::total       712369256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14988351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8336803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23325154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14995372                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8350654                       # number of overall misses
system.cpu.dcache.overall_misses::total      23346026                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 538204875454                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 538204875454                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 538204875454                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 538204875454                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    472809944                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    262549263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    735359207                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    472828580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    262886702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    735715282                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031701                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.031753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031719                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.031765                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031732                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64557.705808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23074.011664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64450.625718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23053.382852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1061569886                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8350654                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   127.124161                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9468105                       # number of writebacks
system.cpu.dcache.writebacks::total           9468105                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8336803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8336803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8350654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8350654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 529868072454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 529868072454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 530846232454                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 530846232454                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.031753                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.031765                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011350                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63557.705808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63557.705808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63569.420126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63569.420126                       # average overall mshr miss latency
system.cpu.dcache.replacements               23338318                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    282359685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    167279974                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       449639659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11215859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6517080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17732939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 432598948000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 432598948000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    293575544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    173797054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467372598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037942                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66379.260037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24395.219991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6517080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6517080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 426081868000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 426081868000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.037498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65379.260037                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65379.260037                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175461908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     86932486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      262394394                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3772492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1819723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5592215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 105605927454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 105605927454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    179234400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     88752209                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    267986609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.020503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 58034.067522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18884.454094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1819723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1819723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 103786204454                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 103786204454                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 57034.067522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57034.067522                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11615                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       323588                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        335203                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7021                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13851                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        20872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        18636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       337439                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       356075                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.376744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.041047                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.058617                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        13851                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        13851                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    978160000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    978160000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.041047                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038899                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 70620.171829                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 70620.171829                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2808268743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           735696697                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          23338318                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.523124                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   107.849221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   148.149804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.421286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.578710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1494769138                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1494769138                       # Number of data accesses

---------- End Simulation Statistics   ----------
