{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666966474827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666966474830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 10:14:34 2022 " "Processing started: Fri Oct 28 10:14:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666966474830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966474830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lhn_CAM_v -c lhn_CAM_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off lhn_CAM_v -c lhn_CAM_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966474830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666966475191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666966475191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cam_v.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cam_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_CAM_v " "Found entity 1: lhn_CAM_v" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666966480947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhn_cam_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lhn_cam_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lhn_CAM_v_tb " "Found entity 1: lhn_CAM_v_tb" {  } { { "lhn_CAM_v_tb.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666966480948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lhn_CAM_v " "Elaborating entity \"lhn_CAM_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666966480968 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mbits lhn_CAM_v.v(59) " "Verilog HDL Always Construct warning at lhn_CAM_v.v(59): inferring latch(es) for variable \"mbits\", which holds its previous value in one or more paths through the always construct" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666966480971 "|lhn_CAM_v"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mbits\[15..9\] lhn_CAM_v.v(15) " "Output port \"mbits\[15..9\]\" at lhn_CAM_v.v(15) has no driver" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666966480971 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[8\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[8\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[7\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[7\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[6\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[6\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[5\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[5\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[4\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[4\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[3\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[3\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[2\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[2\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[1\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[1\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbits\[0\] lhn_CAM_v.v(65) " "Inferred latch for \"mbits\[0\]\" at lhn_CAM_v.v(65)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480972 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[0\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[0\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[0\]\[1\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[0\]\[1\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480973 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[0\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[0\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[1\]\[1\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[1\]\[1\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[0\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[0\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480974 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[2\]\[1\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[2\]\[1\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[0\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[0\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[3\]\[1\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[3\]\[1\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480975 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[0\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[0\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[4\]\[1\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[4\]\[1\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480976 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[0\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[0\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[5\]\[1\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[5\]\[1\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[0\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[0\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480977 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[6\]\[1\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[6\]\[1\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[0\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[0\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[0\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[0\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[1\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[1\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[2\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[2\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[3\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[3\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[4\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[4\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[5\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[5\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[6\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[6\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[7\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[7\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cam_mem\[7\]\[1\]\[8\] lhn_CAM_v.v(34) " "Inferred latch for \"cam_mem\[7\]\[1\]\[8\]\" at lhn_CAM_v.v(34)" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966480978 "|lhn_CAM_v"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cam_mem " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cam_mem\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1666966480983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[0\] VCC " "Pin \"mbits\[0\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[1\] VCC " "Pin \"mbits\[1\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[2\] VCC " "Pin \"mbits\[2\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[3\] VCC " "Pin \"mbits\[3\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[4\] VCC " "Pin \"mbits\[4\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[5\] VCC " "Pin \"mbits\[5\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[6\] VCC " "Pin \"mbits\[6\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[7\] VCC " "Pin \"mbits\[7\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[8\] VCC " "Pin \"mbits\[8\]\" is stuck at VCC" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[9\] GND " "Pin \"mbits\[9\]\" is stuck at GND" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[10\] GND " "Pin \"mbits\[10\]\" is stuck at GND" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[11\] GND " "Pin \"mbits\[11\]\" is stuck at GND" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[12\] GND " "Pin \"mbits\[12\]\" is stuck at GND" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[13\] GND " "Pin \"mbits\[13\]\" is stuck at GND" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[14\] GND " "Pin \"mbits\[14\]\" is stuck at GND" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mbits\[15\] GND " "Pin \"mbits\[15\]\" is stuck at GND" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666966481206 "|lhn_CAM_v|mbits[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666966481206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666966481246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666966481643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666966481643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[0\] " "No output dependent on input pin \"argin\[0\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[1\] " "No output dependent on input pin \"argin\[1\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[2\] " "No output dependent on input pin \"argin\[2\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[3\] " "No output dependent on input pin \"argin\[3\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[4\] " "No output dependent on input pin \"argin\[4\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[5\] " "No output dependent on input pin \"argin\[5\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[6\] " "No output dependent on input pin \"argin\[6\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[7\] " "No output dependent on input pin \"argin\[7\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "argin\[8\] " "No output dependent on input pin \"argin\[8\]\"" {  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/lhn_CAM_v.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666966481665 "|lhn_CAM_v|argin[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666966481665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "314 " "Implemented 314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666966481665 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666966481665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666966481665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666966481665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666966481677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 10:14:41 2022 " "Processing ended: Fri Oct 28 10:14:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666966481677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666966481677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666966481677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666966481677 ""}
