

================================================================
== Vitis HLS Report for 'hls_snn_izikevich_Pipeline_VITIS_LOOP_44_2'
================================================================
* Date:           Thu Mar  7 19:18:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        proj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  5.125 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  1.360 us|  1.360 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |       32|       32|         1|          1|          2|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%bits = alloca i32 1"   --->   Operation 4 'alloca' 'bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_input_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_input_load"   --->   Operation 6 'read' 'p_input_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %x"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %bits"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i.i9"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%b = load i6 %x" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 10 'load' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.82ns)   --->   "%icmp_ln44 = icmp_eq  i6 %b, i6 32" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 11 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.82ns)   --->   "%add_ln44 = add i6 %b, i6 1" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 12 'add' 'add_ln44' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body3.i.i9.split, void %for.body3.i.i.i.preheader.exitStub" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 13 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%bits_load = load i32 %bits" [src/snn_izhikevich_axi.h:50->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 14 'load' 'bits_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %b" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 15 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_22" [src/snn_izhikevich_axi.h:46->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 16 'specpipeline' 'specpipeline_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/snn_izhikevich_axi.h:40->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 18 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.82ns)   --->   "%icmp_ln50 = icmp_eq  i6 %b, i6 0" [src/snn_izhikevich_axi.h:50->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 19 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln44)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.69ns)   --->   "%bits_1 = select i1 %icmp_ln50, i32 %p_input_load_read, i32 %bits_load" [src/snn_izhikevich_axi.h:50->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 20 'select' 'bits_1' <Predicate = (!icmp_ln44)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%icmp_ln55 = icmp_ult  i6 %b, i6 6" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 21 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln44)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc.i.i, void %if.then6.i.i16" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 22 'br' 'br_ln55' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i6 %b" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 23 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %trunc_ln55" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 24 'zext' 'zext_ln55' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bit_select_i_i_i_i_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bits_1, i32 %zext_ln55" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 25 'bitselect' 'bit_select_i_i_i_i_i1' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_mem_addr = getelementptr i1 %p_mem, i64 0, i64 %zext_ln44" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 26 'getelementptr' 'p_mem_addr' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln55 = store i1 %bit_select_i_i_i_i_i1, i3 %p_mem_addr" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 27 'store' 'store_ln55' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc.i.i" [src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 28 'br' 'br_ln55' <Predicate = (!icmp_ln44 & icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln44 = store i6 %add_ln44, i6 %x" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 29 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %bits_1, i32 %bits" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 30 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body3.i.i9" [src/snn_izhikevich_axi.h:44->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89]   --->   Operation 31 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40.000ns, clock uncertainty: 10.800ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('x') [4]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'x' [6]  (1.588 ns)

 <State 2>: 5.125ns
The critical path consists of the following:
	'load' operation ('b', src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89) on local variable 'x' [10]  (0.000 ns)
	'icmp' operation ('icmp_ln50', src/snn_izhikevich_axi.h:50->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89) [20]  (1.825 ns)
	'select' operation ('bits', src/snn_izhikevich_axi.h:50->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89) [21]  (0.698 ns)
	'store' operation ('store_ln55', src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89) of variable 'bit_select_i_i_i_i_i1', src/snn_izhikevich_axi.h:55->src/snn_izhikevich_top.cpp:56->src/snn_izhikevich_top.cpp:89 on array 'p_mem' [29]  (2.322 ns)
	blocking operation 0.28 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
