/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Fri Mar 25 15:59:20 CET 2022
 * 
 */

/* Generation options: */
#ifndef __top_h__
#define __top_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCore.h"


/* Class declaration for the top module */
class MOD_top : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_axiShim_arff;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_axiShim_awff;
  MOD_Fifo<tUInt8> INST_aXI4_Fake_16550_base_axiShim_bff;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_axiShim_rff;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_axiShim_wff;
  MOD_Wire<tUInt8> INST_aXI4_Fake_16550_base_irqReceiveDataReady;
  MOD_Wire<tUInt8> INST_aXI4_Fake_16550_base_irqTHREmpty;
  MOD_Wire<tUInt8> INST_aXI4_Fake_16550_base_pulseIrq;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regDLR_LSB;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regDLR_MSB;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regIER;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regLCR;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regLastTxReadyIrq;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regSCR;
  MOD_Reg<tUInt8> INST_aXI4_Fake_16550_base_regTHREmptyIrqPending;
  MOD_Wire<tUInt64> INST_aXI4_Fake_16550_base_rxData;
  MOD_Wire<tUInt8> INST_aXI4_Fake_16550_base_rxDropData;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_rxShim_tff;
  MOD_Fifo<tUWide> INST_aXI4_Fake_16550_base_txShim_tff;
  MOD_Wire<tUInt64> INST_aXI4_Fake_16550_base_wireTxData;
  MOD_Reg<tUInt8> INST_arbiter_1_firstHot;
  MOD_Reg<tUInt8> INST_arbiter_1_firstHot_1;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect;
  MOD_Reg<tUInt8> INST_arbiter_1_lastSelect_1;
  MOD_Reg<tUInt8> INST_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_arbiter_lastSelect_1;
  MOD_mkCore INST_core;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1_1;
  MOD_Wire<tUInt8> INST_dfltOutputCanPut_1_2;
  MOD_Wire<tUInt8> INST_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_0;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_0_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_inputCanPeek_1_2;
  MOD_Wire<tUInt8> INST_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_inputDest_0;
  MOD_Wire<tUInt8> INST_inputDest_0_1;
  MOD_Wire<tUInt8> INST_inputDest_1;
  MOD_Wire<tUInt8> INST_inputDest_1_0;
  MOD_Wire<tUInt8> INST_inputDest_1_0_1;
  MOD_Wire<tUInt8> INST_inputDest_1_1;
  MOD_Wire<tUInt8> INST_inputDest_1_2;
  MOD_Wire<tUInt8> INST_inputDest_2;
  MOD_Wire<tUWide> INST_inputPeek_0;
  MOD_Wire<tUInt8> INST_inputPeek_0_1;
  MOD_Wire<tUInt8> INST_inputPeek_1;
  MOD_Wire<tUWide> INST_inputPeek_1_0;
  MOD_Wire<tUWide> INST_inputPeek_1_0_1;
  MOD_Wire<tUWide> INST_inputPeek_1_1;
  MOD_Wire<tUWide> INST_inputPeek_1_2;
  MOD_Wire<tUInt8> INST_inputPeek_2;
  MOD_Reg<tUInt64> INST_memory_ifc_arAddrReg;
  MOD_Reg<tUInt64> INST_memory_ifc_awAddrReg;
  MOD_Fifo<tUInt32> INST_memory_ifc_readFF;
  MOD_Reg<tUInt8> INST_memory_ifc_rflitCount;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_arff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_awff_rv;
  MOD_CReg<tUInt32> INST_memory_ifc_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_memory_ifc_shim_shim_wff_rv;
  MOD_Reg<tUInt32> INST_memory_ifc_wflitCount;
  MOD_Fifo<tUInt8> INST_memory_ifc_writeFF;
  MOD_SyncReg<tUInt8> INST_memory_mem_mem_mem_isAllocated;
  MOD_Reg<tUInt8> INST_memory_mem_mem_mem_isInitialized;
  MOD_Reg<tUInt64> INST_memory_mem_mem_mem_memCHandle;
  MOD_CReg<tUWide> INST_memory_mem_mem_mem_rsp_0_rv;
  MOD_MakeReset0 INST_memory_mem_mem_mem_rst;
  MOD_Fifo<tUWide> INST_merged_0_awff;
  MOD_Wire<tUInt8> INST_merged_0_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_0_awug_dropWire;
  MOD_Wire<tUWide> INST_merged_0_awug_peekWire;
  MOD_Wire<tUInt8> INST_merged_0_doDrop;
  MOD_Reg<tUInt8> INST_merged_0_flitLeft;
  MOD_Wire<tUWide> INST_merged_0_outflit;
  MOD_Fifo<tUWide> INST_merged_0_wff;
  MOD_Wire<tUInt8> INST_merged_0_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_merged_0_wug_dropWire;
  MOD_Wire<tUWide> INST_merged_0_wug_peekWire;
  MOD_Reg<tUInt8> INST_moreFlits;
  MOD_Reg<tUInt8> INST_moreFlits_1;
  MOD_Reg<tUInt8> INST_moreFlits_1_1;
  MOD_Reg<tUInt8> INST_moreFlits_1_2;
  MOD_Reg<tUWide> INST_noRouteSlv_1_currentReq;
  MOD_Reg<tUInt32> INST_noRouteSlv_1_flitCount;
  MOD_Reg<tUInt8> INST_noRouteSlv_awidReg;
  MOD_Fifo<tUInt8> INST_noRouteSlv_rspFF;
  MOD_Wire<tUInt8> INST_outputCanPut_0;
  MOD_Wire<tUInt8> INST_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_0;
  MOD_Wire<tUInt8> INST_outputCanPut_1_0_1;
  MOD_Wire<tUInt8> INST_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_selectInput_0;
  MOD_Wire<tUInt8> INST_selectInput_0_1;
  MOD_Wire<tUInt8> INST_selectInput_1;
  MOD_Wire<tUInt8> INST_selectInput_1_0;
  MOD_Wire<tUInt8> INST_selectInput_1_0_1;
  MOD_Wire<tUInt8> INST_selectInput_1_1;
  MOD_Wire<tUInt8> INST_selectInput_1_2;
  MOD_Wire<tUInt8> INST_selectInput_2;
  MOD_Wire<tUInt8> INST_split_0_awug_canPutWire;
  MOD_Wire<tUWide> INST_split_0_awug_putWire;
  MOD_Wire<tUWide> INST_split_0_doPut;
  MOD_Reg<tUInt8> INST_split_0_flitLeft;
  MOD_Wire<tUInt8> INST_split_0_wug_canPutWire;
  MOD_Wire<tUWide> INST_split_0_wug_putWire;
  MOD_Wire<tUInt8> INST_split_1_awug_canPutWire;
  MOD_Wire<tUWide> INST_split_1_awug_putWire;
  MOD_Wire<tUWide> INST_split_1_doPut;
  MOD_Reg<tUInt8> INST_split_1_flitLeft;
  MOD_Wire<tUInt8> INST_split_1_wug_canPutWire;
  MOD_Wire<tUWide> INST_split_1_wug_putWire;
  MOD_Wire<tUWide> INST_toDfltOutput;
  MOD_Wire<tUInt8> INST_toDfltOutput_1;
  MOD_Wire<tUWide> INST_toDfltOutput_1_1;
  MOD_Wire<tUWide> INST_toDfltOutput_1_2;
  MOD_Wire<tUWide> INST_toOutput_0;
  MOD_Wire<tUInt8> INST_toOutput_0_1;
  MOD_Wire<tUWide> INST_toOutput_1;
  MOD_Wire<tUWide> INST_toOutput_1_0;
  MOD_Wire<tUWide> INST_toOutput_1_0_1;
  MOD_Wire<tUWide> INST_toOutput_1_1;
 
 /* Constructor */
 public:
  MOD_top(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_memory_mem_mem_mem_rst$OUT_RST;
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_7;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_7;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_6;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_6;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_5;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_5;
  tUInt8 DEF_WILL_FIRE_RL_dflt_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_4;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_input_first_flit;
  tUInt8 DEF_memory_ifc_shim_shim_rff_rv_port1__read__94_BI_ETC___d995;
  tUInt8 DEF_NOT_noRouteSlv_1_flitCount_96_EQ_0_97___d988;
  tUInt8 DEF_memory_ifc_shim_shim_bff_rv_port1__read__05_BIT_8___d606;
  tUInt8 DEF_IF_inputDest_1_2_whas__025_THEN_inputDest_1_2__ETC___d1027;
  tUInt8 DEF_IF_inputDest_1_2_whas__025_THEN_NOT_inputDest__ETC___d1065;
  tUInt8 DEF_IF_inputDest_1_1_whas__016_THEN_inputDest_1_1__ETC___d1018;
  tUInt8 DEF_IF_inputDest_1_1_whas__016_THEN_NOT_inputDest__ETC___d1047;
  tUInt8 DEF_IF_inputDest_1_0_1_whas__005_THEN_inputDest_1__ETC___d1007;
  tUInt8 DEF_IF_inputDest_1_0_1_whas__005_THEN_NOT_inputDes_ETC___d1057;
  tUInt8 DEF_outputCanPut_1_0_1_wget____d1009;
  tUInt8 DEF_outputCanPut_1_0_1_whas____d1008;
  tUInt8 DEF_inputCanPeek_1_2_wget____d1023;
  tUInt8 DEF_inputCanPeek_1_2_whas____d1022;
  tUInt8 DEF_inputCanPeek_1_1_wget____d1014;
  tUInt8 DEF_inputCanPeek_1_1_whas____d1013;
  tUInt8 DEF_inputCanPeek_1_0_1_wget____d1003;
  tUInt8 DEF_inputCanPeek_1_0_1_whas____d1002;
  tUInt8 DEF_NOT_inputCanPeek_1_2_whas__022_061_OR_NOT_inpu_ETC___d1063;
  tUInt8 DEF_NOT_inputCanPeek_1_1_whas__013_043_OR_NOT_inpu_ETC___d1045;
  tUInt8 DEF_NOT_inputCanPeek_1_0_1_whas__002_053_OR_NOT_in_ETC___d1055;
  tUInt8 DEF_moreFlits_1_1_31_BIT_1___d859;
  tUInt8 DEF_moreFlits_1_1_31_BIT_0___d857;
  tUInt8 DEF_IF_inputDest_1_0_whas__01_THEN_inputDest_1_0_w_ETC___d807;
  tUInt8 DEF_IF_inputDest_1_0_whas__01_THEN_inputDest_1_0_w_ETC___d804;
  tUInt8 DEF_NOT_outputCanPut_1_0_whas__18_19_OR_NOT_output_ETC___d822;
  tUInt8 DEF_IF_inputDest_2_whas__36_THEN_inputDest_2_wget__ETC___d638;
  tUInt8 DEF_IF_inputDest_2_whas__36_THEN_NOT_inputDest_2_w_ETC___d676;
  tUInt8 DEF_IF_inputDest_1_whas__27_THEN_inputDest_1_wget__ETC___d629;
  tUInt8 DEF_IF_inputDest_1_whas__27_THEN_NOT_inputDest_1_w_ETC___d658;
  tUInt8 DEF_IF_inputDest_0_1_whas__16_THEN_inputDest_0_1_w_ETC___d618;
  tUInt8 DEF_IF_inputDest_0_1_whas__16_THEN_NOT_inputDest_0_ETC___d668;
  tUInt8 DEF_outputCanPut_0_1_wget____d620;
  tUInt8 DEF_outputCanPut_0_1_whas____d619;
  tUInt8 DEF_inputCanPeek_2_wget____d634;
  tUInt8 DEF_inputCanPeek_2_whas____d633;
  tUInt8 DEF_inputCanPeek_1_wget____d625;
  tUInt8 DEF_inputCanPeek_1_whas____d624;
  tUInt8 DEF_inputCanPeek_0_1_wget____d614;
  tUInt8 DEF_inputCanPeek_0_1_whas____d613;
  tUInt8 DEF_NOT_inputCanPeek_2_whas__33_72_OR_NOT_inputCan_ETC___d674;
  tUInt8 DEF_NOT_inputCanPeek_1_whas__24_54_OR_NOT_inputCan_ETC___d656;
  tUInt8 DEF_NOT_inputCanPeek_0_1_whas__13_64_OR_NOT_inputC_ETC___d666;
  tUInt8 DEF_moreFlits_32_BIT_1___d564;
  tUInt8 DEF_moreFlits_32_BIT_0___d562;
  tUInt8 DEF_IF_inputDest_0_whas__02_THEN_inputDest_0_wget__ETC___d508;
  tUInt8 DEF_IF_inputDest_0_whas__02_THEN_inputDest_0_wget__ETC___d505;
  tUInt8 DEF_NOT_outputCanPut_0_whas__19_20_OR_NOT_outputCa_ETC___d523;
  tUInt8 DEF_x__h9886;
  tUInt8 DEF_aXI4_Fake_16550_base_rxShim_tff_notEmpty____d123;
  tUInt8 DEF_aXI4_Fake_16550_base_irqTHREmpty_whas____d134;
  tUInt8 DEF_aXI4_Fake_16550_base_irqReceiveDataReady_whas____d133;
  tUWide DEF_memory_ifc_shim_shim_arff_rv_port1__read____d63;
  tUWide DEF_memory_ifc_shim_shim_arff_rv_port0__read____d792;
  tUWide DEF_memory_ifc_shim_shim_awff_rv_port1__read____d12;
  tUWide DEF_memory_ifc_shim_shim_awff_rv_port0__read____d271;
  tUWide DEF_memory_ifc_shim_shim_rff_rv_port1__read____d994;
  tUWide DEF_memory_ifc_shim_shim_rff_rv_port0__read____d94;
  tUWide DEF_memory_ifc_shim_shim_wff_rv_port1__read____d10;
  tUWide DEF_memory_ifc_shim_shim_wff_rv_port0__read____d279;
  tUWide DEF_memory_mem_mem_mem_rsp_0_rv_port1__read____d14;
  tUWide DEF_memory_mem_mem_mem_rsp_0_rv_port0__read____d56;
  tUInt32 DEF_x__h58580;
  tUInt32 DEF_memory_ifc_shim_shim_bff_rv_port1__read____d605;
  tUInt8 DEF_x__h15374;
  tUInt8 DEF_x__h12217;
  tUInt8 DEF_x__h6794;
  tUInt8 DEF_moreFlits_1_1___d831;
  tUInt8 DEF_moreFlits___d532;
  tUInt8 DEF_inputDest_1_0_wget____d802;
  tUInt8 DEF_inputDest_0_wget____d503;
  tUInt8 DEF_inputDest_1_2_wget____d1026;
  tUInt8 DEF_inputDest_1_1_wget____d1017;
  tUInt8 DEF_inputDest_1_0_1_wget____d1006;
  tUInt8 DEF_outputCanPut_1_0_whas____d818;
  tUInt8 DEF_outputCanPut_1_0_wget____d820;
  tUInt8 DEF_inputCanPeek_1_0_whas____d798;
  tUInt8 DEF_inputCanPeek_1_0_wget____d799;
  tUInt8 DEF_inputDest_2_wget____d637;
  tUInt8 DEF_inputDest_1_wget____d628;
  tUInt8 DEF_inputDest_0_1_wget____d617;
  tUInt8 DEF_outputCanPut_0_whas____d519;
  tUInt8 DEF_outputCanPut_0_wget____d521;
  tUInt8 DEF_inputCanPeek_0_whas____d499;
  tUInt8 DEF_inputCanPeek_0_wget____d500;
  tUInt8 DEF_noRouteSlv_rspFF_notFull____d498;
  tUInt8 DEF_merged_0_wff_notEmpty____d469;
  tUInt8 DEF_aXI4_Fake_16550_base_axiShim_wff_notFull____d422;
  tUInt8 DEF_aXI4_Fake_16550_base_axiShim_awff_notFull____d318;
  tUInt8 DEF_aXI4_Fake_16550_base_txShim_tff_notFull____d125;
  tUInt8 DEF_memory_ifc_shim_shim_awff_rv_port0__read__71_B_ETC___d272;
  tUInt8 DEF_memory_ifc_shim_shim_wff_rv_port0__read__79_BI_ETC___d280;
  tUInt8 DEF_aXI4_Fake_16550_base_regIER_BIT_1___h6175;
  tUInt8 DEF_inputDest_1_0_wget__02_BIT_0___d803;
  tUInt8 DEF_inputDest_0_wget__03_BIT_0___d504;
  tUInt8 DEF_inputCanPeek_1_0_1_whas__002_AND_inputCanPeek__ETC___d1012;
  tUInt8 DEF_inputCanPeek_1_1_whas__013_AND_inputCanPeek_1__ETC___d1020;
  tUInt8 DEF_inputCanPeek_1_2_whas__022_AND_inputCanPeek_1__ETC___d1029;
  tUInt8 DEF_NOT_inputDest_1_2_wget__026___d1064;
  tUInt8 DEF_NOT_inputDest_1_1_wget__017___d1046;
  tUInt8 DEF_NOT_inputDest_1_0_1_wget__006___d1056;
  tUInt8 DEF_inputCanPeek_0_1_whas__13_AND_inputCanPeek_0_1_ETC___d623;
  tUInt8 DEF_inputCanPeek_1_whas__24_AND_inputCanPeek_1_wge_ETC___d631;
  tUInt8 DEF_inputCanPeek_2_whas__33_AND_inputCanPeek_2_wge_ETC___d640;
  tUInt8 DEF_NOT_inputDest_2_wget__37___d675;
  tUInt8 DEF_NOT_inputDest_1_wget__28___d657;
  tUInt8 DEF_NOT_inputDest_0_1_wget__17___d667;
  tUInt8 DEF_IF_split_1_flitLeft_38_EQ_0_39_THEN_split_1_aw_ETC___d497;
  tUInt8 DEF_split_1_flitLeft_38_EQ_0___d439;
  tUInt8 DEF_split_1_wug_canPutWire_whas__44_AND_split_1_wu_ETC___d446;
  tUInt8 DEF_IF_split_0_flitLeft_88_EQ_0_89_THEN_split_0_aw_ETC___d495;
  tUInt8 DEF_split_0_flitLeft_88_EQ_0___d289;
  tUInt8 DEF_split_0_wug_canPutWire_whas__94_AND_split_0_wu_ETC___d296;
  tUInt8 DEF_IF_merged_0_flitLeft_50_EQ_0_51_THEN_merged_0__ETC___d471;
  tUInt8 DEF_merged_0_flitLeft_50_EQ_0___d251;
  tUInt8 DEF_noRouteSlv_1_flitCount_96_EQ_0___d797;
  tUInt8 DEF_IF_moreFlits_1_1_31_BIT_0_57_THEN_1_ELSE_0_58__ETC___d862;
  tUInt8 DEF_IF_IF_inputDest_1_0_whas__01_THEN_inputDest_1__ETC___d810;
  tUInt8 DEF_IF_moreFlits_32_BIT_0_62_THEN_1_ELSE_0_63_PLUS_ETC___d567;
  tUInt8 DEF_IF_IF_inputDest_0_whas__02_THEN_inputDest_0_wg_ETC___d511;
  tUInt8 DEF_inputCanPeek_1_0_whas__98_AND_inputCanPeek_1_0_ETC___d830;
  tUInt8 DEF_inputCanPeek_0_whas__99_AND_inputCanPeek_0_wge_ETC___d531;
  tUInt8 DEF_outputCanPut_1_0_1_whas__008_AND_outputCanPut__ETC___d1010;
  tUInt8 DEF_inputCanPeek_1_2_whas__022_AND_inputCanPeek_1__ETC___d1024;
  tUInt8 DEF_inputCanPeek_1_1_whas__013_AND_inputCanPeek_1__ETC___d1015;
  tUInt8 DEF_inputCanPeek_1_0_1_whas__002_AND_inputCanPeek__ETC___d1004;
  tUInt8 DEF_dfltOutputCanPut_1_1_whas__12_AND_dfltOutputCa_ETC___d814;
  tUInt8 DEF_outputCanPut_1_1_whas__24_AND_outputCanPut_1_1_ETC___d826;
  tUInt8 DEF_NOT_memory_ifc_shim_shim_arff_rv_port0__read___ETC___d794;
  tUInt8 DEF_NOT_IF_moreFlits_1_1_31_BIT_0_57_THEN_1_ELSE_0_ETC___d863;
  tUInt8 DEF_inputCanPeek_1_0_whas__98_AND_inputCanPeek_1_0_ETC___d800;
  tUInt8 DEF_NOT_IF_IF_inputDest_1_0_whas__01_THEN_inputDes_ETC___d811;
  tUInt8 DEF_outputCanPut_0_1_whas__19_AND_outputCanPut_0_1_ETC___d621;
  tUInt8 DEF_inputCanPeek_2_whas__33_AND_inputCanPeek_2_wge_ETC___d635;
  tUInt8 DEF_inputCanPeek_1_whas__24_AND_inputCanPeek_1_wge_ETC___d626;
  tUInt8 DEF_inputCanPeek_0_1_whas__13_AND_inputCanPeek_0_1_ETC___d615;
  tUInt8 DEF_dfltOutputCanPut_whas__13_AND_dfltOutputCanPut_ETC___d515;
  tUInt8 DEF_outputCanPut_1_whas__25_AND_outputCanPut_1_wge_ETC___d527;
  tUInt8 DEF_NOT_IF_moreFlits_32_BIT_0_62_THEN_1_ELSE_0_63__ETC___d568;
  tUInt8 DEF_inputCanPeek_0_whas__99_AND_inputCanPeek_0_wge_ETC___d501;
  tUInt8 DEF_NOT_IF_IF_inputDest_0_whas__02_THEN_inputDest__ETC___d512;
  tUInt8 DEF_split_1_awug_canPutWire_whas__40_AND_split_1_a_ETC___d442;
  tUInt8 DEF_split_0_awug_canPutWire_whas__90_AND_split_0_a_ETC___d292;
  tUInt8 DEF_NOT_memory_ifc_shim_shim_wff_rv_port0__read__7_ETC___d281;
  tUInt8 DEF_NOT_memory_ifc_shim_shim_awff_rv_port0__read___ETC___d273;
  tUInt8 DEF_aXI4_Fake_16550_base_txShim_tff_notFull__25_AN_ETC___d127;
 
 /* Local definitions */
 private:
  tUInt8 DEF_aXI4_Fake_16550_base_regLCR_BIT_7___h7392;
  tUInt64 DEF_TASK_mem_read___d87;
  tUInt64 DEF_v__h595;
  tUInt64 DEF_v__h58288;
  tUInt64 DEF_v__h58097;
  tUInt64 DEF_v__h57870;
  tUInt64 DEF_v__h57679;
  tUInt64 DEF_v__h57452;
  tUInt64 DEF_v__h57261;
  tUInt64 DEF_v__h45566;
  tUInt64 DEF_v__h35754;
  tUInt64 DEF_v__h35563;
  tUInt64 DEF_v__h35336;
  tUInt64 DEF_v__h35145;
  tUInt64 DEF_v__h34918;
  tUInt64 DEF_v__h34727;
  tUInt64 DEF_v__h20351;
  tUInt32 DEF_signed_8___d372;
  tUInt32 DEF_signed_2___d733;
  tUInt32 DEF_signed_1___d721;
  tUInt32 DEF_signed_0___d546;
  tUWide DEF_toOutput_1_wget____d589;
  tUWide DEF_toOutput_0_wget____d585;
  tUWide DEF_inputPeek_0_wget____d552;
  tUWide DEF_split_1_doPut_wget____d449;
  tUWide DEF_split_0_doPut_wget____d299;
  tUWide DEF_merged_0_outflit_wget____d475;
  tUWide DEF_toDfltOutput_wget____d595;
  tUWide DEF_toDfltOutput_1_1_wget____d984;
  tUWide DEF_toOutput_1_1_wget____d884;
  tUWide DEF_toOutput_1_0_wget____d878;
  tUWide DEF_inputPeek_1_0_wget____d851;
  tUWide DEF_noRouteSlv_1_currentReq___d989;
  tUWide DEF_split_1_awug_putWire_wget____d324;
  tUWide DEF_split_0_awug_putWire_wget____d277;
  tUWide DEF_merged_0_awff_first____d253;
  tUWide DEF_merged_0_awug_peekWire_wget____d240;
  tUWide DEF_core_core_mem_master_ar_peek____d784;
  tUWide DEF_core_core_mem_master_aw_peek____d211;
  tUWide DEF_aXI4_Fake_16550_base_rxShim_tff_first____d112;
  tUWide DEF_toOutput_1_0_1_wget____d1182;
  tUWide DEF_inputPeek_1_2_wget____d1166;
  tUWide DEF_inputPeek_1_1_wget____d1150;
  tUWide DEF_inputPeek_1_0_1_wget____d1132;
  tUWide DEF_split_1_wug_putWire_wget____d428;
  tUWide DEF_split_0_wug_putWire_wget____d285;
  tUWide DEF_merged_0_wff_first____d254;
  tUWide DEF_merged_0_wug_peekWire_wget____d245;
  tUWide DEF_core_core_mem_master_w_peek____d225;
  tUWide DEF_aXI4_Fake_16550_base_axiShim_wff_first____d189;
  tUWide DEF_aXI4_Fake_16550_base_axiShim_arff_first____d141;
  tUWide DEF_aXI4_Fake_16550_base_axiShim_awff_first____d191;
  tUWide DEF_aXI4_Fake_16550_base_axiShim_rff_first____d999;
  tUInt64 DEF_memory_mem_mem_mem_memCHandle___d9;
  tUInt8 DEF_aXI4_Fake_16550_base_regLCR__h7389;
  tUWide DEF_merged_0_outflit_wget__75_BITS_171_TO_0___d480;
  tUWide DEF_split_1_doPut_wget__49_BITS_171_TO_73___d452;
  tUWide DEF_split_0_doPut_wget__99_BITS_171_TO_73___d302;
  tUWide DEF_merged_0_outflit_wget__75_BITS_72_TO_0___d481;
  tUWide DEF_split_1_doPut_wget__49_BITS_72_TO_0___d453;
  tUWide DEF_split_0_doPut_wget__99_BITS_72_TO_0___d303;
  tUWide DEF_memory_ifc_shim_shim_rff_rv_port1__read__94_BI_ETC___d996;
  tUWide DEF_split_1_wug_putWire_wget__28_BITS_72_TO_1___d429;
  tUInt8 DEF_inputPeek_0_wget__52_BIT_0___d555;
  tUInt8 DEF_split_1_doPut_wget__49_BIT_172___d450;
  tUInt8 DEF_split_0_doPut_wget__99_BIT_172___d300;
  tUInt8 DEF_inputPeek_1_2_wget__166_BIT_0___d1168;
  tUInt8 DEF_inputPeek_1_1_wget__150_BIT_0___d1152;
  tUInt8 DEF_inputPeek_1_0_1_wget__132_BIT_0___d1134;
  tUWide DEF_IF_inputPeek_0_whas__51_THEN_inputPeek_0_wget__ETC___d553;
  tUWide DEF_IF_merged_0_outflit_whas__73_AND_NOT_merged_0__ETC___d484;
  tUWide DEF_DONTCARE_CONCAT_IF_merged_0_outflit_whas__73_T_ETC___d483;
  tUWide DEF_IF_merged_0_awug_peekWire_whas__39_THEN_merged_ETC___d241;
  tUWide DEF_IF_inputPeek_1_0_whas__50_THEN_inputPeek_1_0_w_ETC___d852;
  tUWide DEF_IF_inputPeek_1_2_whas__165_THEN_inputPeek_1_2__ETC___d1167;
  tUWide DEF_IF_inputPeek_1_1_whas__149_THEN_inputPeek_1_1__ETC___d1151;
  tUWide DEF_IF_inputPeek_1_0_1_whas__131_THEN_inputPeek_1__ETC___d1133;
  tUWide DEF_IF_merged_0_wug_peekWire_whas__44_THEN_merged__ETC___d246;
  tUWide DEF_IF_merged_0_outflit_whas__73_THEN_merged_0_out_ETC___d482;
  tUInt8 DEF_IF_inputPeek_2_whas__69_THEN_inputPeek_2_wget__ETC___d771;
  tUInt8 DEF_IF_inputPeek_1_whas__58_THEN_inputPeek_1_wget__ETC___d760;
  tUInt8 DEF_IF_inputPeek_0_1_whas__43_THEN_inputPeek_0_1_w_ETC___d745;
  tUWide DEF__0_CONCAT_merged_0_awff_first__53_CONCAT_merged_ETC___d255;
  tUWide DEF_NOT_merged_0_outflit_whas__73_74_OR_merged_0_o_ETC___d485;
  tUWide DEF__1_CONCAT_split_0_awug_putWire_wget__77___d278;
  tUWide DEF__1_CONCAT_toOutput_1_0_wget__78___d879;
  tUWide DEF__0_CONCAT_DONTCARE___d24;
  tUWide DEF_aXI4_Fake_16550_base_wireTxData_wget__19_CONCA_ETC___d120;
  tUWide DEF__1_CONCAT_split_0_wug_putWire_wget__85___d286;
  tUWide DEF__1_CONCAT_memory_ifc_readFF_first__02_BITS_12_T_ETC___d110;
  tUWide DEF_IF_memory_mem_mem_mem_rsp_0_rv_port0__read__6__ETC___d109;
  tUWide DEF__0_CONCAT_DONTCARE___d22;
  tUWide DEF__0_CONCAT_aXI4_Fake_16550_base_axiShim_rff_firs_ETC___d1000;
  tUWide DEF_noRouteSlv_1_currentReq_89_BITS_98_TO_93_90_CO_ETC___d993;
  tUWide DEF__5_CONCAT_DONTCARE___d48;
  tUWide DEF__4_CONCAT_TASK_mem_read_7___d88;
  tUWide DEF__0_CONCAT_DONTCARE___d62;
  tUWide DEF_toOutput_1_1_wget__84_BITS_92_TO_29_85_CONCAT__ETC___d887;
  tUWide DEF_split_1_awug_putWire_wget__24_BITS_92_TO_29_25_ETC___d327;
  tUWide DEF_IF_aXI4_Fake_16550_base_axiShim_arff_first__41_ETC___d179;
  tUInt32 DEF__0_CONCAT_DONTCARE___d757;
  tUInt8 DEF__0_CONCAT_DONTCARE___d753;
  tUInt8 DEF__0_CONCAT_DONTCARE___d580;
  tUInt8 DEF_NOT_aXI4_Fake_16550_base_regLCR_44_BIT_7_45___d146;
  tUInt8 DEF_NOT_split_1_doPut_wget__49_BIT_172_50___d451;
  tUInt8 DEF_NOT_split_0_doPut_wget__99_BIT_172_00___d301;
  tUInt32 DEF_x__h58585;
 
 /* Rules */
 public:
  void RL_memory_mem_mem_mem_do_alloc();
  void RL_memory_mem_mem_mem_do_init();
  void RL_memory_ifc_writeReq();
  void RL_memory_ifc_writeRsp();
  void RL_memory_ifc_drainInternalWriteRsp();
  void RL_memory_ifc_readReq();
  void RL_memory_ifc_readRsp();
  void RL_aXI4_Fake_16550_base_rx_read_data();
  void RL_aXI4_Fake_16550_base_rx_drop_data();
  void RL_aXI4_Fake_16550_base_tx_write_data();
  void RL_aXI4_Fake_16550_base_receive_data_ready_irq();
  void RL_aXI4_Fake_16550_base_set_last_tx_ready_irq();
  void RL_aXI4_Fake_16550_base_set_thr_pending();
  void RL_aXI4_Fake_16550_base_thr_empty_irq();
  void RL_aXI4_Fake_16550_base_pulse_irq_line();
  void RL_aXI4_Fake_16550_base_read_req();
  void RL_aXI4_Fake_16550_base_write_req();
  void RL_merged_0_awug_setCanPeek();
  void RL_merged_0_awug_setPeek();
  void RL_merged_0_awug_warnDoDrop();
  void RL_merged_0_awug_doDrop();
  void RL_merged_0_wug_setCanPeek();
  void RL_merged_0_wug_setPeek();
  void RL_merged_0_wug_warnDoDrop();
  void RL_merged_0_wug_doDrop();
  void RL_merged_0_awFlit();
  void RL_merged_0_wFlit();
  void RL_merged_0_passFlit();
  void RL_merged_0_genFirst();
  void RL_merged_0_genOther();
  void RL_split_0_awug_setCanPut();
  void RL_split_0_awug_warnDoPut();
  void RL_split_0_awug_doPut();
  void RL_split_0_wug_setCanPut();
  void RL_split_0_wug_warnDoPut();
  void RL_split_0_wug_doPut();
  void RL_split_0_putFirst();
  void RL_split_0_putOther();
  void RL_split_1_awug_setCanPut();
  void RL_split_1_awug_warnDoPut();
  void RL_split_1_awug_doPut();
  void RL_split_1_wug_setCanPut();
  void RL_split_1_wug_warnDoPut();
  void RL_split_1_wug_doPut();
  void RL_split_1_putFirst();
  void RL_split_1_putOther();
  void RL_set_input_canPeek_wire();
  void RL_set_input_peek_wires();
  void RL_set_output_canPut_wire();
  void RL_set_output_canPut_wire_1();
  void RL_set_dflt_output_canPut_wire();
  void RL_arbitrate();
  void RL_arbitration_fail();
  void RL_input_first_flit();
  void RL_input_follow_flit();
  void RL_output_selected();
  void RL_output_selected_1();
  void RL_dflt_output_selected();
  void RL_set_input_canPeek_wire_1();
  void RL_set_input_peek_wires_1();
  void RL_set_input_canPeek_wire_2();
  void RL_set_input_peek_wires_2();
  void RL_set_input_canPeek_wire_3();
  void RL_set_input_peek_wires_3();
  void RL_set_output_canPut_wire_2();
  void RL_arbitrate_1();
  void RL_arbitration_fail_1();
  void RL_legal_destination_fail_1();
  void RL_arbitration_fail_2();
  void RL_legal_destination_fail_2();
  void RL_arbitration_fail_3();
  void RL_legal_destination_fail_3();
  void RL_input_first_flit_1();
  void RL_input_follow_flit_1();
  void RL_input_first_flit_2();
  void RL_input_follow_flit_2();
  void RL_input_first_flit_3();
  void RL_input_follow_flit_3();
  void RL_output_selected_2();
  void RL_set_input_canPeek_wire_4();
  void RL_set_input_peek_wires_4();
  void RL_set_output_canPut_wire_3();
  void RL_set_output_canPut_wire_4();
  void RL_set_dflt_output_canPut_wire_1();
  void RL_arbitrate_2();
  void RL_arbitration_fail_4();
  void RL_input_first_flit_4();
  void RL_input_follow_flit_4();
  void RL_output_selected_3();
  void RL_output_selected_4();
  void RL_dflt_output_selected_1();
  void RL_set_input_canPeek_wire_5();
  void RL_set_input_peek_wires_5();
  void RL_set_input_canPeek_wire_6();
  void RL_set_input_peek_wires_6();
  void RL_set_input_canPeek_wire_7();
  void RL_set_input_peek_wires_7();
  void RL_set_output_canPut_wire_5();
  void RL_arbitrate_3();
  void RL_arbitration_fail_5();
  void RL_legal_destination_fail_5();
  void RL_arbitration_fail_6();
  void RL_legal_destination_fail_6();
  void RL_arbitration_fail_7();
  void RL_legal_destination_fail_7();
  void RL_input_first_flit_5();
  void RL_input_follow_flit_5();
  void RL_input_first_flit_6();
  void RL_input_follow_flit_6();
  void RL_input_first_flit_7();
  void RL_input_follow_flit_7();
  void RL_output_selected_5();
  void __me_check_53();
  void __me_check_55();
  void __me_check_72();
  void __me_check_74();
  void __me_check_76();
  void __me_check_86();
  void __me_check_88();
  void __me_check_90();
  void __me_check_105();
  void __me_check_107();
  void __me_check_109();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_memory_mem_mem_mem_rst$OUT_RST(tUInt8 ARG_rst_in);
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
  static void static_reset_memory_mem_mem_mem_rst$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
  void vcd_defs(tVCDDumpType dt, MOD_top &backing);
  void vcd_prims(tVCDDumpType dt, MOD_top &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
};

#endif /* ifndef __top_h__ */
