

================================================================
== Vitis HLS Report for 'applyConvolution'
================================================================
* Date:           Fri May 24 10:34:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.312 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_applyConvolution_Pipeline_1_fu_275                |applyConvolution_Pipeline_1                |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
        |grp_applyConvolution_Pipeline_VITIS_LOOP_33_5_fu_285  |applyConvolution_Pipeline_VITIS_LOOP_33_5  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_applyConvolution_Pipeline_VITIS_LOOP_41_6_fu_303  |applyConvolution_Pipeline_VITIS_LOOP_41_6  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_27_3_VITIS_LOOP_28_4  |        ?|        ?|         ?|          -|          -|     9|        no|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    695|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    9|    1729|   2595|    -|
|Memory           |        0|    -|      32|      5|    -|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     907|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    2668|   3525|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |grp_applyConvolution_Pipeline_1_fu_275                |applyConvolution_Pipeline_1                |        0|   0|  100|    76|    0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_33_5_fu_285  |applyConvolution_Pipeline_VITIS_LOOP_33_5  |        0|   5|  914|  1225|    0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_41_6_fu_303  |applyConvolution_Pipeline_VITIS_LOOP_41_6  |        0|   0|  369|   973|    0|
    |control_r_s_axi_U                                     |control_r_s_axi                            |        0|   0|   36|    40|    0|
    |control_s_axi_U                                       |control_s_axi                              |        0|   0|  144|   232|    0|
    |mul_32ns_32ns_64_3_1_U31                              |mul_32ns_32ns_64_3_1                       |        0|   4|  166|    49|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+
    |Total                                                 |                                           |        0|   9| 1729|  2595|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_U  |kernel_ROM_AUTO_1R  |        0|  32|   5|    0|     9|   32|     1|          288|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                    |        0|  32|   5|    0|     9|   32|     1|          288|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_365_p2                                                  |         +|   0|  0|  71|          64|           1|
    |add_ln24_fu_386_p2                                                    |         +|   0|  0|  38|          31|           1|
    |add_ln25_fu_536_p2                                                    |         +|   0|  0|  38|          31|           1|
    |add_ln27_fu_460_p2                                                    |         +|   0|  0|  13|           4|           1|
    |add_ln28_fu_530_p2                                                    |         +|   0|  0|  11|           3|           1|
    |add_ln29_fu_525_p2                                                    |         +|   0|  0|  39|          32|          32|
    |empty_22_fu_653_p2                                                    |         +|   0|  0|   7|           4|           4|
    |empty_fu_426_p2                                                       |         +|   0|  0|  39|          32|          32|
    |indvars_iv_next2514_fu_480_p2                                         |         +|   0|  0|  11|           3|           1|
    |indvars_iv_next25_mid1_fu_495_p2                                      |         +|   0|  0|  11|           3|           2|
    |p_mid1_fu_490_p2                                                      |         +|   0|  0|  39|          32|          32|
    |empty_21_fu_586_p2                                                    |         -|   0|  0|   7|           4|           4|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_41_6_fu_303_output_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_360_p2                                                   |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln25_fu_355_p2                                                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln27_fu_454_p2                                                   |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln28_fu_466_p2                                                   |      icmp|   0|  0|  11|           3|           2|
    |icmp_ln31_fu_628_p2                                                   |      icmp|   0|  0|  39|          32|          32|
    |slt51_fu_599_p2                                                       |      icmp|   0|  0|  39|          32|          32|
    |slt_fu_438_p2                                                         |      icmp|   0|  0|  39|          32|          32|
    |or_ln31_1_fu_448_p2                                                   |        or|   0|  0|   2|           1|           1|
    |or_ln31_2_fu_644_p2                                                   |        or|   0|  0|   2|           1|           1|
    |or_ln31_3_fu_609_p2                                                   |        or|   0|  0|   2|           1|           1|
    |or_ln31_fu_638_p2                                                     |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_403_p3                                               |    select|   0|  0|  31|           1|          31|
    |select_ln24_fu_392_p3                                                 |    select|   0|  0|  31|           1|          31|
    |select_ln25_fu_541_p3                                                 |    select|   0|  0|  31|           1|          31|
    |select_ln27_1_fu_501_p3                                               |    select|   0|  0|   3|           1|           3|
    |select_ln27_2_fu_615_p3                                               |    select|   0|  0|   2|           1|           1|
    |select_ln27_3_fu_513_p3                                               |    select|   0|  0|   3|           1|           3|
    |select_ln27_fu_472_p3                                                 |    select|   0|  0|   3|           1|           2|
    |rev52_fu_603_p2                                                       |       xor|   0|  0|   2|           1|           2|
    |rev_fu_442_p2                                                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln31_fu_632_p2                                                    |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                 |          |   0|  0| 695|         457|         423|
    +----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  81|         17|    1|         17|
    |ap_phi_mux_sum_0_9_phi_fu_267_p4  |   9|          2|   32|         64|
    |ap_phi_mux_sum_1_9_phi_fu_255_p4  |   9|          2|   32|         64|
    |ap_phi_mux_sum_2_9_phi_fu_243_p4  |   9|          2|   32|         64|
    |image_r_TREADY_int_regslice       |  14|          3|    1|          3|
    |indvar_flatten9_fu_116            |   9|          2|   64|        128|
    |indvar_flatten_reg_187            |   9|          2|    4|          8|
    |kx_reg_228                        |   9|          2|    3|          6|
    |ky_reg_175                        |   9|          2|    3|          6|
    |sum_0_5_reg_218                   |   9|          2|   32|         64|
    |sum_0_9_reg_263                   |   9|          2|   32|         64|
    |sum_1_5_reg_208                   |   9|          2|   32|         64|
    |sum_1_9_reg_251                   |   9|          2|   32|         64|
    |sum_2_5_reg_198                   |   9|          2|   32|         64|
    |sum_2_9_reg_239                   |   9|          2|   32|         64|
    |x_fu_96                           |   9|          2|   31|         62|
    |y_fu_112                          |   9|          2|   31|         62|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 230|         50|  426|        868|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln24_1_reg_799                                                 |  64|   0|   64|          0|
    |add_ln27_reg_852                                                   |   4|   0|    4|          0|
    |add_ln28_reg_889                                                   |   3|   0|    3|          0|
    |add_ln29_reg_883                                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                                          |  16|   0|   16|          0|
    |channels_read_reg_715                                              |  32|   0|   32|          0|
    |empty_reg_838                                                      |  32|   0|   32|          0|
    |grp_applyConvolution_Pipeline_1_fu_275_ap_start_reg                |   1|   0|    1|          0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_33_5_fu_285_ap_start_reg  |   1|   0|    1|          0|
    |grp_applyConvolution_Pipeline_VITIS_LOOP_41_6_fu_303_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_728                                                |  32|   0|   32|          0|
    |icmp_ln25_reg_789                                                  |   1|   0|    1|          0|
    |icmp_ln28_reg_857                                                  |   1|   0|    1|          0|
    |indvar_flatten9_fu_116                                             |  64|   0|   64|          0|
    |indvar_flatten_reg_187                                             |   4|   0|    4|          0|
    |kernel_load_reg_904                                                |  32|   0|   32|          0|
    |kx_reg_228                                                         |   3|   0|    3|          0|
    |ky_reg_175                                                         |   3|   0|    3|          0|
    |mul_ln6_reg_781                                                    |  64|   0|   64|          0|
    |or_ln31_1_reg_844                                                  |   1|   0|    1|          0|
    |or_ln31_2_reg_895                                                  |   1|   0|    1|          0|
    |p_mid1_reg_862                                                     |  32|   0|   32|          0|
    |select_ln24_reg_813                                                |  31|   0|   31|          0|
    |select_ln27_1_reg_868                                              |   3|   0|    3|          0|
    |select_ln27_3_reg_878                                              |   3|   0|    3|          0|
    |sum_0_1_fu_100                                                     |  32|   0|   32|          0|
    |sum_0_5_reg_218                                                    |  32|   0|   32|          0|
    |sum_0_9_reg_263                                                    |  32|   0|   32|          0|
    |sum_1_1_fu_104                                                     |  32|   0|   32|          0|
    |sum_1_5_reg_208                                                    |  32|   0|   32|          0|
    |sum_1_9_reg_251                                                    |  32|   0|   32|          0|
    |sum_2_1_fu_108                                                     |  32|   0|   32|          0|
    |sum_2_5_reg_198                                                    |  32|   0|   32|          0|
    |sum_2_9_reg_239                                                    |  32|   0|   32|          0|
    |trunc_ln27_reg_873                                                 |   2|   0|    2|          0|
    |width_read_reg_721                                                 |  32|   0|   32|          0|
    |x_fu_96                                                            |  31|   0|   31|          0|
    |y_fu_112                                                           |  31|   0|   31|          0|
    |zext_ln24_reg_818                                                  |  31|   0|   32|          1|
    |zext_ln25_1_reg_824                                                |  31|   0|   32|          1|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 907|   0|  909|          2|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_AWADDR   |   in|    4|       s_axi|         control_r|   return void|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|         control_r|   return void|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|         control_r|   return void|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_ARADDR   |   in|    4|       s_axi|         control_r|   return void|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|         control_r|   return void|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|         control_r|   return void|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|         control_r|   return void|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|         control_r|   return void|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  applyConvolution|  return value|
|image_r_TDATA            |   in|    8|        axis|           image_r|       pointer|
|image_r_TVALID           |   in|    1|        axis|           image_r|       pointer|
|image_r_TREADY           |  out|    1|        axis|           image_r|       pointer|
|output_r_TDATA           |  out|    8|        axis|          output_r|       pointer|
|output_r_TVALID          |  out|    1|        axis|          output_r|       pointer|
|output_r_TREADY          |   in|    1|        axis|          output_r|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

