# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FinalProject.srcs/sources_1/ip/Clock50MHzGenerator" --include "../../../../FinalProject.srcs/sources_1/ip/clkGen25" \
"../../../../FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/CRTClock2021Template.v" \
"../../../../FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/CRTcontroller2021fall.v" \
"../../../../FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/FallingEdgePositiveOneShot.v" \
"../../../../FinalProject.srcs/sources_1/new/LineClockUnit.v" \
"../../../../FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/UniversalCounter2021fall.v" \
"../../../../FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/hsyncModule2021fall.v" \
"../../../../FinalProject.srcs/sources_1/imports/FinalProjectGivenFiles/vsyncModule2021fallTemplate.v" \
"../../../../FinalProject.srcs/sim_1/imports/FinalProjectGivenFiles/CRTcontroller2021fall_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
