# Verilog_WEEK10<br/>
pre-report 7 segment and piezo<br/>
binary to BCD<br/>
7-segment<br/>
piezo piano<br/>
