// Seed: 2688118539
module module_0 (
    input tri0 id_0
    , id_6, id_7,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri  id_4
);
  logic [7:0] id_8;
  id_9(
      .id_0(id_7[1]), .id_1(id_1)
  );
  assign id_8[1] = id_1;
  always disable id_10;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire id_7,
    output uwire id_8,
    input supply1 id_9,
    output wor id_10,
    input supply1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_6,
      id_5,
      id_11
  );
endmodule
