
*** Running vivado
    with args -log blk_mem_gen_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_2.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 252.945 ; gain = 43.148
Starting RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 353.570 ; gain = 143.773
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_2' (11#1) [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:06:52 ; elapsed = 00:08:31 . Memory (MB): peak = 553.137 ; gain = 343.340
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:53 ; elapsed = 00:08:33 . Memory (MB): peak = 553.137 ; gain = 343.340
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 677.805 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:08:01 ; elapsed = 00:09:58 . Memory (MB): peak = 677.805 ; gain = 468.008
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:01 ; elapsed = 00:09:58 . Memory (MB): peak = 677.805 ; gain = 468.008
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:01 ; elapsed = 00:09:58 . Memory (MB): peak = 677.805 ; gain = 468.008
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:04 ; elapsed = 00:10:03 . Memory (MB): peak = 677.805 ; gain = 468.008
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:08 ; elapsed = 00:10:07 . Memory (MB): peak = 677.805 ; gain = 468.008
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:22 ; elapsed = 00:11:27 . Memory (MB): peak = 677.805 ; gain = 468.008
Finished Timing Optimization : Time (s): cpu = 00:09:22 ; elapsed = 00:11:27 . Memory (MB): peak = 677.805 ; gain = 468.008
Finished Technology Mapping : Time (s): cpu = 00:09:22 ; elapsed = 00:11:27 . Memory (MB): peak = 683.309 ; gain = 473.512
Finished IO Insertion : Time (s): cpu = 00:09:26 ; elapsed = 00:11:31 . Memory (MB): peak = 683.309 ; gain = 473.512
Finished Renaming Generated Instances : Time (s): cpu = 00:09:26 ; elapsed = 00:11:31 . Memory (MB): peak = 683.309 ; gain = 473.512
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:26 ; elapsed = 00:11:32 . Memory (MB): peak = 683.309 ; gain = 473.512
Finished Renaming Generated Ports : Time (s): cpu = 00:09:26 ; elapsed = 00:11:32 . Memory (MB): peak = 683.309 ; gain = 473.512
Finished Handling Custom Attributes : Time (s): cpu = 00:09:27 ; elapsed = 00:11:32 . Memory (MB): peak = 683.309 ; gain = 473.512
Finished Renaming Generated Nets : Time (s): cpu = 00:09:27 ; elapsed = 00:11:32 . Memory (MB): peak = 683.309 ; gain = 473.512

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     4|
|2     |LUT4       |     5|
|3     |LUT5       |     2|
|4     |LUT6       |     5|
|5     |MUXF7      |     2|
|6     |RAMB36E1   |     8|
|7     |RAMB36E1_1 |     8|
|8     |RAMB36E1_2 |     2|
|9     |RAMB36E1_3 |     1|
|10    |FDRE       |    10|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:09:27 ; elapsed = 00:11:32 . Memory (MB): peak = 683.309 ; gain = 473.512
synth_design: Time (s): cpu = 00:09:02 ; elapsed = 00:10:54 . Memory (MB): peak = 702.477 ; gain = 426.133
