                  Tempo Semiconductor, Inc.
                                                   ¬Æ
                                                                                                                                              DATASHEET
 PORTABLE CONSUMER CODEC                                                                                                                                    TSCS25xx
 LOW-POWER, HIGH-FIDELITY INTEGRATED CODEC
DESCRIPTION                                                                                                     FEATURES
  The TSCS25xx is a low-power, high-fidelity integrated CODEC                                                   ‚Ä¢ On-chip true cap-less headphone driver
with 32 bit stereo playback stereo record functionality. In addition                                               ‚Ä¢   35 mW output power (16Œ©)
to a high-fidelity low-power CODEC, the device integrates stereo                                                   ‚Ä¢   29 mW output power (32Œ©)
true cap-less headphone amplifiers.                                                                                ‚Ä¢   Charge-pump allows true, ground-centered outputs
The digital audio data ports (both input and output) work in both                                                  ‚Ä¢   SNR (A-Weighted, no active signal) -124dB
master or slave mode and supports all common formats including                                                     ‚Ä¢   Headphone detection logic
I2S, Left-Justified, Right-Justified and TDM as well as direct                                                  ‚Ä¢  High fidelity CODEC
Bluetooth PCM mode.                                                                                                ‚Ä¢   32 bit stereo DAC and 32-bit stereo ADC
Beyond high-fidelity for portable systems, the device offers an                                                    ‚Ä¢   Sample rates from 8k to 96 kHz
enriched ‚Äúaudio presence‚Äù through built-in audio output                                                         ‚Ä¢  Audio Output Processing DSP Engine
processing (AOP) DSP engine. The AOP supports 12 Bands of                                                          ‚Ä¢   3D stereo enhancement
EQ, Psychoacoustic Bass and Treble enhancement, 3D stereo                                                          ‚Ä¢   12 band parametric equalizers
enhancement and Dynamic Range controller to support pro-style                                                      ‚Ä¢   Dynamic Range controller
Multi-band Compressor/Limiter capability.                                                                              - Multi-band with independent attack/release and gain
                                                                                                                       - Limiter
                                                                                                                       - Expander
                                                                                                                   ‚Ä¢   Psychoacoustic Bass and Treble enhancement
APPLICATIONS                                                                                                           processing
‚Ä¢              Multimedia Handsets                                                                              ‚Ä¢  Microphone/line-in interface
‚Ä¢              Lightning and USB-C connected Headphones                                                            ‚Ä¢   Analog microphone or line-in inputs
                                                                                                                   ‚Ä¢   Automatic level control
                                                                                                                ‚Ä¢  Low power with built in power management
                                                                                                                   ‚Ä¢   1.7 V CODEC supports 1Vrms
                                                                                                                   ‚Ä¢   Very low standby and no-signal power consumption
                                                                                                                   ‚Ä¢   1.8V digital / 1.7V analog supply for low power
                                                                                                                   2-wire (I2C compatible) control interface
                    3//                             *3,2             ,&
                                 ,QWHUQDO
                               $XGLR&ORFNV                                                                     ‚Ä¢
   0&/.
                                                                                                                ‚Ä¢  I2S data interface
        /,1
                  08;      $'&
                                                                                                ,63&0287
                                                                                                                   ‚Ä¢   Supports Bluetooth PCM mode
        /,1
                                            ,1387
                                                                                                                   ‚Ä¢   Left-Justified, Right-Justified, and PCM Audio Interfaces
        5,1
                                          352&(6625
                                                                                   '$&
                                                                                               &$3/(66+3/
                                                                                                                ‚Ä¢  Package
                                                                                                                   ‚Ä¢   40-pin, 5x5mm, QFN
                                                                                               /,1(287/
                  08;      $'&
        5,1
                                                                     '63
                                                             08;
        '6
                                                                                               &$3/(66+35
0,&%,$6                 95()                                                      '$&         /,1(2875
,63&0
                        /,1
                                       08;
                        /,1
                                                 
                                                 B       '6     '6
                        /,1
                                       08;                                             &+$5*(
                                                                         +3'(7(&7
                                                                                        3803
                        5,1
             œÆœ±Õ∫œ≠
     Z
                                                                                                              1                                                    V1.1 4/19/2017
 ¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                        TSCS25XX


TSCS25xx
Portable Consumer CODECs
        1. OVERVIEW ................................................................................................................................6
            1.1. Block Diagram ...................................................................................................................................6
            1.2. Audio Outputs ....................................................................................................................................6
            1.3. Audio Inputs .......................................................................................................................................7
        2. POWER MANAGEMENT ...........................................................................................................8
            2.1. Control Registers ...............................................................................................................................8
                   2.1.1. Power Management Register 1 ...........................................................................................8
                   2.1.2. Power Management 2 Register ..........................................................................................9
            2.2. Stopping the Master Clock .................................................................................................................9
        3. OUTPUT AUDIO PROCESSING ..............................................................................................10
            3.1. DC Removal ....................................................................................................................................10
            3.2. Volume Control ................................................................................................................................11
                   3.2.1. Volume Control Registers ..................................................................................................12
            3.3. Parametric Equalizer .......................................................................................................................13
                   3.3.1. Prescaler & Equalizer Filter ...............................................................................................13
                   3.3.2. EQ Filter Enable Register .................................................................................................14
                   3.3.3. DACCRAM Write/Read Registers ......................................................................................14
                             3.3.3.1. DAC Coefficient Write Data Low Register ......................................................14
                             3.3.3.2. DAC Coefficient Write Data Mid Register ........................................................14
                             3.3.3.3. DAC Coefficient WRITE Data High Register ....................................................15
                             3.3.3.4. DAC Coefficient Read Data Low Register ........................................................15
                             3.3.3.5. DAC Coefficient Read Data Mid Register .........................................................15
                             3.3.3.6. DAC Coefficient Read Data High Register .......................................................15
                   3.3.4. DACCRAM Address Register ............................................................................................16
                   3.3.5. DACCRAM STATUS Register ...........................................................................................16
                   3.3.6. Equalizer, Bass, Treble Coefficient & Equalizer Prescaler RAM .......................................16
            3.4. Gain and Dynamic Range Control ...................................................................................................21
            3.5. Multi-band Compressor ...................................................................................................................21
                   3.5.1. Overview ............................................................................................................................21
                   3.5.2. Multi band Compressor Registers ......................................................................................23
            3.6. Limiter/Compressor/Expander .........................................................................................................30
                   3.6.1. Overview ............................................................................................................................30
                   3.6.2. Configuration ......................................................................................................................31
                   3.6.3. Controlling parameters .......................................................................................................32
                   3.6.4. Limiter/Compressor/Expander Registers ...........................................................................32
                             3.6.4.1. General compressor/limiter/expander control Register ....................................32
                             3.6.4.2. Compressor/Limiter/Expander make-up gain Register ....................................33
                             3.6.4.3. Compressor Threshold Register .......................................................................33
                             3.6.4.4. Compressor ration register ...............................................................................33
                             3.6.4.5. Compressor Attack Time Constant Register (Low) ..........................................33
                             3.6.4.6. Compressor Attack Time Constant Register (High) .........................................34
                             3.6.4.7. Compressor Release Time Constant Register (Low) .......................................34
                             3.6.4.8. Compressor Release Time Constant Register (High) ......................................34
                             3.6.4.9. Limiter Threshold Register ...............................................................................34
                             3.6.4.10. Limiter Target Register ...................................................................................35
                             3.6.4.11. Limiter Attack Time Constant Register (Low) .................................................35
                             3.6.4.12. Limiter Attack Time Constant Register (High) ................................................35
                             3.6.4.13. Limiter Release Time Constant Register (Low) ..............................................35
                             3.6.4.14. Limiter Release Time Constant Register (High) .............................................36
                             3.6.4.15. Expander Threshold Register .........................................................................36
                             3.6.4.16. Expander Ratio Register ................................................................................36
                             3.6.4.17. Expander Attack Time Constant Register (Low) ............................................36
                             3.6.4.18. Expander Attack Time Constant Register (High) ............................................37
                             3.6.4.19. Expander Release Time Constant Register (Low) .........................................37
                             3.6.4.20. Expander Release Time Constant Register (High) ........................................37
            3.7. Output Effects ..................................................................................................................................37
                   3.7.1. FX Control Register ...........................................................................................................38
                   3.7.2. Stereo Depth (3-D) Enhancement .....................................................................................38
                   3.7.3. Psychoacoustic Bass Enhancement ..................................................................................39
                                                                                        2                                                                              V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                            TSCS25XX


TSCS25xx
Portable Consumer CODECs
                    3.7.4. Treble Enhancement ..........................................................................................................39
             3.8. Mute and De-Emphasis ...................................................................................................................40
             3.9. Mono Operation and Phase Inversion .............................................................................................40
                    3.9.1. DAC Control Register .......................................................................................................40
             3.10. Analog Outputs ..............................................................................................................................40
                    3.10.1. Headphone Output ...........................................................................................................40
Headphone Volume Control Registers 41
        4. INPUT AUDIO PROCESSING ..................................................................................................42
             4.1. Analog Inputs ...................................................................................................................................42
                    4.1.1. Input Software Control Register .........................................................................................43
             4.2. Mono Mixing and Output Configuration ...........................................................................................43
                    4.2.1. ADC D2S Input Mode Register ..........................................................................................43
                    4.2.2. ADC Mono, Filter, and Inversion ........................................................................................44
                    4.2.3. ADC Data Output Configuration .........................................................................................44
             4.3. Microphone Bias ..............................................................................................................................44
                    4.3.1. Microphone Bias Control Bit ..............................................................................................45
             4.4. Programmable Gain Control ............................................................................................................45
                    4.4.1. Input PGA Software Control Register ...............................................................................46
             4.5. ADC Digital Filter .............................................................................................................................46
                    4.5.1. ADC Signal Path Control Register .....................................................................................47
                    4.5.2. ADC High Pass Filter Enable Modes .................................................................................47
             4.6. Digital ADC Volume Control ............................................................................................................47
                    4.6.1. ADC Digital Volume Control Register ................................................................................48
             4.7. Automatic Level Control (ALC) ........................................................................................................48
                    4.7.1. ALC Operation ..................................................................................................................49
                    4.7.2. ALC Control Register .........................................................................................................50
                    4.7.3. Peak Limiter .......................................................................................................................51
                    4.7.4. Input Threshold ..................................................................................................................51
                    4.7.5. Noise Gate Control Register ..............................................................................................51
        5. DIGITAL AUDIO AND CONTROL INTERFACES ...................................................................52
             5.1. Data Interface ..................................................................................................................................52
             5.2. Master and Slave Mode Operation ..................................................................................................52
             5.3. Audio Data Formats .........................................................................................................................53
                    5.3.1. PCM Interface ....................................................................................................................53
                              5.3.1.1. PCM control Registers ......................................................................................55
                    5.3.2. Left Justified Audio Interface ..............................................................................................56
                    5.3.3. Right Justified Audio Interface (assuming n-bit word length) .............................................57
                    5.3.4. I2S Format Audio Interface ................................................................................................57
             5.4. Audio Data Interface Registers ........................................................................................................58
                    5.4.1. I2S Interface Control Registers ..........................................................................................58
                    5.4.2. Audio Interface Output Tri-state .........................................................................................58
                    5.4.3. Bit Clock and LR Clock Mode Controls ..............................................................................59
                    5.4.4. ADC Output Pin State ........................................................................................................61
                    5.4.5. Audio Interface Control 3 Register .....................................................................................61
                    5.4.6. Bit Clock Mode ...................................................................................................................61
             5.5. I2C /Control Interface .......................................................................................................................62
                    5.5.1. Register Write Cycle ..........................................................................................................62
                    5.5.2. Multiple Write Cycle ...........................................................................................................63
                    5.5.3. Register Read Cycle ..........................................................................................................63
                    5.5.4. Multiple Read Cycle ...........................................................................................................63
                    5.5.5. Device Addressing and Identification .................................................................................64
                              5.5.5.1. Device Address Register ..................................................................................65
                              5.5.5.2. Device Identification Registers .........................................................................65
                    5.5.6. Device Revision Register ...................................................................................................65
                    5.5.7. Register Reset ...................................................................................................................65
        6. GPIO‚ÄôS .....................................................................................................................................66
             6.1. GPIO Usage Summary ....................................................................................................................66
             6.2. GPIO Control Registers ...................................................................................................................66
                    6.2.1. GPIO Control 1 Register ....................................................................................................66
                                                                                        3                                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                           TSCS25XX


TSCS25xx
Portable Consumer CODECs
                   6.2.2. GPIO Control 2 Register ....................................................................................................67
        7. CLOCK GENERATION ............................................................................................................68
            7.1. On-Chip PLLs ..................................................................................................................................68
            7.2. System Clock Generation ................................................................................................................69
                   7.2.1. PLL Dividers .......................................................................................................................69
                             7.2.1.1. PLL Control Register .......................................................................................73
                             7.2.1.2. PLL Status Register .........................................................................................73
                             7.2.1.3. PLL Reference Register ..................................................................................73
                             7.2.1.4. PLL1 Control Register ....................................................................................73
                             7.2.1.5. PLL1 Reference Clock Divider Register ...........................................................74
                             7.2.1.6. PLL1 Output Divider Register ...........................................................................74
                             7.2.1.7. PLL1 Feedback Divider Low Register ..............................................................74
                             7.2.1.8. PLL1 Feedback Divider High Register ............................................................74
                             7.2.1.9. PLL2 Control Register ......................................................................................75
                             7.2.1.10. PLL2 Reference Clock Divider Register .........................................................75
                             7.2.1.11. PLL2 Output Divider Register .........................................................................75
                             7.2.1.12. PLL2 Feedback Divider Low Register ...........................................................75
                             7.2.1.13. PLL2 Feedback Divider High Register ..........................................................75
                             7.2.1.14. PLL Pwer DownControl Register ....................................................................76
                   7.2.2. PLL Power Down Control ...................................................................................................76
                   7.2.3. Audio Clock Generation .....................................................................................................76
                             7.2.3.1. PLL Clock Source .............................................................................................76
                             7.2.3.2. Internal Sample Rate Control Register ............................................................77
                             7.2.3.3. MCLK2 Pin ......................................................................................................78
                             7.2.3.4. I2S Master Mode Clock Generation ................................................................78
                             7.2.3.5. I2S Master Mode Sample Rate Control ...........................................................78
                             7.2.3.6. DAC/ADC Clock Control ..................................................................................78
                             7.2.3.7. Timebase Register .......................................................................................80
        8. CHARACTERISTICS ................................................................................................................81
            8.1. Electrical Specifications ...................................................................................................................81
                   8.1.1. Absolute Maximum Ratings ...............................................................................................81
                   8.1.2. Recommended Operating Conditions ................................................................................81
            8.2. Device Characteristics .....................................................................................................................82
            8.3. Electrical Characteristics .................................................................................................................84
                   8.3.1. Low Power Mode Consumption .........................................................................................85
        9. REGISTER MAP ......................................................................................................................86
        10. PIN INFORMATION ...............................................................................................................92
            10.1. TSCS25A3 Pin Diagram ................................................................................................................92
            10.2. Pin Tables ......................................................................................................................................93
                   10.2.1. Power Pins .......................................................................................................................93
                   10.2.2. Reference Pins ................................................................................................................93
                   10.2.3. Analog Input Pins .............................................................................................................93
                   10.2.4. Analog Output Pins ..........................................................................................................94
                   10.2.5. Data and Control Pins ......................................................................................................94
                   10.2.6. PLL Pins ...........................................................................................................................94
                   10.2.7. No Connetion Pins ...........................................................................................................94
        11. PACKAGE DRAWINGS .........................................................................................................95
            11.1. 40QFN Package Outline and Package Dimensions ......................................................................95
            11.2. Pb Free Process- Package Classification Reflow Temperatures ..................................................96
        12. APPLICATION INFORMATION .............................................................................................97
        13. ORDERING INFORMATION ..................................................................................................98
        14. DISCLAIMER .........................................................................................................................99
        15. DOCUMENT REVISION HISTORY ......................................................................................100
                                                                                        4                                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                           TSCS25XX


TSCS25xx
Portable Consumer CODECs
           Block Diagram ..........................................................................................................................................6
           Output Audio Processing ........................................................................................................................10
           Prescaler & EQ Filters ............................................................................................................................13
           6-Tap IIR Equalizer Filter ........................................................................................................................13
           DAC Coefficient RAM Write Sequence ...................................................................................................17
           DAC Coefficient RAM Read Sequence ..................................................................................................18
           Gain Compressor, Output vs Input .........................................................................................................21
           block diagram Multiband compressor .....................................................................................................22
           Compressor block diagram .....................................................................................................................22
           Gain Compressor, Output vs Input .........................................................................................................30
           3-D Channel Inversion ............................................................................................................................38
           Bass Enhancement .................................................................................................................................39
           Treble Enhancement ..............................................................................................................................39
           Input Audio Processing ...........................................................................................................................42
           Mic Bias ..................................................................................................................................................45
           ADC Filter Data Path ..............................................................................................................................46
           ALC Operation ........................................................................................................................................49
           Master mode ...........................................................................................................................................52
           Slave mode .............................................................................................................................................52
           PCM Audio Interface ...............................................................................................................................54
           Left Justified Audio Interface (assuming n-bit word length) ....................................................................57
           Right Justified Audio Interface (assuming n-bit word length) ..................................................................57
           I2S Justified Audio Interface (assuming n-bit word length) .....................................................................57
           Bit Clock mode ........................................................................................................................................62
           2-Wire Serial Control Interface ...............................................................................................................62
           Multiple Write Cycle ................................................................................................................................63
           Read Cycle .............................................................................................................................................63
           Multiple Read Cycle ................................................................................................................................64
           PLL Block Diagram .................................................................................................................................68
           System Clock Diagram ..........................................................................................................................69
           Simplified System Clock Block Diagram .................................................................................................72
           40QFN Pin Assignment ..........................................................................................................................92
           40QFN Package Diagram .......................................................................................................................95
                                                                                           5                                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                              TSCS25XX


TSCS25xx
Portable Consumer CODECs
           PWRM1 Register ......................................................................................................................................8
           PWRM2 Register ......................................................................................................................................9
           Stopping the Master Clock ........................................................................................................................9
           DCOFSEL Register ................................................................................................................................11
           DC removal filter bypass .........................................................................................................................11
           DACVOLL/DACVOLR Register ..............................................................................................................11
           VUCTL Register ......................................................................................................................................12
           GAINCTL Register ..................................................................................................................................12
           CONFIG1 Registers ................................................................................................................................14
           DACCRWRL Register .............................................................................................................................14
           DACCRWRM Register ............................................................................................................................14
           DACCRWRH Register ............................................................................................................................15
           DACCRRDL Register .............................................................................................................................15
           DACCRRDM Register ............................................................................................................................15
           DACCRRDH Register .............................................................................................................................15
           DACCRADDR Register ..........................................................................................................................16
           DACCRSTAT Register ...........................................................................................................................16
           Table 18: DACCRAM EQ Addresses .....................................................................................................19
           Table 19: DACCRAM Bass/Treble/3D and multiband compressor Addresses ......................................20
           DACMBCEN Register .............................................................................................................................23
           DACMBCCTL Register ...........................................................................................................................24
           DACMBCMUG1 Register .......................................................................................................................24
           DACMBCTHR1 Register ........................................................................................................................24
           DACMBCRAT1 Register .........................................................................................................................25
           DACMBCATK1L Register .......................................................................................................................25
           DACMBCATK1H Register ......................................................................................................................25
           DACMBCREL1L Register .......................................................................................................................25
           DACMBCREL1H Register ......................................................................................................................26
           DACMBCMUG2 Register .......................................................................................................................26
           DACMBCTHR2 Register ........................................................................................................................26
           DACMBCRAT2 Register .........................................................................................................................26
           DACMBCATK2L Register .......................................................................................................................27
           DACMBCATK2H Register ......................................................................................................................27
           DACMBCREL2L Register .......................................................................................................................27
           DACMBCREL2H Register ......................................................................................................................27
           DACMBCMUG3 Register .......................................................................................................................28
           DACMBCTHR3 Register ........................................................................................................................28
           DACMBCRAT3 Register .........................................................................................................................28
           DACMBCATK3L Register .......................................................................................................................28
           DACMBCATK3H Register ......................................................................................................................29
           DACMBCREL3L Register .......................................................................................................................29
           DACMBCREL3H Register ......................................................................................................................29
           CLECTL Register ....................................................................................................................................32
           MUGAIN Register ...................................................................................................................................33
           COMPTH Register ..................................................................................................................................33
           CMPRAT Register ..................................................................................................................................33
           CATKTCL Register .................................................................................................................................33
           CATKTCH Register ................................................................................................................................34
           CRELTCL Register .................................................................................................................................34
           CRELTCH Register ................................................................................................................................34
           LIMTH Register .......................................................................................................................................34
           LIMTGT Register ....................................................................................................................................35
           LATKTCL Register ..................................................................................................................................35
           LATKTCH Register .................................................................................................................................35
           LRELTCL Register ..................................................................................................................................35
           LRELTCH Register .................................................................................................................................36
           EXPTH Register .....................................................................................................................................36
           EXPRAT Register ...................................................................................................................................36
           XATKTCL Register .................................................................................................................................36
                                                                                      6                                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                         TSCS25XX


TSCS25xx
Portable Consumer CODECs
           XATKTCH Register .................................................................................................................................37
           XRELTCL Register .................................................................................................................................37
           XRELTCH Register .................................................................................................................................37
           FXCTL Register ......................................................................................................................................38
           CNVRTR1 Register ................................................................................................................................40
           HPVOL L/R Registers .............................................................................................................................41
           INSELL and INSLR Register ..................................................................................................................43
           INMODE Register ...................................................................................................................................43
           CNVRTR0 Register ................................................................................................................................44
           AIC2 Register .........................................................................................................................................44
           Mic Bias Enable ......................................................................................................................................45
           INVOLL/ INVOLR Register .....................................................................................................................46
           CNVRTR0 Register ................................................................................................................................47
           ADC HPF Enable ....................................................................................................................................47
           ADCVOLL/ADCVOLR Register ..............................................................................................................48
           ALC0/1/2/3 Registers ..............................................................................................................................50
           NGATE Register .....................................................................................................................................51
           ADCPCMCTL1 Register .........................................................................................................................55
           ADCPCMCTL2 Register .........................................................................................................................55
           DACPCMCTL1Register ..........................................................................................................................56
           DACPCMCTL2 Register .........................................................................................................................56
           AIC1 Register ........................................................................................................................................58
           AIC2 Register .........................................................................................................................................59
           Bit Clock and LR Clock Mode Selection .................................................................................................60
           ADC Data Output pin state .....................................................................................................................61
           AIC3 Register .........................................................................................................................................61
           ADCSR/ DACSR Register ......................................................................................................................61
           DEVADRl Register ..................................................................................................................................65
           DEVID H&L Registers .............................................................................................................................65
           REVID Register ......................................................................................................................................65
           RESET Register .....................................................................................................................................65
           GPIO Pin Usage Summary .....................................................................................................................66
           GPIOCTL1 Register ................................................................................................................................66
           GPIOCTL2 Register ................................................................................................................................67
           Typical PLL Divider Value .......................................................................................................................71
           PLLCTL1B Register ................................................................................................................................73
           PLLCTL0 Register ..................................................................................................................................73
           PLLREFSEL Register ............................................................................................................................73
           PLLCTLD Register ..................................................................................................................................73
           PLLCTL9 Register ..................................................................................................................................74
           PLLCTLA Register ..................................................................................................................................74
           PLLCTLB Register ..................................................................................................................................74
           PLLCTLC Register ..................................................................................................................................74
           PLLCTL12 Register ................................................................................................................................75
           PLLCTLE Register ..................................................................................................................................75
           PLLCTLF Register ..................................................................................................................................75
           PLLCTL10 Register ................................................................................................................................75
           PLLCTL11 Register ................................................................................................................................75
           PLLCTL1C Register ................................................................................................................................76
           ADCSR Register .....................................................................................................................................77
           DACSR Register .....................................................................................................................................77
           DAC/ADC Sample rates .........................................................................................................................78
           CONFIG0 Register .................................................................................................................................79
           ADC and DAC Modulator Rates .............................................................................................................80
           TIMEBASE Register ...............................................................................................................................80
           Electrical Specification: Maximum Ratings .............................................................................................81
           Recommended Operating Conditions .....................................................................................................81
           Device Characteristics ............................................................................................................................82
           PLL Section DC Characteristics .............................................................................................................84
                                                                                       7                                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                          TSCS25XX


TSCS25xx
Portable Consumer CODECs
           Low Power Mode Consumption ..............................................................................................................85
           Register Map ..........................................................................................................................................91
           Power Pins ..............................................................................................................................................93
           Reference Pins .......................................................................................................................................93
           Analog Input Pins ....................................................................................................................................93
           Analog Output Pins .................................................................................................................................94
           Data and Control Pins .............................................................................................................................94
           PLL Pins .................................................................................................................................................94
           PLL Pins .................................................................................................................................................94
           Reflow Temperatures .............................................................................................................................96
                                                                                          8                                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
1. OVERVIEW
    1.1.          Block Diagram
                        3//                             *3,2                      ,&
                                     ,QWHUQDO
                                   $XGLR&ORFNV
      0&/.
                                                                                                                         ,63&0287
         /,1
                      08;      $'&
         /,1
                                                ,1387
                                              352&(6625
         5,1                                                                                                           &$3/(66+3/
                                                                                                     '$&
                                                                                                                        /,1(287/
                      08;      $'&
         5,1
                                                                                 '63
                                                                 08;
         '6
                                                                                                                        &$3/(66+35
   0,&%,$6                  95()                                                                    '$&                /,1(2875
   ,63&0
                            /,1
                                           08;
                            /,1
                                                     
                                                     B       '6             '6
                            /,1
                                           08;                                                             &+$5*(
                                                                                        +3'(7(&7
                                                                                                            3803
                            5,1
               œÆœ±Õ∫œ≠
                                                          Figure 1. Block Diagram
    1.2.          Audio Outputs
    The TSCS25xx provides :
    ‚Ä¢     A line-out/cap less stereo headphone port with ground referenced outputs, capable of driving headphones without requiring an
          external DC blocking capacitor.
    Each endpoint features independent volume controls, including a soft-mute capability which can slowly ramp up or
    down the volume changes to avoid unwanted audio artifacts.
    The TSCS25xx output signal paths consist of digital filters, DACs and output drivers. The digital filters and DACs are
    enabled when the TSCS25xx is in ‚Äòplayback only‚Äô or ‚Äòrecord and playback‚Äô mode. The output drivers can be separately
                                                                      9                                                  V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                               TSCS25XX


TSCS25xx
Portable Consumer CODECs
    enabled by individual control bits.
    The digital filter and audio processing block processes the data to provide volume control and numerous sound
    enhancement algorithms. Two high performance sigma-delta audio DACs convert the digital data into analog.
    The digital audio data is converted to over sampled bit streams using digital interpolation filters, which then enters
    sigma-delta DACs, and become converted to high quality analog audio signals.
    1.3.    Audio Inputs
The TSCS25XX provides multiple digital and analog audio inputs. Audio inputs include
    ‚Ä¢   One digital audio input
        ‚Äì   support all common I2S formats as well as direct Bluetooth PCM mode
    ‚Ä¢   Three mux selectable stereo analog line/microphone inputs with selectable differential input option
The device provides input gain control, separate volume controls, automatic leveling capability, and programmable micro-
phone boost to smooth input recording. A programmable silence/noise gate ‚Äúfloor‚Äù or ‚Äúthreshold‚Äù can be set to minimize
background noise.
                                                                 10                                           V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                   TSCS25XX


TSCS25xx
Portable Consumer CODECs
2. POWER MANAGEMENT
     2.1.      Control Registers
The TSCS42XX has control registers to enable system software to control which functions are active. To minimize power consumption, unused
functions should be disabled. To avoid audio artifacts, it is important to enable or disable functions in the correct order.Depending on user case,
customer can contact tempo for information.
               2.1.1.      Power Management Register 1
            Register Address          Bit           Label              Type     Default                            Description
           R26(1Ah)                    7             BSTL               RW           0       Analog in Boost Left
           PWRM1                                                                             0 = Power down
                                                                                             1 = Power up
                                       6            BSTR                RW           0       Analog in Boost Right
                                                                                             0 = Power down
                                                                                             1 = Power up
                                       5            PGAL                RW           0       Analog in PGA Left
                                                                                             0 = Power down
                                                                                             1 = Power up
                                       4            PGAR                RW           0       Analog in PGA Right
                                                                                             0 = Power down
                                                                                             1 = Power up
                                       3            ADCL                RW           0       ADC Left
                                                                                             0 = Power down
                                                                                             1 = Power up
                                       2            ADCR                RW           0       ADC Right
                                                                                             0 = Power down
                                                                                             1 = Power up
                                       1             MICB               RW           0       MICBIAS
                                                                                             0 = Power down
                                                                                             1 = Power up
                                       0           DIGENB               RW           0       Master clock disable
                                                                                             0: master clock enabled
                                                                                             1: master clock disabled
                                                                Table 1. PWRM1 Register
                                                                              11                                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                TSCS25XX


TSCS25xx
Portable Consumer CODECs
                2.1.2.       Power Management 2 Register
            Register Address           Bit         Label            Type    Default                        Description
            R27(1Bh)                    7           D2S              RW         0       Analog in D2S AMP
            PWRM2                                                                       0 = Power down
                                                                                        1 = Power up
                                        6           HPL              RW         0       LHP Output Buffer + DAC
                                                                                        0 = Power down
                                                                                        1 = Power up
                                        5           HPR              RW         0       RHP Output Buffer + DAC
                                                                                        0 = Power down
                                                                                        1 = Power up
                                        4          SPKL              RW         0       LSPK Output Buffer
                                                                                        0 = Power down
                                                                                        1 = Power up
                                        3          SPKR              RW         0       RSPK Output Buffer
                                                                                        0 = Power down
                                                                                        1 = Power up
                                        2          RSVD              RW         0       Reserved(bit implemented but unused)
                                        1          RSVD              RW         0       Reserved (bit implemented bur unused)
                                        0          VREF              RW         0       VREF (necessary for all other functions)
                                                                                        0 = Power down
                                                                                        1 = Power up
                                                            Table 2. PWRM2 Register
     2.2.       Stopping the Master Clock
In order to minimize digital core power consumption, the master clock may be stopped in Standby and OFF modes by setting the DIGENB bit (R26, bit
0).
            Register Address           Bit         Label            Type    Default                        Description
            R26(1Ah)                    0         DIGENB             RW         0       Master clock disable
            PWRM1                                                                       0: master clock enabled
                                                                                        1: master clock disabled
                                                       Table 3. Stopping the Master Clock
     Note: The control bits ADCL, ADCR, HPL and HPR must be set to zero for 100ms before DIGENB is set.It is recom-
     mended that during development, the developer should endeavor to observe HPL and HPR ports ramp down com-
     pletely. Failure to follow this procedure may cause pops or if the wait period is less than 1mS, may prevent the DACs
     and ADCs from re-starting correctly.
.
                                                                          12                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                      TSCS25XX


TSCS25xx
Portable Consumer CODECs
3. OUTPUT AUDIO PROCESSING
                                                08/7,%$1'&2035(6625      (4&5$0K'K   (4&2()),&,(176
                                3$     (4&5$0                                (4&5$0)K¬±'K (4&2()),&,(176
                                                      ,,5
                            75(%(/                             &203
                                                   %,48$'                    (4&5$0K¬±K %$66&2()),&,(176
                                            ≈ö
                                                                             (4&5$0K$'K   75(%/(&2()),&,(176
  0212      '&                3$      (4&5$0         ,,5
                                                               &203          (4&5$0$(K$)K '&2()),&,(176
   0,;    5(029$/             %$66                 %,48$'
                                            œµœ≤≈ö                              (4&5$0%K&'K   08/7,%$1'
                                                                                                &2035(6625
   œ≠œ¥≈ö       œ∞œ≠≈ö                       (4&5$0         ,,5                                       &2()),&,(176
                                œØ                             &203
 DKEKD/y Õ≤K&Õ∫^>                              %,48$'                                                                                                                                        '$&
                                            &≈ö                                                                                                                                                92/80(
                                                                                                                                         &2035(6625              *$,1             3+$6(
                                                                            35(6&$/(      Yœ≠  35(6&$/(         YœÆ        '(                                                            087(WR
                                                                                                                                            /,0,7(5         WRG%         ,19(57                    Õ∫>Õ¨Z
                                                                                                                            (03+$6,6                                                           G%
                                                                                                                                           (;3$1'(5          ,QG%VWHSV
                                                                                                                                                                                               G%
                                                                                                                                                                                                VWHSV
                                                                                                                              œ≠œ¥≈ö    Õ≤DW,^/^   œØœØ≈öÕ¥œØœ¥≈ö   yWEZ          œ≠œ¥≈ö    WK>  œ¨œ∞≈öÕ¥œ¨œ±≈ö sK>hD
                             œØœµ≈ö     &ydZ>                                      '$&&2()),&(1765(*,67(5
                                                                                                                                                   œÆ≈öÕ¥œØœÆ≈ö   >/D/dZ                            œ≠œ¥≈ö     Dhd
                                                                           œØ≈öÕ¥œØ≈ö  tZ/d         œ∞œ¨≈ö        Z^^
                                                                                                                                                   œÆœ≤≈öÕ¥œÆ≈ö   KDWZ^^KZ
                                                                           œØ≈öÕ¥œØ&≈ö  Z          œ¥≈ö        ^ddh^
                                                                                                                                                      œÆœ±≈ö      KEdZK>
                                                                      %7/+332:(5
                                                                       0$1*$0(17
                                                                         œ≠≈ö
                         $XGLR3URFHVVLQJ
                      %DVV7UHEOH(QKDQFHPHQW
                            6<67(0(4
                                                                                                   +392/80(                          $17,
                           63($.(5(4                  Õ∫>Õ¨Z       ,17(532/$7,21                                      '$&                      +3          +3287/()75,*+7
                                                                                                       'LJLWDO                         323
                              'HIIHFW
                         &RPSUHVVRUOLPLWHU
                      '\QDPLF5DQJH([SDQGHU                                                       WRG%
                                                                                                   ,QG%VWHSV                               +3
                 œÆœ±Õ∫œ≠
                                                                                                        œ¨œ¨≈öÕ¨œ¨œ≠≈ö                               '(7(&7
                                                                                                                                                 œ≠≈ö
                                                                        Figure 2. Output Audio Processing
      3.1.            DC Removal
Before processing, a DC removal filter removes the DC component from the incoming audio data. The DC removal filter is programmable, and can be
bypassed by setting dc_bypass bit (R31 CONFIG0, bit1). The DC removal is active by default.
                                                                                                        13                                                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                                                       TSCS25XX


TSCS25xx
Portable Consumer CODECs
             Register Address              Bit          Label             Type      Default                           Description
                                           7:3              ‚Äì                R          0       Reserved for future use.
                                           2:0              -              RW           5       0: dc_coef = 24'h008000; //2^^-8
                                                                                                1: dc_coef = 24'h004000; //2^^-9
            R65 (41h)                                                                           2: dc_coef = 24'h002000; //2^^-10
            DCOFSEL                                                                             3: dc_coef = 24'h001000; //2^^-11
                                                                                                4: dc_coef = 24'h000800; //2^^-12
                                                                                                5: dc_coef = 24'h000400; //2^^-13
                                                                                                6: dc_coef = 24'h000200; //2^^-14
                                                                                                7: dc_coef = 24'h000100; //2^^-15
                                                                Table 4. DCOFSEL Register
             Register Address              Bit          Label             Type      Default                           Description
            R31 (1Fh)                       1         dc_bypass            RW           0       1 = bypass DC removal filter
            CONFIG0                                                                             0 = DC removal filter active
                                                             Table 5. DC removal filter bypass
      3.2.        Volume Control
The signal volume can be controlled digitally, across a gain and attenuation range of -95.25dB to 0dB (0.375dB steps). The level of attenuation is
specified by an eight-bit code, ‚ÄòDACVOL_x‚Äô, where ‚Äòx‚Äô is L, or R. The value ‚Äú00000000‚Äù indicates mute; other values select the number of 0.375dB
steps above -95.625dB for the volume level.
The Volume Update bits control the updating of volume control data; when a bit is written as ‚Äò0‚Äô, the Left Volume control associated with that bit is
updated when ever the left volume register is written and the Right Volume control is updated when ever the right volume register is written. When a bit
is written as ‚Äò1‚Äô, the left volume data is placed into an internal holding register when the left volume register is written and both the left and right volumes
are updated when the right volume register is written. This enables a simultaneous left and right volume update.
             Register Address              Bit          Label             Type      Default                           Description
            R4 (04h)                       7:0       DACVOL_L              RW          FF       Left DAC Volume Level
            DACVOLL                                       [7:0]                      (0dB)      0000 0000 = Digital Mute
                                                                                                0000 0001 = -95.25dB
                                                                                                0000 0010 = -94.875dB
                                                                                                ... 0.375dB steps up to
                                                                                                1111 1111 = 0dB
                                                                                                Note: If DACVOLU is set, this setting will take effect
                                                                                                after the next write to the Right Input Volume
                                                                                                register.
            R5 (05h)                       7:0       DACVOL_R              RW          FF       Right DAC Digital Volume Level
            DACVOLRl                                      [7:0]                      (0dB)      0000 0000 = Digital Mute
                                                                                                0000 0001 = -95.25dB
                                                                                                0000 0010 = -94.875dB
                                                                                                ... 0.375dB steps up to
                                                                                                1111 1111 = 0dB
                                                         Table 6. DACVOLL/DACVOLR Register
                                                                                  14                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                       TSCS25XX


TSCS25xx
Portable Consumer CODECs
              3.2.1.       Volume Control Registers
           Register Address          Bit         Label            Type     Default                           Description
                                      7        ADCFade             RW           1      1 = volume fades between old/new value
                                                                                       0 = volume/mute changes immediately
                                      6        DACFade             RW           1      1 = volume fades between old/new value
                                                                                       0 = volume/mute changes immediately
                                      5          RSVD               R           0      Reserved for future use.
                                      4         INVOLU             RW           0      0 = Left input volume updated immediately
                                                                                       1 = Left input volume held until right input volume
                                                                                       register written.
                                      3        ADCVOLU             RW           0      0 = Left ADC volume updated immediately
           R10 (0Ah)                                                                   1 = Left ADC volume held until right ADC volume
           VUCTL                                                                       register written.
                                      2        DACVOLU             RW           0      0 = Left DAC volume updated immediately
                                                                                       1 = Left DAC volume held until right DAC volume
                                                                                       register written.
                                      1        SPKVOLU             RW           0      0 = Left speaker volume updated immediately
                                                                                       1 = Left speaker volume held until right speaker
                                                                                       volume register written.
                                      0         HPVOLU             RW           0      0 = Left headphone volume updated immediately
                                                                                       1 = Left headphone volume held until right
                                                                                       headphone volume register written.
                                                         Table 7. VUCTL Register
The output path may be muted automatically when a long string of zero data is received. The length of zeros is programmable and a detection flag
indicates when a stream of zero data has been detected.
           Register Address          Bit         Label            Type     Default                           Description
                                      7       zerodet_flag          R           0      1 = zero detect length exceeded.
                                      6          RSVD               R           0      Reserved for future use.
                                     5:4       zerodetlen          RW           2      Enable mute if input consecutive zeros
                                                                                       exceeds this length. 0 = 512, 1 = 1k, 2 = 2k, 3 =
                                                                                       4k samples
           R33 (21h)
           GAINCTL                    3         auto_pwr            R           0      power down when mute detected
                                      2        auto_mute           RW           1      1 = auto mute if detect long string of zeros on
                                                                                       input
                                      1          RSVD               R           0      Reserved for future use.
                                      0          RSVD               R           0      Reserved for future use.
                                                        Table 8. GAINCTL Register
                                                                         15                                                         V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                         TSCS25XX


TSCS25xx
Portable Consumer CODECs
     3.3.        Parametric Equalizer
The TSCS42XX has a 12-band digital parametric equalizer (a dual 6-band parametric equalizer: EQ1 and EQ2) to enable fine tuning of the audio
response and preferences for a given system. Each EQ may be enabled or disabled independently.
                 3.3.1.      Prescaler & Equalizer Filter
The dual 6-band parametric equalizer consists of a Prescaler and 6 cascaded 6-tap IIR Filters. The Prescaler allows the input to be attenuated prior to
the EQ filters in case the EQ filters introduce gain, and would thus clip if not prescaled.
Tempo provides a tool to enable an audio designer to determine appropriate coefficients for the equalizer filters. The filters enable the implementation
of a 6-band parametric equalizer with selectable frequency bands, gain, and filter characteristics (high, low, or bandpass)
.
                                             Y           Y             Y              Y               Y           Y
               'DWD,Q                          Y           Y             Y              Y               Y           Y      'DWD2XW
                                          &≈ù≈Ø∆öƒû∆åœ¨     &≈ù≈Ø∆öƒû∆åœ≠       &≈ù≈Ø∆öƒû∆åœÆ        &≈ù≈Ø∆öƒû∆åœØ         &≈ù≈Ø∆öƒû∆åœ∞     &≈ù≈Ø∆öƒû∆åœ±        'DWD2XW
                  'DWD,Q                    &≈ù≈Ø∆öƒû∆åœ¨     &≈ù≈Ø∆öƒû∆åœ≠       &≈ù≈Ø∆öƒû∆åœÆ        &≈ù≈Ø∆öƒû∆åœØ         &≈ù≈Ø∆öƒû∆åœ∞     &≈ù≈Ø∆öƒû∆åœ±
                        (4B3UHVFDOH
                          (4B3UHVFDOH
        œÆœ±Õ∫œ≠
                                                             Figure 3. Prescaler & EQ Filters
The figure below shows the structure of a single EQ filter. The a(0) tap is always normalized to be equal to 1 (400000h). The remaining 5 taps are
24-bit twos compliment format programmable coefficients. (-2< coefficient < +2)
                                         [Q                                                                        \Q
                                                      E
                                                  =                                                          =
                                                  =  E                                       D         =
                                                       E                                         D
                                    œÆœ±Õ∫œ≠
                                                           Figure 4. 6-Tap IIR Equalizer Filter
                                                                                 16                                                        V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                TSCS25XX


TSCS25xx
Portable Consumer CODECs
               3.3.2.      EQ Filter Enable Register
           Register Address           Bit           Label          Type      Default                         Description
          R32 (20h)                     7         EQ2_EN            R/W          0        EQ bank 2 enable
          CONFIG1                                                                         0 = second EQ bypassed
                                                                                          1 = second EQ enabled
                                       6:4      EQ2_BE[2:0]         R/W          0        EQ2 band enable. When the EQ is enabled the
                                                                                          following EQ stages are executed.
                                                                                          0 - Prescale only
                                                                                          1 - Prescale and Filter Band 0
                                                                                          ...
                                                                                          6 - Prescale and Filter Bands 0 to 5
                                                                                          7 - RESERVED
                                        3         EQ1_EN            R/W          0        EQ bank 1 enable
                                                                                          0 = first EQ bypassed
                                                                                          1 = first EQ enabled
                                       2:0      EQ1_BE[2:0]         R/W          0        EQ1 band enable. When the EQ is enabled the
                                                                                          following EQ stages are executed.
                                                                                          0 - Prescale only
                                                                                          1 - Prescale and Filter Band 0
                                                                                          ...
                                                                                          6 - Prescale and Filter Bands 0 to 5
                                                                                          7 - RESERVED
                                                           Table 9. CONFIG1 Registers
               3.3.3.      DACCRAM Write/Read Registers
Below registers provide the 24-bit data holding registers used when doing indirect writes/reads to the DAC Coefficient RAM.
                           3.3.3.1.         DAC Coefficient Write Data Low Register
           Register Address           Bit           Label          Type      Default                         Description
          R58 (3Ah)                    7:0    DACCRWD[7:0]          R/W          0        Low byte of a 24-bit data register, contains the
          DACCRWRL                                                                        values to be written to the DACCRAM. The
                                                                                          address written will have be specified by the
                                                                                          DACCRAM Address fields.
                                                          Table 10. DACCRWRL Register
                           3.3.3.2.        DAC Coefficient Write Data Mid Register
           Register Address           Bit           Label          Type      Default                         Description
          R59 (3Bh)                    7:0    DACCRWD[15:8]         R/W          0        Middle byte of a 24-bit data register, contains
          DACCRWRM                                                                        the values to be written to the DACCRAM. The
                                                                                          address written will have be specified by the
                                                                                          DACCRAM Address fields.
                                                         Table 11. DACCRWRM Register
                                                                           17                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                       TSCS25XX


TSCS25xx
Portable Consumer CODECs
                    3.3.3.3.     DAC Coefficient WRITE Data High Register
         Register Address    Bit       Label         Type   Default                   Description
         R60 (3Ch)           7:0   DACCRWD[23:16]    R/W       0    High byte of a 24-bit data register, contains the
         DACCRWRH                                                   values to be written to the DACCRAM. The
                                                                    address written will have be specified by the
                                                                    DACCRAM Address fields.
                                           Table 12. DACCRWRH Register
                    3.3.3.4.     DAC Coefficient Read Data Low Register
         Register Address    Bit       Label         Type   Default                   Description
         R61 (3Dh)           7:0   DACCRRD[7:0]       R       0     Low byte of a 24-bit data register, contains the
         DACCRRDL                                                   contents of the most recent DACCRAM
                                                                    address read from the RAM. The address read
                                                                    will have been specified by the DACCRAM
                                                                    Address fields.
                                           Table 13. DACCRRDL Register
                    3.3.3.5.     DAC Coefficient Read Data Mid Register
         Register Address    Bit       Label         Type   Default                   Description
         R62 (3Eh)           7:0  DACCRRD[15:8]       R       0     Middle byte of a 24-bit data register, contains
         DACCRRDM                                                   the contents of the most recent DACCRAM
                                                                    address read from the RAM. The address read
                                                                    will have been specified by the DACCRAM
                                                                    Address fields.
                                           Table 14. DACCRRDM Register
                    3.3.3.6.     DAC Coefficient Read Data High Register
         Register Address    Bit       Label         Type   Default                   Description
         R63 (3Fh)           7:0  DACCRRD[23:16       R       0     High byte of a 24-bit data register, contains the
         DACCRRDH                        ]                          contents of the most recent DACCRAM
                                                                    address read from the RAM. The address read
                                                                    will have been specified by the DACCRAM
                                                                    Address fields.
                                           Table 15. DACCRRDH Register
                                                          18                                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                 TSCS25XX


TSCS25xx
Portable Consumer CODECs
                 3.3.4.       DACCRAM Address Register
This 8-bit register provides the address to the internal RAM when doing indirect writes/reads to the DAC Coefficient RAM
.
             Register Address            Bit          Label           Type      Default                       Description
            R64 (40h)                    7:0      DACCRADD             R/W          0      Contains the address (between 0 and 255) of
            DACCRADDR                                                                      the DACCRAM to be accessed by a read or
                                                                                           write. This is not a byte address--it is the
                                                                                           address of the 24-bit data item to be accessed
                                                                                           from the DACCRAM.This address is
                                                                                           automatically incremented after writing to
                                                                                           DACCRAM_WRITE_HI or reading from
                                                                                           DACCRAM_READ_HI (and the 24 bit data
                                                                                           from the next RAM location is fetched.)
                                                          Table 16. DACCRADDR Register
                 3.3.5.       DACCRAM STATUS Register
This control register provides the write/read enable when doing indirect writes/reads to the DAC Coefficient RAM.
             Register Address            Bit          Label           Type      Default                       Description
                                          7    DACCRAM_Busy             R           0      1 = read/write to DACCRAM in progress,
            R138 (8Ah)                                                                     cleared by HW when done.
            DACCRSTAT
                                         6:0          RSVD              R           0      Reserved
                                                          Table 17. DACCRSTAT Register
                 3.3.6.       Equalizer, Bass, Treble Coefficient & Equalizer Prescaler RAM
The DAC Coefficient RAM is a single port 176x24 synchronous RAM. It is programmed indirectly through the Control Bus in the following manner as
shown in the figure below:
1   Write target address to DACCRAM_ADDR register. (DAC Coefficient data is pre-fetched even if we don‚Äôt use it)
    a Start command followed by the Device Address and Write flag
    b Register Address (DACCRAM_ADDR register address)
    c Register Data (DACCRAM address to be held in DACCRAM_ADDR)
2   Start a multiple write cycle
    a Start command followed by the Device Address and Write Flag
    b Register Address of the DACCRAM_WRITE_LO register
    c Write D7:0 to the DACCRAM_WRITE_LO register
    d Write D15:8 to the DACCRAM_WRITE_MID register
    e Write D23:16 to the DACCRAM_WRITE_HI register
3   On successful receipt of the DACCRAM_WRITE_HI data, the part will automatically start a write cycle. The DACCRAM_Busy bit will be set high to
    indicate that a write is in progress.
4   On completion of the internal write cycle, the DACCRAM_Busy bit will be 0 (when operating the control interface at high speeds software must poll
    this bit to ensure the write cycle is complete before starting another write cycle.)
                                                                              19                                                      V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                           TSCS25XX


TSCS25xx
Portable Consumer CODECs
5    The bus cycle may be terminated by the host or steps 2-3 may be repeated for writes to consecutive DAC Coefficient RAM locations.
 *HQHULFZULWHRSHUDWLRQ
                                                                                                                       «Å∆å≈ù∆ö≈ù≈∂≈êœ≠∆åƒû≈ù≈ê∆ê∆öƒû∆å                                   ≈µ∆µ≈Ø∆ö≈ù∆â≈Øƒû«Å∆å≈ù∆öƒûƒê«áƒê≈Øƒû             ≈µ∆µ≈Ø∆ö≈ù∆â≈Øƒû«Å∆å≈ù∆öƒûƒê«áƒê≈Øƒû
                   6                                                                                                                                                                                                                             3
 6'$                          œ≤              œ¨              t          $6            Zœ≥        Zœ≠          Zœ¨            $6        Zœ≥         Zœ¨       $6          Zœ≥         Zœ¨       $6        Zœ≥          Zœ¨         $6
 6&/
                                                                                                                     œÆÕòœ±∆µ^
                                                                                                                      ≈µ≈ù≈∂Õò
                                                                                                                                                                 ∆åƒû≈ê≈ù∆ê∆öƒû∆å«Å∆å≈ù∆öƒû≈∂≈öƒû∆åƒû                                 ∆åƒû≈ê≈ù∆ê∆öƒû∆å«Å∆å≈ù∆öƒû≈∂≈öƒû∆åƒû
                                                                                                                                                                                                                         YZDt∆å≈ù∆öƒû>≈Ω
                                                                                                                                                                                             œÆœ¥^>ƒê«áƒê≈Øƒû∆ê               ∆µ∆âƒöƒÇ∆öƒûƒö≈öƒû∆åƒû
                                                                                                                                                                                                           œ∞
                                                                                                                                                                                               œ≥œ¨∆µ^≈µ≈ù≈∂Õò
                                                                                                                                                                           œØ
 (45$0ZULWHRSHUDWLRQ                                              YÕ∫∆µ∆âƒöƒÇ∆öƒûƒöÕñ              YZD∆åƒûƒÇƒöƒ®≈ù≈∂≈ù∆ê≈öƒûƒöÕñ                                                                                               YZD«Å∆å≈ù∆öƒû≈µ∆µ∆ê∆ö≈öƒÇ«Äƒû
                                                                                                                                                                  YZD«Å∆å≈ù∆öƒû∆åƒû∆ã—Åœ≠                              ƒ®≈ù≈∂≈ù∆ê≈öƒûƒö≈öƒû∆åƒûÕñYÕ∫–Ω–Ω
                                                                     YZD∆åƒûƒÇƒö∆åƒû∆ã—Åœ≠        YZƒûƒÇƒöƒÇ∆öƒÇ«ÄƒÇ≈Ø≈ùƒöÕæ∆ö≈ù≈µƒû≈∂≈Ω∆öƒ®≈ù«ÜƒûƒöÕø
                                                              ZULWH(45$0                                              ZULWH(45$0     ZULWH(45$0  ZULWH(45$0                                       ZULWH(45$0         ZULWH(45$0
                                                                 $GGUHVV                                                     :ULWH/R         :ULWH0LG      :ULWH+L                                             :ULWH/R            :ULWH0LG
                     œ≠ƒÇ                       œ≠ƒè                     œ≠ƒê                   œÆƒÇ               œÆƒè                    œÆƒê              œÆƒö              œÆƒû            œ±
              ^    ŒÄœ≤Õóœ¨ŒÅÕït             ZŒÄœ≥Õóœ¨ŒÅ                  ZŒÄœ≥Õóœ¨ŒÅ      ^    ŒÄœ≤Õóœ¨ŒÅÕït          ZŒÄœ≥Õóœ¨ŒÅ              ZŒÄœ≥Õóœ¨ŒÅ         ZŒÄœ≥Õóœ¨ŒÅ         ZŒÄœ≥Õóœ¨ŒÅ        ^   ŒÄœ≤Õóœ¨ŒÅÕït        ZŒÄœ≥Õóœ¨ŒÅ        ZŒÄœ≥Õóœ¨ŒÅ             ZŒÄœ≥Õóœ¨ŒÅ
                                                                                               ∆åƒû∆âƒûƒÇ∆öƒ®≈Ω∆å≈µ∆µ≈Ø∆ö≈ù∆â≈Øƒûƒê≈Ω≈∂∆êƒûƒê∆µ∆ö≈ù«ÄƒûYZD≈Ø≈ΩƒêƒÇ∆ö≈ù≈Ω≈∂∆ê«Å∆å≈ù∆öƒû∆ê
     œÆœ±Õ∫œ≠
          '$'HYLFH$GGUHVV$0$FNQRZOHGJHIURPPDVWHU
          5$5HJLVWHU$GGUHVV101RW$FNQRZOHGJHIURPPDVWHU
          (4B$(45$0$GGUHVV66WDUW
          5'5HJLVWHU'DWD6U5HSHDWHG6WDUW
          $6$FNQRZOHGJHIURPVODYH36WRS
                                                                                      Figure 5. DAC Coefficient RAM Write Sequence
Reading back a value from the DACCRAM is done in this manner:
1    Write target address to DACCRAM_ADDR register.(DAC Coefficient data is pre-fetched for read even if we don‚Äôt use it)
     a Start command followed by the Device Address and Write flag
     b Register Address (DACCRAM_ADDR register address)
     c Register Data (DACCRAM address to be held in DACCRAM_ADDR)
2    Start (or repeat start) a write cycle to DACCRAM_READ_LO and after the second byte (register address) is acknowledged, go to step 3. (Do not
     complete the write cycle.)
     a Start command followed by the Device Address and Write Flag
     b Register Address of the DACCRAM_READ_LO register
3    Signal a repeat start, provide the device address, and indicate a read operation
4    Read D7:0 (register address incremented after ack by host)
5    Read D15:8 (register address incremented after ack by host)
6    Read D23:16 (register address incremented and next DAC Coefficient location pre-fetched after ack by host)
7    The host stops the bus cycle
To repeat a read cycle for consecutive DAC Coefficient RAM locations:
8    Start (or repeat start instead of stopping the bus cycle in step 7) a write cycle indicating DACCRAM_RD_LO as the target address.
9    After the second byte is acknowledged, signal a repeated start.
10   Indicate a read operation
11   Read the DACCRAM_READ_LO register as described in step 4
12   Read the DACCRAM_READ_MID register as described in step 5
                                                                                                                                      20                                                                                        V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                                                                                        TSCS25XX


TSCS25xx
Portable Consumer CODECs
13 Read the DACCRAM_READ_HI register as described in step 6
14 Repeat steps 8-13 as desired
      *HQHULFUHDGRSHUDWLRQ
                                                                                         ∆åƒûƒÇƒöœ≠∆åƒû≈ê≈ù∆ê∆öƒû∆å                                                                  ≈µ∆µ≈Ø∆ö≈ù∆â≈Øƒû∆åƒûƒÇƒöƒê«áƒê≈Øƒû                 ≈µ∆µ≈Ø∆ö≈ù∆â≈Øƒû∆åƒûƒÇƒöƒê«áƒê≈Øƒû
                                                                             6U
      6'$            Zœ≥           Zœ≠                Zœ¨         $6                     œ≤         œ¨         Z             $6           Zœ≥      Zœ¨     $0           Zœ≥          Zœ¨         $0        Zœ≥        Zœ¨           10
      6&/
                                                                                                                                                                                                                  E<ƒ®∆å≈Ω≈µ≈µƒÇ∆ê∆öƒû∆å∆ö≈Ωƒû≈∂ƒö∆åƒûƒÇƒöƒê«áƒê≈Øƒû
                                                            YÕ∫∆µ∆âƒöƒÇ∆öƒûƒöÕñ                                           YZDƒÇ∆öƒÇ≈µ∆µ∆ê∆ö                                                                                             YZDƒÇ∆öƒÇ≈µ∆µ∆ê∆ö
      (45$0UHDGRSHUDWLRQ                              YZD∆åƒûƒÇƒö∆åƒû∆ã—Åœ≠                                            ƒèƒû«ÄƒÇ≈Ø≈ùƒö≈öƒû∆åƒû                               YÕ∫–Ω–ΩÕñ∆â∆åƒûƒ®ƒû∆öƒê≈öƒöƒÇ∆öƒÇ                                        ƒèƒû«ÄƒÇ≈Ø≈ùƒö≈öƒû∆åƒû
                                                                                       œØœ¨^>ƒê«áƒê≈Øƒû∆ê
                                                                                         œ≥œ±∆µ^≈µ≈ù≈∂Õò
                                                                                             ZULWH                                                                                                    ZULWH(45$0
                                                                                      (45$05HDG/R                            UHDG(45$0    UHDG(45$0  UHDG(45$0                              5HDG/R                             UHDG(45$0
                           ZULWH(45$0$GGUHVV                                      WUXQFDWHZULWHF\FOH                          'DWD/R        'DWD0LG       'DWD+L                                 WUXQFDWH                                'DWD/R
           œ≠ƒÇ               œ≠ƒè                         œ≠ƒê                     œÆƒÇ              œÆƒè                  œØ                   œ∞               œ±              œ≤           œ≥          œ¥                           œµ     œ≠œ¨                    œ≠œ≠     œ≠œÆ
                                                                   3 6                                    6U                                                                    3 6                                  6U
 ^     ŒÄœ≤Õóœ¨ŒÅÕït         ZŒÄœ≥Õóœ¨ŒÅ                   ZŒÄœ≥Õóœ¨ŒÅ               ŒÄœ≤Õóœ¨ŒÅÕït        ZŒÄœ≥Õóœ¨ŒÅ           ŒÄœ≤Õóœ¨ŒÅÕïZ            ZŒÄœ≥Õóœ¨ŒÅ         ZŒÄœ≥Õóœ¨ŒÅ       ZŒÄœ≥Õóœ¨ŒÅ               ŒÄœ≤Õóœ¨ŒÅÕït       ZŒÄœ≥Õóœ¨ŒÅ            ŒÄœ≤Õóœ¨ŒÅÕïZ           ZŒÄœ≥Õóœ¨ŒÅ
                                                                                           ∆åƒû∆âƒûƒÇ∆öƒ®≈Ω∆å≈µ∆µ≈Ø∆ö≈ù∆â≈Øƒûƒê≈Ω≈∂∆êƒûƒê∆µ∆ö≈ù«ÄƒûYZD≈Ø≈ΩƒêƒÇ∆ö≈ù≈Ω≈∂∆ê∆åƒûƒÇƒö∆ê
 œÆœ±Õ∫œ≠
          '$'HYLFH$GGUHVV$0$FNQRZOHGJHIURPPDVWHU
          5$5HJLVWHU$GGUHVV101RW$FNQRZOHGJHIURPPDVWHU
          (4B$(45$0$GGUHVV66WDUW
          5'5HJLVWHU'DWD6U5HSHDWHG6WDUW
          $6$FNQRZOHGJHIURPVODYH36WRS
                                                                                        Figure 6. DAC Coefficient RAM Read Sequence
                                                                                                                                            21                                                                                                 V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                                                                                                       TSCS25XX


TSCS25xx
Portable Consumer CODECs
                                       Table 18: DACCRAM EQ Addresses
                               EQ 1                                            EQ2
         Addr  Channel 0            Addr  Channel 1        Addr  Channel 0         Addr Channel 1
               Coefficients               Coefficients           Coefficients           Coefficients
         0x00  EQ_COEF_0F0_B0       0x20  EQ_COEF_1F0_B0    0x40 EQ_COEF_2F0_B0    0x60 EQ_COEF_3F0_B0
         0x01  EQ_COEF_0F0_B1       0x21  EQ_COEF_1F0_B1    0x41 EQ_COEF_2F0_B1    0x61 EQ_COEF_3F0_B1
         0x02  EQ_COEF_0F0_B2       0x22  EQ_COEF_1F0_B2    0x42 EQ_COEF_2F0_B2    0x62 EQ_COEF_3F0_B2
         0x03  EQ_COEF_0F0_A1       0x23  EQ_COEF_1F0_A1    0x43 EQ_COEF_2F0_A1    0x63 EQ_COEF_3F0_A1
         0x04  EQ_COEF_0F0_A2       0x24  EQ_COEF_1F0_A2    0x44 EQ_COEF_2F0_A2    0x64 EQ_COEF_3F0_A2
         0x05  EQ_COEF_0F1_B0       0x25  EQ_COEF_1F1_B0    0x45 EQ_COEF_2F1_B0    0x65 EQ_COEF_3F1_B0
         0x06  EQ_COEF_0F1_B1       0x26  EQ_COEF_1F1_B1    0x46 EQ_COEF_2F1_B1    0x66 EQ_COEF_3F1_B1
         0x07  EQ_COEF_0F1_B2       0x27  EQ_COEF_1F1_B2    0x47 EQ_COEF_2F1_B2    0x67 EQ_COEF_3F1_B2
         0x08  EQ_COEF_0F1_A1       0x28  EQ_COEF_1F1_A1    0x48 EQ_COEF_2F1_A1    0x68 EQ_COEF_3F1_A1
         0x09  EQ_COEF_0F1_A2       0x29  EQ_COEF_1F1_A2    0x49 EQ_COEF_2F1_A2    0x69 EQ_COEF_3F1_A2
         0x0A  EQ_COEF_0F2_B0       0x2A  EQ_COEF_1F2_B0    0x4A EQ_COEF_2F2_B0    0x6A EQ_COEF_3F2_B0
         0x0B  EQ_COEF_0F2_B1       0x2B  EQ_COEF_1F2_B1    0x4B EQ_COEF_2F2_B1    0x6B EQ_COEF_3F2_B1
         0x0C  EQ_COEF_0F2_B2       0x2C  EQ_COEF_1F2_B2    0x4C EQ_COEF_2F2_B2    0x6C EQ_COEF_3F2_B2
         0x0D  EQ_COEF_0F2_A1       0x2D  EQ_COEF_1F2_A1    0x4D EQ_COEF_2F2_A1    0x6D EQ_COEF_3F2_A1
         0x0E  EQ_COEF_0F2_A2       0x2E  EQ_COEF_1F2_A2    0x4E EQ_COEF_2F2_A2    0x6E EQ_COEF_3F2_A2
         0x0F  EQ_COEF_0F3_B0       0x2F  EQ_COEF_1F3_B0    0x4F EQ_COEF_2F3_B0    0x6F EQ_COEF_3F3_B0
         0x10  EQ_COEF_0F3_B1       0x30  EQ_COEF_1F3_B1    0x50 EQ_COEF_2F3_B1    0x70 EQ_COEF_3F3_B1
         0x11  EQ_COEF_0F3_B2       0x31  EQ_COEF_1F3_B2    0x51 EQ_COEF_2F3_B2    0x71 EQ_COEF_3F3_B2
         0x12  EQ_COEF_0F3_A1       0x32  EQ_COEF_1F3_A1    0x52 EQ_COEF_2F3_A1    0x72 EQ_COEF_3F3_A1
         0x13  EQ_COEF_0F3_A2       0x33  EQ_COEF_1F3_A2    0x53 EQ_COEF_2F3_A2    0x73 EQ_COEF_3F3_A2
         0x14  EQ_COEF_0F4_B0       0x34  EQ_COEF_1F4_B0    0x54 EQ_COEF_2F4_B0    0x74 EQ_COEF_3F4_B0
         0x15  EQ_COEF_0F4_B1       0x35  EQ_COEF_1F4_B1    0x55 EQ_COEF_2F4_B1    0x75 EQ_COEF_3F4_B1
         0x16  EQ_COEF_0F4_B2       0x36  EQ_COEF_1F4_B2    0x56 EQ_COEF_2F4_B2    0x76 EQ_COEF_3F4_B2
         0x17  EQ_COEF_0F4_A1       0x37  EQ_COEF_1F4_A1    0x57 EQ_COEF_2F4_A1    0x77 EQ_COEF_3F4_A1
         0x18  EQ_COEF_0F4_A2       0x38  EQ_COEF_1F4_A2    0x58 EQ_COEF_2F4_A2    0x78 EQ_COEF_3F4_A2
         0x19  EQ_COEF_0F5_B0       0x39  EQ_COEF_1F5_B0    0x59 EQ_COEF_2F5_B0    0x79 EQ_COEF_3F5_B0
         0x1A  EQ_COEF_0F5_B1       0x3A  EQ_COEF_1F5_B1    0x5A EQ_COEF_2F5_B1    0x7A EQ_COEF_3F5_B1
         0x1B  EQ_COEF_0F5_B2       0x3B  EQ_COEF_1F5_B2    0x5B EQ_COEF_2F5_B2    0x7B EQ_COEF_3F5_B2
         0x1C  EQ_COEF_0F5_A1       0x3C  EQ_COEF_1F5_A1    0x5C EQ_COEF_2F5_A1    0x7C EQ_COEF_3F5_A1
         0x1D  EQ_COEF_0F5_A2       0x3D  EQ_COEF_1F5_A2    0x5D EQ_COEF_2F5_A2    0x7D EQ_COEF_3F5_A2
         0x1E  -                    0x3E  -                 0x5E -                 0x7E -
         0x1F  EQ_PRESCALE0         0x3F  EQ_PRESCALE1      0x5F EQ_PRESCALE2      0x7F EQ_PRESCALE3
                                                         22                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                          TSCS25XX


TSCS25xx
Portable Consumer CODECs
                     Table 19: DACCRAM Bass/Treble/3D and multiband compressor Addresses
         Addr             Bass               Addr            Treble           Addr        3D        Addr             Multiband
                       Coefficients                       Coefficients              Coefficients                    Coefficients
                                                   TREB_COEF_EXT1_B
         0x80 BASS_COEF_EXT1_B0              0x97                             0xAE   3D_COEF        0xB0      MBC1_BQ1_COEFF0
                                                               0
                                                   TREB_COEF_EXT1_B
         0x81 BASS_COEF_EXT1_B1              0x98                             0xAF    3D_MIX        0xB1      MBC1_BQ1_COEFF1
                                                               1
                                                   TREB_COEF_EXT1_B
         0x82 BASS_COEF_EXT1_B2              0x99                                                   0xB2      MBC1_BQ1_COEFF2
                                                               2
                                                   TREB_COEF_EXT1_A
         0x83 BASS_COEF_EXT1_A1              0x9A                                                   0xB3      MBC1_BQ1_COEFF3
                                                               1
                                                   TREB_COEF_EXT1_A
         0x84 BASS_COEF_EXT1_A2              0x9B                                                   0xB4      MBC1_BQ1_COEFF4
                                                               2
                                                   TREB_COEF_EXT2_B
         0x85 BASS_COEF_EXT2_B0              0x9C                                                   0xB5      MBC1_BQ2_COEFF0
                                                               0
                                                   TREB_COEF_EXT2_B
         0x86 BASS_COEF_EXT2_B1              0x9D                                                   0xB6      MBC1_BQ2_COEFF1
                                                               1
                                                   TREB_COEF_EXT2_B
         0x87 BASS_COEF_EXT2_B2              0x9E                                                   0xB7      MBC1_BQ2_COEFF2
                                                               2
                                                   TREB_COEF_EXT2_A
         0x88 BASS_COEF_EXT2_A1              0x9F                                                   0xB8      MBC1_BQ2_COEFF3
                                                               1
                                                   TREB_COEF_EXT2_A
         0x89 BASS_COEF_EXT2_A2              0xA0                                                   0xB9      MBC1_BQ2_COEFF4
                                                               2
         0x8A BASS_COEF_NLF_M1               0xA1  TREB_COEF_NLF_M1                                 0xBA      MBC2_BQ1_COEFF0
         0x8B BASS_COEF_NLF_M2               0xA2 TREB_COEF_NLF_M2                                  0xBB      MBC2_BQ1_COEFF1
         0x8C BASS_COEF_LMT_B0               0xA3 TREB_COEF_LMT_B0                                  0xBC      MBC2_BQ1_COEFF2
         0x8D BASS_COEF_LMT_B1               0xA4 TREB_COEF_LMT_B1                                  0xBD      MBC2_BQ1_COEFF3
         0x8E BASS_COEF_LMT_B2               0xA5 TREB_COEF_LMT_B2                                  0xBE      MBC2_BQ1_COEFF4
         0x8F BASS_COEF_LMT_A1               0xA6 TREB_COEF_LMT_A1                                  0xBF      MBC2_BQ2_COEFF0
         0x90   BASS_COEF_LMT_A2             0xA7 TREB_COEF_LMT_A2                                  0xC0      MBC2_BQ2_COEFF1
         0x91 BASS_COEF_CTO_B0               0xA8 TREB_COEF_CTO_B0                                  0xC1      MBC2_BQ2_COEFF2
         0x92 BASS_COEF_CTO_B1               0xA9 TREB_COEF_CTO_B1                                  0xC2      MBC2_BQ2_COEFF3
         0x93 BASS_COEF_CTO_B2              0xAA TREB_COEF_CTO_B2                                   0xC3      MBC2_BQ2_COEFF4
         0x94 BASS_COEF_CTO_A1              0xAB TREB_COEF_CTO_A1                                   0xC4      MBC3_BQ1_COEFF0
         0x95 BASS_COEF_CTO_A2              0xAC TREB_COEF_CTO_A2                                   0xC5      MBC3_BQ1_COEFF1
         0x96          BASS_MIX             0xAD          TREB_MIX                                  0xC6      MBC3_BQ1_COEFF2
                                                                                                    0xC7      MBC3_BQ1_COEFF3
                                                                                                    0xC8      MBC3_BQ1_COEFF4
                                                                                                    0xC9      MBC3_BQ2_COEFF0
                                                                                                    0xCA      MBC3_BQ2_COEFF1
                                                                                                    0xCB      MBC3_BQ2_COEFF2
                                                                                                    0xCC      MBC3_BQ2_COEFF3
                                                                                                    0xCD      MBC3_BQ2_COEFF4
    1.All B0 coefficients are set to unity (400000h) by default. All others, including M1 and M2, are 0 by default.
    2.NLF coefficients (M1, M2) have a range defined as +/-8, with 1 sign bit,
    3. integer bits, and 20 fraction bits. So, unity for these values is 100000h. This is as opposed to the rest of the coefficient RAM,
    which has a range defined as +/-2, with 1 sign bit, 1 integer bit, and 22 fraction bits.
                                                                         23                                                      V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                      TSCS25XX


TSCS25xx
Portable Consumer CODECs
    3.4.       Gain and Dynamic Range Control
The volume for a given channel is controlled by the DACVOL and HPVOL registers. If the result of the gain multiply step would result in overflow of the
output word width, the output is saturated at the max positive or negative value. In addition to simple gain control, the TSCS25xx also provides
sophisticated dynamic range control including limiting, dynamic range compression, and dynamic range expansion functions.
    3.5.       Multi-band Compressor
                                                &RPSUHVVRU7KUHVKROG G%)6
                                                   &RPSUHVVRU5DWLR 
                                    
                                    
                      2XWSXW G%)6
                                    
                                   
                                   
                                          &RPSUHVVHG2XWSXW5DQJH
                                   
                                      1DWXUDO2XWSXW5DQJH                &RPSUHVVRU7KUHVKROG
                                   
                                   
                                   
                                                                                       
                            œÆœ±Õ∫œ≠
                                                                      ,QSXW G%)6
                                                   Figure 7. Gain Compressor, Output vs Input
               3.5.1.      Overview
    The TSCS42XX output processing includes a multi-band compressor that improves sound from small loudspeakers
    typically used in portable devices. Three independent compressor blocks are each preceded by a Bi-quad processing
    block that filters the incoming audio so that each compressor operates on a select range of audio frequencies. The
    advantage of multiband compression over full-bandwidth (full-band, or single-band) compression is that audible gain
    ‚Äúpumping‚Äù can be reduced. When using single band compressors high energy audio content in a narrow range of fre-
    quencies can cause the volume of the entire audio frequency band to be affected thus causing the audio signal level to
    audibly ‚Äúpump‚Äù. This pumping of the audio signal level can be distracting. A multi-band compressor can effectively elim-
                                                                               24                                                       V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
     inate or reduce the pumping to insignificant levels. An example of a crossover is at the bottom of Figure 8
                                                                  +LJK%DQG&RPSUHVVRU
                         ,QSXW                                                                                                     2XWSXW
                                                                   0LOG%DQG&RPSUHVVRU
                                                                   /RZ%DQG&RPSUHVVRU
                                                                                                                         6XPPLQJ1RGH
                          (DFKEDQGKDVLQGHSHQGHQWDWWDFNDQGUHOHDVHDVZHOODVLQGHSHQGHQWJDLQVHWWLQJV
                                              /RZ0LG                                      0LG+LJK
                                             &URVVRYHU                                    &URVVRYHU
                                               3RLQW                                         3RLQW
                                                                                                                                )UHTXHQF\
                         /RZEDQGXVHGWRSURFHVV           0LGEDQGXVHGWRSURFHVV                    +LJKEDQGXVHGWRSURFHVV
                         EDVVVRXQGVVXFKDVEDVV          WKHPDLQERG\LQFOXGLQJWKH                   WKHKLJKIUHTXHQF\GHWDLO
                  œÆœ±Õ∫œ≠
                            JXLWDUDQGNLFNGUXP                    YRFDOV                                 ZLWKLQWKHPL[
                                                      Figure 8. block diagram Multiband compressor
     Each band in the Multi-band Compressor is comprised of a single stage 6-tap IIR (Bi-quad) filter followed by a com-
     pressor block. The BI-quad filter coefficients are written using the Parametric Equalizer Registers. The purpose of the
     Bi-quad block is to provide a filter function for each Compressor band.The filter configuration can be lowpass, bandpass
     or highpass.
A basic block diagram of the compressor is shown below:
                       $XGLR,Q                                                                                                       $XGLR2XW
                                                                                                 $WWDFN
                                                     /HYHO
                                                                          *DLQ&DOF            5HOHDVH
                                                  'HWHFWRU
                                                                                                 )LOWHU
                                                3HDNRU506             &RPSDUHWR       /RZSDVVILOWHUJDLQV
                                                                      WKUHVKROGV&DOF    EDVHGRQDWWDFNDQG
                                                                            *DLQ              UHOHDVH
                              œÆœ±Õ∫œ≠
                                                            Figure 9. Compressor block diagram
As this diagram shows, there are 3 primary components of the compressor.
                                   1. Level Detector: The level detector, detects the level of the incoming signal. Since the comp/lim-
                                      iter is designed to work on blocks of signals, the level detector will either find the peak value of
                                      the block of samples to be processed or the rms level of the samples within a block.
                                   2. Gain Calculation: The gain calculation block is responsible for taking the output of the level
                                      detector and calculating a target gain based on that level and the compressor and expander
                                      Compression region gain calculation: In the compression region, the gain calculation is:
                                                                                    25                                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                     TSCS25XX


TSCS25xx
Portable Consumer CODECs
                           Atten(in db) = (1-1/ratio)(threshold(in db) ‚Äì level(in db);
                               ‚Ä¢    For example,
                                            ‚Ä¢ Ratio = 4:1 compression
                                            ‚Ä¢ Threshold = -16db
                                            ‚Ä¢ Level = -4 db
                           The required attenuation is: 9db or a gain coefficient of 0.1259.
                           Translating this calculation from log space to linear yields the formula:
                           Gain =(level/threshold)1/ratio*(threshold/level)
                         ‚Ä¢     State Transitions: In addition to calculating the new gain for the compressor, the gain calcu-
                               lation block will also select the filter coefficient for the attack/release filter. The rules for
                               selecting the coefficient are as follows:
                          In the compression region:
                         ‚Ä¢ If the gain calculated is less than the last gain calculated (more compression is being
                               applied), then the filter coefficient is the compressor attack.
                         ‚Ä¢ If the gain calculated is more than the last gain calculated (less compression), the filter coef-
                               ficient is the compressor release.
                          In the linear region:
                         ‚Ä¢ Modify gain until a gain of 1.0 is obtained, using the compressor release.
                      3. Attack/Release filter: In order to prevent objectionable artifacts, the gain is smoothly ramped
                         from the current value to the new value calculated by the gain calculation block.This is achieved
                         using a simple tracking lowpass filter to smooth out the abrupt transitions.
            3.5.2.    Multi band Compressor Registers
        Register Address    Bit           Label        Type     Default   Description
                            7:3           RSVD           R         0h     Reserved
                             2          MBCEN3          RW          0     1 = enable compressor band 3
       Reg 199 (C7h)
       DACMBCEN              1          MBCEN2          RW          0     1 = enable compressor band 2
                             0          MBCEN1          RW          0     1 = enable compressor band 1
                                                 Table 20. DACMBCEN Register
                                                                  26                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                              TSCS25XX


TSCS25xx
Portable Consumer CODECs
  Register Address   Bit         Label     Type     Default  Description
                     7:6        RSVD         R        0h     Reserved
                                                             Compressor Level Detection Mode Band 3
                      5       LVLMODE3      RW        0      0 = Average
                                                             1 = Peak
                                                             Window width selection for level detection Band 3
                                                             0 = equivalent of 512 samples of selected Base Rate
                      4        WINSEL3      RW         0     (~10-16ms)
                                                             1 = equivalent of 64 samples of selected Base Rate
                                                             (~1.3-2ms)
                                                             Compressor Level Detection Mode Band 2
                      3       LVLMODE2      RW        0      0 = Average
                                                             1 = Peak
Reg 200 (C8h)
DACMBCCTL                                                    Window width selection for level detection Band 2
                                                             0 = equivalent of 512 samples of selected Base Rate
                      2        WINSEL2      RW         0     (~10-16ms)
                                                             1 = equivalent of 64 samples of selected Base Rate
                                                             (~1.3-2ms)
                      1                                      Compressor Level Detection Mode Band 1
                              LVLMODE1      RW         0     0 = Average
                                                             1 = Peak
                                                             Window width selection for level detection Band1
                                                             0 = equivalent of 512 samples of selected Base Rate
                      0        WINSEL1      RW         0     (~10-16ms)
                                                             1 = equivalent of 64 samples of selected Base Rate
                                                             (~1.3-2ms)
                                          Table 21. DACMBCCTL Register
  Register Address   Bit         Label     Type     Default  Description
                     7:5        RSVD         R        0h     Reserved
Reg 201(C9h)                                                 0 = not inverted
                      5         PHASE       RW        0h
DACMBCMUG1                                                   1 = Inverted
                     4:0     MUGAIN[4:0]    RW        0h     0dB...46.5dB in 1.5dB steps
                                         Table 22. DACMBCMUG1 Register
  Register Address   Bit         Label     Type     Default  Description
Reg 202(CAh)
                     7:0     THRESH[7:0]    RW       00h     FFh...00h = 0dB...95.625dB in 0.375dB steps.
DACMBCTHR1
                                         Table 23. DACMBCTHR1 Register
                                                          27                                                   V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
       Register Address   Bit        Label         Type    Default     Description
                          7:5       RSVD             R       000       Reserved
                                                                       Compressor Ratio
      Reg 203(CBh)                                                     00h = Reserved
      DACMBCRAT1          4:0     RATIO[4:0]        RW       00h       01h = 1.5:1
                                                                       02h...14h = 2:1...20:1
                                                                       15h...1Fh = Reserved
                                            Table 24. DACMBCRAT1 Register
       Register Address   Bit        Label         Type    Default     Description
      Reg 204(CCh)
                          7:0      TCATKL           RW        0h       Compressor Attack Time Constant, Low Byte
      DACMBCATK1L
                                           Table 25. DACMBCATK1L Register
  Register Address    Bit       Label         Type    Default  Description
                                                               High byte of the time constant used to ramp to a new
                                                               gain value during a compressor attack phase.
                                                                     0000h = 0 (instantaneous)
Reg 205(CDh)                                                         0001h = 0.96875 + 1/(2^21)
                      7:0    TCATKH[7:0]       RW      00h
DACMBCATK1H                                                          0002h = 0.96875 + 2/(2^21)
                                                                     ... (step = 1/(2^21))
                                                                     FFFEh = [(2^21)-2]/(2^21)
                                                               FFFFh = [(2^21)-1]/(2^21)
                                           Table 26. DACMBCATK1H Register
  Register Address    Bit       Label         Type    Default  Description
                                                               Low byte of the time constant used to ramp to a new
                                                               gain value during a compressor release phase.
                                                               0000h = 0 (instantaneous)
Reg 206(CEh)                                                   0001h = 0.96875 + 1/(2^21)
                      7:0    TCRELL[7:0]       RW      00h
DACMBCREL1L                                                    0002h = 0.96875 + 2/(2^21)
                                                               ... (step = 1/(2^21))
                                                               FFFEh = [(2^21)-2]/(2^21)
                                                               FFFFh = [(2^21)-1]/(2^21)
                                           Table 27. DACMBCREL1L Register
                                                            28                                                    V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                       TSCS25XX


TSCS25xx
Portable Consumer CODECs
  Register Address    Bit       Label         Type    Default  Description
                                                               High byte of the time constant used to ramp to a new
                                                               gain value during a compressor release phase. The
                                                               time constant is [high byte, low byte]
                                                               0000h = 0 (instantaneous)
Reg 207(CFh)
                      7:0   TCRELH[15:8]       RW      00h     0001h = 0.96875 + 1/(2^21)
  DACMBCREL1H
                                                               0002h = 0.96875 + 2/(2^21)
                                                               ... (step = 1/(2^21))
                                                               FFFEh = [(2^21)-2]/(2^21)
                                                               FFFFh = [(2^21)-1]/(2^21)
                                           Table 28. DACMBCREL1H Register
       Register Address   Bit        Label         Type    Default     Description
                          7:6        RSVD            R        0h       Reserved
      Reg 208(D0h)                                                     0 = not inverted
                           5        PHASE           RW        0h
        DACMBCMUG2                                                     1 = Inverted
                          4:0    MUGAIN[4:0]        RW        0h       0dB...46.5dB in 1.5dB steps
                                           Table 29. DACMBCMUG2 Register
  Register Address    Bit       Label         Type    Default  Description
Reg 209(D1h)
                      7:0    THRESH[7:0]       RW      00h     FFh...00h = 0dB...95.625dB in 0.375dB steps.
   DACMBCTHR2
                                            Table 30. DACMBCTHR2 Register
  Register Address    Bit       Label         Type    Default  Description
                      7:5       RSVD            R      000     Reserved
                                                               Compressor Ratio
Reg 210(D2h)                                                   00h = Reserved
   DACMBCRAT2         4:0     RATIO[4:0]       RW      00h     01h = 1.5:1
                                                               02h...14h = 2:1...20:1
                                                               15h...1Fh = Reserved
                                            Table 31. DACMBCRAT2 Register
                                                            29                                                    V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                       TSCS25XX


TSCS25xx
Portable Consumer CODECs
  Register Address   Bit        Label       Type    Default  Description
                                                             Low byte of the time constant used to ramp to a new
                                                             gain value during a compressor attack phase.
                                                             0000h = 0 (instantaneous)
Reg 211(D3h)                                                 0001h = 0.96875 + 1/(2^21)
                     7:0     TCATKL[7:0]     RW      00h
   DACMBCATK2L                                               0002h = 0.96875 + 2/(2^21)
                                                             ... (step = 1/(2^21))
                                                             FFFEh = [(2^21)-2]/(2^21)
                                                             FFFFh = [(2^21)-1]/(2^21)
                                         Table 32. DACMBCATK2L Register
  Register Address   Bit        Label       Type    Default  Description
                                                             High byte of the time constant used to ramp to a new
                                                             gain value during a compressor attack phase.
                                                                   0000h = 0 (instantaneous)
Reg 212(D4h)                                                       0001h = 0.96875 + 1/(2^21)
                     7:0     TCATKH[7:0]     RW      00h
   DACMBCATK2H                                                     0002h = 0.96875 + 2/(2^21)
                                                                   ... (step = 1/(2^21))
                                                                   FFFEh = [(2^21)-2]/(2^21)
                                                             FFFFh = [(2^21)-1]/(2^21)
                                         Table 33. DACMBCATK2H Register
  Register Address   Bit        Label       Type    Default  Description
                                                             Low byte of the time constant used to ramp to a new
                                                             gain value during a compressor release phase.
                                                             0000h = 0 (instantaneous)
Reg 213(D5h)                                                 0001h = 0.96875 + 1/(2^21)
                     7:0     TCRELL[7:0]     RW      00h
   DACMBCREL2L                                               0002h = 0.96875 + 2/(2^21)
                                                             ... (step = 1/(2^21))
                                                             FFFEh = [(2^21)-2]/(2^21)
                                                             FFFFh = [(2^21)-1]/(2^21)
                                         Table 34. DACMBCREL2L Register
  Register Address   Bit        Label       Type    Default  Description
                                                             High byte of the time constant used to ramp to a new
                                                             gain value during a compressor release phase. The
                                                             time constant is [high byte, low byte]
                                                             0000h = 0 (instantaneous)
Reg 214(D6h)
                     7:0     TCREL[15:8]     RW      00h     0001h = 0.96875 + 1/(2^21)
  DACMBCREL2H
                                                             0002h = 0.96875 + 2/(2^21)
                                                             ... (step = 1/(2^21))
                                                             FFFEh = [(2^21)-2]/(2^21)
                                                             FFFFh = [(2^21)-1]/(2^21)
                                         Table 35. DACMBCREL2H Register
                                                          30                                                    V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                     TSCS25XX


TSCS25xx
Portable Consumer CODECs
  Register Address   Bit         Label      Type    Default  Description
                     7:5        RSVD          R       0h     Reserved
Reg 215(D7h)                                                 0 = not inverted
                      5         PHASE        RW       0h
   DACMBCMUG3                                                1 = Inverted
                     4:0     MUGAIN[4:0]     RW       0h     0dB...46.5dB in 1.5dB steps
                                         Table 36. DACMBCMUG3 Register
  Register Address   Bit         Label      Type    Default  Description
Reg 216(D8h)
                     7:0     THRESH[7:0]     RW      00h     FFh...00h = 0dB...95.625dB in 0.375dB steps.
   DACMBCTHR3
                                         Table 37. DACMBCTHR3 Register
  Register Address   Bit         Label      Type    Default  Description
                     7:5        RSVD          R      000     Reserved
                                                             Compressor Ratio
Reg 217(D9h)                                                 00h = Reserved
   DACMBCRAT3        4:0      RATIO[4:0]     RW      00h     01h = 1.5:1
                                                             02h...14h = 2:1...20:1
                                                             15h...1Fh = Reserved
                                          Table 38. DACMBCRAT3 Register
  Register Address   Bit         Label      Type    Default  Description
                                                             Low byte of the time constant used to ramp to a new
                                                             gain value during a compressor attack phase.
                                                             0000h = 0 (instantaneous)
Reg 218(DAh)                                                 0001h = 0.96875 + 1/(2^21)
                     7:0     TCATKL[7:0]     RW      00h
   DACMBCATK3L                                               0002h = 0.96875 + 2/(2^21)
                                                             ... (step = 1/(2^21))
                                                             FFFEh = [(2^21)-2]/(2^21)
                                                             FFFFh = [(2^21)-1]/(2^21)
                                         Table 39. DACMBCATK3L Register
                                                          31                                                   V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
  Register Address   Bit        Label       Type    Default  Description
                                                             High byte of the time constant used to ramp to a new
                                                             gain value during a compressor attack phase.
                                                                   0000h = 0 (instantaneous)
Reg 219(DBh)                                                       0001h = 0.96875 + 1/(2^21)
                     7:0    TCATKHH[7:0]     RW      00h
   DACMBCATK3H                                                     0002h = 0.96875 + 2/(2^21)
                                                                   ... (step = 1/(2^21))
                                                                   FFFEh = [(2^21)-2]/(2^21)
                                                             FFFFh = [(2^21)-1]/(2^21)
                                         Table 40. DACMBCATK3H Register
  Register Address   Bit        Label       Type    Default  Description
                                                             Low byte of the time constant used to ramp to a new
                                                             gain value during a compressor release phase.
                                                             0000h = 0 (instantaneous)
Reg 220(DCh)                                                 0001h = 0.96875 + 1/(2^21)
                     7:0     TCRELL[7:0]     RW      00h
   DACMBCREL3L                                               0002h = 0.96875 + 2/(2^21)
                                                             ... (step = 1/(2^21))
                                                             FFFEh = [(2^21)-2]/(2^21)
                                                             FFFFh = [(2^21)-1]/(2^21)
                                         Table 41. DACMBCREL3L Register
  Register Address   Bit        Label       Type    Default  Description
                                                             High byte of the time constant used to ramp to a new
                                                             gain value during a compressor release phase. The
                                                             time constant is [high byte, low byte]
                                                             0000h = 0 (instantaneous)
Reg 221(DDh)
                     7:0    TCRELH[15:8]     RW      00h     0001h = 0.96875 + 1/(2^21)
  DACMBCREL3H
                                                             0002h = 0.96875 + 2/(2^21)
                                                             ... (step = 1/(2^21))
                                                             FFFEh = [(2^21)-2]/(2^21)
                                                             FFFFh = [(2^21)-1]/(2^21)
                                         Table 42. DACMBCREL3H Register
                                                          32                                                    V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                     TSCS25XX


TSCS25xx
Portable Consumer CODECs
     3.6.       Limiter/Compressor/Expander
                                                           /LPLW7KUHVKROG  G%)6
                                                   &RPSUHVVRU7KUHVKROG    G%)6
                                                      ([SDQGHU7KUHVKROG    G%)6
                                       
                                                        &RPSUHVVRU5DWLR   
                                                           ([SDQGHU5DWLR  
                                       
                       2XWSXW G%)6
                                       
                                       
                                      
                                      
                                            &RPSUHVVHG2XWSXW5DQJH
                                                                                                 /LPLW7KUHVKROG
                                      
                                            1DWXUDO2XWSXW5DQJH                 &RPSUHVVRU7KUHVKROG
                                      
                                                                              ([SDQGHU7KUHVKROG
                                            ([SDQGHG
                                           2XWSXW
                                              5DQJH
                                      
                                 œÆœ±Õ∫œ≠
                                                                                            
                                                                              ,QSXW G%)6
                                                    Figure 10. Gain Compressor, Output vs Input
                3.6.1.       Overview
The Limiter function will limit the output of the DSP module to the DAC modules. If the signal is greater than 0dB it will saturate at 0dB as the final
processing step within the DSP module.
Sometimes, the system implementor may wish to provide hearing protection by intentionally limiting the output level before full scale is reached. A limit
threshold, independent of the compressor threshold is provided for this purpose. It is expected that the limit threshold is set to a higher level than the
compressor threshold.
The traditional compressor algorithm provides two functions simultaneously (depending on signal level). For higher level signals, it can provide a
compression function to reduce the signal level. For lower level signals, it can provide an expansion function for either increasing dynamic range or
noise gating.
The compressor monitors the signal level and, if the signal is higher than a threshold, will reduce the gain by a programmed ratio to restrict the dynamic
range. Limiting is an extreme example of the compressor where, as the input signal level is increased, the gain is decreased to maintain a specific
output level.
                                                                              33                                                           V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                  TSCS25XX


TSCS25xx
Portable Consumer CODECs
In addition to limiting the bandwidth of the compressed audio, it is common for compressed audio to also compress the dynamic range of the audio.
The expansion function inTSCS25xx can help restore the original dynamics to the audio.
The expander is a close relative of the compressor. Rather than using signal dependent gain to restrict the dynamic range, the expander uses signal
dependent gain to expand the dynamic range. Thus if a signal level is below a particular threshold, the expander will reduce the gain even further to
extend the dynamic range of the material.
                 3.6.2.       Configuration
                              This compressor limiter provides the following configurable parameters.
                              ‚Ä¢ Compressor/limiter
                                  ‚Ä¢ Threshold ‚Äì The threshold above which the compressor will reduce the dynamic range of the
                                       audio in the compression region.
                                  ‚Ä¢ Ratio ‚Äì The ratio between the input dynamic range and the output dynamic range. For exam-
                                       ple, a ratio of 3 will reduce an input dynamic range of 9db to 3db.
                                  ‚Ä¢ Attack Time ‚Äì The amount of time that changes in gain are smoothed over during the attack
                                       phase of the compressor.
                                  ‚Ä¢ Release Time ‚Äì The amount of time that changes in gain are smoothed over during the
                                       release phase of the compressor.
                                  ‚Ä¢ Makeup gain ‚Äì Used to increase the overall level of the compressed audio.
                              ‚Ä¢ Expander
                                  ‚Ä¢ Threshold ‚Äì The threshold below which the expander will increase the dynamic range of the
                                       audio.
                                  ‚Ä¢ Ratio ‚Äì The ratio between the input dynamic range and the output dynamic range of the
                                       audio in the expansion range. For example a ratio of 3 will take an input dynamic range of
                                       9db and expand it to 27db.
                                  ‚Ä¢ Attack Time ‚Äì The amount of time that changes in gain are smoothed over during the attack
                                       phase of the expander
                                  ‚Ä¢ Release Time
                                  ‚Ä¢     - The amount of time that changes in gain are smoothed over during the release phase of
                                       the expander.
                              ‚Ä¢ Two level detection algorithms
                                  ‚Ä¢ RMS ‚Äì Use an RMS measurement for the level.
                                  ‚Ä¢ Peak ‚Äì Use a peak measurement for the level.
                                                                           34                                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                            TSCS25XX


TSCS25xx
Portable Consumer CODECs
            3.6.3.       Controlling parameters
                         IIn order to control this processing, there are a number of configurable parameters. The parameters
                         and their ranges are:
                         ‚Ä¢ Compressor/limiter
                              ‚Ä¢ Threshold ‚Äì -40db to 0db relative to full scale.
                              ‚Ä¢ Ratio ‚Äì 1 to 20
                              ‚Ä¢ Attack Time ‚Äì typically 0 to 500ms
                              ‚Ä¢ Release Time ‚Äì typically 25ms to 2 seconds
                              ‚Ä¢ Makeup gain ‚Äì 0 to 40db
                         ‚Ä¢ Expander
                              ‚Ä¢ Threshold ‚Äì -30 to -60 dB
                              ‚Ä¢ Ratio ‚Äì 1 to 6
                              ‚Ä¢ Attack Time ‚Äì same as above
                              ‚Ä¢ Release Time ‚Äì same as above.
                         ‚Ä¢ Two level detection algorithms
                              ‚Ä¢ RMS
                              ‚Ä¢ Peak
            3.6.4.       Limiter/Compressor/Expander Registers
                         3.6.4.1.      General compressor/limiter/expander control Register
            Register Address       Bit          Label         Type    Default                         Description
         R37 (25h)                 7:5         RSVD            R       0h     Reserved
         CLECTL                     4        Lvl_Mode         RW        0     CLE Level Detection Mode
                                                                              0 = Average
                                                                              1 = Peak
                                    3       WindowSel         RW        0     Window width selection for level detection:
                                                                              0 = equivalent of 512 samples of selected Base Rate
                                                                              (~10-16ms)
                                                                              1 = equivalent of 64 samples of selected Base Rate
                                                                              (~1.3-2ms)
                                    2         Exp_en          RW        0     1 = enable expander
                                    1         Limit_en        RW        0     1 = enable limiter
                                    0        Comp_en          RW        0     1 = enable compressor
                                                      Table 43. CLECTL Register
                                                                   35                                                      V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                TSCS25XX


TSCS25xx
Portable Consumer CODECs
                         3.6.4.2.     Compressor/Limiter/Expander make-up gain Register
            Register Address      Bit       Label          Type    Default                        Description
         R38 (26h)                7:5       RSVD             R       0h    Reserved
         MUGAIN                   4:0    CLEMUG[4:0]        RW       0h    0dB...46.5dB in 1.5dB steps
                                                   Table 44. MUGAIN Register
                         3.6.4.3.     Compressor Threshold Register
            Register Address      Bit       Label          Type    Default                        Description
         R39 (27h)                7:0    COMPTH[7:0]        RW      00h    FFh...00h = 0dB...95.625dB in 0.375dB steps.
         COMPTH
                                                  Table 45. COMPTH Register
                         3.6.4.4.     Compressor ration register
         Register Address         Bit      Label          Type    Default                       Description
         R40 (28h)                7:5      RSVD              R      000    Reserved
         CMPRAT
                                  4:0   CMPRAT[4:0]        RW       00h    Compressor Ratio
                                                                           00h = Reserved
                                                                           01h = 1.5:1
                                                                           02h...14h = 2:1...20:1
                                                                           15h...1Fh = Reserved
                                                  Table 46. CMPRAT Register
                         3.6.4.5.     Compressor Attack Time Constant Register (Low)
         Register Address         Bit      Label          Type    Default                       Description
         R41 (29h)                7:0   CATKTC[7:0]        RW       00h    Low byte of the time constant used to ramp to a
         CATKTCL                                                           new gain value during a compressor attack
                                                                           phase.
                                                  Table 47. CATKTCL Register
                                                                36                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                            TSCS25XX


TSCS25xx
Portable Consumer CODECs
                         3.6.4.6.     Compressor Attack Time Constant Register (High)
         Register Address         Bit        Label          Type    Default                       Description
         R42 (2Ah)                7:0    CATKTC[15:8]        RW       00h    High byte of the time constant used to ramp to
         CATKTCH                                                             a new gain value during a compressor attack
                                                                             phase. The time constant is [high byte, low
                                                                             byte]
                                                                             0000h = 0 (instantaneous)
                                                                             0001h = 0.96875 + 1/(2^21)
                                                                             0002h = 0.96875 + 2/(2^21)
                                                                             ... (step = 1/(2^21))
                                                                             FFFEh = [(2^21)-2]/(2^21)
                                                                             FFFFh = [(2^21)-1]/(2^21)
                                                    Table 48. CATKTCH Register
                         3.6.4.7.     Compressor Release Time Constant Register (Low)
         Register Address         Bit        Label          Type    Default                       Description
         R43 (2Bh)                7:0    CRELTC[7:0]         RW       00h    Low byte of the time constant used to ramp to a
         CRELTCL                                                             new gain value during a compressor release
                                                                             phase.
                                                    Table 49. CRELTCL Register
                         3.6.4.8.     Compressor Release Time Constant Register (High)
         Register Address         Bit        Label          Type    Default                       Description
         R44 (2Ch)                7:0    CRELTC[15:8]        RW       00h    High byte of the time constant used to ramp to
         CRELTCH                                                             a new gain value during a compressor release
                                                                             phase. The time constant is [high byte, low
                                                                             byte]
                                                                             0000h = 0 (instantaneous)
                                                                             0001h = 0.96875 + 1/(2^21)
                                                                             0002h = 0.96875 + 2/(2^21)
                                                                             ... (step = 1/(2^21))
                                                                             FFFEh = [(2^21)-2]/(2^21)
                                                                             FFFFh = [(2^21)-1]/(2^21)
                                                    Table 50. CRELTCH Register
                         3.6.4.9.     Limiter Threshold Register
            Register Address      Bit         Label          Type    Default                        Description
         R45 (2Dh)                7:0      LIMTH[7:0]        RW       00h    FFh...00h = 0dB...95.625dB in 0.375dB steps.
         LIMTH
                                                      Table 51. LIMTH Register
                                                                  37                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                              TSCS25XX


TSCS25xx
Portable Consumer CODECs
                         3.6.4.10.    Limiter Target Register
            Register Address      Bit         Label          Type    Default                        Description
         R46 (2Eh)               7:0       LIMTGT[7:0]       RW       00h    FFh...00h = 0dB...95.625dB in 0.375dB steps.
         LIMTGT
                                                     Table 52. LIMTGT Register
                         3.6.4.11.    Limiter Attack Time Constant Register (Low)
         Register Address        Bit         Label          Type    Default                       Description
         R47 (2Fh)               7:0      LATKTC[7:0]        RW       00h    Low byte of the time constant used to ramp to a
         LATKTCL                                                             new gain value during a limiter attack phase.
                                                    Table 53. LATKTCL Register
                         3.6.4.12.    Limiter Attack Time Constant Register (High)
         Register Address        Bit         Label          Type    Default                       Description
         R48 (30h)               7:0     LATKTC[15:8]        RW       00h    High byte of the time constant used to ramp to
         LATKTCH                                                             a new gain value during a limiter attack phase.
                                                                             The time constant is [high byte, low byte]
                                                                             0000h = 0 (instantaneous)
                                                                             0001h = 0.96875 + 1/(2^21)
                                                                             0002h = 0.96875 + 2/(2^21)
                                                                             ... (step = 1/(2^21))
                                                                             FFFEh = [(2^21)-2]/(2^21)
                                                                             FFFFh = [(2^21)-1]/(2^21)
                                                    Table 54. LATKTCH Register
                         3.6.4.13.    Limiter Release Time Constant Register (Low)
         Register Address        Bit         Label          Type    Default                       Description
         R49 (31h)               7:0      LRELTC[7:0]        RW       00h    Low byte of the time constant used to ramp to a
         LRELTCL                                                             new gain value during a limiter release phase.
                                                    Table 55. LRELTCL Register
                                                                  38                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                              TSCS25XX


TSCS25xx
Portable Consumer CODECs
                    3.6.4.14.    Limiter Release Time Constant Register (High)
         Register Address    Bit        Label         Type   Default                     Description
         R50 (32h)           7:0    LRELTC[15:8]       RW     00h    High byte of the time constant used to ramp to
         LRELTCH                                                     a new gain value during a limiter release
                                                                     phase. The time constant is [high byte, low
                                                                     byte]
                                                                     0000h = 0 (instantaneous)
                                                                     0001h = 0.96875 + 1/(2^21)
                                                                     0002h = 0.96875 + 2/(2^21)
                                                                     ... (step = 1/(2^21))
                                                                     FFFEh = [(2^21)-2]/(2^21)
                                                                     FFFFh = [(2^21)-1]/(2^21)
                                             Table 56. LRELTCH Register
                    3.6.4.15.    Expander Threshold Register
         Register Address    Bit        Label         Type   Default                     Description
         R51 (33h)           7:0     EXPTH[7:0]        RW     00h    Expander threshold: 0...95.625dB in 0.375dB steps
         EXPTH
                                               Table 57. EXPTH Register
                    3.6.4.16.    Expander Ratio Register
         Register Address    Bit        Label         Type   Default                     Description
         R52 (34h)           7:3        RSVD            R     00h    Reserved
         EXPRAT
                             2:0    EXPRAT[2:0]        RW     000    Expander Ratio
                                                                     0h...1h = Reserved
                                                                     2h...7h = 1:2...1:7
                                              Table 58. EXPRAT Register
                    3.6.4.17.    Expander Attack Time Constant Register (Low)
         Register Address    Bit        Label         Type   Default                     Description
         R53 (35h)           7:0    XATKTC[7:0]        RW     00h    Low byte of the time constant used to ramp to a
         XATKTCL                                                     new gain value during a expander attack
                                                                     phase.
                                             Table 59. XATKTCL Register
                                                           39                                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                  TSCS25XX


TSCS25xx
Portable Consumer CODECs
                        3.6.4.18.    Expander Attack Time Constant Register (High)
          Register Address      Bit           Label         Type     Default                        Description
          R54 (36h)              7:0     XATKTC[15:8]        RW         00h    High byte of the time constant used to ramp to
          XATKTCH                                                              a new gain value during a expander attack
                                                                               phase. The time constant is [high byte, low
                                                                               byte]
                                                                               0000h = 0 (instantaneous)
                                                                               0001h = 0.96875 + 1/(2^21)
                                                                               0002h = 0.96875 + 2/(2^21)
                                                                               ... (step = 1/(2^21))
                                                                               FFFEh = [(2^21)-2]/(2^21)
                                                                               FFFFh = [(2^21)-1]/(2^21)
                                                   Table 60. XATKTCH Register
                        3.6.4.19.    Expander Release Time Constant Register (Low)
          Register Address      Bit           Label         Type     Default                        Description
          R55 (37h)              7:0      XRELTC[7:0]        RW          0     Low byte of the time constant used to ramp to a
          XRELTCL                                                              new gain value during a expander release
                                                                               phase.
                                                   Table 61. XRELTCL Register
                        3.6.4.20.    Expander Release Time Constant Register (High)
          Register Address      Bit           Label         Type     Default                        Description
          R56 (38h)              7:0     XRELTC[15:8]        RW          0     High byte of the time constant used to ramp to
          XRELTCH                                                              a new gain value during a expander release
                                                                               phase. The time constant is [high byte, low
                                                                               byte]
                                                                               0000h = 0 (instantaneous)
                                                                               0001h = 0.96875 + 1/(2^21)
                                                                               0002h = 0.96875 + 2/(2^21)
                                                                               ... (step = 1/(2^21))
                                                                               FFFEh = [(2^21)-2]/(2^21)
                                                                               FFFFh = [(2^21)-1]/(2^21)
                                                   Table 62. XRELTCH Register
     3.7.   Output Effects
The TSCS42XX offers Bass enhancement, Treble enhancement, Stereo Depth enhancement. The output effects processing is outlined in the following
sections.
                                                                   40                                                         V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
                3.7.1.        FX Control Register
             Register Address           Bit              Label         Type     Default                              Description
            R57 (39h)                   7:5              RSVD            R         000        Reserved
            FXCTL
                                         4               3DEN           RW          0         3D Enhancement Enable
                                                                                              0 = Disabled
                                                                                              1 = Enabled
                                         3               TEEN           RW          0         Treble Enhancement Enable
                                                                                              0 = Disabled
                                                                                              1 = Enabled
                                         2             TNLFBYP          RW          0         Treble Non-linear Function Bypass:
                                                                                              0 = Enabled
                                                                                              1 = Bypassed
                                         1               BEEN           RW          0         Bass Enhancement Enable
                                                                                              0 = Disabled
                                                                                              1 = Enabled
                                         0             BNLFBYP          RW          0         Bass Non-linear Function Bypass:
                                                                                              0 = Enabled
                                                                                              1 = Bypassed
                                                                Table 63. FXCTL Register
                3.7.2.        Stereo Depth (3-D) Enhancement
The TSCS42XX has a digital depth enhancement option to artificially increase the separation between the left and right channels, by enabling the
attenuation of the content common to both channels. The amount of attenuation is programmable within a range. The input is prescaled (fixed) before
summation to prevent saturation.
The 3-D enhancement algorithm is a tried and true algorithm that uses two principles.
1   If the material common to the two channels is removed, then the output will sound more 3-D.
2   If the material for the opposite channel is presented to the current channel inverted, it will tend to cancel any material from the opposite channel on
    the current ear. For example, if the material from the right is presented to the left ear inverted, it will cancel some of the material from the right ear
    that is leaking into the right ear.
                                                        /HIW                                          /HIW
                                                       5LJKW                                          5LJKW
                                                  œÆœ±Õ∫œ≠
                                                             Figure 11. 3-D Channel Inversion
                                Note: .3D_Mix specifies the amount of the common signal that is added from the left and right
                                channels. This number is a fractional amount between -1 and 1. For proper operation, this value is
                                typically negative.
                                                                             41                                                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
                3.7.3.        Psychoacoustic Bass Enhancement
One of the primary audio quality issues with small speaker systems is their inability to reproduce significant amounts of energy in the bass region
(below 200Hz). While there is no magic mechanism to make a speaker reproduce frequencies that it is not capable of, there are mechanisms for
fooling the ear into thinking that the bass material is being heard.
The psychoacoustic bass processor relies on a psychoacoustic principle called ‚Äúmissing fundamental‚Äù. If the human ear hears a proper series of
harmonics for a particular bass note, the listener will hear the fundamental of that series, even if it is not present.
A processing algorithm using this principle allows for improving the apparent low frequency response of an audio system below what it is actually
capable of. Below is a diagram of the implementation of this algorithm.
                                                            Figure 12. Bass Enhancement
                3.7.4.        Treble Enhancement
One of the mechanisms used to limit the bit rate for compressed audio is to first remove high frequency information before compression. When these
files are decompressed, this can lead to dull sounding audio. The TSI treble enhancement replaces these lost high frequencies.
The enhanced treble function works much like the enhanced bass, however it's intended use is different. The Enhanced treble uses a non linear
function to add treble harmonics to a signal that has limited high-frequency bandwidth (such as a low bit rate MP3). In this case, the algorithm makes
use of the audio fact that presence of audio between 4-8K is a good predictor of audio between 10K-20K.
                                                            Figure 13. Treble Enhancement
The enhanced treble NLF has a different set of requirements than the psychoacoustic bass. In particular, the presence of odd high frequency
harmonics is objectionable. Thus the most promising NLF for enhanced treble is a half wave rectifier.
      3.8.      Mute and De-Emphasis
The TSCS42XX has a Soft Mute function, which is used to gradually attenuate the digital signal volume to zero. The gain returns to its previous setting
if the soft mute is removed. At startup, the codec is muted by default; to enable audio play, the mute bit must be cleared to 0.
After the equalization filters, de-emphasis may be performed on the audio data to compensate for pre-emphasis that may be included in the audio
stream. De-emphasis filtering is only available for 48kHz, 44.1kHz, and 32kHz sample rates.
                                                                             42                                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                               TSCS25XX


TSCS25xx
Portable Consumer CODECs
     3.9.         Mono Operation and Phase Inversion
Normal stereo operation converts left and right channel digital audio data to analog in separate DACs. However, it is also possible to have the same
signal (left or right) appear on both analog output channels by disabling one channel; alternately, there is a mono-mix mode that mixes the two
channels digitally before converting to analog using only one DAC. In this mode, the other DAC is switched off, and the resulting mixed stream signal
can appear on both analog output channels.
The DAC output defaults to non-inverted. Setting DACPOLL and DACPOLR bits will invert the DAC output phase on the left and right channels.
                  3.9.1.      DAC Control Register
          Register Address           Bit          Label           Type     Default                             Description
                                      7        DACPOLR             RW          0       Invert DAC Right signal
                                      6        DACPOLL             RW          0       Invert DAC Left signal
                                                                                       DAC mono mix
                                                                                       00: stereo
                                              DMONOMIX
                                     5:4                           RW         00       01: mono ((L/2)+(R/2)) into DACL, ‚Äò0‚Äô into DACR
                                                   [1:0]
                                                                                       10: mono ((L/2)+(R/2)) into DACR, ‚Äò0‚Äô into DACL
                                                                                       11: mono ((L/2)+(R/2)) into DACL and DACR
                                                                                       Digital Soft Mute
        R24 (18h)                     3          DACMU             RW          1       1 = mute
        CNVRTR1                                                                        0 = no mute (signal active)
                                                                                       De-emphasis Enable
                                      2          DEEMP             RW          0       1 = Enabled
                                                                                       0 = Disable
                                                                                       DAC Dither Mode:
                                                                                       0 = Dynamic, half amplitude
                                     1:0       DACDITH             RW         00       1 = Dynamic, full amplitude
                                                                                       2 = DAC dither disabled
                                                                                       3 = Static
                                                           Table 64. CNVRTR1 Register
     3.10. Analog Outputs
                  3.10.1.     Headphone Output
     The HPOut pins can drive a 16Ohm or 32Ohm headphone or alternately drive a line output. The signal volume of the
     headphone amplifier can be independently adjusted under software control by writing to HPVOL_L and HPVOL_R. Set-
     ting the volume to 0000000 will mute the output driver; the output remains at ground, so that no click noise is produced
     when muting or un-muting.
     Gains above 0dB run the risk of clipping large signals.
     To minimize artifacts such as clicks and zipper noise, the headphone outputs feature a volume fade function that
     smoothly changes volume from the current value to the target value.
                                                                            43                                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
Headphone Volume Control Registers
     Register Address  Bit       Label      Type    Default                         Description
                        7        RSVD         R        0    Reserved
                                                            Left Headphone Volume
                                                            1111111 = +6dB
                                                            1111110 = +5.25dB
   R0 (00h)                                                 ‚Ä¶
   HPVOLL                       HPVOL_L            1110111 1110111 = 0dB
                       6:0                   RW
                                  [6:0]              (0dB)  ...
                                                            0000001 = -88.5dB
                                                            0000000 = Analog mute
                                                            Note: If HPVOLU is set, this setting will take effect after
                                                            the next write to the Right Input Volume register.
                        7        RSVD         R        0    Reserved
                                                            Right Headphone Volume
                                                            1111111 = +6dB
   R1 (01h)                                                 1111110 = +5.25dB
   HPVOLR                       HPVOL_R                     ‚Ä¶
                       6:0                   RW    1110111
                                  [6:0]                     1110111 = 0dB
                                                            ...
                                                            0000001 = -88.5dB
                                                            0000000 = Analog mute
                                        Table 65. HPVOL L/R Registers
                                                       44                                                      V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
4. INPUT AUDIO PROCESSING
                                              $K        0LF%LDV
                                                                           Õ≤                  $*1'
                                               0,&%LDV
                                                                           –Ω          9UHI
                                       =HUR&URVV'HWHFW          œ¨œ¥≈ö                                                            $'&3RZHU
                                                                  œ¨œµ≈ö                                                            0DQDJHPHQW
    œ¨≈ö       >ƒûƒ®∆ö/≈∂∆â∆µ∆ö^ƒû≈Øƒûƒê∆ö               œ¨≈ö    >ƒûƒ®∆ö≈Ω≈Ω∆ê∆ö                    œ¨œ¥≈ö >ƒûƒ®∆ö≈ù≈∂∆â∆µ∆ö«Ä≈Ω≈Ø∆µ≈µƒû                                   œ≠≈ö                                                œ¨œ≤≈ö >ƒûƒ®∆ö≈ù≈ê≈ù∆öƒÇ≈Øs≈Ω≈Ø∆µ≈µƒû
                                                                                                                                                                                                   WRG%
                                                               G%        WRG%LQG%VWHSV                                                                            ,QG%VWHSV
               /,1                                                                                                                                                          $'&2XWSXW
               /,1                                                                                                                                                          &RQILJXUDWLRQ
                                                                                                                                  
                           08;                     08;                     %2267                    3*$                   $'&/                         +3)      65&                                 92/                087(
               /,1                                                                                                               ELW
               '6
                                                               œ≠œ¥≈ö D≈Ω≈∂≈ΩD≈ù«Ü
                                                                                                                  $XWRPDWLF/HYHO
                                   »à                                                                                  &RQWURO
               5,1
               5,1                                                                                                                  
                          08;                                              %2267                    3*$                   $'&5                         +3)      65&                                 92/                087(
                                               08;                                                                                   ELW
               5,1
               '6                                             G%        WRG%LQG%VWHSV
                                                                                                                                                                                                   WRG%
                                                                                                                                                                                                   ,QG%VWHSV
     œ¨≈ö      Z≈ù≈ê≈ö∆ö/≈∂∆â∆µ∆ö^ƒû≈Øƒûƒê∆ö             œ¨≈ö    Z≈ù≈ê≈ö∆ö≈Ω≈Ω∆ê∆ö                     œ¨œµ≈ö Z≈ù≈ê≈ö∆ö≈ù≈∂∆â∆µ∆ö«Ä≈Ω≈Ø∆µ≈µƒû                                 œ≠œ≤≈ö   ,W&ƒû≈∂ƒÇƒè≈Øƒû   œ≠œ∞≈ö ƒÇ∆öƒÇ^ƒû≈Øƒûƒê∆ö            œ¨œ≥≈ö Z≈ù≈ê≈ö∆ö≈ù≈ê≈ù∆öƒÇ≈Øs≈Ω≈Ø∆µ≈µƒû
                                                                                                                                                              œ≠œ≤≈ö W≈Ω≈ØƒÇ∆å≈ù∆ö«á
                                                                                                    œ¨≈ö        >≈Ω≈∂∆ö∆å≈Ω≈Øœ¨
             /,1
                          08;
             /,1
                                   –Ω                                                                œ¨&≈ö        >≈Ω≈∂∆ö∆å≈Ω≈Øœ≠
                                       '6               '6
                                   Õ≤                                                                œ≠œ¨≈ö        >≈Ω≈∂∆ö∆å≈Ω≈ØœÆ
             5,1
                          08;
             5,1                                                                                   œ≠œ≠≈ö        >≈Ω≈∂∆ö∆å≈Ω≈ØœØ
    œÆœ±Õ∫œ≠
           œÆ^/≈∂∆â∆µ∆ö^ƒû≈Øƒûƒê∆ö            œ¨≈ö                                                          œ≠œÆ≈ö        E≈Ω≈ù∆êƒû'ƒÇ∆öƒû≈Ω≈∂∆ö∆å≈Ω≈Ø
                                                                                      Figure 14. Input Audio Processing
       4.1.           Analog Inputs
The TSCS42XX provides multiple high impedance, low capacitance AC-coupled analog inputs with an input signal path to the stereo ADCs. Prior to
the ADC, there is a multiplexor that allows the system to select which input is in use. Following the mux, there is a programmable gain amplifier and
also an optional microphone gain boost. The gain of the PGA can be controlled either by the system, or by the on-chip level control function. The stereo
record path can also operate with the two channels mixed to mono either in the analog or digital domains.
Signal inputs are biased internally to AVSS but AC coupling capacitors are required when connecting microphones (due to the 2.5V microphone bias)
or when offsets would cause unacceptable ‚Äúzipper noise‚Äù or pops when changing PGA or boost gain settings. To avoid audio artifacts, the line inputs
are kept biased to analog ground when they are muted or the device is placed into standby mode.
                                                                                                                            45                                                                                  V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                                                                        TSCS25XX


TSCS25xx
Portable Consumer CODECs
                 4.1.1.       Input Software Control Register
              Register Address          Bit           Label          Type     Default                          Description
             R12 (0Ch)                  7:6         INSEL_L           RW        00       Left Channel Input Select
             INSELL                                                                      00 = LINPUT1
                                                                                         01 = LINPUT2
                                                                                         10 = Reserved
                                                                                         11 = D2S
                                        5:4        MICBST_L           RW        00       Left Channel Microphone Gain Boost
                                                                                         00 = Boost off (bypassed)
                                                                                         01 = 10dB boost
                                                                                         10 = 20dB boost
                                                                                         11 = 30dB boost
                                        3:0           RSVD             R       0000      Reserved
             R13 (0Dh)                  7:6         INSEL_R           RW        00       Right Channel Input Select
             INSELR                                                                      00 = RINPUT1
                                                                                         01 = RINPUT2
                                                                                         10 = Reserved
                                                                                         11 = D2S
                                        5:4        MICBST_R           RW        00       Right Channel Microphone Gain Boost
                                                                                         00 = Boost off (bypassed)
                                                                                         01 = 10dB boost
                                                                                         10 = 20dB boost
                                                                                         11 = 30dB boost
                                        3:0           RSVD             R       0000      Reserved
                                                       Table 66. INSELL and INSLR Register
      4.2.       Mono Mixing and Output Configuration
The stereo ADC can operate as a stereo or mono device, or the two channels can be mixed to mono. Mixing can occur either in the input path (analog,
before ADC) or after the ADC. MONOMIX determines whether to mix to mono, and where.
For analog mono mix, either the left or right channel ADC can be used for the audio stream. The other ADC may be powered off to conserve power. A
differential input amplifier may be selected as a mono source to either ADC input. This D2S amplifier can select either Input 1 or Input 2 using the DS
bit.
The system also has the flexibility to select the data output. ADCDSEL configures the interface, assigning the source of the left and right ADC
independently.
                 4.2.1.       ADC D2S Input Mode Register
              Register Address          Bit           Label          Type     Default                          Description
             R11 (0Bh)                  7:1           RSVD             R        0h       Reserved
             INMODE
                                         0              DS            RW          0      Differential Input Select
                                                                                         0: LIN1 - RIN1
                                                                                         1: LIN2 - RIN2
                                                             Table 67. INMODE Register
                                                                           46                                                            V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                               TSCS25XX


TSCS25xx
Portable Consumer CODECs
             4.2.2.        ADC Mono, Filter, and Inversion
          Register Address            Bit           Label           Type     Default                          Description
         R22 (16h)                     7        ADCPOLR              RW          0       ADC Right Channel Polarity
         CNVRTR0                                                                         0 = normal
                                                                                         1 = inverted
                                       6         ADCPOLL             RW          0       ADC Left Channel Polarity
                                                                                         0 = normal
                                                                                         1 = inverted
                                      5:4      AMONOMIX              RW         00       ADC mono mix
                                                     [1:0]                               00: Stereo
                                                                                         01: Analog Mono Mix (using left ADC)
                                                                                         10: Analog Mono Mix (using right ADC)
                                                                                         11: Digital Mono Mix (ADCL/2 + ADCR/2 on both Left
                                                                                         and Right ADC outputs)
                                       3           ADCMU             RW          1       1 = Mute ADC
                                       2            HPOR             RW          0       High Pass Offset Result
                                                                                         0 = discard offset when HPF disabled
                                                                                         1 = store and use last calculated offset when HPF
                                                                                         disabled
                                       1        ADCHPDR              RW          0       ADC High Pass Filter Disable (Right)
                                       0        ADCHPDL              RW          0       ADC High Pass Filter Disable (Right)
                                                           Table 68. CNVRTR0 Register
             4.2.3.        ADC Data Output Configuration
          Register Address            Bit          Label          Type     Default                            Description
         R20 (14h)                    7:6     DACDSEL[1:0]         RW         00       00: left DAC = left I2S data; right DAC = right I2S data
         AIC2                                                                          01: left DAC = left I2S data; right DAC = left I2S data
                                                                                       10: left DAC = right I2S data; right DAC = right I2S data
                                                                                       11: left DAC = right I2S data; right DAC = left I2S data
                                      5:4    ADCDSEL[1:0]          RW         00       00: left I2S data = left ADC; right I2S data = right ADC
                                                                                       01: left I2S data = left ADC; right I2S data = left ADC
                                                                                       10: left I2S data = right ADC; right I2S data = right ADC
                                                                                       11: left I2S data = right ADC; right I2S data = left ADC
                                       3            TRI            RW          0       Interface Tri-state (See Section 5.4.2)
                                      2:0        BLRCM             RW          0       Bitclock and LRClock mode (See Section 5.4.2)
                                                             Table 69. AIC2 Register
    4.3.     Microphone Bias
The MICBIAS output is used to bias electric type microphones. It provides a low noise reference voltage used for an external resistor biasing network.
The MICB control bit is used to enable the output.
The MICBIAS can source up to 3mA of current; therefore, the external resistors must be large enough to conform to this limit.
                                                                          47                                                            V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
                 4.3.1.       Microphone Bias Control Bit
             Register Address            Bit          Label           Type     Default                         Description
            R26 (1Ah)                     1           MICB             RW          0       Microphone Bias Enable
            PWRM1                                                                          0 = OFF (high impedance output)
                                                                                           1 = ON
                                                               Table 70. Mic Bias Enable
                                       ,QWHUQDO0LF                                 0,&%
                                          9ROWDJH             –Ω
                                                                                                 0,&%,$69
                                                              Õ≤                  ,QWHUQDO
                                                                                5HVLVWRU
                                                       œÆœ±Õ∫œ≠
                                                                                 ,QWHUQDO
                                                                                 5HVLVWRU
                                                                          $*1'
                                                                  Figure 15. Mic Bias
      4.4.       Programmable Gain Control
The Programmable Gain Amplifier (PGA) enables the input signal level to be matched to the ADC input range. Amplifier gain is adjustable across the
range +30dB to ‚Äì17.25dB (using 0.75dB steps). The PGA can be controlled directly by the system software using the Input Volume Control registers
(INVOLL and INVOLR), or alternately the Automatic Level Control (ALC) function can automatically control the gain. If the ALC function is used, writing
to the Input Volume Control registers has no effect.
Left and right input gains are independently adjustable. By controlling the update bit INVOLU in R10 the left and right gain settings can be
simultaneously updated. To eliminate zipper noise, LZCEN and RZCEN bits enable a zero-cross detector to insure changes only occur when the signal
is at zero. A time-out for zero-cross is also provided, using TOEN in register R28 (1Dh).
                                                                             48                                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                              TSCS25XX


TSCS25xx
Portable Consumer CODECs
               4.4.1.      Input PGA Software Control Register
            Register Address          Bit          Label              Type     Default                           Description
           R8 (08h)                    7        INMUTEL                RW          0      Left Input Mute:
           INVOLL                                                                         1 = Enable mute
                                                                                          0 = Disable mute
                                                                                          Note:
                                                                                          If INVOLU is set, this setting will take effect after the
                                                                                          next write to the right Input Volume Register
                                       6             IZCL              RW          0      Left Channel Zero Cross Detector
                                                                                          1 = Change gain on zero cross only
                                                                                          0 = Change gain immediately
                                                                                          Note: If INVOLU is set, this setting will take effect
                                                                                          after the next write to the Right Input Volume
                                                                                          register.
                                      5:0        INVOL_L               RW       010111    Left Channel Input Volume Control
                                                     [5:0]                       (0dB)    111111 = +30dB
                                                                                          111110 = +29.25dB
                                                                                          ... 0.75dB steps down to 000000 = -17.25dB
                                                                                          Note: If INVOLU is set, this setting will take effect
                                                                                          after the next write to the Right Input Volume
                                                                                          register.
           R9 (09h)                    7            RSVD                R          0      Reserved
           INVOLR
                                       6            IZCR               RW          0      Right Channel Zero Cross Detector
                                                                                          1 = Change gain on zero cross only
                                                                                          0 = Change gain immediately
                                      5:0        INVOL_R               RW       010111    Right Channel Input Volume Control
                                                     [5:0]                       (0dB)    111111 = +30dB
                                                                                          111110 = +29.25dB
                                                                                          ... 0.75dB steps down to 000000 = -17.25dB
           R28 (1Ch)                   0            TOEN               RW          0      Zero Cross Time-out Enable
           CTL                                                                            0: Time-out Disabled
                                                                                          1: Time-out Enabled - volumes updated if no zero
                                                                                          cross event has occurred before time-out
                                                       Table 71. INVOLL/ INVOLR Register
     4.5.      ADC Digital Filter
To provide the correct sampling frequency on the digital audio outputs, ADC filters perform true 24-bit signal processing and convert the raw multi-bit
oversampled data from the ADC using the digital filter path illustrated below.
                                                                                                                            7R'LJLWDO
           )URP$'&               'LJLWDO'HFLPDWRU                   'LJLWDO)LOWHU                'LJLWDO+3)                $XGLR
                                                                                                                             ,QWHUIDFH
                  œÆœ±Õ∫œ≠
                                                                                                     $'&+3'
                                                         Figure 16. ADC Filter Data Path
                                                                             49                                                         V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
The ADC digital filters contain a software-selectable digital high pass filter. When the high-pass filter is enabled, the dc offset is continuously calculated
and subtracted from the input signal. The HPOR bit enables the last calculated DC offset value to be stored when the high-pass filter is disabled; this
value will then continue to be subtracted from the input signal. To provide support for calibration, the stored and subtracted value will not change unless
the high-pass filter is enabled even if the DC value is changed. The high pass filter may be enabled separately for each of the left and right channels.
The output data format can be programmed by the system. This allows stereo or mono recording streams at both inputs. Software can change the
polarity of the output signal.
                 4.5.1.      ADC Signal Path Control Register
             Register Address            Bit          Label            Type       Default                           Description
             R22 (16h)                    7        ADCPOLR              RW            0      0 = Right polarity not inverted
             CNVRTR0                                                                         1 = Right polarity inverted
                                          6        ADCPOLL              RW            0      0 = Left polarity not inverted
                                                                                             1 = Left polarity inverted
                                         5:4      AMONOMIX              RW           00      ADC mono mix
                                                       [1:0]                                 00: Stereo
                                                                                             01: Analog Mono Mix (using left ADC)
                                                                                             10: Analog Mono Mix (using right ADC)
                                                                                             11: Digital Mono Mix
                                          3          ADCMU              RW            1      1 = Mute ADC
                                          2           HPOR              RW            0      High Pass Offset Result
                                                                                             0 = discard offset when HPF disabled
                                                                                             1 = store and use last calculated offset when HPF
                                                                                             disabled
                                          1        ADCHPDR              RW            0      ADC High Pass Filter Disable (Right)
                                          0        ADCHPDL              RW            0      ADC High Pass Filter Disable (Right)
                                                             Table 72. CNVRTR0 Register
                 4.5.2.      ADC High Pass Filter Enable Modes
               ADCHPDR               ADCHPDL                                                  High Pass Mode
                     0                    0           High-pass filter enabled on left and right channels
                     0                    1           High-pass filter disabled on left channel, enabled on right channel
                     1                    0           High-pass filter enabled on left channel, disabled on right channel
                     1                    1           High-pass filter disabled on left and right channels
                                                               Table 73. ADC HPF Enable
     4.6.        Digital ADC Volume Control
The ADC volume can be controlled digitally, across a gain and attenuation range of -71.25dB to +24dB (0.375dB steps). The level of attenuation is
specified by an eight-bit code ‚ÄòADCVOL_x‚Äô, where ‚Äòx‚Äô is L, or R. The value ‚Äú00000000‚Äù indicates mute; other values describe the number of 0.375dB
steps above -71.25dB.
The ADCVOLU bit controls the updating of digital volume control data. When ADCVOLU is written as ‚Äò0‚Äô, the ADC digital volume is immediately
updated with the ADCVOL_L data when the Left ADC Digital Volume register is written. When ADCVOLU is set to ‚Äò1‚Äô, the ADCVOL_L data is held in an
internal holding register until the Right ADC Digital Volume Register is written.
                                                                                50                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
                4.6.1.       ADC Digital Volume Control Register
            Register Address            Bit          Label           Type     Default                          Description
            R6 (06h)                    7:0       ADCVOL_L            RW      10111111    Left ADC Digital Volume Control
           ADCVOLL                                    [7:0]                     (0dB)     0000 0000 = Digital Mute
                                                                                          0000 0001 = -71.25dB
                                                                                          0000 0010 = -70.875dB
                                                                                          ... 0.375dB steps up to 1111 1111 = +24dB
                                                                                          Note: If ADCVOLU is set, this setting will take effect
                                                                                          after the next write to the Right Input Volume
                                                                                          register.
            R7 (07h)                    7:0       ADCVOL_R            RW      10111111    Right ADC Digital Volume Control
           ADCVOLR                                    [7:0]                     (0dB)     0000 0000 = Digital Mute
                                                                                          0000 0001 = -71.25dB
                                                                                          0000 0010 = -70.875dB
                                                                                          ... 0.375dB steps up to 1111 1111 = +24dB
                                                      Table 74. ADCVOLL/ADCVOLR Register
      4.7.      Automatic Level Control (ALC)
The TSCS42XX has an automatic level control to achieve constant recording volume across a range of input signal levels. The device uses a digital
peak detector to monitor and adjusts the PGA gain to provide a constant signal level at the ADC input. A range of adjustment between ‚Äì6dB and
‚Äì28.5dB (relative to ADC full scale) can be selected. The device provides programmable attack, hold, and decay times to smooth adjustments. The
level control also features a peak limiter to prevent clipping when the ADC input exceeds a threshold. Note that if the ALC is enabled, the input volume
controls are ignored.
                                                                             51                                                           V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                               TSCS25XX


TSCS25xx
Portable Consumer CODECs
                4.7.1.        ALC Operation
                                                                                                   7KUHVKROG
                                   ,QSXW
                               6LJQDO[ Q
                                                            ∆ö∆öƒÇƒê≈¨  ,≈Ω≈Øƒö Zƒû≈ØƒûƒÇ∆êƒû    /ƒö≈Øƒû
                                                   3KDVH
                                3*$*DLQ
                                                                                                   7KUHVKROG
                                  2XWSXW
                               6LJQDO] Q
                      B
                                                                 Figure 17. ALC Operation
When ALC is enabled, the recording volume target can be programmed between ‚Äì6dB and ‚Äì28.5dB (relative to ADC full scale). The ALC will attempt
to keep the ADC input level to within +/-0.5dB of the target level. An upper limit for the PGA gain can also be imposed, using the MAXGAIN control bits.
Hold time specifies the delay between detecting a peak level being below target, and the PGA gain beginning to ramp up. It is specified as 2n*2.67mS,
enabling a range between 0mS and over 40s.; ramp-down begins immediately if the signal level is above the target.
Decay (Gain Ramp-Up) Time is the time that it takes for the PGA to ramp up across 90% of its range. The time is 2n*24mS. The time required for the
recording level to return to its target value therefore depends on the decay time and on the gain adjustment required.
Attack (Gain Ramp-Down) Time is the time that it takes for the PGA to ramp down across 90% of its range. Time is specified as 2n*24mS. The time
required for the recording level to return to its target value depends on both the attack time and on the gain adjustment required.
When operating in stereo, the peak detector takes the maximum of left and right channel peak values, and both PGAs use the same gain setting, to
preserve the stereo image. If the ALC function is only enabled on one channel, only one PGA is controlled by the ALC mechanism, and the other
channel runs independently using the PGA gain set through the control registers.
If one ADC channel is unused, the peak detector will ignore that channel.
The ALC function can operate when the two ADC outputs are mixed to mono in the digital domain or in the analog domain.
                                                                               52                                                       V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
            4.7.2.  ALC Control Register
         Register Address Bit      Label       Type   Default                        Description
         R14 (0Eh)           7:3   RSVD          R      00000   Reserved
         ALC0
                              2  ALC MODE       RW         0    0: ALC Mode
                                                                1: Limiter mode
                             1:0  ALCSEL        RW         00   ALC function select
                                    [1:0]               (OFF)   00 = ALC off (PGA gain set by register)
                                                                01 = Right channel only
                                                                10 = Left channel only
                                                                11 = Stereo (PGA registers unused)
                                                                Note: ensure that LINVOL and RINVOL settings (reg. 0
                                                                and 1) are the same before entering this mode.
         R15 (0Fh)            7    RSVD          R         0    Reserved
         ALC1
                             6:4  MAXGAIN       RW        111   Set Maximum Gain of PGA
                                    [2:0]             (+30dB)   111: +30dB
                                                                110: +24dB
                                                                ‚Ä¶.(-6dB steps)
                                                                001: -6dB
                                                                000: -12dB
                             3:0   ALCL         RW       1011   ALC target ‚Äì sets signal level at ADC input
                                    [3:0]              (-12dB)  0000 = -28.5dB fs
                                                                0001 = -27.0dB fs
                                                                ‚Ä¶ (1.5dB steps)
                                                                1110 = -7.5dB fs
                                                                1111 = -6dB fs
         R16 (10h)            7    RSVD          R         0    Reserved
         ALC2
                             6:4  MINGAIN       RW        000   Sets the minimum gain of the PGA
                                                                000 = -17.25db
                                                                001 = -11.25
                                                                ...
                                                                110 = +18.75dB
                                                                111 = +24.75db
                                                                where each value represents a 6dB step.
                             3:0    HLD         RW       0000   ALC hold time before gain is increased.
                                    [3:0]               (0ms)   0000 = 0ms
                                                                0001 = 2.67ms
                                                                0010 = 5.33ms
                                                                ‚Ä¶ (time doubles with every step)
                                                                1111 = 43.691s
         R17 (11h)           7:4    DCY         RW       0011   ALC decay (gain ramp-up) time
         ALC3                       [3:0]             (192ms) 0000 = 24ms
                                                                0001 = 48ms
                                                                0010 = 96ms
                                                                ‚Ä¶ (time doubles with every step)
                                                                1010 or higher = 24.58s
                             3:0    ATK         RW       0010   ALC attack (gain ramp-down) time
                                    [3:0]              (24ms)   0000 = 6ms
                                                                0001 = 12ms
                                                                0010 = 24ms
                                                                ‚Ä¶ (time doubles with every step)
                                                                1010 or higher = 6.14s
                                          Table 75. ALC0/1/2/3 Registers
                                                          53                                                 V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                  TSCS25XX


TSCS25xx
Portable Consumer CODECs
           4.7.3.   Peak Limiter
                    To prevent clipping, the ALC circuit also includes a limiter function. If the ADC input signal exceeds
                    87.5% of full scale (‚Äì1.16dB), the PGA gain is ramped down at the maximum attack rate, until the
                    signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC
                    is enabled.
           4.7.4.   Input Threshold
                    To avoid hissing during quiet periods, the TSCS25xx has an input threshold noise gate function that
                    compares the signal level at the inputs to a noise gate threshold. Below the threshold, the program-
                    mable gain can be held , or the ADC output can be muted. The threshold can be adjusted in incre-
                    ments of 1.5dB.
                    The noise gate activates when the signal-level at the input pin is less than the Noise Gate Threshold
                    (NGTH) setting.
                    The ADC output can be muted. Alternatively, the PGA gain can be held .
                    The threshold is adjusted in 1.5dB steps. The noise gate only works in conjunction with the ALC, and
                    always operates on the same channel(s) as the ALC.
           4.7.5.   Noise Gate Control Register
         Register Address    Bit          Label         Type   Default                      Description
         R12 (12h)           7:3          NGTH           RW     00000    Noise gate threshold (compared to ADC full-scale
         NGATE                             [4:0]                         range)
                                                                         00000 -76.5dBfs
                                                                         00001 -75dBfs
                                                                         ‚Ä¶ 1.5 dB steps
                                                                         11110 -31.5dBfs
                                                                         11111 -30dBfs
                             2:1          NGG            RW       00     Noise gate type
                                           [1:0]                         X0 = PGA gain held constant
                                                                         01 = mute ADC output
                                                                         11 = reserved (do not use this setting)
                              0           NGAT           RW        0     Noise gate function enable
                                                                         1 = enable
                                                                         0 = disable
                                                 Table 76. NGATE Register
                                                             54                                                  V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                      TSCS25XX


TSCS25xx
Portable Consumer CODECs
5. DIGITAL AUDIO AND CONTROL INTERFACES
    5.1.      Data Interface
    For digital audio data, the TSCS25xx uses six pins to input and output digital audio data.
                          ‚Ä¢ ADCDOUT: ADC data output
                          ‚Ä¢ ADCLRCLK: ADC data alignment clock
                          ‚Ä¢ ADCBCLK: Bit clock, for synchronization
                          ‚Ä¢ DACDIN: DAC data input
                          ‚Ä¢ DACLRCLK: DAC data alignment clock
                          ‚Ä¢ DACBCLK: Bit clock, for synchronization
    The clock signals ADCBCLK, ADCLRCLK, DACBCLK, and DACLRCK are outputs when the TSCS25xx operates as a
    master; they are inputs when it is a slave. Four different data formats are supported:
                          ‚Ä¢ Left justified
                          ‚Ä¢ Right justified
                          ‚Ä¢   I2 S
                          ‚Ä¢ PCM Bluetooth
    All of these modes are MSB first.
    5.2.      Master and Slave Mode Operation
    The TSCS25xx can be used as either a master or slave device, selected by the MS Bit. When operating as a master,
    the TSCS25xx generates ADCBCLK, ADCLRCLK, DACBCLK and DACLRCLK and controls sequencing of the data
    transfer the data pins. In slave mode, the TSCS25xx provides data aligned to clocks it receives.
                                            $'&%&/.
                                           $'&/5&/.
                                            $'&'287                            '63
                            &2'(&                                           (1&2'(5
                                            '$&%&/.                         '(&2'(5
                                           '$&/5&/.
                                              '$&',1
                     œÆœ±Õ∫œ≠
                                                    Figure 18. Master mode
                                           $'&%&/.
                                         $'&/5&/.
                                          $'&'287                             '63
                          &2'(&                                           (1&2'(5
                                           '$&%&/.                         '(&2'(5
                                         '$&/5&/.
                                             '$&',1
                 œÆœ±Õ∫œ≠
                                                     Figure 19. Slave mode
                                                                55                                      V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
    5.3.      Audio Data Formats
    The TSCS25xx supports 4 common audio interface formats and programmable clocking that provides broad compati-
    bility with DSPs, Consumer Audio and Video SOCs, FPGAs, handset chipsets, and many other products.
    In all modes, depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before
    each LRCLK transition. If the converter word length is smaller than the number of clocks per sample in the frame then
    the DAC will ignore (truncate) the extra bits while the ADC will zero pad the output data. If the converter word length
    chosen is larger than the number of clocks available per sample in the frame, the ADC data will be truncated to fit the
    frame and the DAC data will be zero padded.
              5.3.1.   PCM Interface
    PCM Mode is a time-division multiplexed format. The PCM interface operates in either slave or master mode. Data is
    sampled on the falling edge of the bit clock and transmitted on the rising edge. A control bit selects between a delayed
    and non-delayed data timing relative to the start of the frame sync. The LRCLK is one bit clock long for a Short Frame
    Sync and one slot wide for a Long Frame Sync. PCM mode supports mono and stereo formats
                                                               56                                               V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                     TSCS25XX


TSCS25xx
Portable Consumer CODECs
    .
                                                                                                   IV
               3&0'6+,)7 
                 6WHUHR
                                                                             )DOOLQJ(GJH&DQ2FFXU$Q\ZKHUH,Q7KLV$UHD
               /5&/.
                %&/.
                                                          /HIW&KDQQHO                                     5LJKW&KDQQHO                      %&/.
                             %&/.
              6',6'2                                               Q Q  Q                                    Q Q  Q
                                         06%                                          /6%  06%                                         /6%
                                                      :RUG/HQJWK :/
               3&0'6+,)7                                                                        IV
                 0RQR
                                                                           )DOOLQJ(GJH&DQ2FFXU$Q\ZKHUH,Q7KLV$UHD
               /5&/.
               %&/.
                                                         0RQR&KDQQHO                                                                         %&/.
                            %&/.
            6',6'2                                                Q Q  Q
                                         06%                                         /6%
                                                      :RUG/HQJWK :/
            3&0'6+,)7                                                                         IV
               6WHUHR
                                                                          )DOOLQJ(GJH&DQ2FFXU$Q\ZKHUH,Q7KLV$UHD
             /5&/.
                              %&/.
               %&/.
                                                         /HIW&KDQQHO                                     5LJKW&KDQQHO                     %&/.
                           
           6',6'2                                            Q Q  Q                                     Q Q  Q
                                     06%                                      /6% 06%                                             /6%
                                                     :RUG/HQJWK:/
            3&0'6+,)7                                                                        IV
               0RQR
                                                                          )DOOLQJ(GJH&DQ2FFXU$Q\ZKHUH,Q7KLV$UHD
           /5&/.
                             %&/.
             %&/.
                                                       0RQR&KDQQHO                                                                        %&/.
                          
          6',6'2                                            Q Q  Q
                                   06%                                       /6%
          œÆœ±Õ∫œ≠
                                                    :RUG/HQJWK:/
                                                       Figure 20. PCM Audio Interface
                                                                                 57                                                         V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
    For digital audio data, the TSCS42XX uses below six pins for PCM audio interface.
                       ‚Ä¢ ADCDOUT: PCM data out
                       ‚Ä¢ ADCCLRCLK: ADC PCM data alignment
                       ‚Ä¢ ADCBCLK: ADC PCM Bit clock, for synchronization
                       ‚Ä¢ DACDIN: PCM data in
                       ‚Ä¢ DACLRCLK:DAC PCM data alignment
                       ‚Ä¢ DACBCLK: DAC PCM Bit clock, for synchronization
                       5.3.1.1.     PCM control Registers
                                              Read/     Reset
                        Bit        Label                                                Description
                                               Write    Value
                        7:5     GAINCODE        RW        0      PCM gain code to be sent
                                                                 PCM gain code
                         4     GAINENABLE       RW        0      enable-if 1, replace lsb bits of data
                                                                 if 0, normal mode
R195(C3h)                                                        output Bit clock delay,
ADCPCMCTL1               3       BDELAYO        RW        0      0 = data not delayed,
                                                                 1 = data delayed.
                                                                 PCM Frame Length in master mode, 0 = 128 bits
                         2        PCMFL         RW        0
                                                                 peer frame, 1 = 256 bits per frame
                                                                 short-Long Frame Sync, 0 = one clock wide, 1 = one
                         1       SLSYNC         RW        0
                                                                 slot wide
                         0                       R        0      Reserved
                                         Table 77. ADCPCMCTL1 Register
                                              Read/     Reset
                        Bit        Label                                                Description
                                               Write    Value
                         7        RSVD           R        0      Reserved
                                                                 PCM mono output mode, 0- When number of slots =
                         6      PCMMOMP         RW        0      1, select left data for slot0, 1-select left data for slot0
                                                                 = 1, select right data for slot0.
R196(C4h)                                                        Number of Active Slots per PCM Output Frame, 0 =
                         5       PCMSOP         RW        0
ADCPCMCTL2                                                       one, 1 = two
                                                RW        0      PCM Data Slots Size, 00 = 16 bit, 01 =24 bit, 10 = 32
                        4:3     PCMDSSP
                                                                 bit, 11=Reserved
                         2                       R        0      Reserved
                         1                       R        0      Reserved
                         0                       R        0      Reserved
                                              Table 78. ADCPCMCTL2 Register
                                                              58                                                           V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                TSCS25XX


TSCS25xx
Portable Consumer CODECs
                                              Read/      Reset
                        Bit        Label                                                   Description
                                              Write      Value
                        7:5                     R           0       Reserved
                         4                      R           0       Reserved
                                                                    Input Bit clock delay,
R197(C5h)                3       BDELAYI       RW           0       0 = data not delayed,
DACPCMCTL1                                                          1 = data delayed.
                                                                    PCM Frame Length in master mode, 0 = 128 bits
                         2        PCMFL        RW           0
                                                                    peer frame, 1 = 256 bits per frame
                                                                    short-Long Frame Sync, 0 = one clock wide, 1 = one
                         1       SLSYNC        RW           0
                                                                    slot wide
                         0                      R           0       Reserved
                                         Table 79. DACPCMCTL1Register
                                              Read/      Reset
                        Bit        Label                                                   Description
                                              Write      Value
                         7     PCMFORMAT       RW           0       DAC input path set to PCM format if 1
                                                                    PCM mono input mode, 0- When number of slots = 1,
                         6       PCMMIM        RW           0       select left data for slot0, 1-select left data for slot0 =
                                                                    1, select right data for slot0.
                                                                    Number of Active Slots per PCM Output Frame, 0 =
                         5        PCMSI        RW           0
R198(C6h)                                                           one, 1 = two
DACPCMCTL2                                     RW           0       PCM Data Slots Size, 00 = 16 bit, 01 =24 bit, 10 = 32
                        4:3      PCMDSS
                                                                    bit, 11=Reserved
                                               RW           0       Data is received in 13bit sign extended mode, left
                         2    PCMSIGNEXT
                                                                    shift by 3 and pad with 0s
                                               RW           0       Data is received with un-used gain bits,
                         1     PCM13MODE
                                                                     set these to 0
                         0                      R           0       Reserved
                                              Table 80. DACPCMCTL2 Register
             5.3.2.     Left Justified Audio Interface
    In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits
    are then transmitted in order. The LRCLK signal is high when left channel data is present and low when right channel
    data is present.
                                                                 59                                                           V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                   TSCS25XX


TSCS25xx
Portable Consumer CODECs
                                                                            IV
          >ƒûƒ®∆ö:∆µ∆ê∆ö≈ùƒ®≈ùƒûƒö
                                            /HIW&KDQQHO                                      5LJKW&KDQQHO
     /5&/.
      %&/.
    6',6'2                                    Q Q Q                                   Q Q Q
                             06%                             /6%               06%                            /6%
                                     t≈Ω∆åƒö>ƒû≈∂≈ê∆ö≈öÕæt>Õø
                              Figure 21. Left Justified Audio Interface (assuming n-bit word length)
              5.3.3.     Right Justified Audio Interface (assuming n-bit word length)
    In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits
    are transmitted in order. The LRCLK signal is high when left channel data is present and low when right channel data is
    present.
                                                                                IV
       5LJKW-XVWLILHG
                                             /HIW&KDQQHO                                        5LJKW&KDQQHO
   /5&/.
    %&/.
  6',6'2                                                     Q Q Q                                        Q Q Q
                                        06%                                 /6%               06%                                 /6%
                                                  t≈Ω∆åƒö>ƒû≈∂≈ê∆ö≈öÕæt>Õø
                             Figure 22. Right Justified Audio Interface (assuming n-bit word length)
              5.3.4.     I2S Format Audio Interface
    In I2S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to
    the LSB are then transmitted in order.
                                                                               IV
              ,6
                                            /HIW&KDQQHO                                         5LJKW&KDQQHO
    /5&/.
     %&/.
                                 %&/.                                                %&/.
  6',6'2                                           Q Q Q                                        Q Q Q
                                 06%                              /6%                  06%                              /6%
                                        t≈Ω∆åƒö>ƒû≈∂≈ê∆ö≈öÕæt>Õø
                               Figure 23. I2S Justified Audio Interface (assuming n-bit word length)
                                                                             60                                                       V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                           TSCS25XX


TSCS25xx
Portable Consumer CODECs
    5.4.    Audio Data Interface Registers
            5.4.1.     I2S Interface Control Registers
   Register Address         Bit       Label         Default   Description
                             7     RESERVED           0h       Reserved
                                                              BCLK Invert (master and slave modes):
                             6      BCLKINV           0h      1 = BCLK inverted
                                                              0 = BCLK not inverted
                                                              Master/Slave Control:
                             5         MS             0h      0 = Slave;
                                                              1 = Master
                                                              LRClk Polarity:
                             4         LRP            0h      0 = Not inverted;
     R19(13h)AIC1                                             1 = Inverted
                                                              Audio Data Word Length:
                                                              0h = 16 bits;
                            3:2        WL             2h      1h = 20 bits;
                                                              2h = 24 bits;
                                                              3h = 32 bits
                                                              Audio Data Format:
                                                              0h = Right justified;
                            1:0     FORMAT            2h      1h = Left justified;
                                                              2h = I2S
                                                              3h = Reserved
                                                 Table 81. AIC1 Register
            5.4.2.     Audio Interface Output Tri-state
    TRI is used to tri-state the ADCDOUT, ADCLRCK, DACLRCLK, ADCBCLK, and DACBCLK pins. In Slave mode (MS
    bit=0) only ADCDOUT will be tri-stated since the other pins are configured as inputs. The Tri-stated pins are pulled low
                                                             61                                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
    with an internal pull-down resistor unless that resistor is disabled.
      Register Address      Bit        Label          Type    Default                           Description
                                                                       00: left DAC = left I2S data; right DAC = right I2S data
                                                                       01: left DAC = left I2S data; right DAC = left I2S data
                            7:6   DACDSEL[1:0]         RW       00
                                                                       10: left DAC = right I2S data; right DAC = right I2S data
                                                                       11: left DAC = right I2S data; right DAC = left I2S data
                                                                       00: left I2S data = left ADC; right I2S data = right ADC
                                                                       01: left I2S data = left ADC; right I2S data = left ADC
                            5:4   ADCDSEL[1:0]         RW       00
                                                                       10: left I2S data = right ADC; right I2S data = right ADC
   R20 (14h)                                                           11: left I2S data = right ADC; right I2S data = left ADC
   AIC2                                                                Tri-states ADCDOUT, ADCLRCLK, DACLRCLK,
                                                                       ADCBCLK, and DACBCLK pins.
                                                                       0 = ADCDOUT is an output, ADCLRCLK, DACLRCLK,
                             3          TRI            RW        0     ADCBCLK, and DACBCLK are inputs (slave mode) or
                                                                       outputs (master mode)
                                                                       1 = ADCDOUT, ADCLRCLK, DACLRCLK, ADCBCLK,
                                                                       and DACBCLK are high impedance
                            2:0     BLRCM[2:0]         RW       000    Bitclock and LRClock mode. See Table Below
                                                     Table 82. AIC2 Register
             5.4.3.     Bit Clock and LR Clock Mode Controls
    Although the DAC and ADC interfaces implement separate Bit Clock and LR Clock pins, it is also possible to share one
    or both of the clocks.
    the following restrictions must be observed when the BCLK from one path (DAC or ADC) is combined with the LRCLK
    from the other path (ADC or DAC) as described by the Bit Clock and LR Clock Mode Selection table below:
                        1. Both the DAC and ADC must be programmed for the same sample rate
                        2. Both the DAC and ADC must be programmed for the same number of clocks per frame
                        3. When in slave mode, the DAC and ADC data must be aligned relative to the provided BCLK and
                            LRCLK (this is guaranteed in master mode)
                        4. The DAC and ADC must be powered down when changing the BLRCM mode
                        5. If sharing the BCLK from one path (DAC or ADC) and the LRCLK from the other path (ADC or
                            DAC), shut down both the DAC and ADC before programming the sample rate and clocks per
                            frame for either. (Again, both must match.)
                                                                 62                                                        V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                TSCS25XX


TSCS25xx
Portable Consumer CODECs
       BLRCM                                  DAC                       ADC                        DAC                      ADC
 MS
        [2:0]         MODE1                  BCLK                      BCLK                      LRCLK                     LRCLK
  0      000       Independent     Input for playback path     input for record path    Input for playback path    input for record path
  0      001       Independent     Input for playback path     input for record path    Input for playback path    input for record path
                  Shared BCLK       Input for playback and
  0      010                                                          unused            Input for playback path    input for record path
                       (DAC)                 record
                  Shared BCLK
                                    Input for playback and                               Input for playback and
  0      011         & LRCLK                                          unused                                               unused
                                             record                                              record
                       (DAC)
                      Shared
                   BCLK (DAC)       Input for playback and                                                        Input for playback and
  0      100                                                          unused                     unused
                     & LRCLK                 record                                                                        record
                       (ADC)
                  Shared BCLK                                 Input for playback and
  0      101                                unused                                      Input for playback path    input for record path
                       (ADC)                                           record
                      Shared
                   BCLK (ADC)                                 Input for playback and     Input for playback and
  0      110                                unused                                                                         unused
                     & LRCLK                                           record                    record
                       (DAC)
                  Shared BCLK
                                                              Input for playback and                              Input for playback and
  0      111         & LRCLK                unused                                               unused
                                                                       record                                              record
                       (ADC)
                   Independent                                                             Output for playback
                                  Output for playback path    Output for record path                              Output for record path
  1      000            (off if                                                           path (off when DACs
                                     (off when DACs off)2      (Off when ADC off)3                                  (off when ADCs off)
                  converter off)                                                                    off)
                   Independent Output for playback path       Output for record path       Output for playback    Output for record path
  1      001          (off if all    (off when DACs and        (off when DACs and         path (off when DACs      (off when DACs and
                  converters off)          ADCs off)                 ADCs off)               and ADCs off)                ADCs off)
                                  Output for playback and
                  Shared BCLK                                                              Output for playback    Output for record path
  1      010                      record (stays on if either        unused (off)
                       (DAC)                                                             path (Off if DAC is off)   (off when ADCs off)
                                       DAC or ADC on)
                  Shared BCLK     Output for playback and                                  Output for playback
  1      011         & LRCLK      record (stays on if either        unused (off)        and record (stays on if          unused (off)
                       (DAC)           DAC or ADC on)                                   either DAC or ADC on)
                      Shared      Output for playback and                                                           Output for playback
  1      100      BCLK(DAC)&      record (stays on if either        unused (off)              unused (off)        and record (stays on if
                  LRCLK(ADC)           DAC or ADC on)                                                             either DAC or ADC on)
                                                             Output for playback and
                  Shared BCLK                                                              Output for playback    Output for record path
  1      101                              unused (off)       record (stays on if either
                       (ADC)                                                             path (Off if DAC is off)   (off when ADCs off)
                                                                 DAC or ADC on)
                      Shared                                 Output for playback and       Output for playback
  1      110      BCLK(ADC)&              unused (off)       record (stays on if either and record (stays on if          unused (off)
                  LRCLK(DAC)                                     DAC or ADC on)         either DAC or ADC on)
                  Shared BCLK                                Output for playback and                                Output for playback
  1      111              &               unused (off)       record (stays on if either       unused (off)        and record (stays on if
                  LRCLK(ADC)                                     DAC or ADC on)                                   either DAC or ADC on)
                                            Table 83. Bit Clock and LR Clock Mode Selection
    1.When sharing both the BCLK and LRCLK between the DAC and ADC interfaces, both the DAC and ADC must be programmed
         for the same rate, the same number of clocks per frame, and data must be aligned the same with respect to LRCLK. Disable
         all converters before changing modes.
    2.DAC (playback path) is off when HPL, HPR power states are off.
    3.ADC is off when ADCL, and ADCR power states are off (PGA, D2S, Boost power states are not considered.)
                                                                     63                                                       V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                   TSCS25XX


TSCS25xx
Portable Consumer CODECs
            5.4.4.      ADC Output Pin State
                                         Record Path               ADC Data Out             ADC Data Out
                  Tri-state (TRI)
                                         Power State          Pull-down (ADOPDD)                 State
                                             Off                         0                  Off, pulled-low
                          0                  Off                         1                   Off, floating
                                             On                        NA                        Active
                                             NA                          0                  Off, pulled-low
                          1
                                             NA                          1                   Off, floating
                                           Table 84. ADC Data Output pin state
            5.4.5.      Audio Interface Control 3 Register
       Register Address       Bit      Label        Type     Default                      Description
                              7:6      RSVD           R          0    Reserved
                               5     ADOPDD          RW          0    ADCDOUT Pull-Down Disable
                                                                      0 = Pull-Down active when tri-stated or the ADC path
                                                                      is powered down.
                                                                      1 = Pull-Down always disabled
                                                                      ADCLRCLK Pull-Down Disable
                               4      ALRPDD         RW          0    0 = Pull-Down active when configured as input
                                                                      1 = Pull-Down always disabled
                                                                      ADCBCLK Pull-Down Disable
      R21 (15h)                3      ABCPDD         RW          0    0 = Pull-Down active when configured as input
      AIC3                                                            1 = Pull-Down always disabled
                                                                      DACDIN Pull-Down Disable
                               2      DDIPDD         RW          0    0 = Pull-Down active
                                                                      1 = Pull-Down always disabled
                                                                      DACLRCLK Pull-Down Disable
                               1      DLRPDD         RW          0    0 = Pull-Down active when configured as input
                                                                      1 = Pull-Down always disabled
                                                                      DACBCLK Pull-Down Disable
                               0      DBCPDD         RW          0    0 = Pull-Down active when configured as input
                                                                      1 = Pull-Down always disabled
                                                 Table 85. AIC3 Register
            5.4.6.      Bit Clock Mode
    The default master mode bit clock generator automatically produces a bit clock frequency based on the sample rate
    and word length. When enabled by setting the appropriate BCM bits, the bit clock mode (BCM) function overrides the
    default master mode bit clock generator to produce the bit clock frequency shown below: Note that selecting a word
    length of 24-bits in Auto mode generates 64 clocks per frame (64fs)
    .
       Register Address       Bit      Label        Type     Default                      Description
                                                                      BCLK Frequency
                                                                      00 = Auto
      R23/R25 (17h/19h)              ABCM[1:0]
                              7:6                    RW        00     01 = 32 x fs
      ADCSR/DACSR                    DBCM[1:0]
                                                                      10 = 40 x fs
                                                                      11 = 64 x fs
                                            Table 86. ADCSR/ DACSR Register
                                                              64                                                    V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                         TSCS25XX


TSCS25xx
Portable Consumer CODECs
    The BCM mode bit clock generator produces 16, 20, or 32 bit cycles per sample.
   /5&/.
   )V[
   )V[
   )V[
                                                         Figure 24. Bit Clock mode
                         Note: The clock cycles are evenly distributed throughout the frame (true multiple of LRCLK not a
                         gated clock.)
    5.5.     I2C /Control Interface
                      The registers are accessed through a serial control interface using a multi-word protocol comprised
                      of 8-bit words. The first 8 bits provide the device address and Read/Write flag. In a write cycle, the
                      next 8 bits provide the register address; all subsequent words contain the data, corresponding to the
                      8 bits in each control register.The control interface operates using a standard 2-wire interface, as a
                      slave device only. The TSCS25XX has 8 bit device address for E2.
             5.5.1.   Register Write Cycle
                      The controller indicates the start of data transfer with a high to low transition on SDA while SCL
                      remains high, signalling that a device address and data will follow. All devices on the 2-wire bus
                      respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit,
                      MSB first). If the device address received matches the address of the TSCS25xx and the R/W bit is
                      ‚Äò0‚Äô, indicating a write, then the TSCS25xx responds by pulling SDA low on the next clock pulse
                      (ACK); otherwise, the TSCS25xx returns to the idle condition to wait for a new start condition and
                      valid address.
                      Once the TSCS25xx has acknowledged a correct device address, the controller sends the
                      TSCS25xx register address. The TSCS25xx acknowledges the register address by pulling SDA low
                      for one clock pulse (ACK). The controller then sends a byte of data (B7 to B0), and the TSCS25xx
                      acknowledges again by pulling SDA low.
                      When there is a low to high transition on SDA while SCL is high, the transfer is complete. After
                      receiving a complete address and data sequence the TSCS25xx returns to the idle state. If a start or
                      stop condition is detected out of sequence, the device returns to the idle condition.
           6&/
           6'$               ƒû«Ä≈ùƒêƒûƒöƒö∆åƒû∆ê∆êŒÄœ≤Õóœ¨ŒÅ     ≈∂t         Zƒû≈ê≈ù∆ê∆öƒû∆åƒöƒö∆åƒû∆ê∆êZŒÄœ≥Õóœ¨ŒÅ     Zƒû≈ê≈ù∆ê∆öƒû∆åƒÇ∆öƒÇZŒÄœ≥Õóœ¨ŒÅ
                                                            <                             <                       <
                ^dZd                                                                                                     ^dKW
                                                  Figure 25. 2-Wire Serial Control Interface
                                                                        65                                                  V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                 TSCS25XX


TSCS25xx
Portable Consumer CODECs
              5.5.2.           Multiple Write Cycle
                               The controller may write more than one register within a single write cycle. To write additional regis-
                               ters, the controller will not generate a stop or start (repeated start) command after receiving the
                               acknowledge for the second byte of information (register address and data). Instead the controller
                               will continue to send bytes of data. After each byte of data is received, the register address is incre-
                               mented.
  6&/
                ƒû«Ä≈ùƒêƒûƒöƒö∆åƒû∆ê∆êŒÄœ≤Õóœ¨ŒÅ             Zƒû≈ê≈ù∆ê∆öƒû∆åƒöƒö∆åƒû∆ê∆êZŒÄœ≥Õóœ¨ŒÅ               Zƒû≈ê≈ù∆ê∆öƒû∆åƒÇ∆öƒÇZŒÄœ≥Õóœ¨ŒÅ                Zƒû≈ê≈ù∆ê∆öƒû∆åƒÇ∆öƒÇZŒÄœ≥Õóœ¨ŒÅ           Zƒû≈ê≈ù∆ê∆öƒû∆åƒÇ∆öƒÇZŒÄœ≥Õóœ¨ŒÅ
                                        Q:
 6'$                                                                                                                               ŒõZŒÄœ≥Õóœ¨ŒÅ–Ωœ≠                      ŒõZŒÄœ≥Õóœ¨ŒÅ–Ω≈∂
                                             <                                <                                   <                             <                                <
      67$57                                                                                                                                                                                  6723
                                                                           5HJLVWHU:ULWH                                      5HJLVWHU:ULWH              5HJLVWHU:ULWHQ
                                                                     Figure 26. Multiple Write Cycle
              5.5.3.           Register Read Cycle
                               The controller indicates the start of data transfer with a high to low transition on SDA while SCL
                               remains high, signalling that a device address and data will follow. If the device address received
                               matches the address of the TSCS25xx and the R/W bit is ‚Äò0‚Äô, indicating a write, then the TSCS25xx
                               responds by pulling SDA low on the next clock pulse (ACK); otherwise, the TSCS25xx returns to the
                               idle condition to wait for a new start condition and valid address.
                               Once the TSCS25xx has acknowledged a correct address, the controller sends a restart command
                               (high to low transition on SDA while SCL remains high). The controller then re-sends the devices
                               address with the R/W bit set to ‚Äò1‚Äô to indicate a read cycle.The TSCS25xx acknowledges by pulling
                               SDA low for one clock pulse. The controller then receives a byte of register data (B7 to B0).
                               For a single byte transfer, the host controller will not acknowledge (high on data line) the data byte
                               and generate a low to high transition on SDA while SCL is high, completing the transfer. If a start or
                               stop condition is detected out of sequence, the device returns to the idle condition.
    ^>
                       ƒû«Ä≈ùƒêƒûƒöƒö∆åƒû∆ê∆êŒÄœ≤Õóœ¨ŒÅ    ≈∂t            Zƒû≈ê≈ù∆ê∆öƒû∆åƒöƒö∆åƒû∆ê∆êZŒÄœ≥Õóœ¨ŒÅ                         ƒû«Ä≈ùƒêƒûƒöƒö∆åƒû∆ê∆êŒÄœ≤Õóœ¨ŒÅ       5         Zƒû≈ê≈ù∆ê∆öƒû∆åƒÇ∆öƒÇZŒÄœ≥Õóœ¨ŒÅ         Q$&.
    ^
                                                     <                                         <                                             <
         ^dZd                                                                                       Z^dZd                                                                              ^dKW
                                                                            Figure 27. Read Cycle
              5.5.4.           Multiple Read Cycle
    The controller may read more than one register within a single read cycle. To read additional registers, the controller will
    not generate a stop or start (repeated start) command after sending the acknowledge for the byte of data. Instead the
    controller will continue to provide clocks and acknowledge after each byte of received data. The codec will automatically
    increment the internal register address after each register has had its data successfully read (ACK from host) but will
    not increment the register address if the data is not received correctly by the host (nACK from host) or if the bus cycle is
    terminated unexpectedly (however the EQ/Filter address will be incremented even if the register address is not incre-
    mented when performing EQ/Filter RAM reads). By automatically incrementing the internal register address after each
                                                                                                66                                                                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                                        TSCS25XX


TSCS25xx
Portable Consumer CODECs
    byte is read, all the internal registers of the codec may be read in a single read cycle.
  ^>
                ƒû«Ä≈ùƒêƒûƒöƒö∆åƒû∆ê∆êŒÄœ≤Õóœ¨ŒÅ ≈∂t       Zƒû≈ê≈ù∆ê∆öƒû∆åƒöƒö∆åƒû∆ê∆êZŒÄœ≥Õóœ¨ŒÅ             ƒû«Ä≈ùƒêƒûƒöƒö∆åƒû∆ê∆êŒÄœ≤Õóœ¨ŒÅ 5     Zƒû≈ê≈ù∆ê∆öƒû∆åƒÇ∆öƒÇZŒÄœ≥Õóœ¨ŒÅ  Q$&.
 ^
                                          <                            <                                  <
       ^dZd                                                                 Z^dZd                                                          ^dKW
                                                        Figure 28. Multiple Read Cycle
             5.5.5.       Device Addressing and Identification
                          The TSCS25xx has a default slave address of E2. However, it is sometimes necessary to use a dif-
                          ferent address. The TSCS25xx has a device address register for this purpose. The part itself has an
                          8-bit Identification register and an 8-bit revision register that provide device specific information for
                          software. In addition, an 8-bit programmable subsystem ID register can allow firmware to provide a
                          descriptive code to higher level software such as an operating system driver or application software.
                                                                           67                                                           V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
                      5.5.5.1.     Device Address Register
       Register Address     Bit         Label          Type    Default                         Description
     R124 (7Ch)             7:1      ADDR[7:1]          RW     1110001   7-bit slave address
     DEVADR                  0          RSVD             R         0
                                                  Table 87. DEVADRl Register
                      5.5.5.2.     Device Identification Registers
        Register Address     Bit         Label          Type   Default                        Description
      R126 (7Eh)
                             7:0       DID[15:8]          R      xxh
      DEVIDH
                                                                        16-bit device identification number. Contact TSI.
      R125 (7Dh)
                             7:0        DID[7:0]          R      xxh
      DEVIDL
                                                 Table 88. DEVID H&L Registers
            5.5.6.    Device Revision Register
        Register Address     Bit         Label          Type   Default                        Description
      R127 (7Fh)             7:4        MAJ[3:0]          R       xh    4-bit major revision number. Contact TSI.
      REVID                  3:0       MNR[3:0]           R       xh    4-bit minor revision number. Contact TSI.
                                                    Table 89. REVID Register
            5.5.7.    Register Reset
                      The TSCS25xx registers may be reset to their default values using the reset register. Writing a spe-
                      cial, non-zero value to this register causes all other registers to assume their default states. Device
                      status bits will not necessarily change their values depending on the state of the device.
        Register Address     Bit         Label          Type   Default                        Description
                                                                        Reset register
      R128 (80h)
                             7:0       Reset[7:0]        RW      00h    Writing a value of 85h will cause registers to assume
      RESET
                                                                        their default values. Reading this register returns 00h
                                                   Table 90. RESET Register
                                                                68                                                      V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
6. GPIO‚ÄôS
    Two GPIO‚Äôs are available on the GPIO1-GPIO0 pins. These GPIO pins are accessed via register bits. The general-pur-
    pose input/output (GPIO) pins can be used as either inputs or outputs. These pins are readable and can be set or read
    through the control interface. These pins are useful for interfacing to external hardware.
    6.1.    GPIO Usage Summary
                                                                                        Pull-Up
                           GPIO Pin        Function 1            Function 2
                                                                                      Pull-Down
                                       GPIO0 Register Bit
                             GPIO0                                  RSVD                Pull-Up
                                       GPIO1 Register Bit
                             GPIO1                                  RSVD                Pull-Up
                                            Table 91. GPIO Pin Usage Summary
    6.2.    GPIO Control Registers
            6.2.1.    GPIO Control 1 Register
       Register Address      Bit       Label         Type     Default                      Description
                              7      RESERVED          R          0     Reserved
                              6      RESERVED          R          0     Reserved
                                                                        GPIO1 Configuration
                              5      GPIO1CFG         RW          0     0 = GPIO1 Configured as Input/Output
                                                                        1 = GPIO1 Configured as Interrupt
                                                                        GPIO0 Configuration
                              4      GPIO0CFG         RW          0     0 = GPIO0 Configured as Input/Output
         Reg192 (C0h)                                                   1 = GPIO0 Configured as Interrupt
          GPIOCTL1            3      RESERVED          R          0     Reserved
                              2      RESERVED          R          0     Reserved
                                                                        GPIO1 Input/Output
                              1      GPIO1DIR         RW          0     0 = GPIO1 configured as input
                                                                        1 = GPIO1 configured as output
                                                                        GPIO0 Input/Output
                              0      GPIO0DIR         RW          0     0 = GPIO0 configured as input
                                                                        1 = GPIO0 configured as output
                                                Table 92. GPIOCTL1 Register
                                                                69                                           V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                  TSCS25XX


TSCS25xx
Portable Consumer CODECs
            6.2.2.  GPIO Control 2 Register
  Register Address   Bit        Label   Type    Default                     Description
                     7:2     RESERVED     R        0     Reserved
                                                         GPIO1 Pull up
   Reg 193 (C1h)      1       GPIO1PU     R        0     0 = GPIO1 pull up enabled
     GPIOCTL2                                            1 = GPIO1 pull up disenabled
                                                         GPIO0 Pull up
                      0       GPIO0PU     R        0     0 = GPIO0 pull up enabled
                                                         1 = GPIO0 pull up disenabled
                                        Table 93. GPIOCTL2 Register
                                                      70                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
7. CLOCK GENERATION
    The TSCS42XX uses two PLL‚Äôs to generate two high frequency reference clocks. The clock frequencies of each refer-
    ence clock are based on multiples of 44.1KHz and 48KHz sample rates.The clock source for the PLL‚Äôs can be the
    MCLK2 pin or one of the I2S interface BCLK inputs.The clock source reference is set in register 8F. Each PLL can be
    independently powered down if the audio sample rates generated by that particular PLL are not required.
    7.1.     On-Chip PLLs
    The TSCS42XX generates two high-quality, high-frequency clocks122.880MHz and 112.896MHz. The PLL support a
    wide range of input clock frequencies. Some typical frequencies are 19.2Mhz, 22MHz, 22.5792MHz, 24MHz, 24.576
    MHz, 27MHz, and 36MHz. It should be noted that some input clock frequencies may not result in being able to generate
    the 122.880MHz and 112.896Mhz clocks exactly resulting in an error in the audio sample rate.
    Audio Clocks - Each PLL generates one of two clock frequencies based on two audio sample rates.
    122.880 MHz (2560 x 48 KHz)
    112.896 MHz (2560 x 44.1 KHz)
    It is important that the needed PLLs remain on until all audio functions, including jack detection, are disabled.
     The MCLK2 pin is configured to input a high frequency clock from an external oscillator or other external clock source.
              ,QSXW          5HIHUHQFH
              &ORFN           'LYLGHU                                          2XWSXW       2XWSXW
                                             3KDVH           9&2
                                                                               'LYLGHU        &ORFN
                                                          )HHGEDFN             3//
                                        B               'LYLGHU
                                               Figure 29. PLL Block Diagram
                                                               71                                                 V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                       TSCS25XX


TSCS25xx
Portable Consumer CODECs
                                                      0&/.
                                                  '$&%&/.            0
                                                                                      3//
                                                                     8                                        0+]$XGLR&ORFN
                                                  $'&%&/.                           0+]
                                                                     ;
                                                       3//
                          0&/.                       0&/.
     0&/.
                                                  '$&%&/.            0
                                                                                      3//
                         '$&%&/.                                     8                                       0+]$XGLR&ORFN
                                                  $'&%&/.                          0+]
   '$&%&/.                                                           ;
                                                       3//
                         $'&%&/.
   $'&%&/.
                                   3//
                                                                 )%',93//
                                                               06%U[G K
                                                               /6%U[G &K
       'HIDXOW0+]                                                                                             ,QWHUQDO.UDWH
                                     5()',93//               3// 0                287',93//
              ;7$/                    U[(G K            3'%U[G              U[)G K           FORFN 0
                                   3//
                                                                 )%',93//
                                                               06%U[G K
                                                               /6%U[G K
                                     5()',93//              3// 0                287',93//                ,QWHUQDO.UDWH
                                      U[G K            3'%U[G              U[G K            FORFN 0
     'HIDXOW0+]
            ;7$/              œÆœ±Õ∫œ≠
                                                Figure 30. System Clock Diagram
    7.2.    System Clock Generation
    The TSCS25xx supports an internal clock and audio sample rate that is selectable between 11.025KHz, 12 KHz,
    22.050KHz, 24KHz, 44.1KHz, 48KHz, 88.2KHz, and 96KHz. One bi-directional stereo I2S interfaces is available. In
    Master mode an internal timing generator is used to specify the audio sample rate. The sample rate specified in Master
    mode is independent from the internal clock rate.and the specified range is 8KHz to 96KHz. A variety of sample rates
    based on 44.1K, 48K and 32K are supported. A highly programmable PLL enables just about any input frequency to be
    used.
            7.2.1.    PLL Dividers
    The chosen input frequency is multiplied up by the PLL‚Äôs to generate the required output frequencies; 122.88MHz and
    112.896MHz. It should be noted that it may not always be possible to generate the required output frequencies with
    zero error. Some values for the PLL dividers relative a specific input frequency are shown in the table below.
                                                                 72                                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                   TSCS25XX


TSCS25xx
Portable Consumer CODECs
    OUTPUT FREQUENCY
    CLK       Time-     PLL1 Default Power (122.88MHz)         PLL2 Default Power (112.896MHz)
    Input     Base
    MHz       77h      5     6    4     4F     5   5     Fvc  5     60     53    54     5   5      Fvc
                       2     0    E     h      0   1     o    7     h      h     h      5   6      o
                       h     h    h            h   h          h                         h   h
    0.512     0x01     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      451.
    00                 x     x    x     03     x   x     64   x     10     01    04     x   x      58
                       2     0    0            D   0          1                         7   0
                       2     4    1            0   2          B                         2   3
    0.705     0x02     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      451.
    60                 x     x    x     03     x   x     68   x     10     01    04     x   x      58
                       2     0    0            1   0          2                         8   0
                       2     4    2            5   4          2                         0   2
    1.024     0x03     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      451.
    00                 x     x    x     03     x   x     64   x     10     02    04     x   x      58
                       2     0    0            D   0          1                         7   0
                       2     4    2            0   2          B                         2   3
    1.4112    0x05     0     0    0     0x     0   0     245. 0     0x     0x    0x     0   0      338.
    0                  x     x    x     02     x   x     75   x     10     03    03     x   x      69
                       3     0    0            C   0          1                         D   0
                       9     4    7            3   4          B                         0   2
    1.536     0x05     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      338.
    00                 x     x    x     03     x   x     64   x     10     02    03     x   x      69
                       1     0    0            E   0          1                         B   0
                       A     4    2            0   1          A                         9   1
    2.048     0x07     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      451.
    00                 x     x    x     03     x   x     64   x     10     04    04     x   x      58
                       2     0    0            D   0          1                         7   0
                       2     4    4            0   2          B                         2   3
    2.400     0x08     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      564.
    00                 x     x    x     03     x   x     64   x     10     05    05     x   x      48
                       2     0    0            0   0          2                         9   0
                       2     4    5            0   3          3                         8   4
    2.822     0x0A     0     0    0     0x     0   0     491. 0     0x     0x    0x     0   0      338.
    40                 x     x    x     04     x   x     5    x     10     05    03     x   x      69
                       2     0    0            C   0          2                         5   0
                       3     4    7            3   4          2                         8   2
    3.072     0x0B     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      338.
    00                 x     x    x     03     x   x     64   x     10     04    03     x   x      69
                       2     0    0            4   0          1                         B   0
                       2     4    7            8   3          A                         9   1
    5.644     0x15     0     0    0     0x     0   0     491. 0     0x     0x    0x     0   0      338.
    80                 x     x    x     04     x   x     5    x     10     08    03     x   x      69
                       2     0    0            C   0          1                         E   0
                       3     4    E            3   4          A                         0   1
    6.144     0x17     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      338.
    00                 x     x    x     03     x   x     64   x     10     08    03     x   x      69
                       1     0    0            E   0          1                         B   0
                       A     4    8            0   1          A                         9   1
    12.00     0x2E     0     0    0     0x     0   0     368. 0     0x     0x    0x     0   0      564.
    000                x     x    x     03     x   x     64   x     10     19    05     x   x      48
                       1     0    1            0   0          2                         9   0
                       B     4    9            0   3          A                         8   4
                                                       73                                      V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
    12.28     0x2F     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     338.
    800                x     x  x 03      x     x      64        x     10 20 03 x x     69
                       1     0  1         1     0                2              7 0
                       A     4  2         C     2                2              2 3
    19.20     0x4A     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     338.
    000                x     x  x 03      x     x      64        x     10 19 03 x x     69
                       1     0  1         8     0                1              B 0
                       3     4  4         0     1                A              9 1
    22.00     0x55     0     0  0 0x      0     0      614.      0     0x 0x 0x 0 0     338.
    000                x     x  x 05      x     x      4         x     10 26 03 x x     68
                       2     0  3         0     0                2              4 0
                       A     4  7         0     6                2              9 2
    22.57     0x57     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     338.
    920                x     x  x 03      x     x      64        x     10 1D 03 x x     69
                       2     0  3         2     0                1              B 0
                       2     4  1         0     3                A              3 1
    24.00     0x5D     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     564.
    000                x     x  x 03      x     x      64        x     10 19 05 x x     48
                       1     0  1         8     0                1              4 0
                       3     4  9         0     1                B              C 2
    24.57     0x5F     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     338.
    600                x     x  x 03      x     x      64        x     10 40 03 x x     69
                       1     0  1         B     0                2              7 0
                       3     4  D         3     1                2              2 3
    25.00     0x61     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     338.
    000                x     x  x 03      x     x      64        x     10 2A 03 x x     69
                       1     0  3         2     0                1              3 0
                       B     4  7         B     3                A              9 2
    26.00     0x65     0     0  0 0x      0     0      614.      0     0x 0x 0x 0 0     338.
    000                x     x  x 05      x     x      4         x     10 26 03 x x     68
                       2     0  4         0     0                1              E 0
                       3     4  1         0     6                A              F 1
    27.00     0x68     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     338.
    000                x     x  x 03      x     x      64        x     10 7D 03 x x     69
                       2     0  4         0     0                2              2 0
                       2     4  B         0     4                A              0 6
    36.00     0x8C     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     338.
    000                x     x  x 03      x     x      64        x     10 7D 03 x x     69
                       1     0  4         0     0                2              9 0
                       B     4  B         0     3                A              8 4
    40.00     0x9B     0     0  0 0x      0     0      368.      0     0x 0x 0x 0 0     564.
    000                x     x  x 03      x     x      64        x     10 7D 05 x x     48
                       2     0  7         8     0                2              E 0
                       2     8  D         0     4                3              4 6
                                   Table 94. Typical PLL Divider Value
                                                     74                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                         TSCS25XX


TSCS25xx
Portable Consumer CODECs
          D><œÆ          &/.
                  3//                          ,&/.
                         &/.       ',9
          ><                                   *(1
                  3//
                                                                 
             /5&/.%&/.       3257                            
                                                       $'&
                                 &/.
                                                       '0,&
                                 *(1
                                                  6',1                             6'287
                                                                   '63
                                                                                         '$& +3
                                                           œÆœ±Õ∫œ≠
                                   Figure 31. Simplified System Clock Block Diagram
                                                              75                               V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
                    7.2.1.1.      PLL Control Register
  Register Address   Bit        Label      Type    Default     Description
                     7:6        RSVD         R        0h       Reserved
      R96(60h)       5:4    VCOI_PLL2       RW        1h       PLL2 VCO/ICO current setting
     PLLCTL1B        3:2    VCOI_PLL1       RW        1h       PLL1 VCO/ICO current setting
                     1:0        RSVD         R        0h       Reserved
                                       Table 95. PLLCTL1B Register
                    7.2.1.2.      PLL Status Register
  Register Address   Bit        Label      Type     Default    Description
                     7:2        RSVD         R       00h       Reserved
      R142(8Eh)
                      1       PLL2LK         R        0h       1 = PLL2 has obtained lock
      PLLCTL0
                      0       PLL1LK         R        0h       1 = PLL1 has obtained lock
                                        Table 96. PLLCTL0 Register
                    7.2.1.3.      PLL Reference Register
  Register Address   Bit        Label      Type    Default     Description
                      7         RSVD         R        0h       Reserved
                                                               PLL2 Reference Mux, 000 = reserved; 001 = mclk2;
                     6:4 PLL2_REF_SEL       RW        0h       010 = dac_bclk; 011 = adc_bclk; 100 = pll1 output;
      R143(8Fh)                                                101 - 111 = reserved
    PLLREFSEL         3         RSVD         R        0h       Reserved
                                                               PLL1 Reference Mux, 000 = reserved; 001 = mclk2;
                     2:0 PLL1_REF_SEL       RW        0h       010 = dac_bclk; 011 = adc_bclk; 100 = pll2 output;
                                                               101 - 111 = reserved
                                      Table 97. PLLREFSEL Register
                    7.2.1.4.       PLL1 Control Register
  Register Address   Bit        Label      Type     Default    Description
                     7:5        RSVD         R         0       Reserved
       R82(52h)
                     4:3     RZ_PLL1        RW        3h       PLL1 Zero R setting
      PLLCTLD
                     2:0     CP_PLL1        RW        2h       PLL1 main charge pump current setting
                                        Table 98. PLLCTLD Register
                                                            76                                                    V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                       TSCS25XX


TSCS25xx
Portable Consumer CODECs
                    7.2.1.5.     PLL1 Reference Clock Divider Register
  Register Address   Bit        Label      Type     Default   Description
      R78(4Eh)
                     7:0   REFDIV_PLL1      RW        19h     PLL1 refclk divider
      PLLCTL9
                                        Table 99. PLLCTL9 Register
                    7.2.1.6.     PLL1 Output Divider Register
  Register Address   Bit        Label       Type     Default                       Description
      R79(4Fh)
                     7:0    OUTDIV_PLL1      RW        03h     PLL1 output divider
      PLLCTLA
                                       Table 100. PLLCTLA Register
                    7.2.1.7.     PLL1 Feedback Divider Low Register
  Register Address   Bit        Label      Type    Default    Description
      R80(50h)       7:0   FBDIVL_PLL1      RW       80h
                                                              PLL1 feedback divider
      PLLCTLB
                                       Table 101. PLLCTLB Register
                    7.2.1.8.      PLL1 Feedback Divider High Register
  Register Address   Bit        Label      Type    Default    Description
       R81(51h)      7:3        RSVD         R         0      Reserved
      PLLCTLC        2:0   FBDIVH_PLL1      RW        1h      PLL1 feedback divider
                                       Table 102. PLLCTLC Register
                                                           77                                  V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
                    7.2.1.9.      PLL2 Control Register
  Register Address   Bit        Label      Type    Default    Description
      R87(57h)       7:6                     R         0      Reserved
     PLLCTL12        5:3     RZ_PLL2        RW        3h      PLL2 Zero R setting
                     2:0     CP_PLL2        RW        2h      PLL2 main charge pump current setting
                                       Table 103. PLLCTL12 Register
                    7.2.1.10.     PLL2 Reference Clock Divider Register
  Register Address   Bit        Label      Type    Default    Description
      R83(53h)       7:0   REFDIV_PLL2      RW       12h
                                                              PLL2 reference clock divider
      PLLCTLE
                                       Table 104. PLLCTLE Register
                    7.2.1.11.     PLL2 Output Divider Register
  Register Address   Bit         Label       Type    Default   Description
      R84(54h)
                     7:0    OUTDIV_PLL2       RW       03h     PLL2 output divider
     PLLCTLEF
                                        Table 105. PLLCTLF Register
                    7.2.1.12.     PLL2 Feedback Divider Low Register
  Register Address   Bit        Label      Type    Default    Description
      R85(55h)
                     7:0   FBDIVL_PLL2      RW       1ch      PLL2 feedback low divider
     PLLCTL10
                                       Table 106. PLLCTL10 Register
                    7.2.1.13.     PLL2 Feedback Divider High Register
  Register Address   Bit        Label      Type    Default    Description
      R86(56h)       7:3        RSVD         R         0      Reserved
     PLLCTL11        2:0   FBDIVH_PLL2      RW        2h      PLL2 feedback high divider
                                       Table 107. PLLCTL11 Register
                                                           78                                       V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                         TSCS25XX


TSCS25xx
Portable Consumer CODECs
                       7.2.1.14.   PLL Pwer DownControl Register
  Register Address       Bit        Label        Type    Default   Description
                         7:3     RESERVED          R       0h      Reserved
                                                                   PLL2 Power Down:
                          2       PDB_PLL2        RW       0h      1 = Power Up
       R97(61h)                                                    0 = Power Down
      PLLCTL1C
                                                                   PLL1Power down
                          1       PDB_PLL1        RW       0h      1 = Power Up
                                                                   0 = Power Down
                          0      RESERVED          R       0h      Reserved
                                           Table 108. PLLCTL1C Register
             7.2.2.    PLL Power Down Control
    Each PLL can be powered down to save power if only one set of base audio rates is required. The base audio rates are
    defined as 44.1KHz based rates or 48KHz based rates. If support for either 44.1KHz or 48KHz based rates is not
    needed then the PLL associated with the unused rate can be powered down.
             7.2.3.   Audio Clock Generation
    Figure 33 shows the simplified block diagram. The TSCS42XX utilizes internal PLLs to generate the PLL clocks at 112.896
    MHz (22.5792MHz *5) and122.880 MHz (24.576 *5). Intermediate clocks (61.44MHz, 40.96MHz, 56.448MHz) are then
    generated which are then used to generate the audio sample rates. There is one internal clock rate that can be speci-
    fied to operate at 11.025KHz, 12 KHz, 22.050KHz, 24KHz, 44.1KHz, 48KHz,88.2KHz, and 96KHz. When changing
    sample rates a delay of up to 5mS may be needed for the part to properly lock PLLs, flush filters, etc.
                       7.2.3.1.    PLL Clock Source
    The clock source for the PLL can be selected from the MCLK2 pin or one of the I2S BCLK inputs via a selectable mux.
                                                            79                                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                   TSCS25XX


TSCS25xx
Portable Consumer CODECs
                     7.2.3.2.      Internal Sample Rate Control Register
    These register define the internal sample rate.
   Register Address        Bit         Label         Default  Description
                                                              ADC bit Clock Mode (for ADCBCLK generation in
                                                              master mode):
                                                              0h=Auto
                           7:6         ABCM            0h
                                                              1h = 32x Fs
                                                              2h = 40x Fs
                                                              3h = 64x Fs
                            5          RSVD            0h     Reserved
                                                              ADC Base Rate
        R23(17h)                                              0h = 32kHz
        ADCSR              4:3          ABR            2h     1h = 44.1kHz
                                                              2h = 48KHz
                                                              3h = Reserved
                                                              ADC Base Rate Multiplier
                                                              0h = 0.25x
                                                              1h = 0.5x
                           2:0          ABM            2h
                                                              2h = 1x
                                                              3h = 2x
                                                              4h-7h = Reserved
                                           Table 109. ADCSR Register
   Register Address        Bit         Label         Default  Description
                                                              DAC bit Clock Mode (for DACBCLK generation in
                                                              master mode):
                                                              0h=Auto
                           7:6         DBCM            0h
                                                              1h = 32x Fs
                                                              2h = 40x Fs
                                                              3h = 64x Fs
                            5          RSVD            0h     Reserved
                                                              DAC Base Rate
        R25 (19h)                                             0h = 32kHz
        DACSR              4:3          DBR            2h     1h = 44.1kHz
                                                              2h = 48KHz
                                                              3h = Reserved
                                                              DAC Base Rate Multiplier
                                                              0h = 0.25x
                                                              1h = 0.5x
                           2:0          DBM            2h
                                                              2h = 1x
                                                              3h = 2x
                                                              4h-7h = Reserved
                                                Table 110. DACSR Register
                                                             80                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                 TSCS25XX


TSCS25xx
Portable Consumer CODECs
Internal Sample Rates
   xBR [4:3]        xBM [2:0]    BASE RATE              SAMPLE RATE
                      000                              8kHz(MCLK/5120)
                      001         40.96MHz            16kHz(MCLK/2560)
       00
                      010                            32 kHz (MCLK/1280)
                      011                             64kHz (MCLK/640)
                      000                           11.025kHz(MCLK/5120)
                      001        56.448MHz          22.050kHz(MCLK/2560)
       01
                      010                           44.1 kHz (MCLK/1280)
                      011                            88.2 kHz (MCLK/640)
                      000                             12kHz(MCLK/5120)
                      001                             24kHz(MCLK/2560)
       10                         61.44 MHz
                      010                            48 kHz (MCLK/1280)
                      011                             96 kHz (MCLK/640)
                                              Table 111. DAC/ADC Sample rates
                       7.2.3.3.     MCLK2 Pin
    The MCLK2 pin is configured to be an input and can provide a clock to drive the input to the PLLs or the I2S Master
    Mode clock generators.
                       7.2.3.4.     I2S Master Mode Clock Generation
    I2S input audio source can operate as a timing Slave or Master. When operated in Master Mode an internal clock gen-
    erator is used to produce the required bit and frame clocks to be driven out of the LRCLK and BCLK pins of each input
    I2S interface. The clock source for the I2S master clock generation can be selected between the PLL generated internal
    timing or an externally supplied clock via the MCLK2 input.
                       7.2.3.5.     I2S Master Mode Sample Rate Control
    I2S slave or master mode is set in register 13 MS bit. The I2S BR bits set the base audio sample to be either 44.1Khz
    or 48KHz. The I2S BM bits are then used to set the base rate multiplier ratio. The I2S BCM bits set the BCLK ratio vs
    sample rate. The I2S BR, BM and BCM bits are located in register 17h for the ADC while register 19h for the DAC.
                       7.2.3.6.     DAC/ADC Clock Control
    The power consumption and audio quality may be adjusted by changing the converter modulator rate. By default the
    DAC and ADC Sigma-Delta modulators run at the specified OSR rates for the best audio quality. The modulator rates
    for the converters may be forced to run at half their nominal OSR rates to conserve power. A third option allows the
    modulator rate to automatically drop to half rate when low sampling rates are chosen (1/2 or 1/4 the base rate.) The
    DACs and ADCs are independently controlled
                                                               81                                            V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                  TSCS25XX


TSCS25xx
Portable Consumer CODECs
  Register Address   Bit        Label        Type    Default  Description
                                                              ADC Modulator Rate
                                                              00b = Reserved
                     7:6      ASDM[1:0]       RW       2h     01b = Half
                                                              10b = Full
                                                              11b = Auto
                                                              DAC Modulator Rate
                                                              00b = Reserved
                     5:4      DSDM[1:0]       RW       2h     01b = Half
                                                              10b = Full
                                                              11b = Auto
      R31(1Fh)       3:2        RSVD           R       0      Reserved
      CONFIG0
                      1      DC_BYPASS        RW       0h     DAC DC Filter Bypass:
                                                              0 = Filter enable
                                                              1 = Filter bypassed
                      0   SD_FORCE_ON         RW       0h     Supply Detect Force On:
                                                              0 = Supply detect not forced on
                                                              1 = Supply detect forced on
                                                              Note
                                                              If not forced on, the supply detect logic will
                                                              automatically be enabled when features that use it
                                                              are enabled (COP,UVLO)
                                        Table 112. CONFIG0 Register
                                                           82                                                    V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                      TSCS25XX


TSCS25xx
Portable Consumer CODECs
  DSDM[1:0]
                   BM [2:0]            Modulator Rate
  ASDM[1:0]
       00            NA                  Reserved
                  000 (1/4x)
                  001 (1/2x)
       01                                   Half
                   010 (1x)
                   011 (2x)
                  000 (1/4x)
                  001 (1/2x)
       10                                   Full
                   010 (1x)
                   011 (2x)
                  000 (1/4x)             Auto (Half)
                  001 (1/2x)             Auto (Half)
       11
                   010 (1x)              Auto (Full)
                   011 (2x)              Auto (Full)
                                        Table 113. ADC and DAC Modulator Rates
                      7.2.3.7.      Timebase Register
  Register Address     Bit       Label         Type   Default  Description
      R119(77h)                                                Internal Time Base Divider. This value should be
                       7-0   TIMEBASE[7:0]      RW      2F
      TMBASE                                                   programmed as [round(ref clock/256000)]-1
                                        Table 114. TIMEBASE Register
                                                            83                                                  V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                     TSCS25XX


TSCS25xx
Portable Consumer CODECs
8. CHARACTERISTICS
    8.1.     Electrical Specifications
             8.1.1.      Absolute Maximum Ratings
                         Stresses above the ratings listed below can cause permanent damage to the TSCS25xx. These rat-
                         ings, which are standard values for TSI commercially rated parts, are stress ratings only. Functional
                         operation of the device at these or any other conditions above those indicated in the operational sec-
                         tions of the specifications is not implied. Exposure to absolute maximum rating conditions for
                         extended periods can affect product reliability. Electrical parameters are guaranteed only over the
                         recommended operating temperature range.
                               Item                                               Maximum Rating
           Voltage on any pin relative to Ground          Vss - 0.3V TO Vdd + 0.3V
           Operating Temperature                          0 oC TO 70 oC
           Storage Temperature                            -55 oC TO +125 oC
           Soldering Temperature                          260 oC
           MICBias Output Current                         3mA
           Amplifier Maximum Supply Voltage               6 Volts = PVDD
           Audio Maximum Supply Voltage                   3 Volts = AVDD/CPVDD
           Digital I/O Maximum Supply Voltage             3.6 Volts = DVDD_IO
           Digital Core Maximum Supply Voltage            2.0 Volts = DVDD
                                        Table 115. Electrical Specification: Maximum Ratings
             8.1.2.      Recommended Operating Conditions
                    Parameter                                                Min.         Typ.         Max.             Units
     Power Supplies                           DVDD_Core                      1.4                        2.0                V
                                              DVDD_IO                        1.4                        3.5
                                              AVDD/CPVDD                     1.7                        2.0
                                              PVDD                           3.0                        5.5                V
                                                                                                                          oC
     Ambient Operating Temperature            Analog - 5 V                    0            25           70
                                                                                                                          oC
     Case Temperature                         Tcase                                                     90
                                           Table 116. Recommended Operating Conditions
        ESD: The TSCS25xx is an ESD (electrostatic discharge) sensitive device. The human body and test equipment can
      accumulate and discharge electrostatic charges up to 4000 Volts without detection. Even though the TSCS25xx implements
          internal ESD protection circuitry, proper ESD precautions should be followed to avoid damaging the functionality or
                                                              performance.
                                                                     84                                                   V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                               TSCS25XX


TSCS25xx
Portable Consumer CODECs
    8.2.     Device Characteristics
    (Tambient = 25 ¬∫C, DVDD_CORE=DVDD_IO=AVDD=1.9V, PVDD=3.6V, 997Hz signal, fs=48KHz, Input Gain=0dB, 24-bit audio)
            Parameter                   Symbol                   Test Conditions     Min       Typ       Max          Unit
  Analog Inputs (LIN1, LIN2, RIN1, RIN2)
                                                                                               0.5                   Vrms
                                                        L/RIN1,2 Single Ended
                                                                                                -6                    dBV
  Full Scale Input Voltage          VFSIV
                                                                                               0.5                   Vrms
                                                        L/RIN1,2 Differential Mic
                                                                                                -6                    dBV
  Input Impedance                                                                               50                   Kohm
  Input Capacitance                                                                             10                     pF
  Analog Input Boost Amplifier
  Programmable Gain Min                                                                        0.0                     dB
  Programmable Gain Max                                                                       30.0                     dB
  Programmable Gain Step
                                                                                              10.0                     dB
  Size
  Analog Input PGA
  Programmable Gain Min                                                                      -17.25                    dB
  Programmable Gain Max                                                                       30.0                     dB
  Programmable Gain Step
                                                        Guaranteed Monotonic                  0.75                     dB
  Size
  Digital Volume Control Amplifier
  Programmable Gain Min                                                                        -97                     dB
  Programmable Gain Max                                                                       30.0                     dB
  Programmable Gain Step
                                                        Guaranteed Monotonic                   0.5                     dB
  Size
  Mute Attenuation                                                                            -999                     dB
  Analog Inputs (LIN1/RIN1, LIN2/RIN2 Differential) to ADC
  Signal To Noise Ratio             SNR                A-weighted 20-20KHz                      90                     dB
  Total Harmonic Distortion +                                                                  -80                     dB
                                    THD+N               -1dBFS input
  Noise                                                                                       0.01                     %
  Analog Inputs (LIN1, LIN2, RIN1, RIN2 Single Ended) to ADC
  Signal To Noise Ratio             SNR                A-weighted 20-20KHz                      90                     dB
  Total Harmonic Distortion +                                                                  -80                     dB
                                    THD+N               -1dBFS input
  Noise                                                                                       0.01                     %
  ADC channel Separation                                997Hz full scale signal                 70                     dB
  Channel Matching                                      997Hz signal                                      2            %
  DAC to Line-Out (HPL, HPR with 10K / 50pF load)
  Signal to Noise Ratio1            SNR                A-weighted                              102                     dB
  Total Harmonic Distortion
                                    THD+N               997Hz full scale signal                -84                     dB
  +Noise2
  Channel Separation                                    997Hz full scale signal                 70                     dB
  Mute attenuation                                                                             -999                    dB
  Headphone Outputs (HPL, HPR)
                                                   Table 117. Device Characteristics
                                                                       85                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                        TSCS25XX


TSCS25xx
Portable Consumer CODECs
             Parameter                  Symbol                 Test Conditions               Min     Typ     Max      Unit
                                                     RL = 10Kohm                                      1.0            Vrms
  Full Scale Output Level         VFSOV
                                                     RL = 16ohm                                      0.75            Vrms
                                                     997Hz full scale signal,
  Output Power                    PO                                                                   35         mW (ave)
                                                     RL = 16ohm
  Signal to Noise Ratio           SNR               A-weighted, RL = 16ohm                            102              dB
  Total Harmonic Distortion                          RL = 16ohms, -3dBFS                              -76              dB
                                  THD+N
  +Noise                                             RL = 32ohms, -3dBFS                              -78              dB
  Analog Voltage Reference Levels
                                                                                                    -AVDD
  Charge Pump Output              V-                                                         -5%             +5%        V
                                                                                                   +100mV
  Microphone Bias
  Bias Voltage                    VMICBIAS                                                     -      2.5      -        V
  BIAS current Source                                                                                          3       mA
  Power Supply Rejection                             3.3V<PVDD<5.25V                                  80               dB
                                  PSRRMICBIAS
  Ratio                                              3.0V<PVDD<3.3V                                   40               dB
  Digital Input/Output
  ADC/DAC BCLK input rate         Fmax                                                                30              MHz
                                                                                                                    clocks/
  I2S BCLK/LRCLK ratio                                                                        32            1022
                                                                                                                     frame
                                                                                            0.7x
  Input High Level                VIH                                                      DVDD_                        V
                                                                                              IO
                                                                                                             0.3x
  Input LOW Level                 VIL                                                                      DVDD_I       V
                                                                                                              O
  Output High Level               VOH                IOH=-1mA                               0.9x DVDD_IO                V
  Output LOW Level                VOL                IOL=1mA                                         0.1xDVDD_IO        V
  Input Capacitance                                                                                    5               pF
  Input Leakage                                                                              -0.9             0.9      uA
                                                      All Digital I/O pins with pull-up or
      Internal Pull-Up Resistor       RPU / RPU                                                        50              kÔÅó
                                                                    pull-down
  ESD / Latchup
  IEC1000-4-2                                                                                  1                    Level
  JESD22-A114-B                                                                                2                    Class
  JESD22-C101                                                                                  4                     Class
                                                 Table 117. Device Characteristics
       1.Ratio of Full Scale signal to idle channel noise output is measured ‚ÄúA weighted‚Äù over a 20 Hz to a 20 kHz band-
       width. (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
       2.THD+N ratio as defined in AES17 and outlined in AES6id,non-weighted, swept over 20 Hz to 20 kHz bandwidth.
                                                                      86                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                        TSCS25XX


TSCS25xx
Portable Consumer CODECs
    8.3.     Electrical Characteristics
    Unless stated otherwise, DVDD_Core=1.8V -0.1V/+0.2V, Ambient Temp -10C to +80C
          Parameter               Symbol           Test Conditions           Min   Typ      Max        Unit
      Operating Voltage        DVDD_CORE                                     1.7   1.8      2.0          V
        Supply Current        IDVDD_CORE(PLL)    No Load, VDD=1.9V                  11      15          mA
                                                                            0.7x
       Input High Level             VIH                                DVDD_COR                          V
                                                                              E
                                                                                       0.3xDVDD_CO
       Input LOW Level              VIL                                                                  V
                                                                                            RE
       Input Capacitance            CIN                                              5                  pF
 Load Capacitance, X1 and X2        CL                                               5                  pF
                                                                            0.8x
      Output High Level            VOH                IOH=-2mA         DVDD_COR                          V
                                                                              E
                                                                                       0.2xDVDD_CO
      Output LOW Level             VOL                 IOL=2mA                                           V
                                                                                            RE
                                                From minimum VDD to
         Power Up Time              tPU                                            1.5       4          ms
                                                    outputs stable
      Output Enable Time                                                                     20         ns
      Output Disable Time                                                                    20         ns
                                        Table 118. PLL Section DC Characteristics
                                                             87                                 V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                     TSCS25XX


TSCS25xx
Portable Consumer CODECs
              8.3.1.    Low Power Mode Consumption
                                                   DVDD_CORE                                   IDVDD_IO PTOTAL
                          AVDD         PVDD                         I AVDD        IPVDD
            Mode                                       (V)                                   IDVDD_CORE   (mW)
                            (V)         (V)                           (mA)         (mA)
                                                    DVDD_IO                                      (mA)
     Out of Reset       1.7              5             1.7          0.0064           0            0.18  0.31688
     HP Full Power
     10k Œ©              1.7              5             1.7             8.7           0             9.9    31.62
     Note 1
     HP Low Power
     10k Œ©              1.7              5             1.7            3.47           0            4.64   13.787
     Note 2
     HP Low Power
                        1.7              5             1.7            1.87           0            3.45   9.044
     silence Note 1
                              Note 1 - DAC is 48kHz with BCLK at 1.536MHz with -3dB signal input
                              Note 2 - ADC is 48kHz with BCLK at 1.536MHz with -9dB signal input
     Line In Full Power
                        1.7              5             1.7            7.27           0            7.45   25.024
     Note 2
     Line In Low Power
                        1.7              5             1.7              3            0            2.72   9.724
     Note 2
     Line In Low Power
                        1.7              5             1.7             2.9           0            0.49   5.763
     Silence Note 2
                                            Table 119. Low Power Mode Consumption
                                                               88                                          V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                TSCS25XX


TSCS25xx
Portable Consumer CODECs
9. REGISTER MAP
 Register                                                                                                                        Defaul
                Name          Remarks        Bit[7]   Bit[6]     Bit[5]    Bit[4]     Bit[3]      Bit[2]       Bit[1]  Bit[0]
  (D15:9)                                                                                                                          t
 R0 (00h)    HPVOLL       Left HP volume                                           HPVOL_L[6:0]                                    79h
 R1 (01h)    HPVOLR      Right HP volume                                          HPVOL_R[6:0]                                     79h
 R2 (02h)   SPKVOLL     SPKR Left volume                                          SPKVOL_L[6:0]                                    6Fh
 R3 (03h)   SPKVOLR     SPKR Right volume                                         SPKVOL_R[6:0]                                    6Fh
 R4 (04h)   DACVOLL      Left DAC volume                                    DACVOL_L[7:0]                                          FFh
 R5 (05h)   DACVOLR     Right DAC volume                                   DACVOL_R[7:0]                                           FFh
 R6 (06h)   ADCVOLL      Left ADC volume                                   ADCVOL_L[7:0]                                          BFh
 R7 (07h)   ADCVOLR      Right ADC volume                                  ADCVOL_R[7:0]                                          BFh
 R8 (08h)     INVOLL     Left Input volume INMUTE IZCL                                     INVOL_L                                 17h
                                               L
 R9 (09h)     INVOLR    Right Input volume           IZCR                                  INVOL_R                                 17h
    R10        VUCTL      Volume Update    ADCFad DACFad                 INVOLU ADCVOL DACVOLU SPKVOL HPVOLU                      C0h
   (0Ah)                       Control         e        e                               U                        U
    R11      INMODE      ADC input mode                                                                                 DS         00h
   (0Bh)
    R12       INSELL     ADCL signal path     INSEL_L[1:0]       MICBST_L[1:0]                                                     00h
   (0Ch)
    R13       INSELR     ADCR signal path     INSEL_R[1:0]       MICBST_R[1:0]                                                     00h
   (0Dh)
    R14         ALC0            ALC0                                                              ALC           ALCSEL[1:0]        00h
   (0Eh)                                                                                         MODE
    R15         ALC1            ALC1                         MAXGAIN[2:0]                            ALCL[3:0]                     7Bh
   (0Fh)
    R16         ALC2            ALC2                         MINGAIN[2:0]                             HLD[3:0]                     00h
   (10h)
    R17         ALC3            ALC3                      DCY[3:0]                                    ATK[3:0]                     32h
   (11h)
    R18        NGATE         Noise Gate                        NGTH[4:0]                              NGG[1:0]         NGAT        00h
   (12h)
    R19         AIC1     Audio Interface 1          BCLKIN        MS       LRP              WL[1:0]             FORMAT[1:0]        0Ah
   (13h)                                               V
    R20         AIC2     Audio Interface 2   DACDSEL[1:0]        ADCDSEL[1:0]         TRI                BLRCM[2:0]                00h
   (14h)
    R21         AIC3     Audio Interface 3                      ADOPD ALRPDD ABCPDD             DDIPDD DLRPDD DBCPD                00h
   (15h)                                                           D                                                     D
    R22     CNVRTR0         ADC Control    ADCPOL   ADCPOLL       AMONOMIX[1:0]     ADCMU        HPOR      ADCHPDR    ADCHP        08h
   (16h)                                       R                                                                        DL
    R23       ADCSR      ADC Sample rate       ABCM[1:0]                       ABR[1:0]                   ABM[2:0]                 12h
   (17h)
    R24     CNVRTR1         DAC Control    DACPOL DACPOL DMONOMIX[1:0]              DACMU       DEEMP       DACDIT DACDIT          08h
   (18h)                                       R        L                                                       H1      H0
                                                              89                                                        V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                               TSCS25XX


TSCS25xx
Portable Consumer CODECs
 Register                                                                                                                                 Defaul
               Name           Remarks          Bit[7]    Bit[6]      Bit[5]     Bit[4]     Bit[3]        Bit[2]    Bit[1]       Bit[0]
 (D15:9)                                                                                                                                    t
   R25       DACSR       DAC Sample rate          DBCM[1:0]                          DBR[1:0]                   DBM[2:0]                    12h
  (19h)
   R26       PWRM1         Pwr Mgmt (1)       BSTL      BSTR        PGAL       PGAR       ADCL          ADCR       MICB       DIGENB        00h
  (1Ah)
   R27       PWRM2         Pwr Mgmt (2)        D2S       HPL         HPR        SPKL      SPKR                                 VREF         00h
  (1Bh)
   R28         CTL       Additional control  HPSWE HPSWP EQ2SW1 EQ2SW0 EQ1SW1 EQ1SW0                             TSDEN         TOEN         00h
  (1Ch)                                          N        OL
   R29      THERMTS    Temp Sensor Control TripHigh   TripLowSta      TripSplit[1:0]          TripShift[1:0]            Poll[1:0]           09h
  (1Dh)                                        Stat         t
   R30    THERMSPKR1     Speaker Thermal    ForcePw InstCutM          IncRatio[1:0]            IncStep[1:0]         DecStep[1:0]            81h
  (1Eh)                  Algorithm Control       d        ode
   R31      CONFIG0          CONFIG0         ASDM1 ASDM0 DSDM1 DSDM0                                             dc_bypa sd_force          A0h
  (1Fh)                                                                                                             ss          _on
   R32      CONFIG1          CONFIG1        EQ2_EN EQ2_BE EQ2_BE EQ2_BE EQ1_EN EQ1_BE2 EQ1_BE EQ1_BE                                        00h
  (20h)                                                    2           1          0                                  1            0
   R33      GAINCTL         Gain Control    zerodet_f             zerodetle zerodetle auto_pwr auto_mute                                    24h
  (21h)                                         lag                   n1         n0
   R34        COP1       Constant Output    COPAtte COPGai HDeltaE                                COPTarget[4:0]                            08h
  (22h)                        Power1            n         n           n
   R35        COP2       Constant Output                                          AvgLength[2:0]                    MonRate[2:0]            04h
  (23h)                        Power2
   R36      Reserved          Reserved                                                                                                      00h
  (24h)
   R37       CLECTL        CMPLMTCTL                                          Lvl_Mod   WindowS        Exp_En    Limit_En Comp_E            00h
  (25h)                                                                           e          el                                   n
   R38       MUGAIN      CLEMakeUpGain                                        CLEMU     CLEMUG       CLEMUG2     CLEMU CLEMU                00h
  (26h)                                                                          G4           3                     G1           G0
   R39      COMPTH          Compressor       COMPT COMPT COMPT                COMPT     COMPTH       COMPTH2     COMPT COMPT                00h
  (27h)                      Threshold          H7        H6          H5         H4           3                     H1           H0
   R40       CMPRAT     Compressor Ratio                                     CMPRAT      CMPRAT      CMPRAT2     CMPRAT CMPRAT              00h
  (28h)                                                                           4           3                      1            0
   R41      CATKTCL      Comp Attack time   CATKTC    CATKTC      CATKTC     CATKTC      CATKTC      CATKTC2     CATKTC CATKTC              00h
  (29h)                      const Low           7         6           5          4           3                      1            0
R42(2Ah     CATKTCH      Comp Attack time   CATKTC    CATKTC      CATKTC     CATKTC      CATKTC      CATKTC1     CATKTC CATKTC              00h
    )                        const High          15        14         13         12         11             0         9            8
   R43      CRELTCL     Comp release time   CRELTC    CRELTC      CRELTC     CRELTC      CRELTC      CRELTC2     CRELTC CRELTC              00h
  (2Bh)                      const Low           7         6           5          4           3                      1            0
   R44      CRELTCH     Comp release time   CRELTC    CRELTC      CRELTC     CRELTC      CRELTC      CRELTC1     CRELTC CRELTC              00h
  (2Ch)                      const High          15        14         13         12         11             0         9            8
   R45        LIMTH      Limiter Threshold   LIMTH7    LIMTH6      LIMTH5     LIMTH4     LIMTH3       LIMTH2     LIMTH1 LIMTH0              00h
  (2Dh)
   R46       LIMTGT        Limiter Target    LIMTGT LIMTG6 LIMTGT LIMTGT LIMTGT3 LIMTGT2 LIMTGT LIMTGT                                      00h
  (2Eh)                                          7                     5          4                                  1            0
   R47      LATKTCL     Limiter Attack time LATKTC LATKTC LATKTC LATKTC LATKTC3 LATKTC2 LATKTC LATKTC                                       00h
  (2Fh)                     constant Low         7         6           5          4                                  1            0
                                                                 90                                                              V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                        TSCS25XX


TSCS25xx
Portable Consumer CODECs
 Register                                                                                                                         Defaul
               Name           Remarks          Bit[7]   Bit[6]    Bit[5]   Bit[4]     Bit[3]    Bit[2]      Bit[1]      Bit[0]
 (D15:9)                                                                                                                            t
   R48      LATKTCH      Limiter Attack time LATKTC   LATKTC    LATKTC   LATKTC    LATKTC1 LATKTC10 LATKTC           LATKTC         00h
  (30h)                     constant High       15       14        13       12          1                     9           8
   R49      LRELTCL     Limiter Release time LRELTC   LRELTC    LRELTC   LRELTC    LRELTC3 LRELTC2 LRELTC            LRELTC         00h
  (31h)                     constant Low         7        6         5        4                                1           0
   R50      LRELTCH     Limiter Release time LRELTC   LRELTC    LRELTC   LRELTC    LRELTC1 LRELTC10 LRELTC           LRELTC         00h
  (32h)                     constant High       15       14        13       12          1                     9           8
   R51       EXPTH      Expander Threshold   EXPTH7   EXPTH6    EXPTH5   EXPTH4    EXPTH3 EXPTH2 EXPTH1              EXPTH0         00h
  (33h)
   R52       EXPRAT        Expander Ratio                                                    EXPRAT2 EXPRAT EXPRAT                  00h
  (34h)                                                                                                       1           0
   R53      XATKTCL    Expander Attack time XATKTC XATKTC XATKTC XATKTC XATKTC3 XATKTC2 XATKTC XATKTC                               00h
  (35h)                     constant Low         7        6         5        4                                1           0
   R54      XATKTCH    Expander Attack time XATKTC XATKTC XATKTC XATKTC XATKTC1 XATKTC10 XATKTC XATKTC                              00h
  (36h)                     constant High       15        14       13       12          1                     9           8
   R55      XRELTCL      Expander Release    XRELTC XRELTC XRELTC XRELTC XRELTC3 XRELTC2 XRELTC XRELTC                              00h
  (37h)                  time constant Low       7        6         5        4                                1           0
   R56      XRELTCH      Expander Release    XRELTC XRELTC XRELTC XRELTC XRELTC1 XRELTC10 XRELTC XRELTC                             00h
  (38h)                  time constant High     15       14        13       12          1                     9           8
   R57        FXCTL        Effects Control                                3DEN       TEEN TNLFBYP BEEN BNLFBY                       00h
  (39h)                                                                                                                   P
   R58     DACCRWRL    DACCRAM_WRITE_                                       DACCRWD[7:0]                                            00h
  (3Ah)                          LO
   R59     DACCRWRM    DACCRAM_WRITE_                                      DACCRWD[15:8]                                            00h
  (3Bh)                          MID
   R60     DACCRWRH    DACCRAM_WRITE_                                     DACCRWD[23:16]                                            00h
  (3Ch)                           HI
   R61     DACCRRDL    DACCRAM_READ_L                                       DACCRRD[7:0]                                            00h
  (3Dh)                           O
   R62     DACCRRDM    DACCRRAM_READ_                                      DACCRRD[15:8]                                            00h
  (3Eh)                          MID
   R63     DACCRRDH    DACCRRAM_READ_                                     DACCRRD[23:16]                                            00h
  (3Fh)                           HI
   R64    DACCRADDR      DACCRAM_ADDR                                      DACCRADD[7:0]                                            01h
  (40h)
   R65      DCOFSEL        DC_COEF_SEL                                                                dc_coef_sel[2:0]              05h
  (41h)
   R66        PWM0         PWM Control 0     SCTO1    SCTO0       UVLO                bfclr  PWMMOD           l     NOOFFS         C4h
  (42h)                                                                                           E                      ET
   R67        PWM1         PWM Control 1         -    dithpos4 dithpos3 dithpos2 dithpos1     dithpos0 dith_rang       dithclr      12h
  (43h)                                                                                                       e
   R68        PWM2         PWM Control 2                                                                                            00h
  (44h)
   R69        PWM3         PWM Control 3     outctrl1 outctrl0                                cvalue2     cvalue1 cvalue0           03h
  (45h)
   R78      PLLCTL9         PLL Control 9                                   refdiv_pll1[7:0]                                        05h
  (4Eh)
                                                               91                                                        V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                TSCS25XX


TSCS25xx
Portable Consumer CODECs
 Register                                                                                                                                  Defaul
               Name           Remarks          Bit[7]    Bit[6]     Bit[5]      Bit[4]      Bit[3]       Bit[2]       Bit[1]     Bit[0]
  (D15:9)                                                                                                                                    t
    R79      PLLCTLA       PLL Control 10                                        outdiv_pll1[7:0]                                            03h
   (4Fh)
    R80      PLLCTLB       PLL Control 11                                         fbdivl_pll1[7:0]                                           72h
   (50h)
    R81      PLLCTLC       PLL Control 12                                                                      fbdivH_pll1[10:8]             03h
   (51h)
    R82      PLLCTLD       PLL Control 13                                          rz_pll1[1:0]                   cp_pll1[2:0]               22h
   (52h)
    R83      PLLCTLE       PLL Control 14                                         refdiv_pll2[7:0]                                           12h
   (53h)
    R84      PLLCTLF       PLL Control 15                                        outdiv_pll2[7:0]                                            03h
   (54h)
    R85     PLLCTL10       PLL Control 16                                         fbdivl_pll2[7:0]                                          1Ch
   (55h)
    R86     PLLCTL11       PLL Control 17                                                                      fbdivh_pll2[10:8]             02h
   (56h)
    R87     PLLCTL12       PLL Control 18                                          rz_pll2[1:0]                   cp_pll2[2:0]               1Ah
   (57h)
    R96     PLLCTL1B       PLL Control 27                               vcoi_pll2                vcoi_pll1                                   14h
   (60h)
    R97     PLLCTL1C       PLL Control 28                                                              pdb_pll2     pdb_pll1                 0Fh
   (61h)
 R119(77    TIMEBASE           Divider                                           TIMEBASE[7:0]                                               61h
     h)
R124(7C      DEVADR     I2C Device Address                                    ADDR[7:1]                                                     D2h
     h)
R125(7D       DEVIDL       Device IDLow        DID7      DID6       DID5        DID4        DID3         DID2         DID1       DID0        01h
     h)
R126(7E      DEVIDH        Device ID High     DID15     DID14      DID13       DID12       DID11        DID10         DID9       DID8        00h
     h)
 R127(7F      REVID       Device Revision     MAJ3      MAJ2       MAJ1        MAJ0        MNR3         MNR2         MNR1        MNR0        11h
     h)
 R128(80      RESET            Reset                  Writing 0x85 to this register resets all registers to their default state              00h
     h)
 R136(88  THERMSPKR2      Speaker Thermal    ForcePw                                    VolStatus[6:0]                                       08h
     h)                   Algorithm Status   d Status
 R137(89       COP3       Constant Output    HighDelt UNDER                                    COPAdj[5:0]                                   00h
     h)                     Power Status         a     VOLTAG
                                                           E
R138(8A    DACCRSTAT   DACCRAM_STATUS DACCR_                                                                                                 00h
     h)                                        Busy
R139(8B    HPDETSTAT    HP detect pin status HP_Dete                                                                                         00h
     h)                                         ct
R142(8E      PLLCTL0       PLL Control 0                                                                            PLL2LK PLL1LKk           00h
     h)
                                                                92                                                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                         TSCS25XX


TSCS25xx
Portable Consumer CODECs
 Register                                                                                                               Defaul
               Name           Remarks    Bit[7]    Bit[6]     Bit[5]   Bit[4]     Bit[3]    Bit[2]    Bit[1]  Bit[0]
  (D15:9)                                                                                                                 t
 R143(8F    PLLREFSEL       PLL Control                    PLL2_REF                                PLL1_REF               00h
    h)
R192(C0      GPIOCTL1    GPIO CONTROL                      GPIO1CFG GPIO0CFG                        GPIO1DIR GPIO0DIR     00h
    h)
R193(C1      GPIOCTL2    GPIO CONTROL                                                               GPIO1PU  GPIO0PU      00h
    h)
R195(C3   ADCPCMCTL1         ADC PCM            GAINCODE             GAINENAB BDELAYO      PCMFL     SLSYNC               00h
    h)                      CONTROL1
R196(C4   ADCPCMCTL2         ADC PCM             PCMMOM     PCMSOP         PCMDSSP                                        00h
    h)                      CONTROL2                 P
R197(C5    DACPCMCTL1        DAC PCM                                             BDELAYI   PCMFL     SLSYNC               00h
    h)                      CONTROL1
R198(C6    DACPCMCTL2        DAC PCM    PCMFO    PCMMIM      PCMSI          PCMDSS       PCMSIGNEX PCM13MO                00h
    h)                      CONTROL2     RMAT                                                 T        DE
R199(C7     DACMBCEN         Multi-Band                                                   MBCEN3     MBCEN2  MBCEN1       00h
    h)                      SELECTOR
R200(C8    DACMBCCTL         Multi-Band                    LVLMODE    WINSEL3 LVLMODE2    WINSEL2   LVLMODE  WINSEL1      00h
    h)                      SELECTOR                            3                                       1
R201(C9   DACMBCMUG1         Multi-Band                      PHASE                        MUGAIN                          00h
    h)                      SELECTOR
R202(CA   DACMBCTHR1     COMPRESSOR                                         THRESH                                        00h
    h)
R203(CB    DACMBCRAT1    COMPRESSOR                                                        RATIO                          00h
    h)
R204(CC   DACMBCATK1L    COMPRESSOR                                          TCATKL                                       00h
    h)
R205(CD   DACMBCATK1H    COMPRESSOR                                          TCATKH                                       00h
    h)
R206(CE   DACMBCREL1L    COMPRESSOR                                          TCRELL                                       00h
    h)
R207(CF   DACMBCREL1H    COMPRESSOR                                         TCRELH                                        00h
    h)
R208(D0   DACMBCMUG2         Multi-Band                      PHASE                        MUGAIN                          00h
    h)                     2SELECTOR
R209(D1   DACMBCTHR2    COMPRESSOR 2                                        THRESH                                        00h
    h)
R210(D2    DACMBCRAT2   COMPRESSOR 2                                                       RATIO                          00h
    h)
R211(D3   DACMBCATK2L   COMPRESSOR 2                                         TCATKL                                       00h
    h)
R212(D4   DACMBCATK2H   COMPRESSOR 2                                         TCATKH                                       00h
    h)
R213(D5   DACMBCREL2L   COMPRESSOR 2                                         TCRELL                                       00h
    h)
R214(D6   DACMBCREL2H   COMPRESSOR 2                                        TCRELH                                        00h
    h)
                                                          93                                                   V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                      TSCS25XX


TSCS25xx
Portable Consumer CODECs
 Register                                                                                                           Defaul
              Name           Remarks        Bit[7]    Bit[6]     Bit[5] Bit[4]     Bit[3]   Bit[2] Bit[1] Bit[0]
 (D15:9)                                                                                                              t
R215(D7 DACMBCMUG3          Multi-Band 3                        PHASE                     MUGAIN                      00h
   h)                       SELECTOR
R216(D8 DACMBCTHR3       COMPRESSOR 3                                        THRESH                                   00h
   h)
R217(D9 DACMBCRAT3       COMPRESSOR 3                                                      RATIO                      00h
   h)
R218(DA   DACMBCATK3L    COMPRESSOR 3                                         TCATKL                                  00h
   h)
R219(DB   DACMBCATK3H    COMPRESSOR 3                                         TCATKH                                  00h
   h)
R220(DC   DACMBCREL3L    COMPRESSOR 3                                         TCRELL                                  00h
   h)
R221(DD   DACMBCREL3H    COMPRESSOR 3                                        TCRELH                                   00h
   h)
                                                Table 120. Register Map
                      Note:
                    ‚Ä¢   Registers not described in this map should be considered ‚Äúreserved‚Äù.
                    ‚Ä¢   Numerous portions of the register map are compatible with popular codecs from other vendors.
                                                             94                                            V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                  TSCS25XX


TSCS25xx
Portable Consumer CODECs
10. PIN INFORMATION
   10.1. TSCS25A3 Pin Diagram
                                                      5,1
                                                      >/Eœ≠
                                                      Z/Eœ≠
                                                      Ws
                                                      W–Ω
                                                      WÕ≤
                                                      sÕ≤
                                                      s
                                                      ,WÕ∫>
                                                      +3B5
                                                      œ∞œ¨
                                                      œØœµ
                                                      œØœ¥
                                                      œØœ≥
                                                      œØœ≤
                                                      œØœ±
                                                      œØœ∞
                                                      œØœØ
                                                      œØœÆ
                                                      œØœ≠
                                >/EœÆ             œ≠                               œØœ¨   D//^
                                 s∆åƒûƒ®            œÆ                               œÆœµ   ,WÕ∫d
                               s              œØ                               œÆœ¥   Ws
                              &/>dœÆ             œ∞                               œÆœ≥   E
                              &/>dœ≠             œ±                               œÆœ≤   E
                                                              œ∞œ¨Õ≤Y&E
                             0&/.               œ≤                               œÆœ±   E
                                ≈∂Z^d             œ≥                               œÆœ∞   E
                                d^d             œ¥                               œÆœØ   E
                             yd>Õ∫/E             œµ                               œÆœÆ   'W/Kœ≠
                           yd>Õ∫Khd              œ≠œ¨                              œÆœ≠   'W/Kœ¨
                                                      œ≠œ≠
                                                      œ≠œÆ
                                                      œ≠œØ
                                                      œ≠œ∞
                                                      œ≠œ±
                                                      œ≠œ≤
                                                      œ≠œ≥
                                                      œ≠œ¥
                                                      œ≠œµ
                                                      œÆœ¨
                                                          /œÆÕ∫^
                                        œÆœ±Õ∫œ≠
                                                           /œÆÕ∫^>
                                                        Khd
                                                         ><
                                                        >Z><
                                                          s/K
                                                      sÕ∫KZ
                                                           /E
                                                        >Z><
                                                         ><
                                               Figure 32. 40QFN Pin Assignment
                                                              95                                V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                    TSCS25XX


TSCS25xx
Portable Consumer CODECs
    10.2. Pin Tables
             10.2.1.    Power Pins
                                                                                       Internal Pull-up
                Pin Name                   Pin Function                     I/O                            40 pin loc
                                                                                          Pull-down
                  PVDD                      Bias supply                  I(Power)           None               28
              DVDD_Core          DSP and other core logic+clocks         I(Power)           None               17
                 DVDDIO             Interface (I2S, I2C, GPIO)           I(Power)           None               16
                  AVDD                 Analog core supply                I(Power)           None              3,33
                 CPVDD                 Charge pump supply                I(Power)           None               37
                  CAP+                      Flying cap                 I/O(Power)           None               36
                  CAP-                      Flying cap                 I/O(Power)           None               35
                    V-         Negative Analog supply (Bypass cap)      O(Power)            None               34
                   VSS                         DAP                                          None
                                                    Table 121. Power Pins
    Total Pins: 9
             10.2.2.    Reference Pins
                                                                                        Internal Pull-up
                Pin Name                    Pin Function                      I/O                           40 Pin loc
                                                                                           Pull-down
                 MICBIAS           2.5V 1.5 mA microphone bias           O(Analog)            None              30
                  AFILT1                ADC input filter cap              I(Analog)           None               5
                  AFILT2                ADC input filter cap              I(Analog)           None               4
                   Vref            VREF reference pin (bypass)            I(Analog)           None              2
                                                 Table 122. Reference Pins
    Total Pins: 4
             10.2.3. Analog Input Pins
                                                                                           Internal Pull-up    40 Pin loc
                Pin Name                      Pin Function                       I/O
                                                                                              Pull-down
                   LIN1                        Left Input #1                 I(Analog)           None              39
                   RIN1                       Right Input #1                 I(Analog)           None              38
                   LIN2                        Left Input #2                 I(Analog)           None               1
                   RIN2                       Right Input #2                 I(Analog)           None              40
                                                Table 123. Analog Input Pins
    Total Pins: 4
                                                               96                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                           TSCS25XX


TSCS25xx
Portable Consumer CODECs
             10.2.4. Analog Output Pins
                                                                                       Internal Pull-up
                 Pin Name                    Pin Function                      I/O                       40 Pin loc
                                                                                          Pull-down
                    HP_L                  Headphone output                O(Analog)          None            32
                    HP_R                  Headphone output                O(Analog)          None            31
                                             Table 124. Analog Output Pins
    Total Pins: 2
             10.2.5.    Data and Control Pins
                                                                                        Internal Pull-up
                  Pin Name                   Pin Function                       I/O                      40 Pin loc
                                                                                           Pull-down
                    GPIO1                 General purpose I/O                   I/O           none           22
                    GPIO0                 General purpose I/O                   I/O           none           21
                    nRST                         Reset                      I(Digital)        none            7
                                                2S
                 ADCBCLK                  ADC I     shift clock           I/O(Digital)     Pull-Down         14
                ADCLRCLK                 ADC I2S framing clock            I/O(Digital)     Pull-Down         15
                 ADCDOUT                  ADC I2S output data              O(Digital)      Pull-Down         13
                 DACBCLK                   DAC I2S shift clock            I/O(Digital)     Pull-Down         20
                                               2S
                DACLRCLK                 DAC I    framing clock           I/O(Digital)     Pull-Down         19
                   DACDIN                  DAC I2S input data               I(Digital)     Pull-Down         18
                  I2C_SCL                  SCL I2C shift clock              I(Digital)       Pull-Up         12
                  I2C_SDA                  SDA I2C shift data               I(Digital)       Pull-Up         11
                  HP_DET               Headphone jack detection             I(Digital)       Pull-Up         29
                     P_8                   Reserved test pin               I(Analog)          None            8
                                            Table 125. Data and Control Pins
    Total Pins: 13
             10.2.6.    PLL Pins
                                                                                       Internal Pull-up
                 Pin Name                    Pin Function                      I/O                       40 Pin loc
                                                                                           Pull-down
                   MCLK2                     MASTER CLK                      I(CLK)          NONE             6
                                                   Table 126. PLL Pins
    Total Pins: 1
             10.2.7.    No Connetion Pins
                              Pin Name                                 40 Pin loc
                                 NC                               9,10,23,24,25,26,27
                                                   Table 127. PLL Pins
    Total Pins: 7
                                                               97                                               V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                     TSCS25XX


TSCS25xx
Portable Consumer CODECs
11. PACKAGE DRAWINGS
    11.1. 40QFN Package Outline and Package Dimensions
                                                                                                                                                           5(9
                 PP;PP4)132'                                                                                                                       
                 3$&.$*(287/,1('5$:,1*
                                                     32',1%277209,(:
                                                             
                                                    '$36,=([PP
                                                                                       
                                                                                                          
                                                                        KÕòœØœ±
                                                                                                                          
                                                             
                                                                                                          
                         
                                                                                                                     
                                                                                      
                                                                               
                                                    32',16,'(9,(:
                                                                                                                   
                                                                                              7HPSR6HPLFRQGXFWRU,QF
                                                                                                  7HPSR6HPLFRQGXFWRU,QF
                                                                                                  10R3DF([ZD\6XLWH$XVWLQ7;
                                                                               3$&.$*(                /4)1[PP
                                                                                                       /HDGSLWFKPP
                                  7HPSR&RQILGHQWLDO                           '2&)250$7-$1         6&$/(PP                         6+((7  2I 
                                           Figure 33. 40QFN Package Diagram
                                                                  98                                                                                            V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                                     TSCS25XX


TSCS25xx
Portable Consumer CODECs
    11.2. Pb Free Process- Package Classification Reflow Temperatures
                Package Thickness             Volume mm3 <350       Volume mm3 350 - 2000         Volume mm3 >2000
                       <1.6mm                    260 + 0 oC*              260 + 0 oC*                  260 + 0 oC*
                                                         o                        o
                  1.6mm - 2.5mm                  260 + 0 C*               250 + 0 C*                   245 + 0 oC*
                    > or = 2.5mm                 250 + 0 oC*              245 + 0 oC*                  245 + 0 oC*
           *Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated
           classification temperature (this means Peak reflow temperature +0 oC. For example 260 oC+0 oC) at the rated
                                                             MSL level.
                                                 Table 128. Reflow Temperatures
                        Note: TSI‚Äôs package thicknesses are <2.5mm and <350 mm3, so 260 applies in every case.
                                                                 99                                                     V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                             TSCS25XX


TSCS25xx
Portable Consumer CODECs
12.APPLICATION INFORMATION
                    For application information, please see reference designs and application notes available on
                    www.temposemi.com.
                                                         100                                        V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                         TSCS25XX


TSCS25xx
Portable Consumer CODECs
13. ORDERING INFORMATION
              TSCS25A3X1NDGXyyX                 Analog Microphone in 40 QFN package
                    Please contact an TSI Sales Representative with your clock requirements for factory programming.
                    This programming will determine the orderable part number for the TSCS25xx.
                                                          101                                            V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                              TSCS25XX


TSCS25xx
Portable Consumer CODECs
14. DISCLAIMER
While the information presented herein has been checked for both accuracy and reliability, manufacturer assumes no responsibility for either its use or
for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied.
This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature range, high
reliability, or other extraordinary environmental requirements, are not recommended without additional processing by manufacturer. Manufacturer
reserves the right to change any circuitry or specifications without notice. Manufacturer does not authorize or warrant any product for use in life support
devices or critical medical instruments
                                                                              102                                                             V1.1 4/19/2017
¬©2017 TEMPO SEMICONDCUTOR, INC.                                                                                                                   TSCS25XX


TSCS25xx
Portable Consumer CODECs
 15. DOCUMENT REVISION HISTORY
   Revision                          Date     Description of Change
      0.5                          Feb 2016   Initial release
      0.6                          Feb 2016   Updated table and PLL‚Äôs
      0.7                          Nov 2016   Updated diagrams
      0.8                          Jan 2017   removed confidential and preliminary
      0.9                          Jan 2017   corrected SNR information
      1.0                          April 2017 Corrected Treble and Bass Diagram and Output Power corrections
      1.1                          April2017  Format changed
                                 ¬Æ
       Tempo Semiconductor, Inc.
https://www.temposemi.com
8627 N. MoPac Expwy, Suite 130
Austin, Texas 78759
DISCLAIMER Tempo Semiconductor, Inc. (TSI) and its subsidiaries reserve the right to modify the products and/or specifications described
herein at any time and at TSI‚Äôs sole discretion. All information in this document, including descriptions of product features and performance,
is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in
the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained
herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of
TSI‚Äôs products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of
others. This document is presented only as a guide and does not convey any license under intellectual property rights of TSI or any third
parties.
TSI‚Äôs products are not intended for use in life support systems or similar devices where the failure or malfunction of an TSI product can be
reasonably expected to significantly affect the health or safety of users. Anyone using an TSI product in such a manner does so at their own
risk, absent an express, written agreement by TSI.
Tempo Semiconductor, TSI and the TSI logo are registered trademarks of TSI. Bluetooth is a registered trademark of Bluetooth SIG. Other
trademarks and service marks used herein, including protected names, logos and designs, are the property of TSI or their respective third
party owners.
Copyright 2017. All rights reserved.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Tempo Semiconductor:
 TSCS25A3X1NDGXZAX TSCS25A3X1NDGXZAX8
