#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Dec  5 12:07:44 2021
# Process ID: 31456
# Current directory: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12164 C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.xpr
# Log file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/vivado.log
# Journal file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
update_files -from_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/Nexys4DDR_Master.xdc}} -to_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc' with file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/Nexys4DDR_Master.xdc'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/Nexys4DDR_Master.xdc' to 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/Nexys4DDR_Master.xdc
INFO: [filemgmt 20-762] Replacing file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc' with file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/Nexys4DDR_Master.xdc'.
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/Nexys4DDR_Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/Nexys4DDR_Master.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_1/Nexys4DDR_Master.xdc}}
add_files -fileset constrs_2 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_2/Nexys4DDR_Master.xdc}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Dec  5 12:14:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Dec  5 12:14:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Dec  5 12:15:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.957 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1946.742 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1946.742 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1946.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2085.590 ; gain = 951.094
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_run [get_runs synth_2]
set_property constrset constrs_1 [get_runs synth_2]
set_property constrset constrs_1 [get_runs impl_2]
set_property top TBA_Block_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property constrset constrs_2 [get_runs synth_2]
set_property constrset constrs_2 [get_runs impl_2]
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/synth_2

launch_runs synth_2 -jobs 16
[Sun Dec  5 12:23:47 2021] Launched synth_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/synth_2/runme.log
launch_runs impl_2 -jobs 16
[Sun Dec  5 12:24:26 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 16
[Sun Dec  5 12:28:12 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/synth_2

launch_runs synth_2 -jobs 16
[Sun Dec  5 12:33:03 2021] Launched synth_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/synth_2/runme.log
launch_runs impl_2 -jobs 16
[Sun Dec  5 12:33:57 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 16
[Sun Dec  5 12:34:54 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.runs/impl_2/runme.log
close_design
open_run impl_2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.008 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2121.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2121.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2121.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_run [get_runs impl_1]
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.059 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2259.652 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2259.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2259.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
current_design impl_2
current_design impl_1
current_design impl_2
archive_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder.xpr.zip} -temp_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO} -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_'.
WARNING: [IP_Flow 19-3571] IP 'FA_Block_inst_0_HA_source_0_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'FA_Block_inst_0_HA_source_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'FA_Block_inst_0_HA_source_2_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'synth_2'
INFO: [Coretcl 2-1213] Including run results for 'FA_Block_inst_0_HA_source_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FA_Block_inst_0_HA_source_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'FA_Block_inst_0_HA_source_2_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'TBA_Block_HA_source_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-133] re-setting run 'FA_Block_inst_0_HA_source_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'FA_Block_inst_0_HA_source_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'FA_Block_inst_0_HA_source_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'TBA_Block_HA_source_0_0_impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/ip/FA_Block_inst_0_HA_source_0_0/FA_Block_inst_0_HA_source_0_0_sim_netlist.v
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
close_design
close_design
archive_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder.xpr.zip} -temp_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO} -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO' for archiving project
WARNING: [Coretcl 2-1222] Failed to remove the temporary archive dir. Please check directory permissions (C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_)
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_'.
ERROR: [Common 17-53] User Exception: Project already exists on disk, please use '-force' option to overwrite: 
     C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_/project_3_2BitAdder.gen
ERROR: [Common 17-70] Application Exception: Unrecognized project type in HAPRMgr::closeProject
archive_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdderArchive.xpr.zip} -temp_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO} -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO' for archiving project
WARNING: [Coretcl 2-1222] Failed to remove the temporary archive dir. Please check directory permissions (C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_)
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_'.
ERROR: [Common 17-53] User Exception: Project already exists on disk, please use '-force' option to overwrite: 
     C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_/project_3_2BitAdder.gen
ERROR: [Common 17-70] Application Exception: Unrecognized project type in HAPRMgr::closeProject
archive_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder.xpr.zip} -temp_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO} -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO' for archiving project
WARNING: [Coretcl 2-1222] Failed to remove the temporary archive dir. Please check directory permissions (C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_)
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_'.
ERROR: [Common 17-53] User Exception: Project already exists on disk, please use '-force' option to overwrite: 
     C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/.Xil/Vivado-31456-LAPTOP-1AC7T8FO/PrjAr/_X_/project_3_2BitAdder.gen
ERROR: [Common 17-70] Application Exception: Unrecognized project type in HAPRMgr::closeProject
close_project
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.xpr}
ERROR: [Coretcl 2-101] Project 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.xpr' is already open.
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.xpr}
ERROR: [Coretcl 2-101] Project 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.xpr' is already open.
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.xpr}
ERROR: [Coretcl 2-101] Project 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.xpr' is already open.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  5 13:23:10 2021...
