!_TAG_EXTRA_DESCRIPTION	anonymous	/Include tags for non-named objects like lambda/
!_TAG_EXTRA_DESCRIPTION	fileScope	/Include tags of file scope/
!_TAG_EXTRA_DESCRIPTION	pseudo	/Include pseudo tags/
!_TAG_EXTRA_DESCRIPTION	subparser	/Include tags generated by subparsers/
!_TAG_FIELD_DESCRIPTION	epoch	/the last modified time of the input file (only for F\/file kind tag)/
!_TAG_FIELD_DESCRIPTION	file	/File-restricted scoping/
!_TAG_FIELD_DESCRIPTION	input	/input file/
!_TAG_FIELD_DESCRIPTION	name	/tag name/
!_TAG_FIELD_DESCRIPTION	pattern	/pattern/
!_TAG_FIELD_DESCRIPTION	typeref	/Type and name of a variable or typedef/
!_TAG_FIELD_DESCRIPTION!C++	name	/aliased names/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_KIND_DESCRIPTION!C	d,macro	/macro definitions/
!_TAG_KIND_DESCRIPTION!C	e,enumerator	/enumerators (values inside an enumeration)/
!_TAG_KIND_DESCRIPTION!C	f,function	/function definitions/
!_TAG_KIND_DESCRIPTION!C	g,enum	/enumeration names/
!_TAG_KIND_DESCRIPTION!C	h,header	/included header files/
!_TAG_KIND_DESCRIPTION!C	m,member	/struct, and union members/
!_TAG_KIND_DESCRIPTION!C	s,struct	/structure names/
!_TAG_KIND_DESCRIPTION!C	t,typedef	/typedefs/
!_TAG_KIND_DESCRIPTION!C	u,union	/union names/
!_TAG_KIND_DESCRIPTION!C	v,variable	/variable definitions/
!_TAG_KIND_DESCRIPTION!C++	c,class	/classes/
!_TAG_KIND_DESCRIPTION!C++	d,macro	/macro definitions/
!_TAG_KIND_DESCRIPTION!C++	e,enumerator	/enumerators (values inside an enumeration)/
!_TAG_KIND_DESCRIPTION!C++	f,function	/function definitions/
!_TAG_KIND_DESCRIPTION!C++	g,enum	/enumeration names/
!_TAG_KIND_DESCRIPTION!C++	h,header	/included header files/
!_TAG_KIND_DESCRIPTION!C++	m,member	/class, struct, and union members/
!_TAG_KIND_DESCRIPTION!C++	n,namespace	/namespaces/
!_TAG_KIND_DESCRIPTION!C++	s,struct	/structure names/
!_TAG_KIND_DESCRIPTION!C++	t,typedef	/typedefs/
!_TAG_KIND_DESCRIPTION!C++	u,union	/union names/
!_TAG_KIND_DESCRIPTION!C++	v,variable	/variable definitions/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_OUTPUT_VERSION	0.0	/current.age/
!_TAG_PARSER_VERSION!C	1.1	/current.age/
!_TAG_PARSER_VERSION!C++	1.1	/current.age/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/arnurkabdylkak/litexSDController/baremetal/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	6.1.0	//
!_TAG_ROLE_DESCRIPTION!C!function	foreigndecl	/declared in foreign languages/
!_TAG_ROLE_DESCRIPTION!C!header	local	/local header/
!_TAG_ROLE_DESCRIPTION!C!header	system	/system header/
!_TAG_ROLE_DESCRIPTION!C!macro	undef	/undefined/
!_TAG_ROLE_DESCRIPTION!C!struct	foreigndecl	/declared in foreign languages/
!_TAG_ROLE_DESCRIPTION!C++!header	local	/local header/
!_TAG_ROLE_DESCRIPTION!C++!header	system	/system header/
!_TAG_ROLE_DESCRIPTION!C++!macro	undef	/undefined/
ALIGN	cyw55500_regs.h	/^#define ALIGN(/;"	d
ARRAY_SIZE	cyw55500_regs.h	/^#define ARRAY_SIZE(/;"	d
BCDC_FLAG2_IF_MASK	cyw55500_regs.h	/^#define BCDC_FLAG2_IF_MASK /;"	d
BCDC_FLAG_SUM_GOOD	cyw55500_regs.h	/^#define BCDC_FLAG_SUM_GOOD /;"	d
BCDC_FLAG_SUM_NEEDED	cyw55500_regs.h	/^#define BCDC_FLAG_SUM_NEEDED /;"	d
BCDC_FLAG_VER_MASK	cyw55500_regs.h	/^#define BCDC_FLAG_VER_MASK /;"	d
BCDC_FLAG_VER_SHIFT	cyw55500_regs.h	/^#define BCDC_FLAG_VER_SHIFT /;"	d
BCDC_HEADER_LEN	cyw55500_regs.h	/^#define BCDC_HEADER_LEN /;"	d
BCDC_HEADER_SIZE	cyw55500_sdio.h	/^#define BCDC_HEADER_SIZE /;"	d
BCDC_PROTO_VER	cyw55500_regs.h	/^#define BCDC_PROTO_VER /;"	d
BCMA_CORE_80211	cyw55500_regs.h	/^#define BCMA_CORE_80211 /;"	d
BCMA_CORE_ARM_CR4	cyw55500_regs.h	/^#define BCMA_CORE_ARM_CR4 /;"	d
BCMA_CORE_CHIPCOMMON	cyw55500_regs.h	/^#define BCMA_CORE_CHIPCOMMON /;"	d
BCMA_CORE_GCI	cyw55500_regs.h	/^#define BCMA_CORE_GCI /;"	d
BCMA_CORE_PMU	cyw55500_regs.h	/^#define BCMA_CORE_PMU /;"	d
BCMA_CORE_SDIO_DEV	cyw55500_regs.h	/^#define BCMA_CORE_SDIO_DEV /;"	d
BCMA_CORE_SIZE	cyw55500_regs.h	/^#define BCMA_CORE_SIZE /;"	d
BCMA_CORE_SYS_MEM	cyw55500_regs.h	/^#define BCMA_CORE_SYS_MEM /;"	d
BIT	cyw55500_regs.h	/^#define BIT(/;"	d
BRCMF_SDIO_REG_D2H_MSG_0	cyw55500_regs.h	/^#define BRCMF_SDIO_REG_D2H_MSG_0 /;"	d
BRCMF_SDIO_REG_DAR_D2H_MSG_0	cyw55500_regs.h	/^#define BRCMF_SDIO_REG_DAR_D2H_MSG_0 /;"	d
BRCMF_SDIO_REG_DAR_H2D_MSG_0	cyw55500_regs.h	/^#define BRCMF_SDIO_REG_DAR_H2D_MSG_0 /;"	d
BRCMF_SDIO_REG_H2D_MSG_0	cyw55500_regs.h	/^#define BRCMF_SDIO_REG_H2D_MSG_0 /;"	d
BRCM_CARDCAP_CHIPID_PRESENT	cyw55500_regs.h	/^#define BRCM_CARDCAP_CHIPID_PRESENT /;"	d
BRCM_CARDCAP_CMD14_EXT	cyw55500_regs.h	/^#define BRCM_CARDCAP_CMD14_EXT /;"	d
BRCM_CARDCAP_CMD14_SUPPORT	cyw55500_regs.h	/^#define BRCM_CARDCAP_CMD14_SUPPORT /;"	d
BRCM_CARDCAP_CMD_NODEC	cyw55500_regs.h	/^#define BRCM_CARDCAP_CMD_NODEC /;"	d
BRCM_CARDCAP_SECURE_MODE	cyw55500_regs.h	/^#define BRCM_CARDCAP_SECURE_MODE /;"	d
BRCM_CARDCTRL_BTRESET	cyw55500_regs.h	/^#define BRCM_CARDCTRL_BTRESET /;"	d
BRCM_CARDCTRL_WLANRESET	cyw55500_regs.h	/^#define BRCM_CARDCTRL_WLANRESET /;"	d
BRCM_SEPINT_ACT_HI	cyw55500_regs.h	/^#define BRCM_SEPINT_ACT_HI /;"	d
BRCM_SEPINT_MASK	cyw55500_regs.h	/^#define BRCM_SEPINT_MASK /;"	d
BRCM_SEPINT_OE	cyw55500_regs.h	/^#define BRCM_SEPINT_OE /;"	d
CCCR_BUS_IF_CTRL	cyw55500_regs.h	/^#define CCCR_BUS_IF_CTRL /;"	d
CCCR_BUS_SUSPEND	cyw55500_regs.h	/^#define CCCR_BUS_SUSPEND /;"	d
CCCR_CARD_CAPS	cyw55500_regs.h	/^#define CCCR_CARD_CAPS /;"	d
CCCR_CIS_PTR	cyw55500_regs.h	/^#define CCCR_CIS_PTR /;"	d
CCCR_DRIVE_STRENGTH	cyw55500_regs.h	/^#define CCCR_DRIVE_STRENGTH /;"	d
CCCR_EXEC_FLAGS	cyw55500_regs.h	/^#define CCCR_EXEC_FLAGS /;"	d
CCCR_FN0_BLKSIZE	cyw55500_regs.h	/^#define CCCR_FN0_BLKSIZE /;"	d
CCCR_FUNC_SELECT	cyw55500_regs.h	/^#define CCCR_FUNC_SELECT /;"	d
CCCR_HS_SPEED	cyw55500_regs.h	/^#define CCCR_HS_SPEED /;"	d
CCCR_IEN_FUNC0	cyw55500_regs.h	/^#define CCCR_IEN_FUNC0 /;"	d
CCCR_IEN_FUNC1	cyw55500_regs.h	/^#define CCCR_IEN_FUNC1 /;"	d
CCCR_IEN_FUNC2	cyw55500_regs.h	/^#define CCCR_IEN_FUNC2 /;"	d
CCCR_INT_ENABLE	cyw55500_regs.h	/^#define CCCR_INT_ENABLE /;"	d
CCCR_INT_EXT	cyw55500_regs.h	/^#define CCCR_INT_EXT /;"	d
CCCR_INT_PENDING	cyw55500_regs.h	/^#define CCCR_INT_PENDING /;"	d
CCCR_IO_ABORT	cyw55500_regs.h	/^#define CCCR_IO_ABORT /;"	d
CCCR_IO_ENABLE	cyw55500_regs.h	/^#define CCCR_IO_ENABLE /;"	d
CCCR_IO_READY	cyw55500_regs.h	/^#define CCCR_IO_READY /;"	d
CCCR_POWER_CTRL	cyw55500_regs.h	/^#define CCCR_POWER_CTRL /;"	d
CCCR_READY_FLAGS	cyw55500_regs.h	/^#define CCCR_READY_FLAGS /;"	d
CCCR_SDIO_REVISION	cyw55500_regs.h	/^#define CCCR_SDIO_REVISION /;"	d
CCCR_SD_SPEC	cyw55500_regs.h	/^#define CCCR_SD_SPEC /;"	d
CCCR_UHS_SUPPORT	cyw55500_regs.h	/^#define CCCR_UHS_SUPPORT /;"	d
CC_BIST	cyw55500_regs.h	/^#define CC_BIST /;"	d
CC_CAPABILITIES	cyw55500_regs.h	/^#define CC_CAPABILITIES /;"	d
CC_CAPABILITIES_EXT	cyw55500_regs.h	/^#define CC_CAPABILITIES_EXT /;"	d
CC_CAP_PMU	cyw55500_regs.h	/^#define CC_CAP_PMU /;"	d
CC_CAP_SROM	cyw55500_regs.h	/^#define CC_CAP_SROM /;"	d
CC_CHIPCONTROL	cyw55500_regs.h	/^#define CC_CHIPCONTROL /;"	d
CC_CHIPID	cyw55500_regs.h	/^#define CC_CHIPID /;"	d
CC_CHIPSTATUS	cyw55500_regs.h	/^#define CC_CHIPSTATUS /;"	d
CC_CLKDIV	cyw55500_regs.h	/^#define CC_CLKDIV /;"	d
CC_CLK_CTL_ST	cyw55500_regs.h	/^#define CC_CLK_CTL_ST /;"	d
CC_CORECONTROL	cyw55500_regs.h	/^#define CC_CORECONTROL /;"	d
CC_EROMPTR	cyw55500_regs.h	/^#define CC_EROMPTR /;"	d
CC_GPIOCONTROL	cyw55500_regs.h	/^#define CC_GPIOCONTROL /;"	d
CC_GPIOIN	cyw55500_regs.h	/^#define CC_GPIOIN /;"	d
CC_GPIOOUT	cyw55500_regs.h	/^#define CC_GPIOOUT /;"	d
CC_GPIOOUTEN	cyw55500_regs.h	/^#define CC_GPIOOUTEN /;"	d
CC_GPIOPULLDOWN	cyw55500_regs.h	/^#define CC_GPIOPULLDOWN /;"	d
CC_GPIOPULLUP	cyw55500_regs.h	/^#define CC_GPIOPULLUP /;"	d
CC_INTMASK	cyw55500_regs.h	/^#define CC_INTMASK /;"	d
CC_INTSTATUS	cyw55500_regs.h	/^#define CC_INTSTATUS /;"	d
CC_OTPCONTROL	cyw55500_regs.h	/^#define CC_OTPCONTROL /;"	d
CC_OTPLAYOUT	cyw55500_regs.h	/^#define CC_OTPLAYOUT /;"	d
CC_OTPPROG	cyw55500_regs.h	/^#define CC_OTPPROG /;"	d
CC_OTPSTATUS	cyw55500_regs.h	/^#define CC_OTPSTATUS /;"	d
CC_WATCHDOG	cyw55500_regs.h	/^#define CC_WATCHDOG /;"	d
CM3_SOCRAM_WRITE_END	cyw55500_regs.h	/^#define CM3_SOCRAM_WRITE_END /;"	d
CMD0_GO_IDLE	sdio_litex.h	/^#define CMD0_GO_IDLE /;"	d
CMD3_SEND_RCA	sdio_litex.h	/^#define CMD3_SEND_RCA /;"	d
CMD52_IO_RW_DIRECT	sdio_litex.h	/^#define CMD52_IO_RW_DIRECT /;"	d
CMD53_IO_RW_EXTENDED	sdio_litex.h	/^#define CMD53_IO_RW_EXTENDED /;"	d
CMD5_IO_SEND_OP_COND	sdio_litex.h	/^#define CMD5_IO_SEND_OP_COND /;"	d
CMD7_SELECT_CARD	sdio_litex.h	/^#define CMD7_SELECT_CARD /;"	d
CYW55500_A1_TCAM_SIZE	cyw55500_regs.h	/^#define CYW55500_A1_TCAM_SIZE /;"	d
CYW55500_A1_TRXHDR_SIZE	cyw55500_regs.h	/^#define CYW55500_A1_TRXHDR_SIZE /;"	d
CYW55500_CHIP_ID	cyw55500_regs.h	/^#define CYW55500_CHIP_ID /;"	d
CYW55500_CHIP_ID_MASK	cyw55500_regs.h	/^#define CYW55500_CHIP_ID_MASK /;"	d
CYW55500_CHIP_REV_MASK	cyw55500_regs.h	/^#define CYW55500_CHIP_REV_MASK /;"	d
CYW55500_CHIP_REV_SHIFT	cyw55500_regs.h	/^#define CYW55500_CHIP_REV_SHIFT /;"	d
CYW55500_F2_WATERMARK	cyw55500_regs.h	/^#define CYW55500_F2_WATERMARK /;"	d
CYW55500_FW_PATH	cyw55500_sdio.h	/^#define CYW55500_FW_PATH /;"	d
CYW55500_MES_WATERMARK	cyw55500_regs.h	/^#define CYW55500_MES_WATERMARK /;"	d
CYW55500_NVRAM_PATH	cyw55500_sdio.h	/^#define CYW55500_NVRAM_PATH /;"	d
CYW55500_RAM_START	cyw55500_regs.h	/^#define CYW55500_RAM_START /;"	d
CYW55500_REGS_H	cyw55500_regs.h	/^#define CYW55500_REGS_H$/;"	d
CYW55500_SDIO_H	cyw55500_sdio.h	/^#define CYW55500_SDIO_H$/;"	d
CYW55500_TCAM_SIZE	cyw55500_regs.h	/^#define CYW55500_TCAM_SIZE /;"	d
CYW55500_TRXHDR_SIZE	cyw55500_regs.h	/^#define CYW55500_TRXHDR_SIZE /;"	d
CYW_DEBUG	cyw55500_sdio.c	/^#define CYW_DEBUG /;"	d	file:
CYW_ERROR	cyw55500_sdio.h	/^    CYW_ERROR = -1,$/;"	e	enum:__anon01291e7b0103
CYW_ERR_BUSY	cyw55500_sdio.h	/^    CYW_ERR_BUSY = -5,$/;"	e	enum:__anon01291e7b0103
CYW_ERR_FW	cyw55500_sdio.h	/^    CYW_ERR_FW = -7,$/;"	e	enum:__anon01291e7b0103
CYW_ERR_INVALID	cyw55500_sdio.h	/^    CYW_ERR_INVALID = -3,$/;"	e	enum:__anon01291e7b0103
CYW_ERR_IO	cyw55500_sdio.h	/^    CYW_ERR_IO = -6,$/;"	e	enum:__anon01291e7b0103
CYW_ERR_NOMEM	cyw55500_sdio.h	/^    CYW_ERR_NOMEM = -4,$/;"	e	enum:__anon01291e7b0103
CYW_ERR_NOT_READY	cyw55500_sdio.h	/^    CYW_ERR_NOT_READY = -8,$/;"	e	enum:__anon01291e7b0103
CYW_ERR_TIMEOUT	cyw55500_sdio.h	/^    CYW_ERR_TIMEOUT = -2,$/;"	e	enum:__anon01291e7b0103
CYW_OK	cyw55500_sdio.h	/^    CYW_OK = 0,$/;"	e	enum:__anon01291e7b0103
CYW_STATE_ERROR	cyw55500_sdio.h	/^    CYW_STATE_ERROR,$/;"	e	enum:__anon01291e7b0203
CYW_STATE_FW_LOADING	cyw55500_sdio.h	/^    CYW_STATE_FW_LOADING,$/;"	e	enum:__anon01291e7b0203
CYW_STATE_FW_READY	cyw55500_sdio.h	/^    CYW_STATE_FW_READY,$/;"	e	enum:__anon01291e7b0203
CYW_STATE_INIT	cyw55500_sdio.h	/^    CYW_STATE_INIT,$/;"	e	enum:__anon01291e7b0203
CYW_STATE_OFF	cyw55500_sdio.h	/^    CYW_STATE_OFF = 0,$/;"	e	enum:__anon01291e7b0203
CYW_STATE_UP	cyw55500_sdio.h	/^    CYW_STATE_UP,$/;"	e	enum:__anon01291e7b0203
D11_AXI_BASE_ADDR	cyw55500_regs.h	/^#define D11_AXI_BASE_ADDR /;"	d
D11_BASE_ADDR	cyw55500_regs.h	/^#define D11_BASE_ADDR /;"	d
D11_MACCONTROL	cyw55500_regs.h	/^#define D11_MACCONTROL /;"	d
D11_MACCONTROL_WAKE	cyw55500_regs.h	/^#define D11_MACCONTROL_WAKE /;"	d
D11_SHM_BASE_ADDR	cyw55500_regs.h	/^#define D11_SHM_BASE_ADDR /;"	d
DBG	cyw55500_sdio.c	/^#define DBG(/;"	d	file:
ERR	cyw55500_sdio.c	/^#define ERR(/;"	d	file:
ERR	cyw55500_sdio.c	/^#define ERR(fmt, ...)   printf("[CYW ERR]/;"	d	file:
HMB_DATA_DEVREADY	cyw55500_regs.h	/^#define HMB_DATA_DEVREADY /;"	d
HMB_DATA_FC	cyw55500_regs.h	/^#define HMB_DATA_FC /;"	d
HMB_DATA_FCDATA_MASK	cyw55500_regs.h	/^#define HMB_DATA_FCDATA_MASK /;"	d
HMB_DATA_FCDATA_SHIFT	cyw55500_regs.h	/^#define HMB_DATA_FCDATA_SHIFT /;"	d
HMB_DATA_FWHALT	cyw55500_regs.h	/^#define HMB_DATA_FWHALT /;"	d
HMB_DATA_FWREADY	cyw55500_regs.h	/^#define HMB_DATA_FWREADY /;"	d
HMB_DATA_NAKHANDLED	cyw55500_regs.h	/^#define HMB_DATA_NAKHANDLED /;"	d
HMB_DATA_VERSION_MASK	cyw55500_regs.h	/^#define HMB_DATA_VERSION_MASK /;"	d
HMB_DATA_VERSION_SHIFT	cyw55500_regs.h	/^#define HMB_DATA_VERSION_SHIFT /;"	d
I_HMB_FC_CHANGE	cyw55500_regs.h	/^#define I_HMB_FC_CHANGE /;"	d
I_HMB_FRAME_IND	cyw55500_regs.h	/^#define I_HMB_FRAME_IND /;"	d
I_HMB_HOST_INT	cyw55500_regs.h	/^#define I_HMB_HOST_INT /;"	d
I_HMB_SW_MASK	cyw55500_regs.h	/^#define I_HMB_SW_MASK /;"	d
I_SMB_SW_MASK	cyw55500_regs.h	/^#define I_SMB_SW_MASK /;"	d
NVRAM_DL_ADDR	cyw55500_regs.h	/^#define NVRAM_DL_ADDR /;"	d
PCAP_RC_MASK	cyw55500_regs.h	/^#define PCAP_RC_MASK /;"	d
PCAP_RC_SHIFT	cyw55500_regs.h	/^#define PCAP_RC_SHIFT /;"	d
PCAP_REV_MASK	cyw55500_regs.h	/^#define PCAP_REV_MASK /;"	d
PMU_BASE_OFFSET	cyw55500_regs.h	/^#define PMU_BASE_OFFSET /;"	d
PMU_CAPABILITIES	cyw55500_regs.h	/^#define PMU_CAPABILITIES /;"	d
PMU_CAPABILITIES_EXT	cyw55500_regs.h	/^#define PMU_CAPABILITIES_EXT /;"	d
PMU_CHIPCONTROL_ADDR	cyw55500_regs.h	/^#define PMU_CHIPCONTROL_ADDR /;"	d
PMU_CHIPCONTROL_DATA	cyw55500_regs.h	/^#define PMU_CHIPCONTROL_DATA /;"	d
PMU_CLKSTRETCH	cyw55500_regs.h	/^#define PMU_CLKSTRETCH /;"	d
PMU_CONTROL	cyw55500_regs.h	/^#define PMU_CONTROL /;"	d
PMU_GPIOENABLE	cyw55500_regs.h	/^#define PMU_GPIOENABLE /;"	d
PMU_GPIOSEL	cyw55500_regs.h	/^#define PMU_GPIOSEL /;"	d
PMU_MAX_RES_MASK	cyw55500_regs.h	/^#define PMU_MAX_RES_MASK /;"	d
PMU_MIN_RES_MASK	cyw55500_regs.h	/^#define PMU_MIN_RES_MASK /;"	d
PMU_PLLCONTROL_ADDR	cyw55500_regs.h	/^#define PMU_PLLCONTROL_ADDR /;"	d
PMU_PLLCONTROL_DATA	cyw55500_regs.h	/^#define PMU_PLLCONTROL_DATA /;"	d
PMU_REGCONTROL_ADDR	cyw55500_regs.h	/^#define PMU_REGCONTROL_ADDR /;"	d
PMU_REGCONTROL_DATA	cyw55500_regs.h	/^#define PMU_REGCONTROL_DATA /;"	d
PMU_RES_DEP_MASK	cyw55500_regs.h	/^#define PMU_RES_DEP_MASK /;"	d
PMU_RES_PENDING	cyw55500_regs.h	/^#define PMU_RES_PENDING /;"	d
PMU_RES_REQ_MASK	cyw55500_regs.h	/^#define PMU_RES_REQ_MASK /;"	d
PMU_RES_REQ_TIMER	cyw55500_regs.h	/^#define PMU_RES_REQ_TIMER /;"	d
PMU_RES_REQ_TIMER_SEL	cyw55500_regs.h	/^#define PMU_RES_REQ_TIMER_SEL /;"	d
PMU_RES_STATE	cyw55500_regs.h	/^#define PMU_RES_STATE /;"	d
PMU_RES_TABLE_SEL	cyw55500_regs.h	/^#define PMU_RES_TABLE_SEL /;"	d
PMU_RES_TIMER	cyw55500_regs.h	/^#define PMU_RES_TIMER /;"	d
PMU_RES_UPDN_TIMER	cyw55500_regs.h	/^#define PMU_RES_UPDN_TIMER /;"	d
PMU_RETENTION_CTL	cyw55500_regs.h	/^#define PMU_RETENTION_CTL /;"	d
PMU_STATUS	cyw55500_regs.h	/^#define PMU_STATUS /;"	d
PMU_STRAPOPT	cyw55500_regs.h	/^#define PMU_STRAPOPT /;"	d
PMU_TIMER	cyw55500_regs.h	/^#define PMU_TIMER /;"	d
PMU_WATCHDOG	cyw55500_regs.h	/^#define PMU_WATCHDOG /;"	d
PMU_XTALFREQ	cyw55500_regs.h	/^#define PMU_XTALFREQ /;"	d
REG16	cyw55500_regs.h	/^#define REG16(/;"	d
REG16	sdio_litex.h	/^#define REG16(/;"	d
REG32	cyw55500_regs.h	/^#define REG32(/;"	d
REG32	sdio_litex.h	/^#define REG32(/;"	d
REG8	cyw55500_regs.h	/^#define REG8(/;"	d
REG8	sdio_litex.h	/^#define REG8(/;"	d
RSP_NONE	sdio_litex.h	/^#define RSP_NONE /;"	d
RSP_R1	sdio_litex.h	/^#define RSP_R1 /;"	d
RSP_R4	sdio_litex.h	/^#define RSP_R4 /;"	d
RSP_R5	sdio_litex.h	/^#define RSP_R5 /;"	d
RSP_R6	sdio_litex.h	/^#define RSP_R6 /;"	d
RX_BUF_SIZE	cyw55500_sdio.h	/^#define RX_BUF_SIZE /;"	d
SBSDIO_ALP_AVAIL	cyw55500_regs.h	/^#define SBSDIO_ALP_AVAIL /;"	d
SBSDIO_ALP_AVAIL_REQ	cyw55500_regs.h	/^#define SBSDIO_ALP_AVAIL_REQ /;"	d
SBSDIO_DEVCTL_ADDR_RESET	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_ADDR_RESET /;"	d
SBSDIO_DEVCTL_CA_INT_ONLY	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_CA_INT_ONLY /;"	d
SBSDIO_DEVCTL_F2WM_ENAB	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_F2WM_ENAB /;"	d
SBSDIO_DEVCTL_PADS_ISO	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_PADS_ISO /;"	d
SBSDIO_DEVCTL_RST_BPRESET	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_RST_BPRESET /;"	d
SBSDIO_DEVCTL_RST_CORECTL	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_RST_CORECTL /;"	d
SBSDIO_DEVCTL_RST_NOBPRESET	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_RST_NOBPRESET /;"	d
SBSDIO_DEVCTL_SB_RST_CTL	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_SB_RST_CTL /;"	d
SBSDIO_DEVCTL_SETBUSY	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_SETBUSY /;"	d
SBSDIO_DEVCTL_SPI_INTR_SYNC	cyw55500_regs.h	/^#define SBSDIO_DEVCTL_SPI_INTR_SYNC /;"	d
SBSDIO_DEVICE_CTL	cyw55500_regs.h	/^#define SBSDIO_DEVICE_CTL /;"	d
SBSDIO_FORCE_ALP	cyw55500_regs.h	/^#define SBSDIO_FORCE_ALP /;"	d
SBSDIO_FORCE_HT	cyw55500_regs.h	/^#define SBSDIO_FORCE_HT /;"	d
SBSDIO_FORCE_HW_CLKREQ_OFF	cyw55500_regs.h	/^#define SBSDIO_FORCE_HW_CLKREQ_OFF /;"	d
SBSDIO_FORCE_ILP	cyw55500_regs.h	/^#define SBSDIO_FORCE_ILP /;"	d
SBSDIO_FUNC1_CHIPCLKCSR	cyw55500_regs.h	/^#define SBSDIO_FUNC1_CHIPCLKCSR /;"	d
SBSDIO_FUNC1_FRAMECTRL	cyw55500_regs.h	/^#define SBSDIO_FUNC1_FRAMECTRL /;"	d
SBSDIO_FUNC1_MESBUSYCTRL	cyw55500_regs.h	/^#define SBSDIO_FUNC1_MESBUSYCTRL /;"	d
SBSDIO_FUNC1_MISC_REG_LIMIT	cyw55500_regs.h	/^#define SBSDIO_FUNC1_MISC_REG_LIMIT /;"	d
SBSDIO_FUNC1_MISC_REG_START	cyw55500_regs.h	/^#define SBSDIO_FUNC1_MISC_REG_START /;"	d
SBSDIO_FUNC1_RFRAMEBCHI	cyw55500_regs.h	/^#define SBSDIO_FUNC1_RFRAMEBCHI /;"	d
SBSDIO_FUNC1_RFRAMEBCLO	cyw55500_regs.h	/^#define SBSDIO_FUNC1_RFRAMEBCLO /;"	d
SBSDIO_FUNC1_SBADDRHIGH	cyw55500_regs.h	/^#define SBSDIO_FUNC1_SBADDRHIGH /;"	d
SBSDIO_FUNC1_SBADDRLOW	cyw55500_regs.h	/^#define SBSDIO_FUNC1_SBADDRLOW /;"	d
SBSDIO_FUNC1_SBADDRMID	cyw55500_regs.h	/^#define SBSDIO_FUNC1_SBADDRMID /;"	d
SBSDIO_FUNC1_SDIOPULLUP	cyw55500_regs.h	/^#define SBSDIO_FUNC1_SDIOPULLUP /;"	d
SBSDIO_FUNC1_SECURE_MODE	cyw55500_regs.h	/^#define SBSDIO_FUNC1_SECURE_MODE /;"	d
SBSDIO_FUNC1_SLEEPCSR	cyw55500_regs.h	/^#define SBSDIO_FUNC1_SLEEPCSR /;"	d
SBSDIO_FUNC1_WAKEUPCTRL	cyw55500_regs.h	/^#define SBSDIO_FUNC1_WAKEUPCTRL /;"	d
SBSDIO_FUNC1_WFRAMEBCHI	cyw55500_regs.h	/^#define SBSDIO_FUNC1_WFRAMEBCHI /;"	d
SBSDIO_FUNC1_WFRAMEBCLO	cyw55500_regs.h	/^#define SBSDIO_FUNC1_WFRAMEBCLO /;"	d
SBSDIO_GPIO_EN	cyw55500_regs.h	/^#define SBSDIO_GPIO_EN /;"	d
SBSDIO_GPIO_OUT	cyw55500_regs.h	/^#define SBSDIO_GPIO_OUT /;"	d
SBSDIO_GPIO_SELECT	cyw55500_regs.h	/^#define SBSDIO_GPIO_SELECT /;"	d
SBSDIO_HT_AVAIL	cyw55500_regs.h	/^#define SBSDIO_HT_AVAIL /;"	d
SBSDIO_HT_AVAIL_REQ	cyw55500_regs.h	/^#define SBSDIO_HT_AVAIL_REQ /;"	d
SBSDIO_MESBUSYCTRL_ENAB	cyw55500_regs.h	/^#define SBSDIO_MESBUSYCTRL_ENAB /;"	d
SBSDIO_MESBUSY_RXFIFO_WM_MASK	cyw55500_regs.h	/^#define SBSDIO_MESBUSY_RXFIFO_WM_MASK /;"	d
SBSDIO_SBWINDOW_MASK	cyw55500_regs.h	/^#define SBSDIO_SBWINDOW_MASK /;"	d
SBSDIO_SB_ACCESS_2_4B_FLAG	cyw55500_regs.h	/^#define SBSDIO_SB_ACCESS_2_4B_FLAG /;"	d
SBSDIO_SB_OFT_ADDR_LIMIT	cyw55500_regs.h	/^#define SBSDIO_SB_OFT_ADDR_LIMIT /;"	d
SBSDIO_SB_OFT_ADDR_MASK	cyw55500_regs.h	/^#define SBSDIO_SB_OFT_ADDR_MASK /;"	d
SBSDIO_SLEEPCSR_DEVON	cyw55500_regs.h	/^#define SBSDIO_SLEEPCSR_DEVON /;"	d
SBSDIO_SLEEPCSR_KSO	cyw55500_regs.h	/^#define SBSDIO_SLEEPCSR_KSO /;"	d
SBSDIO_SPROM_ADDR_LOW	cyw55500_regs.h	/^#define SBSDIO_SPROM_ADDR_LOW /;"	d
SBSDIO_SPROM_CS	cyw55500_regs.h	/^#define SBSDIO_SPROM_CS /;"	d
SBSDIO_SPROM_DATA_HIGH	cyw55500_regs.h	/^#define SBSDIO_SPROM_DATA_HIGH /;"	d
SBSDIO_SPROM_DATA_LOW	cyw55500_regs.h	/^#define SBSDIO_SPROM_DATA_LOW /;"	d
SBSDIO_SPROM_INFO	cyw55500_regs.h	/^#define SBSDIO_SPROM_INFO /;"	d
SBSDIO_WATERMARK	cyw55500_regs.h	/^#define SBSDIO_WATERMARK /;"	d
SDIO_BASE	sdio_litex.h	/^#define SDIO_BASE /;"	d
SDIO_CCCR_BRCM_CARDCAP	cyw55500_regs.h	/^#define SDIO_CCCR_BRCM_CARDCAP /;"	d
SDIO_CCCR_BRCM_CARDCTRL	cyw55500_regs.h	/^#define SDIO_CCCR_BRCM_CARDCTRL /;"	d
SDIO_CCCR_BRCM_SEPINT	cyw55500_regs.h	/^#define SDIO_CCCR_BRCM_SEPINT /;"	d
SDIO_CORE_ABORT	cyw55500_regs.h	/^#define SDIO_CORE_ABORT /;"	d
SDIO_CORE_BISTSTATUS	cyw55500_regs.h	/^#define SDIO_CORE_BISTSTATUS /;"	d
SDIO_CORE_CHIPID	cyw55500_regs.h	/^#define SDIO_CORE_CHIPID /;"	d
SDIO_CORE_CLOCKCTLSTATUS	cyw55500_regs.h	/^#define SDIO_CORE_CLOCKCTLSTATUS /;"	d
SDIO_CORE_CMD52RD	cyw55500_regs.h	/^#define SDIO_CORE_CMD52RD /;"	d
SDIO_CORE_CMD52WR	cyw55500_regs.h	/^#define SDIO_CORE_CMD52WR /;"	d
SDIO_CORE_CMD53RD	cyw55500_regs.h	/^#define SDIO_CORE_CMD53RD /;"	d
SDIO_CORE_CMD53WR	cyw55500_regs.h	/^#define SDIO_CORE_CMD53WR /;"	d
SDIO_CORE_CORECONTROL	cyw55500_regs.h	/^#define SDIO_CORE_CORECONTROL /;"	d
SDIO_CORE_CORESTATUS	cyw55500_regs.h	/^#define SDIO_CORE_CORESTATUS /;"	d
SDIO_CORE_DATACRCERROR	cyw55500_regs.h	/^#define SDIO_CORE_DATACRCERROR /;"	d
SDIO_CORE_EROMPTR	cyw55500_regs.h	/^#define SDIO_CORE_EROMPTR /;"	d
SDIO_CORE_FUNCINTMASK	cyw55500_regs.h	/^#define SDIO_CORE_FUNCINTMASK /;"	d
SDIO_CORE_HOSTINTMASK	cyw55500_regs.h	/^#define SDIO_CORE_HOSTINTMASK /;"	d
SDIO_CORE_INTMASK	cyw55500_regs.h	/^#define SDIO_CORE_INTMASK /;"	d
SDIO_CORE_INTRCVLAZY	cyw55500_regs.h	/^#define SDIO_CORE_INTRCVLAZY /;"	d
SDIO_CORE_INTSTATUS	cyw55500_regs.h	/^#define SDIO_CORE_INTSTATUS /;"	d
SDIO_CORE_SBINTMASK	cyw55500_regs.h	/^#define SDIO_CORE_SBINTMASK /;"	d
SDIO_CORE_SBINTSTATUS	cyw55500_regs.h	/^#define SDIO_CORE_SBINTSTATUS /;"	d
SDIO_CORE_SDIOACCESS	cyw55500_regs.h	/^#define SDIO_CORE_SDIOACCESS /;"	d
SDIO_CORE_TOHOSTMAILBOX	cyw55500_regs.h	/^#define SDIO_CORE_TOHOSTMAILBOX /;"	d
SDIO_CORE_TOHOSTMAILBOXDATA	cyw55500_regs.h	/^#define SDIO_CORE_TOHOSTMAILBOXDATA /;"	d
SDIO_CORE_TOSBMAILBOX	cyw55500_regs.h	/^#define SDIO_CORE_TOSBMAILBOX /;"	d
SDIO_CORE_TOSBMAILBOXDATA	cyw55500_regs.h	/^#define SDIO_CORE_TOSBMAILBOXDATA /;"	d
SDIO_CTRL_4BIT	sdio_litex.h	/^#define SDIO_CTRL_4BIT /;"	d
SDIO_CTRL_ENABLE	sdio_litex.h	/^#define SDIO_CTRL_ENABLE /;"	d
SDIO_CTRL_HIGH_SPEED	sdio_litex.h	/^#define SDIO_CTRL_HIGH_SPEED /;"	d
SDIO_CTRL_INT_ENABLE	sdio_litex.h	/^#define SDIO_CTRL_INT_ENABLE /;"	d
SDIO_F1_BLOCK_SIZE	cyw55500_sdio.h	/^#define SDIO_F1_BLOCK_SIZE /;"	d
SDIO_F2_BLOCK_SIZE	cyw55500_sdio.h	/^#define SDIO_F2_BLOCK_SIZE /;"	d
SDIO_FUNC_0	cyw55500_regs.h	/^#define SDIO_FUNC_0 /;"	d
SDIO_FUNC_1	cyw55500_regs.h	/^#define SDIO_FUNC_1 /;"	d
SDIO_FUNC_2	cyw55500_regs.h	/^#define SDIO_FUNC_2 /;"	d
SDIO_FUNC_3	cyw55500_regs.h	/^#define SDIO_FUNC_3 /;"	d
SDIO_FUNC_ENABLE_1	cyw55500_regs.h	/^#define SDIO_FUNC_ENABLE_1 /;"	d
SDIO_FUNC_ENABLE_2	cyw55500_regs.h	/^#define SDIO_FUNC_ENABLE_2 /;"	d
SDIO_FUNC_READY_1	cyw55500_regs.h	/^#define SDIO_FUNC_READY_1 /;"	d
SDIO_FUNC_READY_2	cyw55500_regs.h	/^#define SDIO_FUNC_READY_2 /;"	d
SDIO_INT_CARD_INT	sdio_litex.h	/^#define SDIO_INT_CARD_INT /;"	d
SDIO_INT_CMD_DONE	sdio_litex.h	/^#define SDIO_INT_CMD_DONE /;"	d
SDIO_INT_DATA_DONE	sdio_litex.h	/^#define SDIO_INT_DATA_DONE /;"	d
SDIO_INT_ERROR	sdio_litex.h	/^#define SDIO_INT_ERROR /;"	d
SDIO_LITEX_H	sdio_litex.h	/^#define SDIO_LITEX_H$/;"	d
SDIO_MAX_BLOCK_SIZE	cyw55500_sdio.h	/^#define SDIO_MAX_BLOCK_SIZE /;"	d
SDIO_REG_ARGUMENT	sdio_litex.h	/^#define SDIO_REG_ARGUMENT /;"	d
SDIO_REG_BLOCK_COUNT	sdio_litex.h	/^#define SDIO_REG_BLOCK_COUNT /;"	d
SDIO_REG_BLOCK_SIZE	sdio_litex.h	/^#define SDIO_REG_BLOCK_SIZE /;"	d
SDIO_REG_CLK_DIV	sdio_litex.h	/^#define SDIO_REG_CLK_DIV /;"	d
SDIO_REG_COMMAND	sdio_litex.h	/^#define SDIO_REG_COMMAND /;"	d
SDIO_REG_CONTROL	sdio_litex.h	/^#define SDIO_REG_CONTROL /;"	d
SDIO_REG_DATA	sdio_litex.h	/^#define SDIO_REG_DATA /;"	d
SDIO_REG_INT_ENABLE	sdio_litex.h	/^#define SDIO_REG_INT_ENABLE /;"	d
SDIO_REG_INT_STATUS	sdio_litex.h	/^#define SDIO_REG_INT_STATUS /;"	d
SDIO_REG_RESPONSE0	sdio_litex.h	/^#define SDIO_REG_RESPONSE0 /;"	d
SDIO_REG_RESPONSE1	sdio_litex.h	/^#define SDIO_REG_RESPONSE1 /;"	d
SDIO_REG_RESPONSE2	sdio_litex.h	/^#define SDIO_REG_RESPONSE2 /;"	d
SDIO_REG_RESPONSE3	sdio_litex.h	/^#define SDIO_REG_RESPONSE3 /;"	d
SDIO_REG_STATUS	sdio_litex.h	/^#define SDIO_REG_STATUS /;"	d
SDIO_STATUS_BUSY	sdio_litex.h	/^#define SDIO_STATUS_BUSY /;"	d
SDIO_STATUS_CMD_DONE	sdio_litex.h	/^#define SDIO_STATUS_CMD_DONE /;"	d
SDIO_STATUS_CRC_ERROR	sdio_litex.h	/^#define SDIO_STATUS_CRC_ERROR /;"	d
SDIO_STATUS_DATA_DONE	sdio_litex.h	/^#define SDIO_STATUS_DATA_DONE /;"	d
SDIO_STATUS_ERROR	sdio_litex.h	/^#define SDIO_STATUS_ERROR /;"	d
SDIO_STATUS_TIMEOUT	sdio_litex.h	/^#define SDIO_STATUS_TIMEOUT /;"	d
SDPCM_CHANNEL_MASK	cyw55500_regs.h	/^#define SDPCM_CHANNEL_MASK /;"	d
SDPCM_CHANNEL_SHIFT	cyw55500_regs.h	/^#define SDPCM_CHANNEL_SHIFT /;"	d
SDPCM_CONTROL_CHANNEL	cyw55500_regs.h	/^#define SDPCM_CONTROL_CHANNEL /;"	d
SDPCM_DATA_CHANNEL	cyw55500_regs.h	/^#define SDPCM_DATA_CHANNEL /;"	d
SDPCM_DOFFSET_MASK	cyw55500_regs.h	/^#define SDPCM_DOFFSET_MASK /;"	d
SDPCM_DOFFSET_SHIFT	cyw55500_regs.h	/^#define SDPCM_DOFFSET_SHIFT /;"	d
SDPCM_EVENT_CHANNEL	cyw55500_regs.h	/^#define SDPCM_EVENT_CHANNEL /;"	d
SDPCM_GLOM_CHANNEL	cyw55500_regs.h	/^#define SDPCM_GLOM_CHANNEL /;"	d
SDPCM_HEADER_SIZE	cyw55500_sdio.h	/^#define SDPCM_HEADER_SIZE /;"	d
SDPCM_NEXTLEN_MASK	cyw55500_regs.h	/^#define SDPCM_NEXTLEN_MASK /;"	d
SDPCM_NEXTLEN_SHIFT	cyw55500_regs.h	/^#define SDPCM_NEXTLEN_SHIFT /;"	d
SDPCM_SEQ_MASK	cyw55500_regs.h	/^#define SDPCM_SEQ_MASK /;"	d
SDPCM_SHARED_ASSERT	cyw55500_regs.h	/^#define SDPCM_SHARED_ASSERT /;"	d
SDPCM_SHARED_ASSERT_BUILT	cyw55500_regs.h	/^#define SDPCM_SHARED_ASSERT_BUILT /;"	d
SDPCM_SHARED_TRAP	cyw55500_regs.h	/^#define SDPCM_SHARED_TRAP /;"	d
SDPCM_SHARED_VERSION	cyw55500_regs.h	/^#define SDPCM_SHARED_VERSION /;"	d
SDPCM_SHARED_VERSION_MASK	cyw55500_regs.h	/^#define SDPCM_SHARED_VERSION_MASK /;"	d
TIMER_BASE	sdio_litex.h	/^#define TIMER_BASE /;"	d
TRX_HDR_SIZE	cyw55500_regs.h	/^#define TRX_HDR_SIZE /;"	d
TRX_HDR_START_ADDR	cyw55500_regs.h	/^#define TRX_HDR_START_ADDR /;"	d
TX_BUF_SIZE	cyw55500_sdio.h	/^#define TX_BUF_SIZE /;"	d
WLC_DISASSOC	cyw55500_regs.h	/^#define WLC_DISASSOC /;"	d
WLC_DOWN	cyw55500_regs.h	/^#define WLC_DOWN /;"	d
WLC_GET_AP	cyw55500_regs.h	/^#define WLC_GET_AP /;"	d
WLC_GET_AUTH	cyw55500_regs.h	/^#define WLC_GET_AUTH /;"	d
WLC_GET_BSSID	cyw55500_regs.h	/^#define WLC_GET_BSSID /;"	d
WLC_GET_CHANNEL	cyw55500_regs.h	/^#define WLC_GET_CHANNEL /;"	d
WLC_GET_INFRA	cyw55500_regs.h	/^#define WLC_GET_INFRA /;"	d
WLC_GET_MAGIC	cyw55500_regs.h	/^#define WLC_GET_MAGIC /;"	d
WLC_GET_RSSI	cyw55500_regs.h	/^#define WLC_GET_RSSI /;"	d
WLC_GET_SSID	cyw55500_regs.h	/^#define WLC_GET_SSID /;"	d
WLC_GET_VAR	cyw55500_regs.h	/^#define WLC_GET_VAR /;"	d
WLC_GET_VERSION	cyw55500_regs.h	/^#define WLC_GET_VERSION /;"	d
WLC_GET_WPA_AUTH	cyw55500_regs.h	/^#define WLC_GET_WPA_AUTH /;"	d
WLC_GET_WSEC	cyw55500_regs.h	/^#define WLC_GET_WSEC /;"	d
WLC_REASSOC	cyw55500_regs.h	/^#define WLC_REASSOC /;"	d
WLC_SCAN	cyw55500_regs.h	/^#define WLC_SCAN /;"	d
WLC_SCAN_RESULTS	cyw55500_regs.h	/^#define WLC_SCAN_RESULTS /;"	d
WLC_SET_AP	cyw55500_regs.h	/^#define WLC_SET_AP /;"	d
WLC_SET_AUTH	cyw55500_regs.h	/^#define WLC_SET_AUTH /;"	d
WLC_SET_CHANNEL	cyw55500_regs.h	/^#define WLC_SET_CHANNEL /;"	d
WLC_SET_INFRA	cyw55500_regs.h	/^#define WLC_SET_INFRA /;"	d
WLC_SET_KEY	cyw55500_regs.h	/^#define WLC_SET_KEY /;"	d
WLC_SET_SSID	cyw55500_regs.h	/^#define WLC_SET_SSID /;"	d
WLC_SET_VAR	cyw55500_regs.h	/^#define WLC_SET_VAR /;"	d
WLC_SET_WPA_AUTH	cyw55500_regs.h	/^#define WLC_SET_WPA_AUTH /;"	d
WLC_SET_WSEC	cyw55500_regs.h	/^#define WLC_SET_WSEC /;"	d
WLC_UP	cyw55500_regs.h	/^#define WLC_UP /;"	d
__anon01291e7b0103	cyw55500_sdio.h	/^typedef enum {$/;"	g
__anon01291e7b0203	cyw55500_sdio.h	/^typedef enum {$/;"	g
__anon01291e7b0308	cyw55500_sdio.h	/^typedef struct {$/;"	s
__anon01291e7b0408	cyw55500_sdio.h	/^typedef struct {$/;"	s
__anon01291e7b0508	cyw55500_sdio.h	/^typedef struct __attribute__((packed)) {$/;"	s
__anon01291e7b0608	cyw55500_sdio.h	/^typedef struct __attribute__((packed)) {$/;"	s
__anon01291e7b0708	cyw55500_sdio.h	/^typedef struct {$/;"	s
__anon01291e7b0808	cyw55500_sdio.h	/^typedef struct {$/;"	s
__anon0d38083b0108	main.c	/^        struct {$/;"	s	function:main	file:
__anonbbd0d6ea0108	sdio_litex.c	/^static struct {$/;"	s	file:
base	cyw55500_sdio.h	/^    uint32_t base;$/;"	m	struct:__anon01291e7b0408	typeref:typename:uint32_t
bcdc_header_t	cyw55500_sdio.h	/^} bcdc_header_t;$/;"	t	typeref:struct:__anon01291e7b0608
block_size	sdio_litex.c	/^    uint16_t block_size[8]; \/* Block size per function *\/$/;"	m	struct:__anonbbd0d6ea0108	typeref:typename:uint16_t[8]	file:
cc_caps	cyw55500_sdio.h	/^    uint32_t cc_caps;$/;"	m	struct:__anon01291e7b0308	typeref:typename:uint32_t
ccode	main.c	/^            char ccode[4];$/;"	m	struct:main::__anon0d38083b0108	typeref:typename:char[4]	file:
channel	cyw55500_sdio.h	/^    uint8_t  channel;$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint8_t
chip	cyw55500_sdio.h	/^    cyw_chip_info_t chip;$/;"	m	struct:__anon01291e7b0808	typeref:typename:cyw_chip_info_t
chip_id	cyw55500_sdio.h	/^    uint32_t chip_id;$/;"	m	struct:__anon01291e7b0308	typeref:typename:uint32_t
chip_rev	cyw55500_sdio.h	/^    uint32_t chip_rev;$/;"	m	struct:__anon01291e7b0308	typeref:typename:uint32_t
cmd	cyw55500_sdio.h	/^    uint32_t cmd;$/;"	m	struct:__anon01291e7b0608	typeref:typename:uint32_t
cmd52_read	cyw55500_sdio.h	/^    int (*cmd52_read)(uint8_t func, uint32_t addr, uint8_t *val);$/;"	m	struct:__anon01291e7b0708	typeref:typename:int (*)(uint8_t func,uint32_t addr,uint8_t * val)
cmd52_write	cyw55500_sdio.h	/^    int (*cmd52_write)(uint8_t func, uint32_t addr, uint8_t val);$/;"	m	struct:__anon01291e7b0708	typeref:typename:int (*)(uint8_t func,uint32_t addr,uint8_t val)
cmd53_read	cyw55500_sdio.h	/^    int (*cmd53_read)(uint8_t func, uint32_t addr, uint8_t *data,$/;"	m	struct:__anon01291e7b0708	typeref:typename:int (*)(uint8_t func,uint32_t addr,uint8_t * data,uint32_t len,bool incr_addr)
cmd53_write	cyw55500_sdio.h	/^    int (*cmd53_write)(uint8_t func, uint32_t addr, const uint8_t *data,$/;"	m	struct:__anon01291e7b0708	typeref:typename:int (*)(uint8_t func,uint32_t addr,const uint8_t * data,uint32_t len,bool incr_addr)
core_arm	cyw55500_sdio.h	/^    cyw_core_t core_arm;        \/* ARM *\/$/;"	m	struct:__anon01291e7b0808	typeref:typename:cyw_core_t
core_cc	cyw55500_sdio.h	/^    cyw_core_t core_cc;         \/* ChipCommon *\/$/;"	m	struct:__anon01291e7b0808	typeref:typename:cyw_core_t
core_ram	cyw55500_sdio.h	/^    cyw_core_t core_ram;        \/* RAM *\/$/;"	m	struct:__anon01291e7b0808	typeref:typename:cyw_core_t
core_sdio	cyw55500_sdio.h	/^    cyw_core_t core_sdio;       \/* SDIO Device *\/$/;"	m	struct:__anon01291e7b0808	typeref:typename:cyw_core_t
cyw_backplane_read	cyw55500_sdio.c	/^cyw_err_t cyw_backplane_read(uint32_t addr, uint8_t *data, uint32_t len)$/;"	f	typeref:typename:cyw_err_t
cyw_backplane_write	cyw55500_sdio.c	/^cyw_err_t cyw_backplane_write(uint32_t addr, const uint8_t *data, uint32_t len)$/;"	f	typeref:typename:cyw_err_t
cyw_chip_info_t	cyw55500_sdio.h	/^} cyw_chip_info_t;$/;"	t	typeref:struct:__anon01291e7b0308
cyw_core_t	cyw55500_sdio.h	/^} cyw_core_t;$/;"	t	typeref:struct:__anon01291e7b0408
cyw_deinit	cyw55500_sdio.c	/^void cyw_deinit(void)$/;"	f	typeref:typename:void
cyw_dev_t	cyw55500_sdio.h	/^} cyw_dev_t;$/;"	t	typeref:struct:__anon01291e7b0808
cyw_down	cyw55500_sdio.c	/^cyw_err_t cyw_down(void)$/;"	f	typeref:typename:cyw_err_t
cyw_err_t	cyw55500_sdio.h	/^} cyw_err_t;$/;"	t	typeref:enum:__anon01291e7b0103
cyw_get_chip_info	cyw55500_sdio.c	/^cyw_err_t cyw_get_chip_info(cyw_chip_info_t *info)$/;"	f	typeref:typename:cyw_err_t
cyw_get_state	cyw55500_sdio.c	/^cyw_state_t cyw_get_state(void)$/;"	f	typeref:typename:cyw_state_t
cyw_init	cyw55500_sdio.c	/^cyw_err_t cyw_init(const sdio_host_ops_t *ops)$/;"	f	typeref:typename:cyw_err_t
cyw_ioctl	cyw55500_sdio.c	/^cyw_err_t cyw_ioctl(uint32_t cmd, void *data, uint32_t len, bool set)$/;"	f	typeref:typename:cyw_err_t
cyw_iovar	cyw55500_sdio.c	/^cyw_err_t cyw_iovar(const char *name, void *data, uint32_t len, bool set)$/;"	f	typeref:typename:cyw_err_t
cyw_load_firmware	cyw55500_sdio.c	/^cyw_err_t cyw_load_firmware(const uint8_t *fw_data, uint32_t fw_size,$/;"	f	typeref:typename:cyw_err_t
cyw_poll	cyw55500_sdio.c	/^void cyw_poll(void)$/;"	f	typeref:typename:void
cyw_sdio_read32	cyw55500_sdio.c	/^cyw_err_t cyw_sdio_read32(uint32_t addr, uint32_t *val)$/;"	f	typeref:typename:cyw_err_t
cyw_sdio_read8	cyw55500_sdio.c	/^cyw_err_t cyw_sdio_read8(uint8_t func, uint32_t addr, uint8_t *val)$/;"	f	typeref:typename:cyw_err_t
cyw_sdio_write32	cyw55500_sdio.c	/^cyw_err_t cyw_sdio_write32(uint32_t addr, uint32_t val)$/;"	f	typeref:typename:cyw_err_t
cyw_sdio_write8	cyw55500_sdio.c	/^cyw_err_t cyw_sdio_write8(uint8_t func, uint32_t addr, uint8_t val)$/;"	f	typeref:typename:cyw_err_t
cyw_state_t	cyw55500_sdio.h	/^} cyw_state_t;$/;"	t	typeref:enum:__anon01291e7b0203
cyw_up	cyw55500_sdio.c	/^cyw_err_t cyw_up(void)$/;"	f	typeref:typename:cyw_err_t
data_offset	cyw55500_sdio.h	/^    uint8_t  data_offset;$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint8_t
deinit	cyw55500_sdio.h	/^    void (*deinit)(void);$/;"	m	struct:__anon01291e7b0708	typeref:typename:void (*)(void)
delay_ms	cyw55500_sdio.c	/^static inline void delay_ms(uint32_t ms)$/;"	f	typeref:typename:void	file:
delay_ms	cyw55500_sdio.h	/^    void (*delay_ms)(uint32_t ms);$/;"	m	struct:__anon01291e7b0708	typeref:typename:void (*)(uint32_t ms)
delay_us	cyw55500_sdio.c	/^static inline void delay_us(uint32_t us)$/;"	f	typeref:typename:void	file:
delay_us	cyw55500_sdio.h	/^    void (*delay_us)(uint32_t us);$/;"	m	struct:__anon01291e7b0708	typeref:typename:void (*)(uint32_t us)
detect_chip	cyw55500_sdio.c	/^static cyw_err_t detect_chip(void)$/;"	f	typeref:typename:cyw_err_t	file:
enable_func	cyw55500_sdio.h	/^    int (*enable_func)(uint8_t func, bool enable);$/;"	m	struct:__anon01291e7b0708	typeref:typename:int (*)(uint8_t func,bool enable)
enable_irq	cyw55500_sdio.h	/^    int (*enable_irq)(bool enable);$/;"	m	struct:__anon01291e7b0708	typeref:typename:int (*)(bool enable)
enum_base	cyw55500_sdio.h	/^    uint32_t enum_base;$/;"	m	struct:__anon01291e7b0308	typeref:typename:uint32_t
flags	cyw55500_sdio.h	/^    uint32_t flags;$/;"	m	struct:__anon01291e7b0608	typeref:typename:uint32_t
flow_control	cyw55500_sdio.h	/^    uint8_t  flow_control;$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint8_t
flow_ctrl	cyw55500_sdio.h	/^    uint8_t flow_ctrl;$/;"	m	struct:__anon01291e7b0808	typeref:typename:uint8_t
g_cyw_dev	cyw55500_sdio.c	/^static cyw_dev_t g_cyw_dev;$/;"	v	typeref:typename:cyw_dev_t	file:
id	cyw55500_sdio.h	/^    uint16_t id;$/;"	m	struct:__anon01291e7b0408	typeref:typename:uint16_t
init	cyw55500_sdio.h	/^    int (*init)(void);$/;"	m	struct:__anon01291e7b0708	typeref:typename:int (*)(void)
initialized	sdio_litex.c	/^    bool initialized;$/;"	m	struct:__anonbbd0d6ea0108	typeref:typename:bool	file:
irq_pending	cyw55500_sdio.h	/^    bool (*irq_pending)(void);$/;"	m	struct:__anon01291e7b0708	typeref:typename:bool (*)(void)
len	cyw55500_sdio.h	/^    uint16_t len;$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint16_t
len	cyw55500_sdio.h	/^    uint32_t len;$/;"	m	struct:__anon01291e7b0608	typeref:typename:uint32_t
len_check	cyw55500_sdio.h	/^    uint16_t len_check;     \/* ~len *\/$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint16_t
litex_delay_ms	sdio_litex.h	/^static inline void litex_delay_ms(uint32_t ms)$/;"	f	typeref:typename:void
litex_delay_us	sdio_litex.h	/^static inline void litex_delay_us(uint32_t us)$/;"	f	typeref:typename:void
litex_get_sdio_ops	sdio_litex.c	/^const sdio_host_ops_t *litex_get_sdio_ops(void)$/;"	f	typeref:typename:const sdio_host_ops_t *
litex_sdio_cmd52_read	sdio_litex.c	/^int litex_sdio_cmd52_read(uint8_t func, uint32_t addr, uint8_t *val)$/;"	f	typeref:typename:int
litex_sdio_cmd52_write	sdio_litex.c	/^int litex_sdio_cmd52_write(uint8_t func, uint32_t addr, uint8_t val)$/;"	f	typeref:typename:int
litex_sdio_cmd53_read	sdio_litex.c	/^int litex_sdio_cmd53_read(uint8_t func, uint32_t addr, uint8_t *data,$/;"	f	typeref:typename:int
litex_sdio_cmd53_write	sdio_litex.c	/^int litex_sdio_cmd53_write(uint8_t func, uint32_t addr, const uint8_t *data,$/;"	f	typeref:typename:int
litex_sdio_deinit	sdio_litex.c	/^void litex_sdio_deinit(void)$/;"	f	typeref:typename:void
litex_sdio_enable_func	sdio_litex.c	/^int litex_sdio_enable_func(uint8_t func, bool enable)$/;"	f	typeref:typename:int
litex_sdio_enable_irq	sdio_litex.c	/^int litex_sdio_enable_irq(bool enable)$/;"	f	typeref:typename:int
litex_sdio_init	sdio_litex.c	/^int litex_sdio_init(void)$/;"	f	typeref:typename:int
litex_sdio_irq_pending	sdio_litex.c	/^bool litex_sdio_irq_pending(void)$/;"	f	typeref:typename:bool
litex_sdio_ops	sdio_litex.c	/^static const sdio_host_ops_t litex_sdio_ops = {$/;"	v	typeref:typename:const sdio_host_ops_t	file:
litex_sdio_set_block_size	sdio_litex.c	/^int litex_sdio_set_block_size(uint8_t func, uint16_t block_size)$/;"	f	typeref:typename:int
main	main.c	/^int main(void)$/;"	f	typeref:typename:int
max_seq	cyw55500_sdio.h	/^    uint8_t  max_seq;$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint8_t
next_len	cyw55500_sdio.h	/^    uint8_t  next_len;$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint8_t
ops	cyw55500_sdio.h	/^    const sdio_host_ops_t *ops;$/;"	m	struct:__anon01291e7b0808	typeref:typename:const sdio_host_ops_t *
pmu_caps	cyw55500_sdio.h	/^    uint32_t pmu_caps;$/;"	m	struct:__anon01291e7b0308	typeref:typename:uint32_t
pmu_rev	cyw55500_sdio.h	/^    uint32_t pmu_rev;$/;"	m	struct:__anon01291e7b0308	typeref:typename:uint32_t
print	main.c	/^static void print(const char *msg)$/;"	f	typeref:typename:void	file:
print_hex	main.c	/^static void print_hex(const char *prefix, uint32_t val)$/;"	f	typeref:typename:void	file:
ram_base	cyw55500_sdio.h	/^    uint32_t ram_base;$/;"	m	struct:__anon01291e7b0308	typeref:typename:uint32_t
ram_size	cyw55500_sdio.h	/^    uint32_t ram_size;$/;"	m	struct:__anon01291e7b0308	typeref:typename:uint32_t
rca	sdio_litex.c	/^    uint16_t rca;           \/* Relative Card Address *\/$/;"	m	struct:__anonbbd0d6ea0108	typeref:typename:uint16_t	file:
recv_sdpcm_frame	cyw55500_sdio.c	/^static cyw_err_t recv_sdpcm_frame(uint8_t *channel, uint8_t *data, uint32_t *len)$/;"	f	typeref:typename:cyw_err_t	file:
reqid	cyw55500_sdio.h	/^    uint16_t reqid;$/;"	m	struct:__anon01291e7b0808	typeref:typename:uint16_t
request_alp_clock	cyw55500_sdio.c	/^static cyw_err_t request_alp_clock(void)$/;"	f	typeref:typename:cyw_err_t	file:
request_ht_clock	cyw55500_sdio.c	/^static cyw_err_t request_ht_clock(void)$/;"	f	typeref:typename:cyw_err_t	file:
reserved	cyw55500_sdio.h	/^    uint8_t  reserved[2];$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint8_t[2]
reset_core	cyw55500_sdio.c	/^static cyw_err_t reset_core(uint32_t core_base, uint32_t prereset, uint32_t reset)$/;"	f	typeref:typename:cyw_err_t	file:
rev	cyw55500_sdio.h	/^    uint16_t rev;$/;"	m	struct:__anon01291e7b0408	typeref:typename:uint16_t
rev	main.c	/^            uint32_t rev;$/;"	m	struct:main::__anon0d38083b0108	typeref:typename:uint32_t	file:
rx_buf	cyw55500_sdio.h	/^    uint8_t rx_buf[RX_BUF_SIZE] __attribute__((aligned(4)));$/;"	m	struct:__anon01291e7b0808	typeref:typename:uint8_t[]
rx_seq	cyw55500_sdio.h	/^    uint8_t rx_seq;$/;"	m	struct:__anon01291e7b0808	typeref:typename:uint8_t
sbwad	cyw55500_sdio.h	/^    uint32_t sbwad;$/;"	m	struct:__anon01291e7b0808	typeref:typename:uint32_t
sbwad_valid	cyw55500_sdio.h	/^    bool sbwad_valid;$/;"	m	struct:__anon01291e7b0808	typeref:typename:bool
sdio_card_init	sdio_litex.c	/^static int sdio_card_init(void)$/;"	f	typeref:typename:int	file:
sdio_host_ops_t	cyw55500_sdio.h	/^} sdio_host_ops_t;$/;"	t	typeref:struct:__anon01291e7b0708
sdio_init_card	cyw55500_sdio.c	/^static cyw_err_t sdio_init_card(void)$/;"	f	typeref:typename:cyw_err_t	file:
sdio_irq_handler	main.c	/^void sdio_irq_handler(void)$/;"	f	typeref:typename:void
sdio_read_bytes	cyw55500_sdio.c	/^static cyw_err_t sdio_read_bytes(uint8_t func, uint32_t addr,$/;"	f	typeref:typename:cyw_err_t	file:
sdio_read_reg	sdio_litex.c	/^static inline uint32_t sdio_read_reg(uint32_t reg)$/;"	f	typeref:typename:uint32_t	file:
sdio_state	sdio_litex.c	/^} sdio_state;$/;"	v	typeref:struct:__anonbbd0d6ea0108
sdio_write_bytes	cyw55500_sdio.c	/^static cyw_err_t sdio_write_bytes(uint8_t func, uint32_t addr,$/;"	f	typeref:typename:cyw_err_t	file:
sdio_write_reg	sdio_litex.c	/^static inline void sdio_write_reg(uint32_t reg, uint32_t val)$/;"	f	typeref:typename:void	file:
sdpcm_header_t	cyw55500_sdio.h	/^} sdpcm_header_t;$/;"	t	typeref:struct:__anon01291e7b0508
send_command	sdio_litex.c	/^static int send_command(uint8_t cmd, uint32_t arg, uint8_t rsp_type, uint32_t *response)$/;"	f	typeref:typename:int	file:
send_sdpcm_frame	cyw55500_sdio.c	/^static cyw_err_t send_sdpcm_frame(uint8_t channel, const uint8_t *data, uint32_t len)$/;"	f	typeref:typename:cyw_err_t	file:
seq	cyw55500_sdio.h	/^    uint8_t  seq;$/;"	m	struct:__anon01291e7b0508	typeref:typename:uint8_t
set_backplane_window	cyw55500_sdio.c	/^static cyw_err_t set_backplane_window(uint32_t addr)$/;"	f	typeref:typename:cyw_err_t	file:
set_block_size	cyw55500_sdio.h	/^    int (*set_block_size)(uint8_t func, uint16_t block_size);$/;"	m	struct:__anon01291e7b0708	typeref:typename:int (*)(uint8_t func,uint16_t block_size)
state	cyw55500_sdio.h	/^    cyw_state_t state;$/;"	m	struct:__anon01291e7b0808	typeref:typename:cyw_state_t
status	cyw55500_sdio.h	/^    uint32_t status;$/;"	m	struct:__anon01291e7b0608	typeref:typename:uint32_t
tx_buf	cyw55500_sdio.h	/^    uint8_t tx_buf[TX_BUF_SIZE] __attribute__((aligned(4)));$/;"	m	struct:__anon01291e7b0808	typeref:typename:uint8_t[]
tx_max	cyw55500_sdio.h	/^    uint8_t tx_max;$/;"	m	struct:__anon01291e7b0808	typeref:typename:uint8_t
tx_seq	cyw55500_sdio.h	/^    uint8_t tx_seq;$/;"	m	struct:__anon01291e7b0808	typeref:typename:uint8_t
wait_cmd_complete	sdio_litex.c	/^static int wait_cmd_complete(uint32_t timeout_ms)$/;"	f	typeref:typename:int	file:
wait_data_complete	sdio_litex.c	/^static int wait_data_complete(uint32_t timeout_ms)$/;"	f	typeref:typename:int	file:
wifi_event_handler	main.c	/^void wifi_event_handler(uint32_t event_type, void *data, uint32_t len)$/;"	f	typeref:typename:void
wrap	cyw55500_sdio.h	/^    uint32_t wrap;$/;"	m	struct:__anon01291e7b0408	typeref:typename:uint32_t
