#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:24 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Fri Dec 30 08:41:23 2016
# Process ID: 14306
# Current directory: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_interconnect_aximm_0_synth_1
# Command line: vivado -log xcl_design_interconnect_aximm_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_interconnect_aximm_0.tcl
# Log file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_interconnect_aximm_0_synth_1/xcl_design_interconnect_aximm_0.vds
# Journal file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_interconnect_aximm_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_interconnect_aximm_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1446.086 ; gain = 535.145 ; free physical = 4586 ; free virtual = 7581
INFO: [Synth 8-638] synthesizing module 'xcl_design_interconnect_aximm_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/synth/xcl_design_interconnect_aximm_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_18b2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1NG3KFN' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:2534]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_one_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_0/sim/bd_18b2_one_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_one_0' (2#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_0/sim/bd_18b2_one_0.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_psr0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_1/synth/bd_18b2_psr0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_psr0_0' (9#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_1/synth/bd_18b2_psr0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_psr_aclk_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_2/synth/bd_18b2_psr_aclk_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_psr_aclk_0' (10#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_2/synth/bd_18b2_psr_aclk_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_psr_aclk1_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_3/synth/bd_18b2_psr_aclk1_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_psr_aclk1_0' (11#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_3/synth/bd_18b2_psr_aclk1_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_psr_aclk2_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_4/synth/bd_18b2_psr_aclk2_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_psr_aclk2_0' (12#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_4/synth/bd_18b2_psr_aclk2_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_psr_aclk3_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_5/synth/bd_18b2_psr_aclk3_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_psr_aclk3_0' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_5/synth/bd_18b2_psr_aclk3_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1NG3KFN' (14#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:2534]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_D0TGQ0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:2646]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m00e_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_44/synth/bd_18b2_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m00e_0' (24#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_44/synth/bd_18b2_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_D0TGQ0' (25#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:2646]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_Z73A2S' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:3017]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m00arn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_39/synth/bd_18b2_m00arn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m00arn_0' (62#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_39/synth/bd_18b2_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m00awn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_41/synth/bd_18b2_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m00awn_0' (63#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_41/synth/bd_18b2_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m00bn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_43/synth/bd_18b2_m00bn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m00bn_0' (64#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_43/synth/bd_18b2_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m00rn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_40/synth/bd_18b2_m00rn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m00rn_0' (65#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_40/synth/bd_18b2_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m00wn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_42/synth/bd_18b2_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (66#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m00wn_0' (68#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_42/synth/bd_18b2_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_Z73A2S' (69#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:3017]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m00s2a_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_38/synth/bd_18b2_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m00s2a_0' (71#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_38/synth/bd_18b2_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'm01_exit_pipeline_imp_G14LYG' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:3322]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m01e_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_51/synth/bd_18b2_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m01e_0' (72#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_51/synth/bd_18b2_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_exit_pipeline_imp_G14LYG' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:3322]
INFO: [Synth 8-638] synthesizing module 'm01_nodes_imp_1R7S4OI' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:3693]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m01arn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_46/synth/bd_18b2_m01arn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m01arn_0' (74#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_46/synth/bd_18b2_m01arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m01awn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_48/synth/bd_18b2_m01awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m01awn_0' (75#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_48/synth/bd_18b2_m01awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m01bn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_50/synth/bd_18b2_m01bn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m01bn_0' (76#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_50/synth/bd_18b2_m01bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m01rn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_47/synth/bd_18b2_m01rn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m01rn_0' (77#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_47/synth/bd_18b2_m01rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m01wn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_49/synth/bd_18b2_m01wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m01wn_0' (78#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_49/synth/bd_18b2_m01wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_nodes_imp_1R7S4OI' (79#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:3693]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m01s2a_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_45/synth/bd_18b2_m01s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m01s2a_0' (80#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_45/synth/bd_18b2_m01s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'm02_exit_pipeline_imp_7H0MG' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:3998]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m02e_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_55/synth/bd_18b2_m02e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m02e_0' (81#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_55/synth/bd_18b2_m02e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm02_exit_pipeline_imp_7H0MG' (82#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:3998]
INFO: [Synth 8-638] synthesizing module 'm02_nodes_imp_18B9KRT' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:4174]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m02arn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_53/synth/bd_18b2_m02arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (82#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (82#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m02arn_0' (83#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_53/synth/bd_18b2_m02arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m02rn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_54/synth/bd_18b2_m02rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (84#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (84#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (84#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (84#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m02rn_0' (85#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_54/synth/bd_18b2_m02rn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm02_nodes_imp_18B9KRT' (86#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:4174]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_m02s2a_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_52/synth/bd_18b2_m02s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_m02s2a_0' (87#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_52/synth/bd_18b2_m02s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s00a2s_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_14/synth/bd_18b2_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s00a2s_0' (89#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_14/synth/bd_18b2_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_1C7SU0B' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:4305]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s00mmu_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_11/synth/bd_18b2_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s00mmu_0' (93#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_11/synth/bd_18b2_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s00sic_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_13/synth/bd_18b2_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s00sic_0' (96#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_13/synth/bd_18b2_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s00tr_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_12/synth/bd_18b2_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s00tr_0' (99#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_12/synth/bd_18b2_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_1C7SU0B' (100#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:4305]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_1F6WWZ5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:4942]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sarn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_15/synth/bd_18b2_sarn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sarn_0' (101#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_15/synth/bd_18b2_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sawn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_17/synth/bd_18b2_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sawn_0' (102#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_17/synth/bd_18b2_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sbn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_19/synth/bd_18b2_sbn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sbn_0' (103#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_19/synth/bd_18b2_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_srn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_16/synth/bd_18b2_srn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_srn_0' (105#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_16/synth/bd_18b2_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_swn_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_18/synth/bd_18b2_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_swn_0' (106#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_18/synth/bd_18b2_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_1F6WWZ5' (107#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:4942]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s01a2s_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_23/synth/bd_18b2_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s01a2s_0' (108#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_23/synth/bd_18b2_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_F6GPJ3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:5238]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s01mmu_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_20/synth/bd_18b2_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s01mmu_0' (109#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_20/synth/bd_18b2_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s01sic_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_22/synth/bd_18b2_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s01sic_0' (110#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_22/synth/bd_18b2_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s01tr_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_21/synth/bd_18b2_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s01tr_0' (112#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_21/synth/bd_18b2_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_F6GPJ3' (113#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:5238]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_ADYB2F' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:5875]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sarn_1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_24/synth/bd_18b2_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (113#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (113#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sarn_1' (114#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_24/synth/bd_18b2_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sawn_1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_26/synth/bd_18b2_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (114#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (114#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sawn_1' (115#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_26/synth/bd_18b2_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sbn_1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_28/synth/bd_18b2_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized10' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized10' (115#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized11' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized11' (115#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sbn_1' (116#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_28/synth/bd_18b2_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_srn_1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_25/synth/bd_18b2_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized12' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized12' (116#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized13' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized13' (116#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized14' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized14' (116#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized15' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized15' (116#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_srn_1' (117#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_25/synth/bd_18b2_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_swn_1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_27/synth/bd_18b2_swn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized16' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized16' (117#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized17' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized17' (117#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized18' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized18' (117#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized19' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized19' (117#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_swn_1' (118#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_27/synth/bd_18b2_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_ADYB2F' (119#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:5875]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s02a2s_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_32/synth/bd_18b2_s02a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s02a2s_0' (120#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_32/synth/bd_18b2_s02a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's02_entry_pipeline_imp_HUF2TE' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:6171]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s02mmu_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_29/synth/bd_18b2_s02mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s02mmu_0' (121#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_29/synth/bd_18b2_s02mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s02sic_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_31/synth/bd_18b2_s02sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s02sic_0' (122#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_31/synth/bd_18b2_s02sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_s02tr_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_30/synth/bd_18b2_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_s02tr_0' (123#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_30/synth/bd_18b2_s02tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_entry_pipeline_imp_HUF2TE' (124#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:6171]
INFO: [Synth 8-638] synthesizing module 's02_nodes_imp_OPNXWC' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:6808]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sarn_2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_33/synth/bd_18b2_sarn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized20' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized20' (124#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized21' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized21' (124#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sarn_2' (125#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_33/synth/bd_18b2_sarn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sawn_2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_35/synth/bd_18b2_sawn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized22' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized22' (125#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized23' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized23' (125#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sawn_2' (126#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_35/synth/bd_18b2_sawn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_sbn_2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_37/synth/bd_18b2_sbn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized24' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized24' (126#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized25' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized25' (126#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_sbn_2' (127#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_37/synth/bd_18b2_sbn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_srn_2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_34/synth/bd_18b2_srn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized26' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized26' (127#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized27' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized27' (127#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized28' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized28' (127#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized29' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized29' (127#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_srn_2' (128#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_34/synth/bd_18b2_srn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_swn_2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_36/synth/bd_18b2_swn_2.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized30' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized30' (128#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized31' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized31' (128#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized32' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized32' (128#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized33' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized33' (128#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_swn_2' (129#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_36/synth/bd_18b2_swn_2.sv:58]
INFO: [Synth 8-256] done synthesizing module 's02_nodes_imp_OPNXWC' (130#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:6808]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_1MOXYP1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:7104]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_arsw_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_6/synth/bd_18b2_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_arsw_0' (133#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_6/synth/bd_18b2_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_awsw_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_8/synth/bd_18b2_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_awsw_0' (134#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_8/synth/bd_18b2_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_bsw_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_10/synth/bd_18b2_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_bsw_0' (135#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_10/synth/bd_18b2_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_rsw_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_7/synth/bd_18b2_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_rsw_0' (136#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_7/synth/bd_18b2_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_18b2_wsw_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_9/synth/bd_18b2_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2_wsw_0' (137#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/ip/ip_9/synth/bd_18b2_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_1MOXYP1' (138#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:7104]
INFO: [Synth 8-256] done synthesizing module 'bd_18b2' (139#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/bd_0/hdl/bd_18b2.v:13]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_interconnect_aximm_0' (140#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_interconnect_aximm_0/synth/xcl_design_interconnect_aximm_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 1938.270 ; gain = 1027.328 ; free physical = 4080 ; free virtual = 7093
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1938.270 ; gain = 1027.328 ; free physical = 4079 ; free virtual = 7092
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3350.086 ; gain = 87.004 ; free physical = 2745 ; free virtual = 5759
Finished Constraint Validation : Time (s): cpu = 00:02:48 ; elapsed = 00:02:47 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 2739 ; free virtual = 5754
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:48 ; elapsed = 00:02:47 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 2739 ; free virtual = 5754
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:02:47 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 2739 ; free virtual = 5754
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:04 ; elapsed = 00:03:02 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 2743 ; free virtual = 5758
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:04:14 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 237 ; free virtual = 2870
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name        | RTL Object                                                                                                                                                                     | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 594             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 20              |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 176             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 20              |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 28              |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 554             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 176             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 176             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 176             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 28              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 185             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 185             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 184             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 198             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 198             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 198             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 195             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 195             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 9               |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 20              |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 535             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 613             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 176             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 176             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 28              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 185             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 185             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 184             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 198             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 198             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 198             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 195             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 179             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 179             |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 32 x 177             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 195             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 195             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 9               |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 20              |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 535             |                | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 20              |                | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|xpm_memory_base    | gen_wr_a.gen_word_narrow.mem_reg                                                                                                                                               | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|sc_node_v1_0_2_top | inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_fg_fifo.inst_fg_fifo/inst_fg_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg       | User Attribute | 32 x 613             |                | 
+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:03 ; elapsed = 00:04:23 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 229 ; free virtual = 2859
Finished Timing Optimization : Time (s): cpu = 00:04:23 ; elapsed = 00:04:44 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 231 ; free virtual = 2860
Finished Technology Mapping : Time (s): cpu = 00:04:38 ; elapsed = 00:05:06 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 206 ; free virtual = 2449
Finished IO Insertion : Time (s): cpu = 00:04:44 ; elapsed = 00:05:12 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 201 ; free virtual = 2444
Finished Renaming Generated Instances : Time (s): cpu = 00:04:44 ; elapsed = 00:05:12 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 202 ; free virtual = 2444
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:52 ; elapsed = 00:05:20 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 194 ; free virtual = 2437
Finished Renaming Generated Ports : Time (s): cpu = 00:04:52 ; elapsed = 00:05:21 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 194 ; free virtual = 2437
Finished Handling Custom Attributes : Time (s): cpu = 00:04:55 ; elapsed = 00:05:24 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 194 ; free virtual = 2436
Finished Renaming Generated Nets : Time (s): cpu = 00:04:55 ; elapsed = 00:05:24 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 193 ; free virtual = 2436

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    21|
|2     |LUT1     |   360|
|3     |LUT2     |  2359|
|4     |LUT3     |   546|
|5     |LUT4     |  7804|
|6     |LUT5     |  4370|
|7     |LUT6     |  1453|
|8     |MUXF7    |    36|
|9     |RAM16X1D |     6|
|10    |RAM32M16 |   595|
|11    |RAM32X1D |     5|
|12    |SRL16    |     5|
|13    |SRLC32E  |   130|
|14    |FDCE     |  1573|
|15    |FDPE     |   389|
|16    |FDR      |    36|
|17    |FDRE     | 27947|
|18    |FDSE     |   257|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:55 ; elapsed = 00:05:24 . Memory (MB): peak = 3350.086 ; gain = 2439.145 ; free physical = 193 ; free virtual = 2436
synth_design: Time (s): cpu = 00:05:18 ; elapsed = 00:05:38 . Memory (MB): peak = 3438.129 ; gain = 2087.051 ; free physical = 3595 ; free virtual = 5822
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3462.141 ; gain = 24.012 ; free physical = 3574 ; free virtual = 5813
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3462.141 ; gain = 0.000 ; free physical = 3540 ; free virtual = 5815
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3462.141 ; gain = 0.000 ; free physical = 3533 ; free virtual = 5821
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3462.141 ; gain = 0.000 ; free physical = 3484 ; free virtual = 5821
