Analysis & Synthesis report for FPGA-NES
Wed Apr 19 01:31:24 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Apr 19 01:31:24 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FPGA-NES                                    ;
; Top-level Entity Name              ; toplevel                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DCF484C7G     ;                    ;
; Top-level entity name                                            ; toplevel           ; FPGA-NES           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation              ; 10                 ; 10                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 19 01:31:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES
Info (20032): Parallel compilation is enabled and will use up to 10 processors
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/dev/FPGA-NES/src/VGA_controller.sv Line: 25
Info (12021): Found 2 design units, including 0 entities, in source file t65/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: C:/dev/FPGA-NES/src/t65/T65_Pack.vhd Line: 55
    Info (12022): Found design unit 2: T65_Pack-body File: C:/dev/FPGA-NES/src/t65/T65_Pack.vhd Line: 154
Info (12021): Found 2 design units, including 1 entities, in source file t65/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: C:/dev/FPGA-NES/src/t65/T65_ALU.vhd Line: 70
    Info (12023): Found entity 1: T65_ALU File: C:/dev/FPGA-NES/src/t65/T65_ALU.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file t65/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: C:/dev/FPGA-NES/src/t65/T65_MCode.vhd Line: 95
    Info (12023): Found entity 1: T65_MCode File: C:/dev/FPGA-NES/src/t65/T65_MCode.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file t65/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: C:/dev/FPGA-NES/src/t65/T65.vhd Line: 166
    Info (12023): Found entity 1: T65 File: C:/dev/FPGA-NES/src/t65/T65.vhd Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/toplevel_soc.v
    Info (12023): Found entity 1: toplevel_soc File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv
    Info (12023): Found entity 1: toplevel_soc_irq_mapper File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_006 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_008_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router_008 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_003_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router_003 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_002_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router_002 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_001_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v
    Info (12023): Found entity 1: toplevel_soc_usb_rst File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v
    Info (12023): Found entity 1: toplevel_soc_usb_gpx File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v
    Info (12023): Found entity 1: toplevel_soc_timer_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: toplevel_soc_sysid_qsys_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v
    Info (12023): Found entity 1: toplevel_soc_spi_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v
    Info (12023): Found entity 1: toplevel_soc_sdram_pll_dffpipe_l2c File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: toplevel_soc_sdram_pll_stdsync_sv6 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: toplevel_soc_sdram_pll_altpll_vg92 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: toplevel_soc_sdram_pll File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v
    Info (12023): Found entity 1: toplevel_soc_sdram_input_efifo_module File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 21
    Info (12023): Found entity 2: toplevel_soc_sdram File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: toplevel_soc_nios2_gen2_0_cpu_nios2_oci File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: toplevel_soc_nios2_gen2_0_cpu File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_test_bench File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v
    Info (12023): Found entity 1: toplevel_soc_leds_pio File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v
    Info (12023): Found entity 1: toplevel_soc_keycode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_key.v
    Info (12023): Found entity 1: toplevel_soc_key File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v
    Info (12023): Found entity 1: toplevel_soc_jtag_uart_0_sim_scfifo_w File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: toplevel_soc_jtag_uart_0_scfifo_w File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: toplevel_soc_jtag_uart_0_sim_scfifo_r File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: toplevel_soc_jtag_uart_0_scfifo_r File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: toplevel_soc_jtag_uart_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c.v
    Info (12023): Found entity 1: altera_avalon_i2c File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v
    Info (12023): Found entity 1: altera_avalon_i2c_csr File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
    Info (12023): Found entity 1: altera_avalon_i2c_clk_cnt File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_det File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_gen File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v
    Info (12023): Found entity 1: altera_avalon_i2c_fifo File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v
    Info (12023): Found entity 1: altera_avalon_i2c_mstfsm File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_rxshifter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_txshifter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v
    Info (12023): Found entity 1: altera_avalon_i2c_spksupp File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v
    Info (12023): Found entity 1: altera_avalon_i2c_txout File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v
    Info (12023): Found entity 1: toplevel_soc_hex_digits_pio File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/rom_prgmr.sv
    Info (12023): Found entity 1: ROM_PRGMR File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/dev/FPGA-NES/src/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: toplevel File: C:/dev/FPGA-NES/src/toplevel.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cpu_2a03.sv
    Info (12023): Found entity 1: CPU_2A03 File: C:/dev/FPGA-NES/src/CPU_2A03.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file nes_architecture.sv
    Info (12023): Found entity 1: NES_ARCHITECUTRE File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file arch-testbench.sv
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/dev/FPGA-NES/src/testbench.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cartridge.sv
    Info (12023): Found entity 1: CARTRIDGE File: C:/dev/FPGA-NES/src/CARTRIDGE.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file sys_ram.sv
    Info (12023): Found entity 1: SYS_RAM File: C:/dev/FPGA-NES/src/SYS_RAM.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rom_prgmr.sv
    Info (12023): Found entity 1: ROM_PRGMR File: C:/dev/FPGA-NES/src/ROM_PRGMR.sv Line: 12
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/dev/FPGA-NES/src/synchronizers.sv Line: 4
    Info (12023): Found entity 2: sync_r0 File: C:/dev/FPGA-NES/src/synchronizers.sv Line: 17
    Info (12023): Found entity 3: sync_r1 File: C:/dev/FPGA-NES/src/synchronizers.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file prg_rom.sv
    Info (12023): Found entity 1: PRG_ROM File: C:/dev/FPGA-NES/src/PRG_ROM.sv Line: 14
Error (10170): Verilog HDL syntax error at PPU.sv(153) near text: "3";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/dev/FPGA-NES/src/PPU.sv Line: 153
Error (10170): Verilog HDL syntax error at PPU.sv(171) near text: "addr_write_status";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/dev/FPGA-NES/src/PPU.sv Line: 171
Error (10170): Verilog HDL syntax error at PPU.sv(177) near text: "addr_write_status";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/dev/FPGA-NES/src/PPU.sv Line: 177
Error (10170): Verilog HDL syntax error at PPU.sv(221) near text: "3";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/dev/FPGA-NES/src/PPU.sv Line: 221
Error (10170): Verilog HDL syntax error at PPU.sv(222) near text: "3";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/dev/FPGA-NES/src/PPU.sv Line: 222
Error (10170): Verilog HDL syntax error at PPU.sv(223) near text: "3";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/dev/FPGA-NES/src/PPU.sv Line: 223
Error (10170): Verilog HDL syntax error at PPU.sv(224) near text: "3";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/dev/FPGA-NES/src/PPU.sv Line: 224
Error (10170): Verilog HDL syntax error at PPU.sv(225) near text: "endcase";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/dev/FPGA-NES/src/PPU.sv Line: 225
Error (10112): Ignored design unit "PPU" at PPU.sv(89) due to previous errors File: C:/dev/FPGA-NES/src/PPU.sv Line: 89
Info (12021): Found 0 design units, including 0 entities, in source file ppu.sv
Info (12021): Found 1 design units, including 1 entities, in source file chr_rom.sv
    Info (12023): Found entity 1: CHR_ROM File: C:/dev/FPGA-NES/src/CHR_ROM.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vram.sv
    Info (12023): Found entity 1: VRAM File: C:/dev/FPGA-NES/src/VRAM.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file main_clkgen.v
    Info (12023): Found entity 1: main_clkgen File: C:/dev/FPGA-NES/src/main_clkgen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file nes_clkgen.v
    Info (12023): Found entity 1: nes_clkgen File: C:/dev/FPGA-NES/src/nes_clkgen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: CONTROLLER File: C:/dev/FPGA-NES/src/CONTROLLER.sv Line: 35
Info (144001): Generated suppressed messages file C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings
    Error: Peak virtual memory: 4806 megabytes
    Error: Processing ended: Wed Apr 19 01:31:25 2023
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg.


