/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.18
Hash     : 4dceb7b
Date     : Jul  1 2024
Type     : Engineering
Log Time   : Mon Jul  8 10:45:38 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: cycles[7].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[7].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[7].C[0] (dffre at (24,22))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[7].Q[0] (dffre at (24,22)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.646     2.695
| (intra 'io' routing)                                                       0.733     3.428
out:cycles[7].outpad[0] (.output at (51,44))                      -0.000     3.428
data arrival time                                                                      3.428

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -3.428
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.028


#Path 2
Startpoint: cycles[6].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[6].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[6].C[0] (dffre at (24,22))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[6].Q[0] (dffre at (24,22)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.646     2.695
| (intra 'io' routing)                                                       0.733     3.428
out:cycles[6].outpad[0] (.output at (51,44))                      -0.000     3.428
data arrival time                                                                      3.428

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -3.428
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.028


#Path 3
Startpoint: cycles[4].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[4].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[4].C[0] (dffre at (24,22))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[4].Q[0] (dffre at (24,22)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.646     2.695
| (intra 'io' routing)                                                       0.733     3.428
out:cycles[4].outpad[0] (.output at (51,44))                      -0.000     3.428
data arrival time                                                                      3.428

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -3.428
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.028


#Path 4
Startpoint: cycles[3].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[3].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[3].C[0] (dffre at (24,22))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[3].Q[0] (dffre at (24,22)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.646     2.695
| (intra 'io' routing)                                                       0.733     3.428
out:cycles[3].outpad[0] (.output at (51,44))                      -0.000     3.428
data arrival time                                                                      3.428

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -3.428
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.028


#Path 5
Startpoint: cycles[5].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : out:cycles[5].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[5].C[0] (dffre at (25,26))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[5].Q[0] (dffre at (25,26)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.528     2.576
| (intra 'io' routing)                                                       0.733     3.309
out:cycles[5].outpad[0] (.output at (51,44))                      -0.000     3.309
data arrival time                                                                      3.309

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -3.309
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.909


#Path 6
Startpoint: cycles[2].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : out:cycles[2].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[2].C[0] (dffre at (25,26))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[2].Q[0] (dffre at (25,26)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.528     2.576
| (intra 'io' routing)                                                       0.733     3.309
out:cycles[2].outpad[0] (.output at (51,44))                      -0.000     3.309
data arrival time                                                                      3.309

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -3.309
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.909


#Path 7
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : out:cycles[1].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.528     2.576
| (intra 'io' routing)                                                       0.733     3.309
out:cycles[1].outpad[0] (.output at (51,44))                      -0.000     3.309
data arrival time                                                                      3.309

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -3.309
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.909


#Path 8
Startpoint: cycles[0].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : out:cycles[0].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[0].C[0] (dffre at (25,26))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[0].Q[0] (dffre at (25,26)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      1.528     2.576
| (intra 'io' routing)                                                       0.733     3.309
out:cycles[0].outpad[0] (.output at (51,44))                      -0.000     3.309
data arrival time                                                                      3.309

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -3.309
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.909


#Path 9
Startpoint: cycles[8].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[8].outpad[0] (.output at (1,2) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[8].C[0] (dffre at (24,22))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[8].Q[0] (dffre at (24,22)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    1.409     2.457
| (intra 'io' routing)                                                     0.733     3.190
out:cycles[8].outpad[0] (.output at (1,2))                      -0.000     3.190
data arrival time                                                                    3.190

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -3.190
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.790


#Path 10
Startpoint: cycles[10].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[10].outpad[0] (.output at (1,3) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[10].C[0] (dffre at (24,22))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[10].Q[0] (dffre at (24,22)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     1.409     2.457
| (intra 'io' routing)                                                      0.733     3.190
out:cycles[10].outpad[0] (.output at (1,3))                      -0.000     3.190
data arrival time                                                                     3.190

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -3.190
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.790


#Path 11
Startpoint: cycles[11].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[11].outpad[0] (.output at (1,4) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[11].C[0] (dffre at (24,22))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[11].Q[0] (dffre at (24,22)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     1.409     2.457
| (intra 'io' routing)                                                      0.733     3.190
out:cycles[11].outpad[0] (.output at (1,4))                      -0.000     3.190
data arrival time                                                                     3.190

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -3.190
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.790


#Path 12
Startpoint: cycles[9].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[9].outpad[0] (.output at (1,3) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[9].C[0] (dffre at (24,22))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[9].Q[0] (dffre at (24,22)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    1.409     2.457
| (intra 'io' routing)                                                     0.733     3.190
out:cycles[9].outpad[0] (.output at (1,3))                      -0.000     3.190
data arrival time                                                                    3.190

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clock uncertainty                                                          0.000     2.500
output external delay                                                     -0.100     2.400
data required time                                                                   2.400
------------------------------------------------------------------------------------------
data required time                                                                   2.400
data arrival time                                                                   -3.190
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.790


#Path 13
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[31].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[31].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[31].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 14
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[30].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[30].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[30].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 15
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[29].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[29].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[29].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 16
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[28].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[28].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[28].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 17
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[27].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[27].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[27].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 18
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[26].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[26].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[26].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 19
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[25].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[25].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[25].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 20
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[24].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[24].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[24].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 21
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[21].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[21].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[21].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 22
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[23].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[23].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[23].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 23
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[22].R[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.351     4.057
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     4.142
cycles[22].R[0] (dffre at (2,13))                                                                                                                                                                                                                               -0.000     4.142
data arrival time                                                                                                                                                                                                                                                                    4.142

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[22].C[0] (dffre at (2,13))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -4.142
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.779


#Path 24
Startpoint: cycles[20].Q[0] (dffre at (24,22) clocked by clk)
Endpoint  : out:cycles[20].outpad[0] (.output at (1,8) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[20].C[0] (dffre at (24,22))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[20].Q[0] (dffre at (24,22)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     1.351     2.399
| (intra 'io' routing)                                                      0.733     3.132
out:cycles[20].outpad[0] (.output at (1,8))                       0.000     3.132
data arrival time                                                                     3.132

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -3.132
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.732


#Path 25
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[19].R[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.758
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.843
cycles[19].R[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.843
data arrival time                                                                                                                                                                                                                                                                    3.843

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[19].C[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.843
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.480


#Path 26
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[18].R[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.758
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.843
cycles[18].R[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.843
data arrival time                                                                                                                                                                                                                                                                    3.843

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[18].C[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.843
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.480


#Path 27
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[17].R[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.758
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.843
cycles[17].R[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.843
data arrival time                                                                                                                                                                                                                                                                    3.843

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[17].C[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.843
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.480


#Path 28
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[16].R[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.758
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.843
cycles[16].R[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.843
data arrival time                                                                                                                                                                                                                                                                    3.843

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[16].C[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.843
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.480


#Path 29
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[15].R[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.758
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.843
cycles[15].R[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.843
data arrival time                                                                                                                                                                                                                                                                    3.843

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[15].C[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.843
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.480


#Path 30
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[14].R[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.758
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.843
cycles[14].R[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.843
data arrival time                                                                                                                                                                                                                                                                    3.843

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[14].C[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.843
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.480


#Path 31
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[13].R[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.758
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.843
cycles[13].R[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.843
data arrival time                                                                                                                                                                                                                                                                    3.843

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[13].C[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.843
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.480


#Path 32
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[12].R[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    1.052     3.758
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.843
cycles[12].R[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.843
data arrival time                                                                                                                                                                                                                                                                    3.843

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[12].C[0] (dffre at (8,14))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.843
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                                    -0.480


#Path 33
Startpoint: cycles[14].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : cycles[16].D[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[14].C[0] (dffre at (8,14))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[14].Q[0] (dffre at (8,14)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    1.052     2.100
| (intra 'clb' routing)                                                    0.085     2.185
$abc$247253$new_new_n89__.in[1] (.names at (25,26))                        0.000     2.185
| (primitive '.names' combinational delay)                                 0.148     2.333
$abc$247253$new_new_n89__.out[0] (.names at (25,26))                       0.000     2.333
| (intra 'clb' routing)                                                    0.000     2.333
| (inter-block routing)                                                    1.052     3.385
| (intra 'clb' routing)                                                    0.085     3.470
$abc$244720$li16_li16.in[1] (.names at (8,14))                             0.000     3.470
| (primitive '.names' combinational delay)                                 0.025     3.495
$abc$244720$li16_li16.out[0] (.names at (8,14))                            0.000     3.495
| (intra 'clb' routing)                                                    0.000     3.495
cycles[16].D[0] (dffre at (8,14))                                0.000     3.495
data arrival time                                                                    3.495

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[16].C[0] (dffre at (8,14))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.495
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.133


#Path 34
Startpoint: cycles[14].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : cycles[17].D[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[14].C[0] (dffre at (8,14))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[14].Q[0] (dffre at (8,14)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    1.052     2.100
| (intra 'clb' routing)                                                    0.085     2.185
$abc$247253$new_new_n89__.in[1] (.names at (25,26))                        0.000     2.185
| (primitive '.names' combinational delay)                                 0.148     2.333
$abc$247253$new_new_n89__.out[0] (.names at (25,26))                       0.000     2.333
| (intra 'clb' routing)                                                    0.000     2.333
| (inter-block routing)                                                    1.052     3.385
| (intra 'clb' routing)                                                    0.085     3.470
$abc$244720$li17_li17.in[1] (.names at (8,14))                             0.000     3.470
| (primitive '.names' combinational delay)                                 0.025     3.495
$abc$244720$li17_li17.out[0] (.names at (8,14))                            0.000     3.495
| (intra 'clb' routing)                                                    0.000     3.495
cycles[17].D[0] (dffre at (8,14))                                0.000     3.495
data arrival time                                                                    3.495

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[17].C[0] (dffre at (8,14))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.495
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.133


#Path 35
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[29].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li29_li29.in[2] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.218     3.450
$abc$244720$li29_li29.out[0] (.names at (2,13))                            0.000     3.450
| (intra 'clb' routing)                                                    0.000     3.450
cycles[29].D[0] (dffre at (2,13))                                0.000     3.450
data arrival time                                                                    3.450

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[29].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.450
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.087


#Path 36
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[30].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li30_li30.in[2] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.218     3.450
$abc$244720$li30_li30.out[0] (.names at (2,13))                            0.000     3.450
| (intra 'clb' routing)                                                    0.000     3.450
cycles[30].D[0] (dffre at (2,13))                                0.000     3.450
data arrival time                                                                    3.450

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[30].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.450
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.087


#Path 37
Startpoint: cycles[12].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : out:cycles[12].outpad[0] (.output at (1,4) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[12].C[0] (dffre at (8,14))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[12].Q[0] (dffre at (8,14)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.695     1.744
| (intra 'io' routing)                                                      0.733     2.476
out:cycles[12].outpad[0] (.output at (1,4))                       0.000     2.476
data arrival time                                                                     2.476

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.476
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.076


#Path 38
Startpoint: cycles[14].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : out:cycles[14].outpad[0] (.output at (1,5) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[14].C[0] (dffre at (8,14))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[14].Q[0] (dffre at (8,14)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.695     1.744
| (intra 'io' routing)                                                      0.733     2.476
out:cycles[14].outpad[0] (.output at (1,5))                       0.000     2.476
data arrival time                                                                     2.476

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.476
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.076


#Path 39
Startpoint: cycles[13].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : out:cycles[13].outpad[0] (.output at (1,5) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[13].C[0] (dffre at (8,14))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[13].Q[0] (dffre at (8,14)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.695     1.744
| (intra 'io' routing)                                                      0.733     2.476
out:cycles[13].outpad[0] (.output at (1,5))                       0.000     2.476
data arrival time                                                                     2.476

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.476
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.076


#Path 40
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[26].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li26_li26.in[2] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.197     3.429
$abc$244720$li26_li26.out[0] (.names at (2,13))                            0.000     3.429
| (intra 'clb' routing)                                                    0.000     3.429
cycles[26].D[0] (dffre at (2,13))                                0.000     3.429
data arrival time                                                                    3.429

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[26].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.429
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.066


#Path 41
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[27].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li27_li27.in[2] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.197     3.429
$abc$244720$li27_li27.out[0] (.names at (2,13))                            0.000     3.429
| (intra 'clb' routing)                                                    0.000     3.429
cycles[27].D[0] (dffre at (2,13))                                0.000     3.429
data arrival time                                                                    3.429

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[27].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.429
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.066


#Path 42
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[28].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li28_li28.in[2] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.197     3.429
$abc$244720$li28_li28.out[0] (.names at (2,13))                            0.000     3.429
| (intra 'clb' routing)                                                    0.000     3.429
cycles[28].D[0] (dffre at (2,13))                                0.000     3.429
data arrival time                                                                    3.429

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[28].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.429
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.066


#Path 43
Startpoint: cycles[15].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : out:cycles[15].outpad[0] (.output at (1,6) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[15].C[0] (dffre at (8,14))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[15].Q[0] (dffre at (8,14)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.637     1.686
| (intra 'io' routing)                                                      0.733     2.418
out:cycles[15].outpad[0] (.output at (1,6))                       0.000     2.418
data arrival time                                                                     2.418

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.418
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.018


#Path 44
Startpoint: cycles[16].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : out:cycles[16].outpad[0] (.output at (1,6) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[16].C[0] (dffre at (8,14))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[16].Q[0] (dffre at (8,14)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.637     1.686
| (intra 'io' routing)                                                      0.733     2.418
out:cycles[16].outpad[0] (.output at (1,6))                       0.000     2.418
data arrival time                                                                     2.418

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.418
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.018


#Path 45
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[22].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li22_li22.in[1] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.148     3.380
$abc$244720$li22_li22.out[0] (.names at (2,13))                            0.000     3.380
| (intra 'clb' routing)                                                    0.000     3.380
cycles[22].D[0] (dffre at (2,13))                                0.000     3.380
data arrival time                                                                    3.380

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[22].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.380
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.017


#Path 46
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[24].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li24_li24.in[1] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.148     3.380
$abc$244720$li24_li24.out[0] (.names at (2,13))                            0.000     3.380
| (intra 'clb' routing)                                                    0.000     3.380
cycles[24].D[0] (dffre at (2,13))                                0.000     3.380
data arrival time                                                                    3.380

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[24].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.380
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.017


#Path 47
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[23].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li23_li23.in[1] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.136     3.368
$abc$244720$li23_li23.out[0] (.names at (2,13))                            0.000     3.368
| (intra 'clb' routing)                                                    0.000     3.368
cycles[23].D[0] (dffre at (2,13))                                0.000     3.368
data arrival time                                                                    3.368

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[23].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.368
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.005


#Path 48
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[21].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li21_li21.in[0] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.136     3.368
$abc$244720$li21_li21.out[0] (.names at (2,13))                            0.000     3.368
| (intra 'clb' routing)                                                    0.000     3.368
cycles[21].D[0] (dffre at (2,13))                                0.000     3.368
data arrival time                                                                    3.368

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[21].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.368
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -0.005


#Path 49
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[25].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li25_li25.in[1] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.090     3.322
$abc$244720$li25_li25.out[0] (.names at (2,13))                            0.000     3.322
| (intra 'clb' routing)                                                    0.000     3.322
cycles[25].D[0] (dffre at (2,13))                                0.000     3.322
data arrival time                                                                    3.322

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[25].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.322
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.041


#Path 50
Startpoint: cycles[17].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : out:cycles[17].outpad[0] (.output at (1,7) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[17].C[0] (dffre at (8,14))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[17].Q[0] (dffre at (8,14)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.576     1.625
| (intra 'io' routing)                                                      0.733     2.357
out:cycles[17].outpad[0] (.output at (1,7))                       0.000     2.357
data arrival time                                                                     2.357

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.357
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.043


#Path 51
Startpoint: cycles[18].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : out:cycles[18].outpad[0] (.output at (1,7) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[18].C[0] (dffre at (8,14))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[18].Q[0] (dffre at (8,14)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.576     1.625
| (intra 'io' routing)                                                      0.733     2.357
out:cycles[18].outpad[0] (.output at (1,7))                       0.000     2.357
data arrival time                                                                     2.357

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.357
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.043


#Path 52
Startpoint: cycles[19].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : out:cycles[19].outpad[0] (.output at (1,8) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[19].C[0] (dffre at (8,14))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[19].Q[0] (dffre at (8,14)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.518     1.567
| (intra 'io' routing)                                                      0.733     2.299
out:cycles[19].outpad[0] (.output at (1,8))                       0.000     2.299
data arrival time                                                                     2.299

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.299
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.101


#Path 53
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[31].D[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$247253$new_new_n71__.in[2] (.names at (8,14))                         0.000     2.645
| (primitive '.names' combinational delay)                                 0.103     2.747
$abc$247253$new_new_n71__.out[0] (.names at (8,14))                        0.000     2.747
| (intra 'clb' routing)                                                    0.000     2.747
| (inter-block routing)                                                    0.399     3.147
| (intra 'clb' routing)                                                    0.085     3.232
$abc$244720$li31_li31.in[2] (.names at (2,13))                             0.000     3.232
| (primitive '.names' combinational delay)                                 0.025     3.257
$abc$244720$li31_li31.out[0] (.names at (2,13))                            0.000     3.257
| (intra 'clb' routing)                                                    0.000     3.257
cycles[31].D[0] (dffre at (2,13))                                0.000     3.257
data arrival time                                                                    3.257

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[31].C[0] (dffre at (2,13))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.257
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.106


#Path 54
Startpoint: cycles[23].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[23].outpad[0] (.output at (1,10) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[23].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[23].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.399     1.448
| (intra 'io' routing)                                                       0.733     2.181
out:cycles[23].outpad[0] (.output at (1,10))                       0.000     2.181
data arrival time                                                                      2.181

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.181
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.219


#Path 55
Startpoint: cycles[24].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[24].outpad[0] (.output at (1,10) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[24].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[24].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.399     1.448
| (intra 'io' routing)                                                       0.733     2.181
out:cycles[24].outpad[0] (.output at (1,10))                       0.000     2.181
data arrival time                                                                      2.181

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.181
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.219


#Path 56
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[20].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[20].R[0] (dffre at (24,22))                                                                                                                                                                                                                               0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[20].C[0] (dffre at (24,22))                                                                                                                                                                                                                               0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 57
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[6].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[6].R[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[6].C[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 58
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[4].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[4].R[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[4].C[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 59
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[3].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[3].R[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[3].C[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 60
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[7].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[7].R[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[7].C[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 61
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[8].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[8].R[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[8].C[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 62
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[9].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[9].R[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[9].C[0] (dffre at (24,22))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 63
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[10].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[10].R[0] (dffre at (24,22))                                                                                                                                                                                                                               0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[10].C[0] (dffre at (24,22))                                                                                                                                                                                                                               0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 64
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[11].R[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.342     3.048
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     3.133
cycles[11].R[0] (dffre at (24,22))                                                                                                                                                                                                                               0.000     3.133
data arrival time                                                                                                                                                                                                                                                                    3.133

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[11].C[0] (dffre at (24,22))                                                                                                                                                                                                                               0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -3.133
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.230


#Path 65
Startpoint: cycles[31].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[31].outpad[0] (.output at (1,14) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[31].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[31].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'io' routing)                                                       0.733     2.123
out:cycles[31].outpad[0] (.output at (1,14))                       0.000     2.123
data arrival time                                                                      2.123

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.123
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.277


#Path 66
Startpoint: cycles[21].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[21].outpad[0] (.output at (1,9) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[21].C[0] (dffre at (2,13))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[21].Q[0] (dffre at (2,13)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.342     1.390
| (intra 'io' routing)                                                      0.733     2.123
out:cycles[21].outpad[0] (.output at (1,9))                       0.000     2.123
data arrival time                                                                     2.123

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.123
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.277


#Path 67
Startpoint: cycles[22].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[22].outpad[0] (.output at (1,9) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (51,44))                                          0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'clb' routing)                                                     0.000     0.894
cycles[22].C[0] (dffre at (2,13))                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                               0.154     1.048
cycles[22].Q[0] (dffre at (2,13)) [clock-to-output]               0.000     1.048
| (intra 'clb' routing)                                                     0.000     1.048
| (inter-block routing)                                                     0.342     1.390
| (intra 'io' routing)                                                      0.733     2.123
out:cycles[22].outpad[0] (.output at (1,9))                       0.000     2.123
data arrival time                                                                     2.123

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -0.100     2.400
data required time                                                                    2.400
-------------------------------------------------------------------------------------------
data required time                                                                    2.400
data arrival time                                                                    -2.123
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.277


#Path 68
Startpoint: cycles[25].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[25].outpad[0] (.output at (1,11) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[25].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[25].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'io' routing)                                                       0.733     2.123
out:cycles[25].outpad[0] (.output at (1,11))                       0.000     2.123
data arrival time                                                                      2.123

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.123
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.277


#Path 69
Startpoint: cycles[26].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[26].outpad[0] (.output at (1,11) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[26].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[26].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'io' routing)                                                       0.733     2.123
out:cycles[26].outpad[0] (.output at (1,11))                       0.000     2.123
data arrival time                                                                      2.123

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.123
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.277


#Path 70
Startpoint: cycles[27].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[27].outpad[0] (.output at (1,12) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[27].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[27].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'io' routing)                                                       0.733     2.123
out:cycles[27].outpad[0] (.output at (1,12))                       0.000     2.123
data arrival time                                                                      2.123

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.123
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.277


#Path 71
Startpoint: cycles[28].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[28].outpad[0] (.output at (1,12) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[28].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[28].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'io' routing)                                                       0.733     2.123
out:cycles[28].outpad[0] (.output at (1,12))                       0.000     2.123
data arrival time                                                                      2.123

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.123
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.277


#Path 72
Startpoint: cycles[30].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[30].outpad[0] (.output at (1,14) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[30].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[30].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.342     1.390
| (intra 'io' routing)                                                       0.733     2.123
out:cycles[30].outpad[0] (.output at (1,14))                       0.000     2.123
data arrival time                                                                      2.123

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.123
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.277


#Path 73
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[12].D[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$244720$li12_li12.in[2] (.names at (8,14))                             0.000     2.645
| (primitive '.names' combinational delay)                                 0.148     2.793
$abc$244720$li12_li12.out[0] (.names at (8,14))                            0.000     2.793
| (intra 'clb' routing)                                                    0.282     3.075
cycles[12].D[0] (dffre at (8,14))                                0.000     3.075
data arrival time                                                                    3.075

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[12].C[0] (dffre at (8,14))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -3.075
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.288


#Path 74
Startpoint: cycles[29].Q[0] (dffre at (2,13) clocked by clk)
Endpoint  : out:cycles[29].outpad[0] (.output at (1,13) clocked by clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                           0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing)                                                      0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
cycles[29].C[0] (dffre at (2,13))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
cycles[29].Q[0] (dffre at (2,13)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (inter-block routing)                                                      0.220     1.268
| (intra 'io' routing)                                                       0.733     2.001
out:cycles[29].outpad[0] (.output at (1,13))                       0.000     2.001
data arrival time                                                                      2.001

clock clk (rise edge)                                                      2.500     2.500
clock source latency                                                         0.000     2.500
clock uncertainty                                                            0.000     2.500
output external delay                                                       -0.100     2.400
data required time                                                                     2.400
--------------------------------------------------------------------------------------------
data required time                                                                     2.400
data arrival time                                                                     -2.001
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.399


#Path 75
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[1].R[0] (dffre at (25,26) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.162     2.868
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.953
cycles[1].R[0] (dffre at (25,26))                                                                                                                                                                                                                                0.000     2.953
data arrival time                                                                                                                                                                                                                                                                    2.953

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[1].C[0] (dffre at (25,26))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -2.953
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.410


#Path 76
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[0].R[0] (dffre at (25,26) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.162     2.868
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.953
cycles[0].R[0] (dffre at (25,26))                                                                                                                                                                                                                                0.000     2.953
data arrival time                                                                                                                                                                                                                                                                    2.953

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[0].C[0] (dffre at (25,26))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -2.953
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.410


#Path 77
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : working.R[0] (dffre at (25,26) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.162     2.868
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.953
working.R[0] (dffre at (25,26))                                                                                                                                                                                                                                            0.000     2.953
data arrival time                                                                                                                                                                                                                                                                    2.953

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
working.C[0] (dffre at (25,26))                                                                                                                                                                                                                                            0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -2.953
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.410


#Path 78
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[5].R[0] (dffre at (25,26) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.162     2.868
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.953
cycles[5].R[0] (dffre at (25,26))                                                                                                                                                                                                                                0.000     2.953
data arrival time                                                                                                                                                                                                                                                                    2.953

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[5].C[0] (dffre at (25,26))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -2.953
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.410


#Path 79
Startpoint: rst.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : cycles[2].R[0] (dffre at (25,26) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                                    0.000     0.000
clock source latency                                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                                       0.100     0.100
rst.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                 0.000     0.100
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     0.994
| (inter-block routing)                                                                                                                                                                                                                                                    1.528     2.522
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.607
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.in[0] (.names at (25,26))                        0.000     2.607
| (primitive '.names' combinational delay)                                                                                                                                                                                                                                 0.099     2.706
$abc$247253$techmap$techmap247110$abc$244720$auto$blifparse.cc:377:parse_blif$244752.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80$245744_Y.out[0] (.names at (25,26))                       0.000     2.706
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     2.706
| (inter-block routing)                                                                                                                                                                                                                                                    0.162     2.868
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.085     2.953
cycles[2].R[0] (dffre at (25,26))                                                                                                                                                                                                                                0.000     2.953
data arrival time                                                                                                                                                                                                                                                                    2.953

clock clk (rise edge)                                                                                                                                                                                                                                                    2.500     2.500
clock source latency                                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                                                                         0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                                     0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                                    0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                                    0.000     3.394
cycles[2].C[0] (dffre at (25,26))                                                                                                                                                                                                                                0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                                   3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                                   -2.953
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                          0.410


#Path 80
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[19].D[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$244720$li19_li19.in[3] (.names at (8,14))                             0.000     2.645
| (primitive '.names' combinational delay)                                 0.148     2.793
$abc$244720$li19_li19.out[0] (.names at (8,14))                            0.000     2.793
| (intra 'clb' routing)                                                    0.000     2.793
cycles[19].D[0] (dffre at (8,14))                                0.000     2.793
data arrival time                                                                    2.793

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[19].C[0] (dffre at (8,14))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -2.793
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.570


#Path 81
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[18].D[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$244720$li18_li18.in[3] (.names at (8,14))                             0.000     2.645
| (primitive '.names' combinational delay)                                 0.148     2.793
$abc$244720$li18_li18.out[0] (.names at (8,14))                            0.000     2.793
| (intra 'clb' routing)                                                    0.000     2.793
cycles[18].D[0] (dffre at (8,14))                                0.000     2.793
data arrival time                                                                    2.793

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[18].C[0] (dffre at (8,14))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -2.793
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.570


#Path 82
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[14].D[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$244720$li14_li14.in[2] (.names at (8,14))                             0.000     2.645
| (primitive '.names' combinational delay)                                 0.099     2.744
$abc$244720$li14_li14.out[0] (.names at (8,14))                            0.000     2.744
| (intra 'clb' routing)                                                    0.000     2.744
cycles[14].D[0] (dffre at (8,14))                                0.000     2.744
data arrival time                                                                    2.744

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[14].C[0] (dffre at (8,14))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -2.744
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.619


#Path 83
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[13].D[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$244720$li13_li13.in[2] (.names at (8,14))                             0.000     2.645
| (primitive '.names' combinational delay)                                 0.099     2.744
$abc$244720$li13_li13.out[0] (.names at (8,14))                            0.000     2.744
| (intra 'clb' routing)                                                    0.000     2.744
cycles[13].D[0] (dffre at (8,14))                                0.000     2.744
data arrival time                                                                    2.744

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[13].C[0] (dffre at (8,14))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -2.744
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.619


#Path 84
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[15].D[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.933     2.560
| (intra 'clb' routing)                                                    0.085     2.645
$abc$244720$li15_li15.in[2] (.names at (8,14))                             0.000     2.645
| (primitive '.names' combinational delay)                                 0.025     2.670
$abc$244720$li15_li15.out[0] (.names at (8,14))                            0.000     2.670
| (intra 'clb' routing)                                                    0.000     2.670
cycles[15].D[0] (dffre at (8,14))                                0.000     2.670
data arrival time                                                                    2.670

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[15].C[0] (dffre at (8,14))                                0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -2.670
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.693


#Path 85
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[29].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[29].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[29].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 86
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[31].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[31].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[31].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 87
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[30].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[30].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[30].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 88
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[28].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[28].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[28].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 89
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[27].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[27].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[27].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 90
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[26].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[26].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[26].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 91
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[24].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[24].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[24].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 92
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[23].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[23].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[23].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 93
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[22].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[22].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[22].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 94
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[25].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[25].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[25].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 95
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[21].E[0] (dffre at (2,13) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.351     2.399
| (intra 'clb' routing)                                           0.085     2.484
cycles[21].E[0] (dffre at (2,13))                       0.000     2.484
data arrival time                                                           2.484

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[21].C[0] (dffre at (2,13))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.484
---------------------------------------------------------------------------------
slack (MET)                                                                 0.879


#Path 96
Startpoint: cycles[13].Q[0] (dffre at (8,14) clocked by clk)
Endpoint  : cycles[20].D[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (51,44))                                        0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing)                                                   0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
cycles[13].C[0] (dffre at (8,14))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
cycles[13].Q[0] (dffre at (8,14)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                                   0.000     1.048
| (inter-block routing)                                                   0.162     1.210
| (intra 'clb' routing)                                                   0.085     1.295
$abc$247253$new_new_n70__.in[4] (.names at (8,14))                       -0.000     1.295
| (primitive '.names' combinational delay)                                0.054     1.349
$abc$247253$new_new_n70__.out[0] (.names at (8,14))                       0.000     1.349
| (intra 'clb' routing)                                                   0.000     1.349
| (inter-block routing)                                                   0.933     2.282
| (intra 'clb' routing)                                                   0.085     2.367
$abc$244720$li20_li20.in[1] (.names at (24,22))                           0.000     2.367
| (primitive '.names' combinational delay)                                0.103     2.470
$abc$244720$li20_li20.out[0] (.names at (24,22))                          0.000     2.470
| (intra 'clb' routing)                                                   0.000     2.470
cycles[20].D[0] (dffre at (24,22))                              0.000     2.470
data arrival time                                                                   2.470

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input at (51,44))                                        0.000     2.500
| (intra 'io' routing)                                                    0.894     3.394
| (inter-block routing)                                                   0.000     3.394
| (intra 'clb' routing)                                                   0.000     3.394
cycles[20].C[0] (dffre at (24,22))                              0.000     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -2.470
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.893


#Path 97
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[11].D[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.162     1.788
| (intra 'clb' routing)                                                    0.085     1.873
$abc$244720$li10_li10.in[1] (.names at (24,22))                            0.000     1.873
| (primitive '.names' combinational delay)                                 0.090     1.964
$abc$244720$li10_li10.out[0] (.names at (24,22))                           0.000     1.964
| (intra 'clb' routing)                                                    0.000     1.964
| (inter-block routing)                                                    0.162     2.125
| (intra 'clb' routing)                                                    0.085     2.211
$abc$244720$li11_li11.in[2] (.names at (24,22))                            0.000     2.211
| (primitive '.names' combinational delay)                                 0.218     2.429
$abc$244720$li11_li11.out[0] (.names at (24,22))                           0.000     2.429
| (intra 'clb' routing)                                                    0.000     2.429
cycles[11].D[0] (dffre at (24,22))                               0.000     2.429
data arrival time                                                                    2.429

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[11].C[0] (dffre at (24,22))                               0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -2.429
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.934


#Path 98
Startpoint: cycles[1].Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[10].D[0] (dffre at (24,22) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
cycles[1].C[0] (dffre at (25,26))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
cycles[1].Q[0] (dffre at (25,26)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                                    0.000     1.048
| (inter-block routing)                                                    0.342     1.390
| (intra 'clb' routing)                                                    0.085     1.475
$abc$247253$new_new_n68__.in[3] (.names at (24,22))                        0.000     1.475
| (primitive '.names' combinational delay)                                 0.152     1.627
$abc$247253$new_new_n68__.out[0] (.names at (24,22))                       0.000     1.627
| (intra 'clb' routing)                                                    0.000     1.627
| (inter-block routing)                                                    0.162     1.788
| (intra 'clb' routing)                                                    0.085     1.873
$abc$244720$li10_li10.in[1] (.names at (24,22))                            0.000     1.873
| (primitive '.names' combinational delay)                                 0.090     1.964
$abc$244720$li10_li10.out[0] (.names at (24,22))                           0.000     1.964
| (intra 'clb' routing)                                                    0.000     1.964
| (inter-block routing)                                                    0.162     2.125
| (intra 'clb' routing)                                                    0.303     2.429
cycles[10].D[0] (dffre at (24,22))                              -0.000     2.429
data arrival time                                                                    2.429

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                       0.000     2.500
clk.inpad[0] (.input at (51,44))                                         0.000     2.500
| (intra 'io' routing)                                                     0.894     3.394
| (inter-block routing)                                                    0.000     3.394
| (intra 'clb' routing)                                                    0.000     3.394
cycles[10].C[0] (dffre at (24,22))                               0.000     3.394
clock uncertainty                                                          0.000     3.394
cell setup time                                                           -0.032     3.363
data required time                                                                   3.363
------------------------------------------------------------------------------------------
data required time                                                                   3.363
data arrival time                                                                   -2.429
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.934


#Path 99
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[13].E[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.052     2.100
| (intra 'clb' routing)                                           0.085     2.185
cycles[13].E[0] (dffre at (8,14))                       0.000     2.185
data arrival time                                                           2.185

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[13].C[0] (dffre at (8,14))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.185
---------------------------------------------------------------------------------
slack (MET)                                                                 1.177


#Path 100
Startpoint: working.Q[0] (dffre at (25,26) clocked by clk)
Endpoint  : cycles[14].E[0] (dffre at (8,14) clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                0.000     0.000
| (intra 'io' routing)                                            0.894     0.894
| (inter-block routing)                                           0.000     0.894
| (intra 'clb' routing)                                           0.000     0.894
working.C[0] (dffre at (25,26))                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                     0.154     1.048
working.Q[0] (dffre at (25,26)) [clock-to-output]                 0.000     1.048
| (intra 'clb' routing)                                           0.000     1.048
| (inter-block routing)                                           1.052     2.100
| (intra 'clb' routing)                                           0.085     2.185
cycles[14].E[0] (dffre at (8,14))                       0.000     2.185
data arrival time                                                           2.185

clock clk (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clk.inpad[0] (.input at (51,44))                                0.000     2.500
| (intra 'io' routing)                                            0.894     3.394
| (inter-block routing)                                           0.000     3.394
| (intra 'clb' routing)                                           0.000     3.394
cycles[14].C[0] (dffre at (8,14))                       0.000     3.394
clock uncertainty                                                 0.000     3.394
cell setup time                                                  -0.032     3.363
data required time                                                          3.363
---------------------------------------------------------------------------------
data required time                                                          3.363
data arrival time                                                          -2.185
---------------------------------------------------------------------------------
slack (MET)                                                                 1.177


#End of timing report
