
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003624                       # Number of seconds simulated
sim_ticks                                  3624042333                       # Number of ticks simulated
final_tick                               530616480945                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75465                       # Simulator instruction rate (inst/s)
host_op_rate                                    95437                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 135511                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886080                       # Number of bytes of host memory used
host_seconds                                 26743.54                       # Real time elapsed on the host
sim_insts                                  2018193902                       # Number of instructions simulated
sim_ops                                    2552335576                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       527616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       266624                       # Number of bytes read from this memory
system.physmem.bytes_read::total               804608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       154496                       # Number of bytes written to this memory
system.physmem.bytes_written::total            154496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2083                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6286                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1207                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1207                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1412787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    145587703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1448107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     73570885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               222019482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1412787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1448107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2860894                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42630849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42630849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42630849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1412787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    145587703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1448107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     73570885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              264650330                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8690750                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3139680                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2547114                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214355                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1300125                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1241600                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          333592                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9279                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3290809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17312098                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3139680                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1575192                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3657588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1126332                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        602800                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1619785                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        98785                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8458306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.524184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4800718     56.76%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228089      2.70%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260772      3.08%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          478708      5.66%     68.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214424      2.54%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328597      3.88%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179119      2.12%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153860      1.82%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814019     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8458306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361267                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.992014                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474298                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       553669                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3489398                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35947                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        904993                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534838                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2094                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20613285                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4942                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        904993                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663690                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         152907                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       138336                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331548                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       266827                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19813213                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5325                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        143150                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76893                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1819                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27744309                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92291507                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92291507                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10683626                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4172                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2519                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           679767                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1847027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13241                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       302393                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18609222                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14983054                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29348                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6284109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18811446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8458306                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771401                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.921794                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2969865     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1792207     21.19%     56.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1222283     14.45%     70.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       845498     10.00%     80.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       707522      8.36%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381582      4.51%     93.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377982      4.47%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87039      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74328      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8458306                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108682     76.57%     76.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15435     10.88%     87.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17811     12.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492752     83.38%     83.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212431      1.42%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1491695      9.96%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       784526      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14983054                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724023                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141929                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009473                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38595691                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24897648                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14549756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15124983                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29887                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       721684                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        904993                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          60682                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9415                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18613389                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1847027                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944014                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2481                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123370                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       250007                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14700242                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393039                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282812                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146461                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082044                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            753422                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691481                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14561384                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14549756                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9524440                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26719228                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674166                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356464                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6331752                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217069                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7553313                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161072                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2995129     39.65%     39.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050565     27.15%     66.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840841     11.13%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420290      5.56%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428991      5.68%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167977      2.22%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184107      2.44%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95223      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370190      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7553313                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370190                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25796395                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38132706                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 232444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869075                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869075                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.150649                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.150649                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66087580                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20113310                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19067622                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8690750                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3250778                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2648568                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214974                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1326364                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1262208                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346445                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9453                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3342505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17749067                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3250778                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1608653                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3718847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1159604                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        522894                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1640488                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93059                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8525806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.579412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.371874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4806959     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          259307      3.04%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270251      3.17%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425447      4.99%     67.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          202600      2.38%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          286648      3.36%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          191619      2.25%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141738      1.66%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1941237     22.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8525806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374050                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.042294                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3521083                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       476602                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3558028                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29667                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        940420                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       551269                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1115                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21206747                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4220                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        940420                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3699248                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107866                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       137565                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3407508                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       233193                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20440328                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134822                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68933                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28614790                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95290538                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95290538                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17465721                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11149066                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3512                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1794                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           610502                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1903558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       983392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10577                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       318246                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19162063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15215448                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26900                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6602784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20384531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8525806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784635                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.930583                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2964702     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1847799     21.67%     56.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1203785     14.12%     70.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       809401      9.49%     80.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       747270      8.76%     88.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       416048      4.88%     93.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       374204      4.39%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83444      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79153      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8525806                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114858     77.72%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16792     11.36%     89.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16136     10.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12699628     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       202457      1.33%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1717      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1505956      9.90%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       805690      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15215448                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750764                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147786                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009713                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39131388                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25768491                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14782797                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15363234                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21400                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       760697                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       260011                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        940420                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          66209                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12839                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19165601                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1903558                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       983392                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1788                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250787                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14941273                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1407395                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274175                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2183637                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2124293                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776242                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.719216                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14794028                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14782797                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9707527                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27591962                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700981                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351824                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10177453                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12530684                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6634925                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3501                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216901                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7585385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651951                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2910291     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2144897     28.28%     66.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       852520     11.24%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       427640      5.64%     83.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       394029      5.19%     88.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       179121      2.36%     91.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194589      2.57%     93.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99812      1.32%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       382486      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7585385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10177453                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12530684                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1866242                       # Number of memory references committed
system.switch_cpus1.commit.loads              1142861                       # Number of loads committed
system.switch_cpus1.commit.membars               1744                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1809290                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11288332                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258359                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       382486                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26368339                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39272735                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 164944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10177453                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12530684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10177453                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853922                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853922                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.171067                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.171067                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67081399                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20496653                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19522903                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3488                       # number of misc regfile writes
system.l2.replacements                           6303                       # number of replacements
system.l2.tagsinuse                       2045.971051                       # Cycle average of tags in use
system.l2.total_refs                            56997                       # Total number of references to valid blocks.
system.l2.sampled_refs                           8351                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.825171                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            15.729476                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.730919                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    830.786572                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.135879                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    533.843038                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            356.035920                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            285.709249                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.005728                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.405658                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.005926                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.260666                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.173846                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139506                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999009                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3372                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2318                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5696                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1747                       # number of Writeback hits
system.l2.Writeback_hits::total                  1747                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   112                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2370                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5808                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3432                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2370                       # number of overall hits
system.l2.overall_hits::total                    5808                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2083                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6286                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2083                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6286                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4122                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2083                       # number of overall misses
system.l2.overall_misses::total                  6286                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1954632                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    185872191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2096508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     95617284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       285540615                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1954632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    185872191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2096508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     95617284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        285540615                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1954632                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    185872191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2096508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     95617284                       # number of overall miss cycles
system.l2.overall_miss_latency::total       285540615                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11982                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1747                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1747                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               112                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7554                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12094                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7554                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12094                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.550040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.473302                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.524620                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.545671                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.467775                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519762                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.545671                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.467775                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519762                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48865.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45092.719796                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51134.341463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45903.640903                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45424.851257                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48865.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45092.719796                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51134.341463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45903.640903                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45424.851257                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48865.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45092.719796                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51134.341463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45903.640903                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45424.851257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1207                       # number of writebacks
system.l2.writebacks::total                      1207                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2083                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6286                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6286                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6286                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1724228                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    162121437                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1862122                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     83525991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    249233778                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1724228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    162121437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1862122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     83525991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    249233778                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1724228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    162121437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1862122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     83525991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    249233778                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.550040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.473302                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.524620                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.545671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.467775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.545671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.467775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519762                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43105.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39330.770742                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45417.609756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40098.891503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39649.026090                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43105.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39330.770742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45417.609756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40098.891503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39649.026090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43105.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39330.770742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45417.609756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40098.891503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39649.026090                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               513.946014                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628454                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1941140.414729                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.946014                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.823631                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1619727                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1619727                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1619727                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1619727                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1619727                       # number of overall hits
system.cpu0.icache.overall_hits::total        1619727                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2809967                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2809967                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2809967                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2809967                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2809967                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2809967                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1619785                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1619785                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1619785                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1619785                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1619785                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1619785                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48447.706897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48447.706897                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48447.706897                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48447.706897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48447.706897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48447.706897                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2273385                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2273385                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2273385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2273385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2273385                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2273385                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51667.840909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51667.840909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51667.840909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51667.840909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51667.840909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51667.840909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7554                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580136                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7810                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21073.000768                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.570445                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.429555                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888947                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111053                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085323                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085323                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701565                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701565                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2418                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2418                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1786888                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1786888                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1786888                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1786888                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14994                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14994                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          214                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          214                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15208                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15208                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15208                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15208                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    589591519                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    589591519                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8021364                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8021364                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    597612883                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    597612883                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    597612883                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    597612883                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802096                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802096                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802096                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802096                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013627                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000305                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008439                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008439                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008439                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008439                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 39321.829999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39321.829999                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37483.009346                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37483.009346                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 39295.954958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39295.954958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 39295.954958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39295.954958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          824                       # number of writebacks
system.cpu0.dcache.writebacks::total              824                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7500                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          154                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          154                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7654                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7654                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7654                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7654                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7554                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7554                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7554                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7554                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    222738598                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    222738598                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1482528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1482528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    224221126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    224221126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    224221126                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    224221126                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006811                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006811                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29722.257539                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29722.257539                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24708.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24708.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29682.436590                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29682.436590                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29682.436590                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29682.436590                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.796894                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999665691                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1979536.021782                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.796894                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063777                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804162                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1640433                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1640433                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1640433                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1640433                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1640433                       # number of overall hits
system.cpu1.icache.overall_hits::total        1640433                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3222665                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3222665                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3222665                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3222665                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3222665                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3222665                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1640488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1640488                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1640488                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1640488                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1640488                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1640488                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58593.909091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58593.909091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58593.909091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58593.909091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58593.909091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58593.909091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2521665                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2521665                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2521665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2521665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2521665                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2521665                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58643.372093                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58643.372093                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58643.372093                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58643.372093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58643.372093                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58643.372093                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4453                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153070219                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4709                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32505.886388                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.699557                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.300443                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873826                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126174                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1101623                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1101623                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719706                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719706                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1745                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1745                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1744                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1821329                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1821329                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1821329                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1821329                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11431                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11431                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11597                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11597                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11597                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11597                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    469332515                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    469332515                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5378789                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5378789                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    474711304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    474711304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    474711304                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    474711304                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1113054                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1113054                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       719872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1832926                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1832926                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1832926                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1832926                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010270                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010270                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006327                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006327                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41057.870265                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41057.870265                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32402.343373                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32402.343373                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40933.974649                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40933.974649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40933.974649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40933.974649                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          923                       # number of writebacks
system.cpu1.dcache.writebacks::total              923                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7030                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7144                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7144                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4401                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4401                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4453                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4453                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4453                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4453                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    119012182                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    119012182                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1174033                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1174033                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    120186215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    120186215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    120186215                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    120186215                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002429                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002429                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002429                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002429                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27042.077255                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27042.077255                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22577.557692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22577.557692                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26989.942735                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26989.942735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26989.942735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26989.942735                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
