irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Jun 14, 2018 at 19:12:01 IDT
irun
	-f Decoder_4_16_tb.f
		Decoder_4_16_tb.v
		../../verilog_modules/Decoder_4_16/Decoder_4_16.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
Recompiling... reason: file '/project/test_project/users/marinbh/ws/scm_compiler/verilog_modules/Decoder_4_16/Decoder_4_16.v' is newer than expected.
	expected: Tue Jun 12 22:07:11 2018
	actual:   Thu Jun 14 16:49:25 2018
file: ../../verilog_modules/Decoder_4_16/Decoder_4_16.v
	module worklib.Decoder_4_16:v
		errors: 0, warnings: 0
file: /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
ncvlog: *W,LIBNOU: Library "/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		Decoder_4_16_tb
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                22       4
		Primitives:             20       2
		Registers:               1       1
		Expanded wires:          4       1
		Initial blocks:          1       1
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Decoder_4_16_tb:v
Loading snapshot worklib.Decoder_4_16_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	in	out
                   0:	0000	1111111111111110
                   1:	0001	1111111111111101
                   2:	0010	1111111111111011
                   3:	0011	1111111111110111
                   4:	0100	1111111111101111
                   5:	0101	1111111111011111
                   6:	0110	1111111110111111
                   7:	0111	1111111101111111
                   8:	1000	1111111011111111
                   9:	1001	1111110111111111
                  11:	1011	1111011111111111
                  12:	1100	1110111111111111
                  13:	1101	1101111111111111
                  14:	1110	1011111111111111
                  15:	1111	0111111111111111
Simulation complete via $finish(1) at time 19 NS + 0
./Decoder_4_16_tb.v:54 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Jun 14, 2018 at 19:12:03 IDT  (total: 00:00:02)
