// Seed: 2292058650
module module_0 #(
    parameter id_7 = 32'd28
) (
    output tri  id_0,
    output wor  id_1,
    output wor  id_2,
    output wire id_3
);
  wire id_5;
  wire id_6;
  wire _id_7;
  wire [1 'b0 : {  -1 'b0 ,  id_7  }] id_8;
  assign id_2 = 1;
  assign id_2 = -1;
  wire [{  1 'b0 ,  -1  -  1  } : 1] id_9;
endmodule
module module_1 #(
    parameter id_7 = 32'd97
) (
    output wor id_0,
    output wire id_1,
    output wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wand id_6,
    input uwire _id_7,
    output uwire id_8
    , id_11,
    input tri1 id_9
);
  wire id_12;
  always @(posedge id_12)
    @(-1) begin : LABEL_0
      disable id_13;
    end
  wire [1 : id_7] id_14, id_15, id_16;
  assign id_1 = id_12;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_5,
      id_6
  );
  parameter id_17 = 1;
  wire id_18;
endmodule
