and r0, r1, r0, asr #1 
add r0, r2, r0, asr #12 
eor r2, r2, r0, lsl #15 
lsl r3, r2, #4 
mvn r2, r3 
mvn r3, r2 
