/* Device tree file for BBBMINI */

/dts-v1/;
/plugin/;

#include <dt-bindings/board/am335x-bbw-bbb-base.h>
#include <dt-bindings/pinctrl/am33xx.h>

/ {
	compatible = "ti,beaglebone", "ti,beaglebone-black", "ti,beaglebone-green";

	/* identification */
	part-number = "BB-BBBMINI";
	version = "00A0";

	/* state the resources this cape uses */
	exclusive-use =
		/* the pin header uses */
		/* PRU RCInput */
		"P8.15",	/* pru1: pr1_ecap0_ecap_capin, PPM-sum, SBUS, DSM */

		/* PRU RCOutput */
		"P8.28",	/* pru1: pr1_pru1_pru_r30_10, CH_1 */
		"P8.27",	/* pru1: pr1_pru1_pru_r30_8, CH_2 */
		"P8.30",	/* pru1: pr1_pru1_pru_r30_11, CH_3 */
		"P8.29",	/* pru1: pr1_pru1_pru_r30_9, CH_4 */
		"P8.40",	/* pru1: pr1_pru1_pru_r30_7, CH_5 */
		"P8.39",	/* pru1: pr1_pru1_pru_r30_6, CH_6 */
		"P8.42",	/* pru1: pr1_pru1_pru_r30_5, CH_7 */
		"P8.41",	/* pru1: pr1_pru1_pru_r30_4, CH_8 */
		"P8.44",	/* pru1: pr1_pru1_pru_r30_3, CH_9 */
		"P8.43",	/* pru1: pr1_pru1_pru_r30_2, CH_10 */
		"P8.46",	/* pru1: pr1_pru1_pru_r30_1, CH_11 */
		"P8.45",	/* pru1: pr1_pru1_pru_r30_0, CH_12 */

		/* SPI0 */
		"P9.22",	/* spi0: spi0_sclk, SPI0_SCLK */
		"P9.21",	/* spi0: spi0_d0, SPI0_MISO */
		"P9.18",	/* spi0: spi0_d1, SPI0_MOSI */
		"P9.17",	/* spi0: spi0_cs0, CS0 */

		/* SPI1 */
		"P9.31",	/* spi1: spi1_sclk, SPI1_SCLK */
		"P9.29",	/* spi1: spi1_d0, SPI1_MISO */
		"P9.30",	/* spi1: spi1_d1, SPI1_MOSI */
		"P9.28",	/* spi1: spi1_cs0, MPU9250 CS0 */
		"P9.42",	/* spi1: spi1_cs1, MS5611 CS1 */
		
		/* UART4 MAVLink */
		"P9.13",	/* uart4_txd */
		"P9.11",	/* uart4_rxd */

		/* UART5 GPS */
		"P8.37",	/* uart5_txd */
		"P8.38",	/* uart5_rxd */

		/* CAN1 */
		"P9.24",	/* can1_rx */
		"P9.26",	/* can1_tx */
		/* the hardware ip uses */
		"pru1",
		"spi0",
		"spi1",
		"uart4",
		"uart5",
		"dcan1";

	/*
	 * Free up the pins used by the cape from the pinmux helpers.
	 */
	fragment@0 {
		target = <&ocp>;
		__overlay__ {
			P8_15_pinmux { status = "disabled"; };	/* P8_15: ecap0_in_pwm0_out.pr1_ecap0_ecap_capin, MODE5 | INPUT_PULLUP | PRU, PPM-sum, SBUS, DSM  */

			P8_28_pinmux { status = "disabled"; };	/* P8_28: lcd_pclk.pr1_pru1_pru_r30_10, MODE5 | OUTPUT | PRU, CH_1 */
			P8_27_pinmux { status = "disabled"; };	/* P8_27: lcd_vsync.pr1_pru1_pru_r30_8, MODE5 | OUTPUT | PRU, CH_2 */
			P8_30_pinmux { status = "disabled"; };	/* P8_30: lcd_ac_bias_en.pr1_pru1_pru_r30_11, MODE5 | OUTPUT | PRU, CH_3 */
			P8_29_pinmux { status = "disabled"; };	/* P8_29: lcd_hsync.pr1_pru1_pru_r30_9, MODE5 | OUTPUT | PRU, CH_4 */
			P8_40_pinmux { status = "disabled"; };	/* P8_40: lcd_data7.pr1_pru1_pru_r30_7, MODE5 | OUTPUT | PRU, CH_5 */
			P8_39_pinmux { status = "disabled"; };	/* P8_39: lcd_data6.pr1_pru1_pru_r30_6, MODE5 | OUTPUT | PRU, CH_6 */
			P8_42_pinmux { status = "disabled"; };	/* P8_42: lcd_data5.pr1_pru1_pru_r30_5, MODE5 | OUTPUT | PRU, CH_7 */
			P8_41_pinmux { status = "disabled"; };	/* P8_41: lcd_data4.pr1_pru1_pru_r30_4, MODE5 | OUTPUT | PRU, CH_8 */
			P8_44_pinmux { status = "disabled"; };	/* P8_44: lcd_data3.pr1_pru1_pru_r30_3, MODE5 | OUTPUT | PRU, CH_9 */
			P8_43_pinmux { status = "disabled"; };	/* P8_43: lcd_data2.pr1_pru1_pru_r30_2, MODE5 | OUTPUT | PRU, CH_10 */
			P8_46_pinmux { status = "disabled"; };	/* P8_46: lcd_data1.pr1_pru1_pru_r30_1, MODE5 | OUTPUT | PRU, CH_11 */
			P8_45_pinmux { status = "disabled"; };	/* P8_45: lcd_data0.pr1_pru1_pru_r30_0, MODE5 | OUTPUT | PRU, CH_12 */

			P9_22_pinmux { status = "disabled"; };	/* P9_22: spi0_sclk.spi0_sclk, MODE0 | INPUT_PULLUP | SPI0_SCLK P9_22 */
			P9_21_pinmux { status = "disabled"; };	/* P9_21: spi0_d0.spi0_d0, MODE0 | INPUT_PULLUP | SPI0_MISO P9_21 */
			P9_18_pinmux { status = "disabled"; };	/* P9_18: spi0_d0.spi0_d1, MODE0 | OUTPUT_PULLUP | SPI0_MOSI P9_18 */
			P9_17_pinmux { status = "disabled"; };	/* P9_17: spi0_cs0.spi0_cs0, MODE0 | OUTPUT_PULLUP | SPI0_CS0 P9_17 */

			P9_31_pinmux { status = "disabled"; };	/* P9_31: mcasp0_aclkx.spi1_sclk, MODE3 | INPUT_PULLUP | SPI1_SCLK P9_31 */
			P9_29_pinmux { status = "disabled"; };	/* P9_29: mcasp0_fsx.spi1_d0, MODE3 | INPUT_PULLUP | SPI1_MISO P9_29 */
			P9_30_pinmux { status = "disabled"; };	/* P9_30: mcasp0_axr0.spi1_d1, MODE3 | OUTPUT_PULLUP | SPI1_MOSI P9_30 */
			P9_28_pinmux { status = "disabled"; };	/* P9_28: mcasp0_ahclkr.spi1_cs0, MODE3 | OUTPUT_PULLUP | MPU9250 CS0 P9_28 */
			P9_42_pinmux { status = "disabled"; };	/* P9_42: ecap0_in_pwm0_out.spi1_cs1, MODE2 | OUTPUT_PULLUP | MS5611 CS1 P9_42 */

			P9_92_pinmux { status = "disabled"; };	/* P9_92: Mcasp0_aclkr P9_42 */

			P9_11_pinmux { status = "disabled"; };	/* P9_11: gpmc_wait0.uart4_rxd_mux2 */
			P9_13_pinmux { status = "disabled"; };	/* P9_13: gpmc_wpn.uart4_txd_mux2 */

			P8_38_pinmux { status = "disabled"; };	/* P8_38: lcd_data9.uart5_rxd */
			P8_37_pinmux { status = "disabled"; };	/* P8_37: lcd_data8.uart5_txd */

			P9_24_pinmux { status = "disabled"; };	/* P9_24: uart1_txd.d_can1_rx */
			P9_26_pinmux { status = "disabled"; };	/* P9_26: uart1_rxd.d_can1_tx */
		};
	};

	fragment@1 {
		target = <&am33xx_pinmux>;
		__overlay__ {

			pru_pru_pins: pinmux_pru_pru_pins {
				pinctrl-single,pins = <
					0x03c 0x35	/* P8_15: ecap0_in_pwm0_out.pr1_ecap0_ecap_capin, MODE5 | INPUT_PULLUP | PRU, PPM-sum, SBUS, DSM  */

					0x0e8 0x25	/* P8_28: lcd_pclk.pr1_pru1_pru_r30_10, MODE5 | OUTPUT | PRU, CH_1 */
					0x0e0 0x25	/* P8_27: lcd_vsync.pr1_pru1_pru_r30_8, MODE5 | OUTPUT | PRU, CH_2 */
					0x0ec 0x25	/* P8_30: lcd_ac_bias_en.pr1_pru1_pru_r30_11, MODE5 | OUTPUT | PRU, CH_3 */
					0x0e4 0x25	/* P8_29: lcd_hsync.pr1_pru1_pru_r30_9, MODE5 | OUTPUT | PRU, CH_4 */
					0x0bc 0x25	/* P8_40: lcd_data7.pr1_pru1_pru_r30_7, MODE5 | OUTPUT | PRU, CH_5 */
					0x0b8 0x25	/* P8_39: lcd_data6.pr1_pru1_pru_r30_6, MODE5 | OUTPUT | PRU, CH_6 */
					0x0b4 0x25	/* P8_42: lcd_data5.pr1_pru1_pru_r30_5, MODE5 | OUTPUT | PRU, CH_7 */
					0x0b0 0x25	/* P8_41: lcd_data4.pr1_pru1_pru_r30_4, MODE5 | OUTPUT | PRU, CH_8 */
					0x0ac 0x25	/* P8_44: lcd_data3.pr1_pru1_pru_r30_3, MODE5 | OUTPUT | PRU, CH_9 */
					0x0a8 0x25	/* P8_43: lcd_data2.pr1_pru1_pru_r30_2, MODE5 | OUTPUT | PRU, CH_10 */
					0x0a4 0x25	/* P8_46: lcd_data1.pr1_pru1_pru_r30_1, MODE5 | OUTPUT | PRU, CH_11 */
					0x0a0 0x25	/* P8_45: lcd_data0.pr1_pru1_pru_r30_0, MODE5 | OUTPUT | PRU, CH_12 */
				>;
			};

			bb_spi0_pins: pinmux_bb_spi0_pins {
				pinctrl-single,pins = <
					0x150 0x30	/* P9_22: spi0_sclk.spi0_sclk, MODE0 | INPUT_PULLUP | SPI0_SCLK P9_22 */
					0x154 0x30	/* P9_21: spi0_d0.spi0_d0, MODE0 | INPUT_PULLUP | SPI0_MISO P9_21 */
					0x158 0x10	/* P9_18: spi0_d0.spi0_d1, MODE0 | OUTPUT_PULLUP | SPI0_MOSI P9_18 */
					0x15c 0x10	/* P9_17: spi0_cs0.spi0_cs0, MODE0 | OUTPUT_PULLUP | SPI0_CS0 P9_17 */
				>;
			};

			bb_spi1_pins: pinmux_bb_spi1_pins {
				pinctrl-single,pins = <
					0x190 0x33	/* P9_31: mcasp0_aclkx.spi1_sclk, MODE3 | INPUT_PULLUP | SPI1_SCLK P9_31 */
					0x194 0x33	/* P9_29: mcasp0_fsx.spi1_d0, MODE3 | INPUT_PULLUP | SPI1_MISO P9_29 */
					0x198 0x13	/* P9_30: mcasp0_axr0.spi1_d1, MODE3 | OUTPUT_PULLUP | SPI1_MOSI P9_30 */
					0x19c 0x13	/* P9_28: mcasp0_ahclkr.spi1_cs0, MODE3 | OUTPUT_PULLUP | MPU9250 CS0 P9_28 */
					0x164 0x12	/* P9_42: ecap0_in_pwm0_out.spi1_cs1, MODE2 | OUTPUT_PULLUP | MS5611 CS1 P9_42 */

					0x1a0 0x30	/* P9_92: Mcasp0_aclkr P9_42 */
				>;
			};

			bb_uart4_pins: pinmux_bb_uart4_pins {
				pinctrl-single,pins = <
					BONE_P9_11 (PIN_INPUT_PULLUP | MUX_MODE6)	/* P9_11: gpmc_wait0.uart4_rxd_mux2 */
					BONE_P9_13 (PIN_OUTPUT_PULLDOWN | MUX_MODE6)	/* P9_13: gpmc_wpn.uart4_txd_mux2 */
				>;
			};

			bb_uart5_pins: pinmux_bb_uart5_pins {
				pinctrl-single,pins = <
					BONE_P8_38 (PIN_INPUT_PULLUP | MUX_MODE4)	/* P8_38: lcd_data9.uart5_rxd */
					BONE_P8_37 (PIN_OUTPUT_PULLDOWN | MUX_MODE4)	/* P8_37: lcd_data8.uart5_txd */
				>;
			};

			bb_dcan1_pins: pinmux_dcan1_pins {
				pinctrl-single,pins = <
					BONE_P9_24 (PIN_INPUT_PULLUP | MUX_MODE2)	/* P9_24: uart1_txd.d_can1_rx */
					BONE_P9_26 (PIN_OUTPUT_PULLUP | MUX_MODE2)	/* P9_26: uart1_rxd.d_can1_tx */
				>;
			};
		};
	};

/*    fragment@2 { */
/*        target = <&pruss>; */
/*        __overlay__ { */
/*            status = "okay"; */
/*            pinctrl-names = "default"; */
/*            pinctrl-0 = <&pru_pru_pins>; */
/*        }; */
/*    }; */

/*    fragment@3 { */
/*        target = <&spi0>; */
/*        __overlay__ { */
/*            status = "okay"; */
/*            pinctrl-names = "default"; */
/*            pinctrl-0 = <&bb_spi0_pins>; */

/*            #address-cells = <1>; */
/*            #size-cells = <0>; */

/*            spi0_0 { */
/*                #address-cells = <1>; */
/*                #size-cells = <0>; */
/*                spi-max-frequency = <24000000>; */
/*                reg = <0>; */
/*                compatible = "spidev"; */
/*            }; */
/*        }; */
/*    }; */

/*    fragment@4 { */
/*        target = <&spi1>; */
/*        __overlay__ { */
/*            status = "okay"; */
/*            pinctrl-names = "default"; */
/*            pinctrl-0 = <&bb_spi1_pins>; */

/*            #address-cells = <1>; */
/*            #size-cells = <0>; */

/*            cs-gpios = <&gpio4 17 0>, <&gpio1 7 0>; */

/*            spi1_0 { */
/*                #address-cells = <1>; */
/*                #size-cells = <0>; */
/*                reg = <0>; */
/*                spi-max-frequency = <24000000>; */
/*                compatible = "spidev"; */
/*            }; */

/*            spi1_1 { */
/*                #address-cells = <1>; */
/*                #size-cells = <0>; */
/*                reg = <1>; */
/*                spi-max-frequency = <24000000>; */
/*                compatible = "spidev"; */
/*           }; */
/*        }; */
/*    }; */

	fragment@5 {
		target = <&uart4>;
		__overlay__ {
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <&bb_uart4_pins>;
		};
	};

	fragment@6 {
		target = <&uart5>;
		__overlay__ {
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <&bb_uart5_pins>;
		};
	};

	fragment@7 {
		target = <&dcan1>;
		__overlay__ {
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <&bb_dcan1_pins>;
		};
	};
};
