Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 15 22:30:39 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Zynq_Base_Phased_Array_wrapper_timing_summary_routed.rpt -pb Zynq_Base_Phased_Array_wrapper_timing_summary_routed.pb -rpx Zynq_Base_Phased_Array_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zynq_Base_Phased_Array_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 384 register/latch pins with no clock driven by root clock pin: nReset (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/Q (HIGH)

 There are 6176 register/latch pins with no clock driven by root clock pin: Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12784 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.838        0.000                      0                 4549        0.081        0.000                      0                 4549        2.000        0.000                       0                  2285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
BCK                   {0.000 162.761}      325.521         3.072           
SCK                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0  {0.000 28.000}       56.000          17.857          
clk_fpga_0            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BCK                       321.432        0.000                      0                  840        0.149        0.000                      0                  840      161.780        0.000                       0                   851  
SCK                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.326        0.000                      0                  952        0.215        0.000                      0                  952       39.710        0.000                       0                   507  
  clkfbout_clk_wiz_0                                                                                                                                                   44.000        0.000                       0                     3  
clk_fpga_0                  3.838        0.000                      0                 1982        0.081        0.000                      0                 1982        4.020        0.000                       0                   923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  BCK                      34.063        0.000                      0                  744        1.243        0.000                      0                  744  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  BCK                      37.068        0.000                      0                  775        0.380        0.000                      0                  775  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BCK
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack      321.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      161.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             321.432ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[21]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[22]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.643ns  (logic 0.583ns (16.002%)  route 3.060ns (83.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 489.777 - 488.282 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 164.410 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.649   164.410    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X21Y70         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[21]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y70         FDCE (Prop_fdce_C_Q)         0.459   164.869 r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[21]_C/Q
                         net (fo=1, routed)           0.941   165.810    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[21]_C_n_0
    SLICE_X25Y70         LUT3 (Prop_lut3_I2_O)        0.124   165.934 r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out[22]_C_i_1__6/O
                         net (fo=2, routed)           2.119   168.053    Array_DSP_i/PCM_TX/FIFO_H/Data_Out[21]
    SLICE_X25Y44         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[22]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.495   489.777    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X25Y44         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[22]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.777    
                         clock uncertainty           -0.228   489.549    
    SLICE_X25Y44         FDPE (Setup_fdpe_C_D)       -0.064   489.485    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[22]_P
  -------------------------------------------------------------------
                         required time                        489.485    
                         arrival time                        -168.053    
  -------------------------------------------------------------------
                         slack                                321.432    

Slack (MET) :             321.507ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.742ns  (logic 0.648ns (17.315%)  route 3.094ns (82.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 489.783 - 488.282 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 164.428 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.667   164.428    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X32Y34         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDPE (Prop_fdpe_C_Q)         0.524   164.952 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_P/Q
                         net (fo=1, routed)           1.499   166.451    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_P_n_0
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124   166.575 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out[30]_C_i_1__2/O
                         net (fo=2, routed)           1.595   168.170    Array_DSP_i/PCM_TX/FIFO_D/Data_Out[29]
    SLICE_X32Y48         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.501   489.783    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X32Y48         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/C  (IS_INVERTED)
                         clock pessimism              0.149   489.932    
                         clock uncertainty           -0.228   489.704    
    SLICE_X32Y48         FDPE (Setup_fdpe_C_D)       -0.026   489.678    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P
  -------------------------------------------------------------------
                         required time                        489.678    
                         arrival time                        -168.170    
  -------------------------------------------------------------------
                         slack                                321.507    

Slack (MET) :             321.536ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[21]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[22]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.604ns  (logic 0.648ns (17.980%)  route 2.956ns (82.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 489.857 - 488.282 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.425 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.664   164.425    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X34Y97         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[21]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.524   164.949 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[21]_C/Q
                         net (fo=1, routed)           0.557   165.506    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[21]_C_n_0
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.124   165.630 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out[22]_C_i_1__4/O
                         net (fo=2, routed)           2.399   168.029    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[21]
    SLICE_X37Y44         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[22]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.575   489.857    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X37Y44         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[22]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.857    
                         clock uncertainty           -0.228   489.629    
    SLICE_X37Y44         FDPE (Setup_fdpe_C_D)       -0.064   489.565    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[22]_P
  -------------------------------------------------------------------
                         required time                        489.565    
                         arrival time                        -168.029    
  -------------------------------------------------------------------
                         slack                                321.536    

Slack (MET) :             321.547ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[31]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.546ns  (logic 0.583ns (16.440%)  route 2.963ns (83.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 489.766 - 488.282 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 164.430 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.669   164.430    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X29Y36         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[31]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.459   164.889 r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[31]_C/Q
                         net (fo=1, routed)           0.954   165.843    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[31]_C_n_0
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.124   165.967 r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4_i_1__3/O
                         net (fo=1, routed)           2.009   167.976    Array_DSP_i/PCM_TX/FIFO_E/Data_Out[31]
    SLICE_X30Y63         SRL16E                                       r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.484   489.766    Array_DSP_i/PCM_TX/FIFO_E/SRL16E_inst
    SLICE_X30Y63         SRL16E                                       r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism              0.000   489.766    
                         clock uncertainty           -0.228   489.537    
    SLICE_X30Y63         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.014   489.523    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                        489.523    
                         arrival time                        -167.976    
  -------------------------------------------------------------------
                         slack                                321.547    

Slack (MET) :             321.569ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[42]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[43]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.468ns  (logic 0.583ns (16.810%)  route 2.885ns (83.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 489.756 - 488.282 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 164.426 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.665   164.426    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X31Y32         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[42]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.459   164.885 r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[42]_P/Q
                         net (fo=1, routed)           0.937   165.822    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[42]_P_n_0
    SLICE_X31Y33         LUT3 (Prop_lut3_I0_O)        0.124   165.946 r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out[43]_C_i_1__6/O
                         net (fo=2, routed)           1.948   167.894    Array_DSP_i/PCM_TX/FIFO_H/Data_Out[42]
    SLICE_X31Y73         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[43]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.474   489.756    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X31Y73         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[43]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.756    
                         clock uncertainty           -0.228   489.527    
    SLICE_X31Y73         FDPE (Setup_fdpe_C_D)       -0.064   489.463    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[43]_P
  -------------------------------------------------------------------
                         required time                        489.463    
                         arrival time                        -167.894    
  -------------------------------------------------------------------
                         slack                                321.569    

Slack (MET) :             321.575ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[43]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[44]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.454ns  (logic 0.648ns (18.761%)  route 2.806ns (81.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 489.757 - 488.282 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 164.435 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.674   164.435    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X30Y46         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[43]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.524   164.959 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[43]_C/Q
                         net (fo=1, routed)           0.760   165.719    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[43]_C_n_0
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124   165.843 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out[44]_C_i_1__2/O
                         net (fo=2, routed)           2.046   167.889    Array_DSP_i/PCM_TX/FIFO_D/Data_Out[43]
    SLICE_X33Y73         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[44]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.475   489.757    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X33Y73         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[44]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   489.757    
                         clock uncertainty           -0.228   489.528    
    SLICE_X33Y73         FDPE (Setup_fdpe_C_D)       -0.064   489.464    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[44]_P
  -------------------------------------------------------------------
                         required time                        489.464    
                         arrival time                        -167.889    
  -------------------------------------------------------------------
                         slack                                321.575    

Slack (MET) :             321.586ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.661ns  (logic 0.648ns (17.699%)  route 3.013ns (82.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 489.767 - 488.282 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 164.425 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.664   164.425    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X34Y52         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDCE (Prop_fdce_C_Q)         0.524   164.949 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/Q
                         net (fo=1, routed)           0.949   165.898    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C_n_0
    SLICE_X35Y53         LUT3 (Prop_lut3_I2_O)        0.124   166.022 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4_i_1__4/O
                         net (fo=1, routed)           2.064   168.086    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[31]
    SLICE_X34Y63         SRL16E                                       r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.485   489.767    Array_DSP_i/PCM_TX/FIFO_F/SRL16E_inst
    SLICE_X34Y63         SRL16E                                       r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism              0.148   489.915    
                         clock uncertainty           -0.228   489.687    
    SLICE_X34Y63         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.014   489.673    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                        489.673    
                         arrival time                        -168.086    
  -------------------------------------------------------------------
                         slack                                321.586    

Slack (MET) :             321.604ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[43]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[44]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.489ns  (logic 0.648ns (18.575%)  route 2.841ns (81.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 489.782 - 488.282 ) 
    Source Clock Delay      (SCD):    1.751ns = ( 164.512 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.751   164.512    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X38Y41         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[43]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.524   165.036 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[43]_P/Q
                         net (fo=1, routed)           0.937   165.973    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[43]_P_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I0_O)        0.124   166.097 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out[44]_C_i_1__4/O
                         net (fo=2, routed)           1.903   168.001    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[43]
    SLICE_X35Y45         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[44]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.500   489.782    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X35Y45         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[44]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.897    
                         clock uncertainty           -0.228   489.669    
    SLICE_X35Y45         FDCE (Setup_fdce_C_D)       -0.064   489.605    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[44]_C
  -------------------------------------------------------------------
                         required time                        489.605    
                         arrival time                        -168.001    
  -------------------------------------------------------------------
                         slack                                321.604    

Slack (MET) :             321.609ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.603ns  (logic 0.648ns (17.987%)  route 2.955ns (82.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 489.783 - 488.282 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 164.428 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.667   164.428    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X32Y34         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDPE (Prop_fdpe_C_Q)         0.524   164.952 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_P/Q
                         net (fo=1, routed)           1.499   166.451    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_P_n_0
    SLICE_X32Y50         LUT3 (Prop_lut3_I0_O)        0.124   166.575 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out[30]_C_i_1__2/O
                         net (fo=2, routed)           1.455   168.031    Array_DSP_i/PCM_TX/FIFO_D/Data_Out[29]
    SLICE_X33Y49         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.501   489.783    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X33Y49         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/C  (IS_INVERTED)
                         clock pessimism              0.149   489.932    
                         clock uncertainty           -0.228   489.704    
    SLICE_X33Y49         FDCE (Setup_fdce_C_D)       -0.064   489.640    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C
  -------------------------------------------------------------------
                         required time                        489.640    
                         arrival time                        -168.031    
  -------------------------------------------------------------------
                         slack                                321.609    

Slack (MET) :             321.629ns  (required time - arrival time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[61]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[62]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        3.559ns  (logic 0.648ns (18.208%)  route 2.911ns (81.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 489.765 - 488.282 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 164.434 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.673   164.434    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X34Y42         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[61]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDPE (Prop_fdpe_C_Q)         0.524   164.958 r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[61]_P/Q
                         net (fo=1, routed)           0.942   165.900    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[61]_P_n_0
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.124   166.024 r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out[62]_C_i_1__6/O
                         net (fo=2, routed)           1.969   167.993    Array_DSP_i/PCM_TX/FIFO_H/Data_Out[61]
    SLICE_X35Y25         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[62]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   488.282 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.483   489.765    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X35Y25         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[62]_P/C  (IS_INVERTED)
                         clock pessimism              0.149   489.914    
                         clock uncertainty           -0.228   489.686    
    SLICE_X35Y25         FDPE (Setup_fdpe_C_D)       -0.064   489.622    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[62]_P
  -------------------------------------------------------------------
                         required time                        489.622    
                         arrival time                        -167.993    
  -------------------------------------------------------------------
                         slack                                321.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[22]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[23]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.511ns  (logic 0.191ns (37.384%)  route 0.320ns (62.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 163.587 - 162.761 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 163.318 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.557   163.318    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X21Y59         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[22]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y59         FDPE (Prop_fdpe_C_Q)         0.146   163.464 r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[22]_P/Q
                         net (fo=1, routed)           0.320   163.784    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[22]_P_n_0
    SLICE_X23Y59         LUT3 (Prop_lut3_I0_O)        0.045   163.829 r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out[23]_C_i_1__3/O
                         net (fo=2, routed)           0.000   163.829    Array_DSP_i/PCM_TX/FIFO_E/Data_Out[22]
    SLICE_X23Y59         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[23]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.826   163.587    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X23Y59         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[23]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.582    
    SLICE_X23Y59         FDCE (Hold_fdce_C_D)         0.098   163.680    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[23]_C
  -------------------------------------------------------------------
                         required time                       -163.680    
                         arrival time                         163.829    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.560%)  route 0.278ns (68.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.554     0.554    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X21Y64         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.128     0.682 r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[17]/Q
                         net (fo=2, routed)           0.278     0.959    Array_DSP_i/CODEC_Reciever/Shift_Reg[17]
    SLICE_X22Y64         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.822     0.822    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X22Y64         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[18]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X22Y64         FDRE (Hold_fdre_C_D)        -0.007     0.810    Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[39]/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[40]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.518ns  (logic 0.167ns (32.229%)  route 0.351ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 163.321 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.560   163.321    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X32Y58         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[39]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.167   163.488 r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[39]/Q
                         net (fo=2, routed)           0.351   163.839    Array_DSP_i/PCM_TX/FIFO_E/Data_Out[39]
    SLICE_X31Y45         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[40]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.831   163.592    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X31Y45         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[40]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.592    
    SLICE_X31Y45         FDPE (Hold_fdpe_C_D)         0.077   163.669    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[40]_P
  -------------------------------------------------------------------
                         required time                       -163.669    
                         arrival time                         163.839    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[7]_Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.247ns (44.998%)  route 0.302ns (55.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.557     0.557    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X24Y58         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[7]_Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.148     0.705 r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[7]_Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_12/Q
                         net (fo=1, routed)           0.302     1.007    Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[7]_Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_12_n_0
    SLICE_X21Y60         LUT2 (Prop_lut2_I0_O)        0.099     1.106 r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.106    Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_gate__0_n_0
    SLICE_X21Y60         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.827     0.827    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X21Y60         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[8]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X21Y60         FDRE (Hold_fdre_C_D)         0.107     0.929    Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[49]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[50]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.079%)  route 0.082ns (27.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 163.608 - 162.761 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 163.340 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.579   163.340    Array_DSP_i/PCM_TX/FIFO_A/BCK_out
    SLICE_X38Y70         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[49]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.167   163.507 r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[49]_C/Q
                         net (fo=1, routed)           0.082   163.589    Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[49]_C_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I2_O)        0.045   163.634 r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out[50]_C_i_1/O
                         net (fo=2, routed)           0.000   163.634    Array_DSP_i/PCM_TX/FIFO_A/Data_Out[49]
    SLICE_X39Y70         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[50]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.847   163.608    Array_DSP_i/PCM_TX/FIFO_A/BCK_out
    SLICE_X39Y70         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[50]_C/C  (IS_INVERTED)
                         clock pessimism             -0.255   163.353    
    SLICE_X39Y70         FDCE (Hold_fdce_C_D)         0.098   163.451    Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[50]_C
  -------------------------------------------------------------------
                         required time                       -163.451    
                         arrival time                         163.634    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_2/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_3/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.688%)  route 0.116ns (44.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 163.587 - 162.761 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 163.319 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.558   163.319    Array_DSP_i/PCM_TX/FIFO_A/BCK_out
    SLICE_X31Y62         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.146   163.465 r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_2/Q
                         net (fo=1, routed)           0.116   163.581    Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_2_n_0
    SLICE_X31Y62         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.826   163.587    Array_DSP_i/PCM_TX/FIFO_A/BCK_out
    SLICE_X31Y62         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_3/C  (IS_INVERTED)
                         clock pessimism             -0.268   163.319    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.078   163.397    Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_3
  -------------------------------------------------------------------
                         required time                       -163.397    
                         arrival time                         163.581    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_r_11/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_r_12/D
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.556     0.556    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X21Y60         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_r_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_r_11/Q
                         net (fo=1, routed)           0.116     0.813    Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_r_11_n_0
    SLICE_X21Y60         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.827     0.827    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X21Y60         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_r_12/C
                         clock pessimism             -0.271     0.556    
    SLICE_X21Y60         FDRE (Hold_fdre_C_D)         0.071     0.627    Array_DSP_i/CODEC_Reciever/Shift_Reg_reg_r_12
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_0/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.186ns  (logic 0.133ns (71.350%)  route 0.053ns (28.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 163.587 - 162.761 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 163.319 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.558   163.319    Array_DSP_i/PCM_TX/FIFO_A/BCK_out
    SLICE_X31Y62         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.133   163.452 r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c/Q
                         net (fo=1, routed)           0.053   163.505    Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_n_0
    SLICE_X31Y62         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.826   163.587    Array_DSP_i/PCM_TX/FIFO_A/BCK_out
    SLICE_X31Y62         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_0/C  (IS_INVERTED)
                         clock pessimism             -0.268   163.319    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.000   163.319    Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_0
  -------------------------------------------------------------------
                         required time                       -163.319    
                         arrival time                         163.505    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.554     0.554    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X22Y64         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[21]/Q
                         net (fo=2, routed)           0.133     0.828    Array_DSP_i/CODEC_Reciever/Shift_Reg[21]
    SLICE_X22Y64         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.822     0.822    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X22Y64         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[22]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X22Y64         FDRE (Hold_fdre_C_D)         0.075     0.629    Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[38]_srl7___Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK rise@0.000ns - BCK rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.164ns (28.180%)  route 0.418ns (71.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.555     0.555    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X24Y62         FDRE                                         r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[31]/Q
                         net (fo=2, routed)           0.418     1.137    Array_DSP_i/CODEC_Reciever/Shift_Reg[31]
    SLICE_X20Y62         SRL16E                                       r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[38]_srl7___Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.825     0.825    Array_DSP_i/CODEC_Reciever/BCK_out
    SLICE_X20Y62         SRL16E                                       r  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[38]_srl7___Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_11/CLK
                         clock pessimism             -0.005     0.820    
    SLICE_X20Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.937    Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[38]_srl7___Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_11
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCK
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X43Y56  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[63]_P/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X10Y56  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[8]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X16Y62  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[9]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X15Y61  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[9]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X31Y62  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X31Y62  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_0/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X31Y62  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X31Y62  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_2/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X31Y62  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_3/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X31Y62  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg_c_4/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X24Y58  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[6]_srl7___Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X20Y62  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[38]_srl7___Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X24Y58  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[6]_srl7___Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X20Y62  Array_DSP_i/CODEC_Reciever/Shift_Reg_reg[38]_srl7___Array_DSP_i_CODEC_Reciever_Shift_Reg_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y63  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y63  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y63  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y63  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X34Y63  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y63  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SCK
  To Clock:  SCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.326ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 0.518ns (8.682%)  route 5.449ns (91.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 39.362 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.653    -0.705    Array_DSP_i/SigBuff/clk_out1
    SLICE_X6Y78          FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.187 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          5.449     5.261    Array_DSP_i/nolabel_line162/Parallel_RAM/D[9]
    SLICE_X34Y45         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.503    39.362    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X34Y45         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][9]/C  (IS_INVERTED)
                         clock pessimism              0.473    39.835    
                         clock uncertainty           -0.240    39.596    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)       -0.008    39.588    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][9]
  -------------------------------------------------------------------
                         required time                         39.588    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 34.326    

Slack (MET) :             34.730ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.456ns (8.021%)  route 5.229ns (91.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.283ns = ( 39.407 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.659    -0.699    Array_DSP_i/SigBuff/clk_out1
    SLICE_X29Y92         FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.243 r  Array_DSP_i/SigBuff/DATA_out_reg[15]/Q
                         net (fo=16, routed)          5.229     4.986    Array_DSP_i/nolabel_line162/Parallel_RAM/D[15]
    SLICE_X41Y77         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.549    39.407    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X41Y77         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][15]/C  (IS_INVERTED)
                         clock pessimism              0.588    39.995    
                         clock uncertainty           -0.240    39.755    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)       -0.040    39.715    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][15]
  -------------------------------------------------------------------
                         required time                         39.715    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                 34.730    

Slack (MET) :             34.954ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.518ns (9.655%)  route 4.847ns (90.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 39.421 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.653    -0.705    Array_DSP_i/SigBuff/clk_out1
    SLICE_X6Y78          FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.518    -0.187 r  Array_DSP_i/SigBuff/DATA_out_reg[9]/Q
                         net (fo=16, routed)          4.847     4.660    Array_DSP_i/nolabel_line162/Parallel_RAM/D[9]
    SLICE_X36Y50         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.563    39.421    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X36Y50         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.909    
                         clock uncertainty           -0.240    39.669    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.055    39.614    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][9]
  -------------------------------------------------------------------
                         required time                         39.614    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                 34.954    

Slack (MET) :             35.011ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.715ns (14.100%)  route 4.356ns (85.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 39.331 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.653    -0.705    Array_DSP_i/nolabel_line162/Tapper/clk_out1
    SLICE_X33Y65         FDRE                                         r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.286 r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.147     0.861    Array_DSP_i/nolabel_line162/Tapper/Write_En
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.296     1.157 r  Array_DSP_i/nolabel_line162/Tapper/DATA_Buff[12][23]_i_1/O
                         net (fo=24, routed)          3.209     4.366    Array_DSP_i/nolabel_line162/Parallel_RAM/Write_En_reg_10[0]
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.473    39.331    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][10]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.819    
                         clock uncertainty           -0.240    39.579    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.202    39.377    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][10]
  -------------------------------------------------------------------
                         required time                         39.377    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 35.011    

Slack (MET) :             35.011ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.715ns (14.100%)  route 4.356ns (85.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 39.331 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.653    -0.705    Array_DSP_i/nolabel_line162/Tapper/clk_out1
    SLICE_X33Y65         FDRE                                         r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.286 r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.147     0.861    Array_DSP_i/nolabel_line162/Tapper/Write_En
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.296     1.157 r  Array_DSP_i/nolabel_line162/Tapper/DATA_Buff[12][23]_i_1/O
                         net (fo=24, routed)          3.209     4.366    Array_DSP_i/nolabel_line162/Parallel_RAM/Write_En_reg_10[0]
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.473    39.331    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][11]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.819    
                         clock uncertainty           -0.240    39.579    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.202    39.377    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][11]
  -------------------------------------------------------------------
                         required time                         39.377    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 35.011    

Slack (MET) :             35.011ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.715ns (14.100%)  route 4.356ns (85.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 39.331 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.653    -0.705    Array_DSP_i/nolabel_line162/Tapper/clk_out1
    SLICE_X33Y65         FDRE                                         r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.286 r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.147     0.861    Array_DSP_i/nolabel_line162/Tapper/Write_En
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.296     1.157 r  Array_DSP_i/nolabel_line162/Tapper/DATA_Buff[12][23]_i_1/O
                         net (fo=24, routed)          3.209     4.366    Array_DSP_i/nolabel_line162/Parallel_RAM/Write_En_reg_10[0]
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.473    39.331    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][12]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.819    
                         clock uncertainty           -0.240    39.579    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.202    39.377    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][12]
  -------------------------------------------------------------------
                         required time                         39.377    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 35.011    

Slack (MET) :             35.011ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.715ns (14.100%)  route 4.356ns (85.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 39.331 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.653    -0.705    Array_DSP_i/nolabel_line162/Tapper/clk_out1
    SLICE_X33Y65         FDRE                                         r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.286 r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.147     0.861    Array_DSP_i/nolabel_line162/Tapper/Write_En
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.296     1.157 r  Array_DSP_i/nolabel_line162/Tapper/DATA_Buff[12][23]_i_1/O
                         net (fo=24, routed)          3.209     4.366    Array_DSP_i/nolabel_line162/Parallel_RAM/Write_En_reg_10[0]
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.473    39.331    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][13]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.819    
                         clock uncertainty           -0.240    39.579    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.202    39.377    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][13]
  -------------------------------------------------------------------
                         required time                         39.377    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 35.011    

Slack (MET) :             35.011ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.715ns (14.100%)  route 4.356ns (85.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 39.331 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.653    -0.705    Array_DSP_i/nolabel_line162/Tapper/clk_out1
    SLICE_X33Y65         FDRE                                         r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.286 r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.147     0.861    Array_DSP_i/nolabel_line162/Tapper/Write_En
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.296     1.157 r  Array_DSP_i/nolabel_line162/Tapper/DATA_Buff[12][23]_i_1/O
                         net (fo=24, routed)          3.209     4.366    Array_DSP_i/nolabel_line162/Parallel_RAM/Write_En_reg_10[0]
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.473    39.331    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][7]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.819    
                         clock uncertainty           -0.240    39.579    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.202    39.377    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][7]
  -------------------------------------------------------------------
                         required time                         39.377    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 35.011    

Slack (MET) :             35.011ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 0.715ns (14.100%)  route 4.356ns (85.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 39.331 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.653    -0.705    Array_DSP_i/nolabel_line162/Tapper/clk_out1
    SLICE_X33Y65         FDRE                                         r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.286 r  Array_DSP_i/nolabel_line162/Tapper/Write_En_reg/Q
                         net (fo=16, routed)          1.147     0.861    Array_DSP_i/nolabel_line162/Tapper/Write_En
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.296     1.157 r  Array_DSP_i/nolabel_line162/Tapper/DATA_Buff[12][23]_i_1/O
                         net (fo=24, routed)          3.209     4.366    Array_DSP_i/nolabel_line162/Parallel_RAM/Write_En_reg_10[0]
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.473    39.331    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X17Y72         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][9]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.819    
                         clock uncertainty           -0.240    39.579    
    SLICE_X17Y72         FDRE (Setup_fdre_C_CE)      -0.202    39.377    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[12][9]
  -------------------------------------------------------------------
                         required time                         39.377    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 35.011    

Slack (MET) :             35.303ns  (required time - arrival time)
  Source:                 Array_DSP_i/SigBuff/DATA_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 fall@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.456ns (9.098%)  route 4.556ns (90.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 39.409 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.660    -0.698    Array_DSP_i/SigBuff/clk_out1
    SLICE_X7Y84          FDRE                                         r  Array_DSP_i/SigBuff/DATA_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  Array_DSP_i/SigBuff/DATA_out_reg[11]/Q
                         net (fo=16, routed)          4.556     4.314    Array_DSP_i/nolabel_line162/Parallel_RAM/D[11]
    SLICE_X38Y80         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  SCK (IN)
                         net (fo=0)                   0.000    40.690    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.273    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    36.168 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.767    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.858 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.551    39.409    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X38Y80         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][11]/C  (IS_INVERTED)
                         clock pessimism              0.487    39.897    
                         clock uncertainty           -0.240    39.657    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)       -0.040    39.617    Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][11]
  -------------------------------------------------------------------
                         required time                         39.617    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                 35.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.562    -0.498    Array_DSP_i/CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X24Y46         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.166 r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.166    Array_DSP_i/CODEC_Reciever/nolabel_line40/xlnx_opt__42
    SLICE_X24Y46         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.830    -0.733    Array_DSP_i/CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X24Y46         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/CLK
                         clock pessimism              0.234    -0.498    
    SLICE_X24Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.381    Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559    -0.501    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.169 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.169    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/xlnx_opt__42
    SLICE_X34Y54         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.829    -0.734    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                         clock pessimism              0.232    -0.501    
    SLICE_X34Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.384    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559    -0.501    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y53         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.169 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.169    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/xlnx_opt__45
    SLICE_X34Y53         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.829    -0.734    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y53         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism              0.232    -0.501    
    SLICE_X34Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.384    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.497    Array_DSP_i/CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X24Y48         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.165 r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.165    Array_DSP_i/CODEC_Reciever/nolabel_line40/xlnx_opt__44
    SLICE_X24Y48         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.831    -0.732    Array_DSP_i/CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X24Y48         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism              0.234    -0.497    
    SLICE_X24Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.380    Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.497    Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/clk_out1
    SLICE_X24Y47         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332    -0.165 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.165    Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/xlnx_opt__22
    SLICE_X24Y47         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.831    -0.732    Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/clk_out1
    SLICE_X24Y47         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism              0.234    -0.497    
    SLICE_X24Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.380    Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.562    -0.498    Array_DSP_i/CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X24Y46         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.167 r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.167    Array_DSP_i/CODEC_Reciever/nolabel_line40/xlnx_opt__41
    SLICE_X24Y46         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.830    -0.733    Array_DSP_i/CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X24Y46         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
                         clock pessimism              0.234    -0.498    
    SLICE_X24Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.383    Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559    -0.501    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.170 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.170    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/xlnx_opt__41
    SLICE_X34Y54         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.829    -0.734    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                         clock pessimism              0.232    -0.501    
    SLICE_X34Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.386    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559    -0.501    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y53         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.170 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.170    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/xlnx_opt__44
    SLICE_X34Y53         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.829    -0.734    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y53         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism              0.232    -0.501    
    SLICE_X34Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.386    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.497    Array_DSP_i/CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X24Y48         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.166 r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.166    Array_DSP_i/CODEC_Reciever/nolabel_line40/xlnx_opt__43
    SLICE_X24Y48         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.831    -0.732    Array_DSP_i/CODEC_Reciever/nolabel_line40/clk_out1
    SLICE_X24Y48         SRLC32E                                      r  Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism              0.234    -0.497    
    SLICE_X24Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.382    Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.563    -0.497    Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/clk_out1
    SLICE_X24Y47         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331    -0.166 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000    -0.166    Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/xlnx_opt__21
    SLICE_X24Y47         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.831    -0.732    Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/clk_out1
    SLICE_X24Y47         SRLC32E                                      r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism              0.234    -0.497    
    SLICE_X24Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.382    Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y26     Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y26     Array_DSP_i/SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y27     Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y27     Array_DSP_i/SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   Array_DSP_i/Clock_Wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X32Y56     Array_DSP_i/SigBuff/DATA_out_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X40Y45     Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][18]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X40Y45     Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][19]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X30Y53     Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[9][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y48     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y48     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y48     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y48     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_6_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_8_lopt_merged/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y45     Array_DSP_i/PCM_TX/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y47     Array_DSP_i/PCM_TX/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_10_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_12_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_14_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X24Y46     Array_DSP_i/CODEC_Reciever/nolabel_line40/SRL16E_inst_8_lopt_merged/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y45     Array_DSP_i/PCM_TX/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X34Y53     Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X34Y54     Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X34Y54     Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X34Y54     Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X34Y53     Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   Array_DSP_i/Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.838ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 1.444ns (25.013%)  route 4.329ns (74.987%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.676     2.984    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X14Y45         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/Q
                         net (fo=2, routed)           1.269     4.709    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[1]_1[5]
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.833 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.833    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[9][2]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.213 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           1.248     6.461    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[9]_0[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.152     6.613 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FSM_sequential_scl_state[3]_i_4/O
                         net (fo=7, routed)           0.871     7.484    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/cr_i_reg[2]_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.332     7.816 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2/O
                         net (fo=4, routed)           0.941     8.757    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0
    SLICE_X16Y35         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.495    12.687    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[0]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X16Y35         FDRE (Setup_fdre_C_CE)      -0.169    12.595    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  3.838    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.597ns (29.331%)  route 3.848ns (70.669%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.674     2.982    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X17Y45         FDSE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDSE (Prop_fdse_C_Q)         0.456     3.438 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[4]/Q
                         net (fo=2, routed)           1.090     4.528    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[1]_1[2]
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.652    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[9][1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.185 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           1.248     6.433    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[9]_0[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.152     6.585 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FSM_sequential_scl_state[3]_i_4/O
                         net (fo=7, routed)           0.871     7.455    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/cr_i_reg[2]_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.332     7.787 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2/O
                         net (fo=4, routed)           0.639     8.427    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0
    SLICE_X14Y38         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.498    12.690    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X14Y38         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[1]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X14Y38         FDRE (Setup_fdre_C_CE)      -0.205    12.562    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.597ns (29.378%)  route 3.839ns (70.622%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.674     2.982    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X17Y45         FDSE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDSE (Prop_fdse_C_Q)         0.456     3.438 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[4]/Q
                         net (fo=2, routed)           1.090     4.528    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[1]_1[2]
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.652 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.652    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[9][1]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.185 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           1.248     6.433    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[9]_0[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.152     6.585 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FSM_sequential_scl_state[3]_i_4/O
                         net (fo=7, routed)           0.871     7.455    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/cr_i_reg[2]_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.332     7.787 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2/O
                         net (fo=4, routed)           0.631     8.418    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0
    SLICE_X14Y37         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.497    12.689    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X14Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.561    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.444ns (26.412%)  route 4.023ns (73.588%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.676     2.984    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X14Y45         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/Q
                         net (fo=2, routed)           1.269     4.709    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[1]_1[5]
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.124     4.833 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.833    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/timing_param_tsusta_i_reg[9][2]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.213 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           1.248     6.461    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[9]_0[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.152     6.613 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FSM_sequential_scl_state[3]_i_4/O
                         net (fo=7, routed)           0.871     7.484    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/cr_i_reg[2]_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.332     7.816 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2/O
                         net (fo=4, routed)           0.635     8.451    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0
    SLICE_X16Y39         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.498    12.690    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X16Y39         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X16Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.598    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.149ns (40.186%)  route 3.199ns (59.814%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.681     2.989    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y43          FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.091    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.124     4.215 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.275     4.490    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.766     5.380    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.504 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.864     6.368    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.492 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.492    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.042 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.042    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.648     8.003    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.334     8.337 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.337    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.508    12.700    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y47          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.075    12.852    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.261ns (41.778%)  route 3.151ns (58.222%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.681     2.989    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y43          FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.091    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.124     4.215 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.275     4.490    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.766     5.380    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.504 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.864     6.368    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.492 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.492    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.042 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.042    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.469 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.600     8.069    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.332     8.401 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.401    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2_n_0
    SLICE_X6Y46          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.506    12.698    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y46          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.265    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.118    12.928    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 2.139ns (40.596%)  route 3.130ns (59.404%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.681     2.989    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y43          FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.091    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.124     4.215 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.275     4.490    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.766     5.380    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.504 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.864     6.368    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.492 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.492    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.042 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.042    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.579     7.955    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X9Y47          LUT3 (Prop_lut3_I0_O)        0.303     8.258 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.258    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.508    12.700    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y47          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.031    12.808    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 2.246ns (41.800%)  route 3.127ns (58.200%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.681     2.989    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y43          FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.091    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.124     4.215 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.275     4.490    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.766     5.380    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.504 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.864     6.368    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.492 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.492    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.042 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.042    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.490 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.576     8.066    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.296     8.362 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.362    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.506    12.698    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y46          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.265    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.118    12.928    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 2.163ns (40.835%)  route 3.134ns (59.165%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.681     2.989    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y43          FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.091    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.124     4.215 f  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.275     4.490    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.614 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.766     5.380    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     5.504 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=24, routed)          0.864     6.368    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.124     6.492 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.492    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.042 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.042    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.378 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.583     7.961    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X9Y48          LUT3 (Prop_lut3_I0_O)        0.325     8.286 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.286    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.508    12.700    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y48          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X9Y48          FDRE (Setup_fdre_C_D)        0.075    12.852    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 Zynq_Base_Phased_Array_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.978ns (37.639%)  route 3.277ns (62.361%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.676     2.984    Zynq_Base_Phased_Array_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X8Y35          FDRE                                         r  Zynq_Base_Phased_Array_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     3.502 f  Zynq_Base_Phased_Array_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.747     4.249    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.373 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.194     5.568    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.150     5.718 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.593     6.310    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X21Y40         LUT5 (Prop_lut5_I0_O)        0.332     6.642 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.340     6.982    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.403     7.509    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     8.239 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.239    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X21Y41         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         1.498    12.690    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X21Y41         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.062    12.829    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  4.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.584     0.925    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y49          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.205    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y48          SRL16E                                       r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.852     1.222    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.565     0.906    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y41         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.178     1.224    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y40          SRLC32E                                      r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.833     1.203    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.169%)  route 0.120ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.582     0.923    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y41          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.191    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y41          SRLC32E                                      r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.852     1.222    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.089    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.582     0.923    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y40          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.054     1.118    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[22]
    SLICE_X0Y40          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.850     1.220    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y40          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.076     1.012    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.560     0.901    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.172     1.214    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X20Y43         SRL16E                                       r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.830     1.200    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X20Y43         SRL16E                                       r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.286     0.914    
    SLICE_X20Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.052%)  route 0.120ns (45.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.584     0.925    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.120     1.185    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y42          SRLC32E                                      r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.850     1.220    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.067    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.348%)  route 0.287ns (60.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.562     0.903    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/Q
                         net (fo=19, routed)          0.287     1.330    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo
    SLICE_X23Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.375 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_2/O
                         net (fo=1, routed)           0.000     1.375    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/p_0_in__1[7]
    SLICE_X23Y41         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.827     1.197    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.092     1.255    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.431%)  route 0.286ns (60.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.562     0.903    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X19Y40         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/Q
                         net (fo=19, routed)          0.286     1.329    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.374 r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.374    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/p_0_in__1[3]
    SLICE_X23Y41         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.827     1.197    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[4]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.091     1.254    Zynq_Base_Phased_Array_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.584     0.925    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y47          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.176    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X0Y48          SRL16E                                       r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.852     1.222    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.050    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.583     0.924    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y39          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.080     1.145    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[9]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.045     1.190 r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.190    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0_n_0
    SLICE_X4Y39          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=923, routed)         0.851     1.221    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y39          FDRE                                         r  Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.285     0.937    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.121     1.058    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zynq_Base_Phased_Array_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Zynq_Base_Phased_Array_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y37    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y37    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y37    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y38    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y38    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y38    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y38    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y39    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y39    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   Zynq_Base_Phased_Array_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack       34.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.063ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][22]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        8.418ns  (logic 1.728ns (20.528%)  route 6.690ns (79.472%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 164.252 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 121.468 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.756   121.468    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X36Y49         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.422   121.890 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][22]/Q
                         net (fo=2, routed)           1.083   122.973    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[10][23][22]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.297   123.270 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_2__4/O
                         net (fo=2, routed)           2.678   125.949    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[10][22]_0
    SLICE_X35Y57         LDCE (SetClr_ldce_CLR_Q)     0.885   126.834 f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[30]_LDC/Q
                         net (fo=1, routed)           1.195   128.029    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[30]_LDC_n_0
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.124   128.153 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out[31]_C_i_1__4/O
                         net (fo=2, routed)           1.732   129.886    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[30]
    SLICE_X35Y52         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.491   164.252    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X35Y52         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.252    
                         clock uncertainty           -0.240   164.012    
    SLICE_X35Y52         FDPE (Setup_fdpe_C_D)       -0.064   163.948    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_P
  -------------------------------------------------------------------
                         required time                        163.948    
                         arrival time                        -129.886    
  -------------------------------------------------------------------
                         slack                                 34.063    

Slack (MET) :             34.290ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][22]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        8.228ns  (logic 1.728ns (21.000%)  route 6.500ns (79.000%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 164.252 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 121.468 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.756   121.468    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X36Y49         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.422   121.890 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][22]/Q
                         net (fo=2, routed)           1.083   122.973    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[10][23][22]
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.297   123.270 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_2__4/O
                         net (fo=2, routed)           2.678   125.949    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[10][22]_0
    SLICE_X35Y57         LDCE (SetClr_ldce_CLR_Q)     0.885   126.834 f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[30]_LDC/Q
                         net (fo=1, routed)           1.195   128.029    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[30]_LDC_n_0
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.124   128.153 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out[31]_C_i_1__4/O
                         net (fo=2, routed)           1.543   129.696    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[30]
    SLICE_X34Y52         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.491   164.252    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X34Y52         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.252    
                         clock uncertainty           -0.240   164.012    
    SLICE_X34Y52         FDCE (Setup_fdce_C_D)       -0.026   163.986    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C
  -------------------------------------------------------------------
                         required time                        163.986    
                         arrival time                        -129.696    
  -------------------------------------------------------------------
                         slack                                 34.290    

Slack (MET) :             34.428ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[13]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        8.155ns  (logic 1.794ns (21.998%)  route 6.361ns (78.002%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.700ns = ( 121.370 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.658   121.370    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X28Y59         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.484   121.854 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][4]/Q
                         net (fo=2, routed)           1.294   123.148    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[6][23][4]
    SLICE_X27Y45         LUT3 (Prop_lut3_I2_O)        0.301   123.449 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[12]_LDC_i_2__2/O
                         net (fo=2, routed)           1.885   125.334    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][4]_0
    SLICE_X27Y44         LDCE (SetClr_ldce_CLR_Q)     0.885   126.219 f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[12]_LDC/Q
                         net (fo=1, routed)           1.342   127.561    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[12]_LDC_n_0
    SLICE_X27Y44         LUT3 (Prop_lut3_I1_O)        0.124   127.685 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out[13]_C_i_1__2/O
                         net (fo=2, routed)           1.841   129.525    Array_DSP_i/PCM_TX/FIFO_D/Data_Out[12]
    SLICE_X25Y43         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.495   164.256    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X25Y43         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[13]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.240   164.017    
    SLICE_X25Y43         FDPE (Setup_fdpe_C_D)       -0.064   163.953    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[13]_P
  -------------------------------------------------------------------
                         required time                        163.953    
                         arrival time                        -129.525    
  -------------------------------------------------------------------
                         slack                                 34.428    

Slack (MET) :             34.479ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[55]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        8.145ns  (logic 1.727ns (21.203%)  route 6.418ns (78.797%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 164.328 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.632ns = ( 121.438 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.726   121.438    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X40Y71         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.422   121.860 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][14]/Q
                         net (fo=2, routed)           1.439   123.299    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[5][23][14]
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.296   123.595 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_2__1/O
                         net (fo=2, routed)           1.646   125.240    Array_DSP_i/PCM_TX/FIFO_C/DATA_Buff_reg[5][14]_0
    SLICE_X40Y52         LDCE (SetClr_ldce_CLR_Q)     0.885   126.125 f  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[54]_LDC/Q
                         net (fo=1, routed)           1.556   127.682    Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[54]_LDC_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I1_O)        0.124   127.806 r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out[55]_C_i_1__1/O
                         net (fo=2, routed)           1.778   129.583    Array_DSP_i/PCM_TX/FIFO_C/Data_Out[54]
    SLICE_X42Y51         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[55]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.567   164.328    Array_DSP_i/PCM_TX/FIFO_C/BCK_out
    SLICE_X42Y51         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[55]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.328    
                         clock uncertainty           -0.240   164.088    
    SLICE_X42Y51         FDPE (Setup_fdpe_C_D)       -0.026   164.062    Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[55]_P
  -------------------------------------------------------------------
                         required time                        164.062    
                         arrival time                        -129.583    
  -------------------------------------------------------------------
                         slack                                 34.479    

Slack (MET) :             34.585ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[61]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        7.989ns  (logic 1.741ns (21.793%)  route 6.248ns (78.207%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 164.326 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 121.449 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.737   121.449    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X37Y57         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.422   121.871 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[3][20]/Q
                         net (fo=2, routed)           0.812   122.683    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[3][23][20]
    SLICE_X37Y57         LUT3 (Prop_lut3_I2_O)        0.297   122.980 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[60]_LDC_i_2__0/O
                         net (fo=2, routed)           2.381   125.360    Array_DSP_i/PCM_TX/FIFO_B/DATA_Buff_reg[3][20]_0
    SLICE_X38Y47         LDCE (SetClr_ldce_CLR_Q)     0.898   126.258 f  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[60]_LDC/Q
                         net (fo=1, routed)           1.488   127.747    Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[60]_LDC_n_0
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.124   127.871 r  Array_DSP_i/PCM_TX/FIFO_B/Data_Out[61]_C_i_1__0/O
                         net (fo=2, routed)           1.567   129.438    Array_DSP_i/PCM_TX/FIFO_B/Data_Out[60]
    SLICE_X39Y55         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[61]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.565   164.326    Array_DSP_i/PCM_TX/FIFO_B/BCK_out
    SLICE_X39Y55         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[61]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.326    
                         clock uncertainty           -0.240   164.086    
    SLICE_X39Y55         FDPE (Setup_fdpe_C_D)       -0.064   164.022    Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[61]_P
  -------------------------------------------------------------------
                         required time                        164.022    
                         arrival time                        -129.438    
  -------------------------------------------------------------------
                         slack                                 34.585    

Slack (MET) :             34.620ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[29]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        7.894ns  (logic 1.740ns (22.041%)  route 6.154ns (77.959%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 164.248 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 121.468 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.756   121.468    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X36Y49         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.422   121.890 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][20]/Q
                         net (fo=2, routed)           1.028   122.918    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[10][23][20]
    SLICE_X35Y49         LUT3 (Prop_lut3_I2_O)        0.296   123.214 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[28]_LDC_i_2__4/O
                         net (fo=2, routed)           2.354   125.568    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[10][20]_0
    SLICE_X34Y50         LDCE (SetClr_ldce_CLR_Q)     0.898   126.466 f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[28]_LDC/Q
                         net (fo=1, routed)           1.281   127.747    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[28]_LDC_n_0
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.124   127.871 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out[29]_C_i_1__4/O
                         net (fo=2, routed)           1.492   129.362    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[28]
    SLICE_X34Y61         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.487   164.248    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X34Y61         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[29]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.248    
                         clock uncertainty           -0.240   164.008    
    SLICE_X34Y61         FDPE (Setup_fdpe_C_D)       -0.026   163.982    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[29]_P
  -------------------------------------------------------------------
                         required time                        163.982    
                         arrival time                        -129.362    
  -------------------------------------------------------------------
                         slack                                 34.620    

Slack (MET) :             34.636ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[27]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        7.929ns  (logic 1.670ns (21.062%)  route 6.259ns (78.938%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 164.258 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 121.390 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.678   121.390    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X30Y49         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.524   121.914 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][18]/Q
                         net (fo=2, routed)           0.790   122.704    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[6][23][18]
    SLICE_X28Y43         LUT3 (Prop_lut3_I2_O)        0.124   122.828 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[26]_LDC_i_2__2/O
                         net (fo=2, routed)           1.993   124.821    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][18]_0
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898   125.719 f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[26]_LDC/Q
                         net (fo=1, routed)           1.938   127.657    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[26]_LDC_n_0
    SLICE_X28Y41         LUT3 (Prop_lut3_I1_O)        0.124   127.781 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out[27]_C_i_1__2/O
                         net (fo=2, routed)           1.538   129.319    Array_DSP_i/PCM_TX/FIFO_D/Data_Out[26]
    SLICE_X31Y40         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[27]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.497   164.258    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X31Y40         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[27]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.258    
                         clock uncertainty           -0.240   164.019    
    SLICE_X31Y40         FDPE (Setup_fdpe_C_D)       -0.064   163.955    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[27]_P
  -------------------------------------------------------------------
                         required time                        163.955    
                         arrival time                        -129.319    
  -------------------------------------------------------------------
                         slack                                 34.636    

Slack (MET) :             34.688ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[55]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        7.898ns  (logic 1.801ns (22.804%)  route 6.097ns (77.196%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 164.327 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.632ns = ( 121.438 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.726   121.438    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X42Y71         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.484   121.922 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][14]/Q
                         net (fo=2, routed)           1.801   123.723    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[11][23][14]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.295   124.018 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[54]_LDC_i_2__4/O
                         net (fo=2, routed)           1.437   125.455    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[11][14]_0
    SLICE_X42Y33         LDCE (SetClr_ldce_CLR_Q)     0.898   126.353 f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[54]_LDC/Q
                         net (fo=1, routed)           1.339   127.692    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[54]_LDC_n_0
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124   127.816 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out[55]_C_i_1__4/O
                         net (fo=2, routed)           1.520   129.336    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[54]
    SLICE_X43Y31         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[55]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.566   164.327    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X43Y31         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[55]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.327    
                         clock uncertainty           -0.240   164.088    
    SLICE_X43Y31         FDPE (Setup_fdpe_C_D)       -0.064   164.024    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[55]_P
  -------------------------------------------------------------------
                         required time                        164.024    
                         arrival time                        -129.336    
  -------------------------------------------------------------------
                         slack                                 34.688    

Slack (MET) :             34.760ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[50]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        7.864ns  (logic 1.592ns (20.245%)  route 6.272ns (79.755%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 164.328 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.631ns = ( 121.439 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.727   121.439    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X36Y68         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.459   121.898 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[13][9]/Q
                         net (fo=2, routed)           2.049   123.947    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[13][23][9]
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.124   124.071 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_2__5/O
                         net (fo=2, routed)           1.409   125.480    Array_DSP_i/PCM_TX/FIFO_G/DATA_Buff_reg[13][9]_0
    SLICE_X36Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   126.365 f  Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[49]_LDC/Q
                         net (fo=1, routed)           1.248   127.612    Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[49]_LDC_n_0
    SLICE_X36Y33         LUT3 (Prop_lut3_I1_O)        0.124   127.736 r  Array_DSP_i/PCM_TX/FIFO_G/Data_Out[50]_C_i_1__5/O
                         net (fo=2, routed)           1.566   129.303    Array_DSP_i/PCM_TX/FIFO_G/Data_Out[49]
    SLICE_X38Y32         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[50]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.567   164.328    Array_DSP_i/PCM_TX/FIFO_G/BCK_out
    SLICE_X38Y32         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[50]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.328    
                         clock uncertainty           -0.240   164.089    
    SLICE_X38Y32         FDPE (Setup_fdpe_C_D)       -0.026   164.063    Array_DSP_i/PCM_TX/FIFO_G/Data_Out_reg[50]_P
  -------------------------------------------------------------------
                         required time                        164.063    
                         arrival time                        -129.303    
  -------------------------------------------------------------------
                         slack                                 34.760    

Slack (MET) :             34.767ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[54]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        7.859ns  (logic 1.670ns (21.249%)  route 6.189ns (78.751%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 164.329 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.632ns = ( 121.438 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.726   121.438    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X42Y71         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.524   121.962 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[11][13]/Q
                         net (fo=2, routed)           2.349   124.310    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[11][23][13]
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.124   124.434 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[53]_LDC_i_2__4/O
                         net (fo=2, routed)           1.389   125.824    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[11][13]_0
    SLICE_X42Y34         LDCE (SetClr_ldce_CLR_Q)     0.898   126.722 f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[53]_LDC/Q
                         net (fo=1, routed)           1.265   127.987    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[53]_LDC_n_0
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.124   128.111 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out[54]_C_i_1__4/O
                         net (fo=2, routed)           1.186   129.297    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[53]
    SLICE_X42Y32         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[54]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.568   164.329    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X42Y32         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[54]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.329    
                         clock uncertainty           -0.240   164.090    
    SLICE_X42Y32         FDPE (Setup_fdpe_C_D)       -0.026   164.064    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[54]_P
  -------------------------------------------------------------------
                         required time                        164.064    
                         arrival time                        -129.297    
  -------------------------------------------------------------------
                         slack                                 34.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[45]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.868ns  (logic 0.481ns (16.774%)  route 2.387ns (83.226%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 163.581 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.968   163.391    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X31Y53         LUT3 (Prop_lut3_I1_O)        0.045   163.436 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_2__6/O
                         net (fo=2, routed)           0.665   164.100    Array_DSP_i/PCM_TX/FIFO_H/DATA_Buff_reg[15][4]_0
    SLICE_X31Y66         LDCE (SetClr_ldce_CLR_Q)     0.227   164.327 f  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[44]_LDC/Q
                         net (fo=1, routed)           0.391   164.718    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[44]_LDC_n_0
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.045   164.763 r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out[45]_C_i_1__6/O
                         net (fo=2, routed)           0.363   165.127    Array_DSP_i/PCM_TX/FIFO_H/Data_Out[44]
    SLICE_X32Y69         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[45]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.820   163.581    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X32Y69         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[45]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.581    
                         clock uncertainty            0.240   163.821    
    SLICE_X32Y69         FDPE (Hold_fdpe_C_D)         0.063   163.884    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[45]_P
  -------------------------------------------------------------------
                         required time                       -163.884    
                         arrival time                         165.127    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.045ns  (logic 0.483ns (15.861%)  route 2.562ns (84.139%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.970   163.393    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.045   163.438 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_2__2/O
                         net (fo=2, routed)           0.536   163.974    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][21]_0
    SLICE_X32Y52         LDCE (SetClr_ldce_CLR_Q)     0.229   164.203 f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_LDC/Q
                         net (fo=1, routed)           0.486   164.690    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_LDC_n_0
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.045   164.735 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out[30]_C_i_1__2/O
                         net (fo=2, routed)           0.569   165.304    Array_DSP_i/PCM_TX/FIFO_D/Data_Out[29]
    SLICE_X33Y49         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X33Y49         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X33Y49         FDCE (Hold_fdce_C_D)         0.077   163.910    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C
  -------------------------------------------------------------------
                         required time                       -163.910    
                         arrival time                         165.304    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[45]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.067ns  (logic 0.481ns (15.686%)  route 2.586ns (84.314%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 163.610 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.968   163.391    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X31Y53         LUT3 (Prop_lut3_I1_O)        0.045   163.436 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[44]_LDC_i_2__6/O
                         net (fo=2, routed)           0.665   164.100    Array_DSP_i/PCM_TX/FIFO_H/DATA_Buff_reg[15][4]_0
    SLICE_X31Y66         LDCE (SetClr_ldce_CLR_Q)     0.227   164.327 f  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[44]_LDC/Q
                         net (fo=1, routed)           0.391   164.718    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[44]_LDC_n_0
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.045   164.763 r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out[45]_C_i_1__6/O
                         net (fo=2, routed)           0.562   165.325    Array_DSP_i/PCM_TX/FIFO_H/Data_Out[44]
    SLICE_X37Y68         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[45]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.849   163.610    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X37Y68         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[45]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.610    
                         clock uncertainty            0.240   163.850    
    SLICE_X37Y68         FDCE (Hold_fdce_C_D)         0.077   163.927    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[45]_C
  -------------------------------------------------------------------
                         required time                       -163.927    
                         arrival time                         165.325    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.104ns  (logic 0.481ns (15.495%)  route 2.623ns (84.505%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 163.587 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.831   163.254    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.045   163.299 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_2__4/O
                         net (fo=2, routed)           0.623   163.922    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[10][23]_0
    SLICE_X35Y53         LDCE (SetClr_ldce_CLR_Q)     0.227   164.149 f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_LDC/Q
                         net (fo=1, routed)           0.363   164.512    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_LDC_n_0
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.045   164.557 r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4_i_1__4/O
                         net (fo=1, routed)           0.806   165.363    Array_DSP_i/PCM_TX/FIFO_F/Data_Out[31]
    SLICE_X34Y63         SRL16E                                       r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.826   163.587    Array_DSP_i/PCM_TX/FIFO_F/SRL16E_inst
    SLICE_X34Y63         SRL16E                                       r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism              0.000   163.587    
                         clock uncertainty            0.240   163.827    
    SLICE_X34Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.113   163.940    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                       -163.940    
                         arrival time                         165.363    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.098ns  (logic 0.483ns (15.591%)  route 2.615ns (84.409%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.970   163.393    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.045   163.438 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_2__2/O
                         net (fo=2, routed)           0.536   163.974    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][21]_0
    SLICE_X32Y52         LDCE (SetClr_ldce_CLR_Q)     0.229   164.203 f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_LDC/Q
                         net (fo=1, routed)           0.486   164.690    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_LDC_n_0
    SLICE_X32Y50         LUT3 (Prop_lut3_I1_O)        0.045   164.735 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out[30]_C_i_1__2/O
                         net (fo=2, routed)           0.622   165.357    Array_DSP_i/PCM_TX/FIFO_D/Data_Out[29]
    SLICE_X32Y48         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X32Y48         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X32Y48         FDPE (Hold_fdpe_C_D)         0.063   163.896    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P
  -------------------------------------------------------------------
                         required time                       -163.896    
                         arrival time                         165.357    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[43]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.151ns  (logic 0.483ns (15.327%)  route 2.668ns (84.673%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.996   163.419    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X30Y53         LUT3 (Prop_lut3_I1_O)        0.045   163.464 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_2__3/O
                         net (fo=2, routed)           1.063   164.526    Array_DSP_i/PCM_TX/FIFO_E/DATA_Buff_reg[9][2]_0
    SLICE_X28Y35         LDCE (SetClr_ldce_CLR_Q)     0.229   164.755 f  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[42]_LDC/Q
                         net (fo=1, routed)           0.163   164.919    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[42]_LDC_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.045   164.964 r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out[43]_C_i_1__3/O
                         net (fo=2, routed)           0.447   165.410    Array_DSP_i/PCM_TX/FIFO_E/Data_Out[42]
    SLICE_X29Y52         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[43]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.831   163.592    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X29Y52         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[43]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.592    
                         clock uncertainty            0.240   163.832    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.079   163.911    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[43]_C
  -------------------------------------------------------------------
                         required time                       -163.911    
                         arrival time                         165.410    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[43]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.166ns  (logic 0.483ns (15.254%)  route 2.683ns (84.746%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.996   163.419    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X30Y53         LUT3 (Prop_lut3_I1_O)        0.045   163.464 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_2__3/O
                         net (fo=2, routed)           1.063   164.526    Array_DSP_i/PCM_TX/FIFO_E/DATA_Buff_reg[9][2]_0
    SLICE_X28Y35         LDCE (SetClr_ldce_CLR_Q)     0.229   164.755 f  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[42]_LDC/Q
                         net (fo=1, routed)           0.163   164.919    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[42]_LDC_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.045   164.964 r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out[43]_C_i_1__3/O
                         net (fo=2, routed)           0.462   165.425    Array_DSP_i/PCM_TX/FIFO_E/Data_Out[42]
    SLICE_X30Y52         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[43]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.831   163.592    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X30Y52         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[43]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.592    
                         clock uncertainty            0.240   163.832    
    SLICE_X30Y52         FDPE (Hold_fdpe_C_D)         0.063   163.895    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[43]_P
  -------------------------------------------------------------------
                         required time                       -163.895    
                         arrival time                         165.425    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.275ns  (logic 0.483ns (14.746%)  route 2.792ns (85.254%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 163.587 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.118   163.541    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.045   163.586 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_2__2/O
                         net (fo=2, routed)           0.697   164.283    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][23]_0
    SLICE_X34Y48         LDCE (SetClr_ldce_CLR_Q)     0.229   164.512 f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[31]_LDC/Q
                         net (fo=1, routed)           0.345   164.858    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[31]_LDC_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.045   164.903 r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4_i_1__2/O
                         net (fo=1, routed)           0.632   165.534    Array_DSP_i/PCM_TX/FIFO_D/Data_Out[31]
    SLICE_X34Y63         SRL16E                                       r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.826   163.587    Array_DSP_i/PCM_TX/FIFO_D/SRL16E_inst
    SLICE_X34Y63         SRL16E                                       r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism              0.000   163.587    
                         clock uncertainty            0.240   163.827    
    SLICE_X34Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.119   163.946    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[37]_srl6_Array_DSP_i_PCM_TX_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                       -163.946    
                         arrival time                         165.534    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[10]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.278ns  (logic 0.481ns (14.673%)  route 2.797ns (85.327%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 163.590 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.049   163.472    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045   163.517 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_2__1/O
                         net (fo=2, routed)           0.698   164.215    Array_DSP_i/PCM_TX/FIFO_C/DATA_Buff_reg[4][1]_0
    SLICE_X33Y52         LDCE (SetClr_ldce_CLR_Q)     0.227   164.442 f  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.354   164.795    Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[9]_LDC_n_0
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.045   164.840 r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out[10]_C_i_1__1/O
                         net (fo=2, routed)           0.697   165.537    Array_DSP_i/PCM_TX/FIFO_C/Data_Out[9]
    SLICE_X32Y57         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.829   163.590    Array_DSP_i/PCM_TX/FIFO_C/BCK_out
    SLICE_X32Y57         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[10]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.590    
                         clock uncertainty            0.240   163.830    
    SLICE_X32Y57         FDCE (Hold_fdce_C_D)         0.063   163.893    Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[10]_C
  -------------------------------------------------------------------
                         required time                       -163.893    
                         arrival time                         165.537    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[28]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        3.280ns  (logic 0.483ns (14.723%)  route 2.797ns (85.277%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 163.589 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.351   163.774    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X28Y48         LUT3 (Prop_lut3_I1_O)        0.045   163.819 r  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[27]_LDC_i_2__0/O
                         net (fo=2, routed)           0.486   164.305    Array_DSP_i/PCM_TX/FIFO_B/DATA_Buff_reg[2][19]_0
    SLICE_X28Y48         LDCE (SetClr_ldce_CLR_Q)     0.229   164.534 f  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[27]_LDC/Q
                         net (fo=1, routed)           0.275   164.809    Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[27]_LDC_n_0
    SLICE_X29Y48         LUT3 (Prop_lut3_I1_O)        0.045   164.854 r  Array_DSP_i/PCM_TX/FIFO_B/Data_Out[28]_C_i_1__0/O
                         net (fo=2, routed)           0.685   165.539    Array_DSP_i/PCM_TX/FIFO_B/Data_Out[27]
    SLICE_X28Y60         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.828   163.589    Array_DSP_i/PCM_TX/FIFO_B/BCK_out
    SLICE_X28Y60         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[28]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.589    
                         clock uncertainty            0.240   163.829    
    SLICE_X28Y60         FDCE (Hold_fdce_C_D)         0.063   163.892    Array_DSP_i/PCM_TX/FIFO_B/Data_Out_reg[28]_C
  -------------------------------------------------------------------
                         required time                       -163.892    
                         arrival time                         165.539    
  -------------------------------------------------------------------
                         slack                                  1.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack       37.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.068ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[31]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        5.018ns  (logic 0.747ns (14.886%)  route 4.271ns (85.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 121.372 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.660   121.372    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X26Y50         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.422   121.794 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[8][23]/Q
                         net (fo=2, routed)           1.438   123.232    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[8][23][23]
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.325   123.557 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__3/O
                         net (fo=2, routed)           2.833   126.390    Array_DSP_i/PCM_TX/FIFO_E/DATA_Buff_reg[8][23]
    SLICE_X30Y36         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.494   164.255    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X30Y36         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[31]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.240   164.016    
    SLICE_X30Y36         FDPE (Recov_fdpe_C_PRE)     -0.558   163.458    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[31]_P
  -------------------------------------------------------------------
                         required time                        163.458    
                         arrival time                        -126.390    
  -------------------------------------------------------------------
                         slack                                 37.068    

Slack (MET) :             37.071ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[25]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        5.000ns  (logic 0.640ns (12.799%)  route 4.360ns (87.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 164.260 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.680ns = ( 121.390 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.678   121.390    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X30Y49         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.524   121.914 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][17]/Q
                         net (fo=2, routed)           0.778   122.692    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[6][23][17]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.116   122.808 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[25]_LDC_i_1__2/O
                         net (fo=2, routed)           3.583   126.390    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][17]
    SLICE_X30Y43         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.499   164.260    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X30Y43         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[25]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.260    
                         clock uncertainty           -0.240   164.021    
    SLICE_X30Y43         FDPE (Recov_fdpe_C_PRE)     -0.560   163.461    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[25]_P
  -------------------------------------------------------------------
                         required time                        163.461    
                         arrival time                        -126.390    
  -------------------------------------------------------------------
                         slack                                 37.071    

Slack (MET) :             37.101ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[56]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        4.986ns  (logic 0.609ns (12.213%)  route 4.377ns (87.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 164.338 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 121.453 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.741   121.453    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X40Y50         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.459   121.912 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[5][16]/Q
                         net (fo=2, routed)           0.790   122.702    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[5][23][16]
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.150   122.852 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[56]_LDC_i_1__1/O
                         net (fo=2, routed)           3.587   126.439    Array_DSP_i/PCM_TX/FIFO_C/DATA_Buff_reg[5][16]
    SLICE_X40Y49         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[56]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.577   164.338    Array_DSP_i/PCM_TX/FIFO_C/BCK_out
    SLICE_X40Y49         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[56]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.338    
                         clock uncertainty           -0.240   164.099    
    SLICE_X40Y49         FDPE (Recov_fdpe_C_PRE)     -0.558   163.541    Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[56]_P
  -------------------------------------------------------------------
                         required time                        163.541    
                         arrival time                        -126.439    
  -------------------------------------------------------------------
                         slack                                 37.101    

Slack (MET) :             37.283ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[49]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        4.785ns  (logic 0.804ns (16.803%)  route 3.981ns (83.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 121.389 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.677   121.389    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X34Y45         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.484   121.873 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][9]/Q
                         net (fo=2, routed)           1.155   123.028    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[15][23][9]
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.320   123.348 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[49]_LDC_i_1__6/O
                         net (fo=2, routed)           2.826   126.174    Array_DSP_i/PCM_TX/FIFO_H/DATA_Buff_reg[15][9]
    SLICE_X34Y36         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[49]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.495   164.256    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X34Y36         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[49]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.240   164.017    
    SLICE_X34Y36         FDPE (Recov_fdpe_C_PRE)     -0.560   163.457    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[49]_P
  -------------------------------------------------------------------
                         required time                        163.457    
                         arrival time                        -126.174    
  -------------------------------------------------------------------
                         slack                                 37.283    

Slack (MET) :             37.296ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[61]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        4.780ns  (logic 0.777ns (16.255%)  route 4.003ns (83.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 164.326 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 121.450 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.738   121.450    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X42Y59         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.484   121.934 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[1][21]/Q
                         net (fo=2, routed)           0.420   122.354    Array_DSP_i/PCM_TX/Clock_Divider/Q[21]
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.293   122.647 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[61]_LDC_i_1/O
                         net (fo=2, routed)           3.583   126.230    Array_DSP_i/PCM_TX/FIFO_A/DATA_Buff_reg[1][21]
    SLICE_X43Y58         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[61]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.565   164.326    Array_DSP_i/PCM_TX/FIFO_A/BCK_out
    SLICE_X43Y58         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[61]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.326    
                         clock uncertainty           -0.240   164.086    
    SLICE_X43Y58         FDPE (Recov_fdpe_C_PRE)     -0.560   163.526    Array_DSP_i/PCM_TX/FIFO_A/Data_Out_reg[61]_P
  -------------------------------------------------------------------
                         required time                        163.526    
                         arrival time                        -126.230    
  -------------------------------------------------------------------
                         slack                                 37.296    

Slack (MET) :             37.300ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[29]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        4.775ns  (logic 0.747ns (15.643%)  route 4.028ns (84.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 164.322 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.621ns = ( 121.449 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.737   121.449    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X40Y61         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.422   121.871 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[4][21]/Q
                         net (fo=2, routed)           0.973   122.844    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[4][23][21]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.325   123.169 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_1__1/O
                         net (fo=2, routed)           3.056   126.224    Array_DSP_i/PCM_TX/FIFO_C/DATA_Buff_reg[4][21]
    SLICE_X38Y62         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.561   164.322    Array_DSP_i/PCM_TX/FIFO_C/BCK_out
    SLICE_X38Y62         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[29]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.322    
                         clock uncertainty           -0.240   164.082    
    SLICE_X38Y62         FDPE (Recov_fdpe_C_PRE)     -0.558   163.524    Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[29]_P
  -------------------------------------------------------------------
                         required time                        163.524    
                         arrival time                        -126.224    
  -------------------------------------------------------------------
                         slack                                 37.300    

Slack (MET) :             37.408ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[50]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        4.661ns  (logic 0.676ns (14.503%)  route 3.985ns (85.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.681ns = ( 121.389 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.677   121.389    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X34Y45         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.524   121.913 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[15][10]/Q
                         net (fo=2, routed)           1.308   123.221    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[15][23][10]
    SLICE_X35Y34         LUT3 (Prop_lut3_I2_O)        0.152   123.373 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[50]_LDC_i_1__6/O
                         net (fo=2, routed)           2.677   126.050    Array_DSP_i/PCM_TX/FIFO_H/DATA_Buff_reg[15][10]
    SLICE_X35Y34         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[50]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.494   164.255    Array_DSP_i/PCM_TX/FIFO_H/BCK_out
    SLICE_X35Y34         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[50]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.240   164.016    
    SLICE_X35Y34         FDPE (Recov_fdpe_C_PRE)     -0.558   163.458    Array_DSP_i/PCM_TX/FIFO_H/Data_Out_reg[50]_P
  -------------------------------------------------------------------
                         required time                        163.458    
                         arrival time                        -126.050    
  -------------------------------------------------------------------
                         slack                                 37.408    

Slack (MET) :             37.449ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[8]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        4.633ns  (logic 0.674ns (14.549%)  route 3.959ns (85.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 164.249 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.700ns = ( 121.370 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.658   121.370    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X28Y59         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.524   121.894 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[6][0]/Q
                         net (fo=2, routed)           1.656   123.549    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[6][23][0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.150   123.699 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[8]_LDC_i_1__2/O
                         net (fo=2, routed)           2.303   126.003    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][0]
    SLICE_X26Y30         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.488   164.249    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X26Y30         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[8]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.249    
                         clock uncertainty           -0.240   164.010    
    SLICE_X26Y30         FDPE (Recov_fdpe_C_PRE)     -0.558   163.452    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        163.452    
                         arrival time                        -126.003    
  -------------------------------------------------------------------
                         slack                                 37.449    

Slack (MET) :             37.479ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[22]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        4.619ns  (logic 0.611ns (13.227%)  route 4.008ns (86.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 164.336 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.629ns = ( 121.441 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.729   121.441    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X36Y67         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.459   121.900 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][14]/Q
                         net (fo=2, routed)           1.703   123.603    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[10][23][14]
    SLICE_X36Y45         LUT3 (Prop_lut3_I2_O)        0.152   123.755 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[22]_LDC_i_1__4/O
                         net (fo=2, routed)           2.306   126.060    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[10][14]
    SLICE_X37Y44         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.575   164.336    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X37Y44         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[22]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.336    
                         clock uncertainty           -0.240   164.097    
    SLICE_X37Y44         FDPE (Recov_fdpe_C_PRE)     -0.558   163.539    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[22]_P
  -------------------------------------------------------------------
                         required time                        163.539    
                         arrival time                        -126.060    
  -------------------------------------------------------------------
                         slack                                 37.479    

Slack (MET) :             37.491ns  (required time - arrival time)
  Source:                 Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[9]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.691ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 fall@122.070ns)
  Data Path Delay:        4.602ns  (logic 0.670ns (14.560%)  route 3.932ns (85.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 164.252 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.710ns = ( 121.360 - 122.070 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    122.070   122.070 f  
    K17                                               0.000   122.070 f  SCK (IN)
                         net (fo=0)                   0.000   122.070    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   123.562 f  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   124.847    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   117.851 f  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   119.611    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   119.712 f  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         1.648   121.360    Array_DSP_i/nolabel_line162/Parallel_RAM/clk_out1
    SLICE_X28Y69         FDRE                                         r  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.524   121.884 f  Array_DSP_i/nolabel_line162/Parallel_RAM/DATA_Buff_reg[10][1]/Q
                         net (fo=2, routed)           2.194   124.078    Array_DSP_i/PCM_TX/Clock_Divider/DATA_Buff_reg[10][23][1]
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.146   124.224 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_1__4/O
                         net (fo=2, routed)           1.738   125.962    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[10][1]
    SLICE_X28Y32         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         1.491   164.252    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X28Y32         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.252    
                         clock uncertainty           -0.240   164.013    
    SLICE_X28Y32         FDPE (Recov_fdpe_C_PRE)     -0.560   163.453    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        163.453    
                         arrival time                        -125.962    
  -------------------------------------------------------------------
                         slack                                 37.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        1.890ns  (logic 0.209ns (11.059%)  route 1.681ns (88.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.970   163.393    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.045   163.438 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[29]_LDC_i_2__2/O
                         net (fo=2, routed)           0.711   164.149    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][21]_0
    SLICE_X32Y50         FDCE                                         f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.831   163.592    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X32Y50         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.592    
                         clock uncertainty            0.240   163.832    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.063   163.769    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[29]_C
  -------------------------------------------------------------------
                         required time                       -163.769    
                         arrival time                         164.149    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[9]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.011ns  (logic 0.209ns (10.393%)  route 1.802ns (89.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.049   163.472    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045   163.517 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[9]_LDC_i_2__1/O
                         net (fo=2, routed)           0.753   164.270    Array_DSP_i/PCM_TX/FIFO_C/DATA_Buff_reg[4][1]_0
    SLICE_X33Y50         FDCE                                         f  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.831   163.592    Array_DSP_i/PCM_TX/FIFO_C/BCK_out
    SLICE_X33Y50         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[9]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.592    
                         clock uncertainty            0.240   163.832    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.085   163.747    Array_DSP_i/PCM_TX/FIFO_C/Data_Out_reg[9]_C
  -------------------------------------------------------------------
                         required time                       -163.747    
                         arrival time                         164.270    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[31]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.021ns  (logic 0.209ns (10.344%)  route 1.812ns (89.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.118   163.541    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.045   163.586 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_2__2/O
                         net (fo=2, routed)           0.693   164.279    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][23]_0
    SLICE_X33Y48         FDCE                                         f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X33Y48         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[31]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.085   163.748    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[31]_C
  -------------------------------------------------------------------
                         required time                       -163.748    
                         arrival time                         164.279    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.047ns  (logic 0.209ns (10.209%)  route 1.838ns (89.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.831   163.254    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.045   163.299 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_2__4/O
                         net (fo=2, routed)           1.008   164.306    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[10][23]_0
    SLICE_X34Y52         FDCE                                         f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X34Y52         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X34Y52         FDCE (Remov_fdce_C_CLR)     -0.063   163.770    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_C
  -------------------------------------------------------------------
                         required time                       -163.770    
                         arrival time                         164.306    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[40]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        1.961ns  (logic 0.208ns (10.608%)  route 1.753ns (89.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.180   163.603    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.044   163.647 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[40]_LDC_i_1__4/O
                         net (fo=2, routed)           0.573   164.220    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[11][0]
    SLICE_X35Y51         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[40]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X35Y51         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[40]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X35Y51         FDPE (Remov_fdpe_C_PRE)     -0.150   163.683    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[40]_P
  -------------------------------------------------------------------
                         required time                       -163.683    
                         arrival time                         164.220    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.036ns  (logic 0.209ns (10.264%)  route 1.827ns (89.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.125   163.548    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.045   163.593 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_2__2/O
                         net (fo=2, routed)           0.702   164.295    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][22]_0
    SLICE_X33Y49         FDCE                                         f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X33Y49         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.085   163.748    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_C
  -------------------------------------------------------------------
                         required time                       -163.748    
                         arrival time                         164.295    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.019ns  (logic 0.206ns (10.202%)  route 1.813ns (89.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.831   163.254    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X35Y53         LUT3 (Prop_lut3_I1_O)        0.042   163.296 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[31]_LDC_i_1__4/O
                         net (fo=2, routed)           0.983   164.278    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[10][23]
    SLICE_X35Y52         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X35Y52         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X35Y52         FDPE (Remov_fdpe_C_PRE)     -0.150   163.683    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[31]_P
  -------------------------------------------------------------------
                         required time                       -163.683    
                         arrival time                         164.278    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.045ns  (logic 0.210ns (10.267%)  route 1.835ns (89.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.125   163.548    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.046   163.594 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[30]_LDC_i_1__2/O
                         net (fo=2, routed)           0.710   164.304    Array_DSP_i/PCM_TX/FIFO_D/DATA_Buff_reg[6][22]
    SLICE_X32Y48         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_D/BCK_out
    SLICE_X32Y48         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X32Y48         FDPE (Remov_fdpe_C_PRE)     -0.133   163.700    Array_DSP_i/PCM_TX/FIFO_D/Data_Out_reg[30]_P
  -------------------------------------------------------------------
                         required time                       -163.700    
                         arrival time                         164.304    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[42]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.098ns  (logic 0.209ns (9.962%)  route 1.889ns (90.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 163.593 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         1.194   163.617    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X32Y47         LUT3 (Prop_lut3_I1_O)        0.045   163.662 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_2__4/O
                         net (fo=2, routed)           0.695   164.357    Array_DSP_i/PCM_TX/FIFO_F/DATA_Buff_reg[11][2]_0
    SLICE_X33Y47         FDCE                                         f  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[42]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.832   163.593    Array_DSP_i/PCM_TX/FIFO_F/BCK_out
    SLICE_X33Y47         FDCE                                         r  Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[42]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   163.593    
                         clock uncertainty            0.240   163.833    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.085   163.748    Array_DSP_i/PCM_TX/FIFO_F/Data_Out_reg[42]_C
  -------------------------------------------------------------------
                         required time                       -163.748    
                         arrival time                         164.357    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[42]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - clk_out1_clk_wiz_0 rise@162.760ns)
  Data Path Delay:        2.050ns  (logic 0.207ns (10.096%)  route 1.843ns (89.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 163.587 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.501ns = ( 162.259 - 162.760 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.760   162.760 r  
    K17                                               0.000   162.760 r  SCK (IN)
                         net (fo=0)                   0.000   162.760    Array_DSP_i/Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259   163.020 r  Array_DSP_i/Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   163.460    Array_DSP_i/Clock_Wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268   161.192 r  Array_DSP_i/Clock_Wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   161.674    Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   161.700 r  Array_DSP_i/Clock_Wizard/inst/clkout1_buf/O
                         net (fo=506, routed)         0.559   162.259    Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/clk_out1
    SLICE_X34Y54         FDRE                                         r  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164   162.423 f  Array_DSP_i/PCM_TX/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=769, routed)         0.996   163.419    Array_DSP_i/PCM_TX/Clock_Divider/Latch_int
    SLICE_X30Y53         LUT3 (Prop_lut3_I1_O)        0.043   163.462 f  Array_DSP_i/PCM_TX/Clock_Divider/Data_Out_reg[42]_LDC_i_1__3/O
                         net (fo=2, routed)           0.848   164.309    Array_DSP_i/PCM_TX/FIFO_E/DATA_Buff_reg[9][2]
    SLICE_X28Y36         FDPE                                         f  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[42]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   162.761 f  Array_DSP_i/PCM_TX/Clock_Divider/BCK_BUFF/O
                         net (fo=852, routed)         0.826   163.587    Array_DSP_i/PCM_TX/FIFO_E/BCK_out
    SLICE_X28Y36         FDPE                                         r  Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[42]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   163.587    
                         clock uncertainty            0.240   163.827    
    SLICE_X28Y36         FDPE (Remov_fdpe_C_PRE)     -0.133   163.694    Array_DSP_i/PCM_TX/FIFO_E/Data_Out_reg[42]_P
  -------------------------------------------------------------------
                         required time                       -163.694    
                         arrival time                         164.309    
  -------------------------------------------------------------------
                         slack                                  0.616    





