# Learning_SV
This repo contains examples to help people deal with systemverilog constructs through examples.
Pre-requisites: Verilog
