// Seed: 3637949304
module module_0 (
    input  wand id_0,
    output tri0 id_1
);
  always return id_0;
  wire id_3;
  supply1 id_4, id_5 = id_4 == -1;
  assign id_4 = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    output logic id_3,
    input tri1 id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wire id_10,
    output supply1 id_11,
    output supply1 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    input wor id_16,
    input wor id_17
);
  wire id_19;
  parameter id_20 = (1) == 1;
  always id_3 <= 1 && id_6;
  module_0 modCall_1 (
      id_15,
      id_11
  );
  assign modCall_1.type_0 = 0;
endmodule
