

================================================================
== Vivado HLS Report for 'streamBnRelu_l0'
================================================================
* Date:           Tue May 10 21:14:59 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.846 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         8|          4|          4|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 12 [1/1] (1.75ns)   --->   "%rep_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rep)" [./src/conv2d_l0.hpp:241]   --->   Operation 12 'read' 'rep_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i416* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln244)   --->   "%shl_ln244 = shl i32 %rep_read, 7" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 16 'shl' 'shl_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln244)   --->   "%shl_ln244_1 = shl i32 %rep_read, 5" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 17 'shl' 'shl_ln244_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln244 = add i32 %shl_ln244_1, %shl_ln244" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 18 'add' 'add_ln244' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %add_ln244, i7 0)" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl = zext i39 %tmp_s to i40" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 20 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %add_ln244, i5 0)" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 21 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl2 = zext i37 %tmp_1 to i40" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 22 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.23ns)   --->   "%bound = add i40 %p_shl2, %p_shl" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 23 'add' 'bound' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "br label %.preheader202.0.i" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i40 [ 0, %entry ], [ %add_ln244_1, %hls_label_23 ]" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.28ns)   --->   "%icmp_ln244 = icmp eq i40 %indvar_flatten, %bound" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 26 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.23ns)   --->   "%add_ln244_1 = add i40 %indvar_flatten, 1" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 27 'add' 'add_ln244_1' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.exit, label %hls_label_23" [./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 29 [1/1] (1.75ns)   --->   "%tmp_V = call i416 @_ssdm_op_Read.ap_fifo.volatile.i416P(i416* %in_V_V)" [./src/conv2d_l0.hpp:253->./src/conv2d_l0.hpp:291]   --->   Operation 29 'read' 'tmp_V' <Predicate = (!icmp_ln244)> <Delay = 1.75> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 416> <Depth = 0> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i416 %tmp_V to i26" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 30 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%invec_1_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 26, i32 51)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 31 'partselect' 'invec_1_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%invec_2_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 52, i32 77)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 32 'partselect' 'invec_2_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%invec_3_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 78, i32 103)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 33 'partselect' 'invec_3_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%invec_4_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 104, i32 129)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 34 'partselect' 'invec_4_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%invec_5_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 130, i32 155)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 35 'partselect' 'invec_5_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%invec_6_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 156, i32 181)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 36 'partselect' 'invec_6_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%invec_7_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 182, i32 207)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 37 'partselect' 'invec_7_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%invec_8_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 208, i32 233)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 38 'partselect' 'invec_8_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%invec_9_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 234, i32 259)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 39 'partselect' 'invec_9_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%invec_10_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 260, i32 285)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 40 'partselect' 'invec_10_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%invec_11_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 286, i32 311)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 41 'partselect' 'invec_11_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%invec_12_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 312, i32 337)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 42 'partselect' 'invec_12_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%invec_13_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 338, i32 363)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 43 'partselect' 'invec_13_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%invec_14_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 364, i32 389)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 44 'partselect' 'invec_14_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%invec_15_V = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V, i32 390, i32 415)" [./src/conv2d_l0.hpp:255->./src/conv2d_l0.hpp:291]   --->   Operation 45 'partselect' 'invec_15_V' <Predicate = (!icmp_ln244)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 46 [2/2] (2.84ns)   --->   "%p_0_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647, i15 2771, i32 4029751)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 46 'call' 'p_0_0_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [2/2] (2.84ns)   --->   "%p_0_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V, i15 2708, i32 27400351)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 47 'call' 'p_0_0_1_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [2/2] (2.84ns)   --->   "%p_0_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V, i15 4066, i32 386728028)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 48 'call' 'p_0_0_2_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [2/2] (2.84ns)   --->   "%p_0_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V, i15 3465, i32 5840738)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 49 'call' 'p_0_0_3_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [2/2] (2.84ns)   --->   "%p_0_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V, i15 9627, i32 31260899)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 50 'call' 'p_0_0_4_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [2/2] (2.84ns)   --->   "%p_0_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V, i15 6176, i32 10858272)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 51 'call' 'p_0_0_5_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [2/2] (2.84ns)   --->   "%p_0_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V, i15 4545, i32 317009887)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 52 'call' 'p_0_0_6_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [2/2] (2.84ns)   --->   "%p_0_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V, i15 3146, i32 8681909)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 53 'call' 'p_0_0_7_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.84>
ST_6 : Operation 54 [1/2] (2.54ns)   --->   "%p_0_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647, i15 2771, i32 4029751)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 54 'call' 'p_0_0_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/2] (2.54ns)   --->   "%p_0_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V, i15 2708, i32 27400351)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 55 'call' 'p_0_0_1_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/2] (2.54ns)   --->   "%p_0_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V, i15 4066, i32 386728028)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 56 'call' 'p_0_0_2_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 57 [1/2] (2.54ns)   --->   "%p_0_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V, i15 3465, i32 5840738)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 57 'call' 'p_0_0_3_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/2] (2.54ns)   --->   "%p_0_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V, i15 9627, i32 31260899)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 58 'call' 'p_0_0_4_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 59 [1/2] (2.54ns)   --->   "%p_0_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V, i15 6176, i32 10858272)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 59 'call' 'p_0_0_5_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/2] (2.54ns)   --->   "%p_0_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V, i15 4545, i32 317009887)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 60 'call' 'p_0_0_6_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [1/2] (2.54ns)   --->   "%p_0_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V, i15 3146, i32 8681909)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 61 'call' 'p_0_0_7_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 62 [2/2] (2.84ns)   --->   "%p_0_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V, i15 2794, i32 14158238)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 62 'call' 'p_0_0_8_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [2/2] (2.84ns)   --->   "%p_0_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V, i15 4854, i32 5037430)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 63 'call' 'p_0_0_9_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [2/2] (2.84ns)   --->   "%p_0_0_i_91 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V, i15 6149, i32 49363086)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 64 'call' 'p_0_0_i_91' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 65 [2/2] (2.84ns)   --->   "%p_0_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V, i15 4856, i32 1108476795)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 65 'call' 'p_0_0_10_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 66 [2/2] (2.84ns)   --->   "%p_0_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V, i15 4120, i32 -620003337)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 66 'call' 'p_0_0_11_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 67 [2/2] (2.84ns)   --->   "%p_0_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V, i15 3048, i32 308602580)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 67 'call' 'p_0_0_12_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 68 [2/2] (2.84ns)   --->   "%p_0_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V, i15 6660, i32 107216489)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 68 'call' 'p_0_0_13_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 69 [2/2] (2.84ns)   --->   "%p_0_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V, i15 5800, i32 92858484)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 69 'call' 'p_0_0_14_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [1/1] (1.75ns)   --->   "%tmp_V_1 = call i416 @_ssdm_op_Read.ap_fifo.volatile.i416P(i416* %in_V_V)" [./src/conv2d_l0.hpp:263->./src/conv2d_l0.hpp:291]   --->   Operation 70 'read' 'tmp_V_1' <Predicate = (!icmp_ln244)> <Delay = 1.75> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 416> <Depth = 0> <FIFO>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i416 %tmp_V_1 to i26" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 71 'trunc' 'trunc_ln647_3' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%invec_1_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 26, i32 51)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 72 'partselect' 'invec_1_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%invec_2_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 52, i32 77)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 73 'partselect' 'invec_2_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%invec_3_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 78, i32 103)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 74 'partselect' 'invec_3_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%invec_4_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 104, i32 129)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 75 'partselect' 'invec_4_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%invec_5_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 130, i32 155)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 76 'partselect' 'invec_5_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%invec_6_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 156, i32 181)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 77 'partselect' 'invec_6_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%invec_7_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 182, i32 207)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 78 'partselect' 'invec_7_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%invec_8_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 208, i32 233)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 79 'partselect' 'invec_8_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%invec_9_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 234, i32 259)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 80 'partselect' 'invec_9_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%invec_10_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 260, i32 285)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 81 'partselect' 'invec_10_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%invec_11_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 286, i32 311)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 82 'partselect' 'invec_11_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%invec_12_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 312, i32 337)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 83 'partselect' 'invec_12_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%invec_13_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 338, i32 363)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 84 'partselect' 'invec_13_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%invec_14_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 364, i32 389)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 85 'partselect' 'invec_14_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%invec_15_V_1 = call i26 @_ssdm_op_PartSelect.i26.i416.i32.i32(i416 %tmp_V_1, i32 390, i32 415)" [./src/conv2d_l0.hpp:265->./src/conv2d_l0.hpp:291]   --->   Operation 86 'partselect' 'invec_15_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.84>
ST_7 : Operation 87 [1/2] (2.54ns)   --->   "%p_0_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V, i15 2794, i32 14158238)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 87 'call' 'p_0_0_8_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 88 [1/2] (2.54ns)   --->   "%p_0_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V, i15 4854, i32 5037430)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 88 'call' 'p_0_0_9_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 89 [1/2] (2.54ns)   --->   "%p_0_0_i_91 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V, i15 6149, i32 49363086)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 89 'call' 'p_0_0_i_91' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 90 [1/2] (2.54ns)   --->   "%p_0_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V, i15 4856, i32 1108476795)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 90 'call' 'p_0_0_10_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 91 [1/2] (2.54ns)   --->   "%p_0_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V, i15 4120, i32 -620003337)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 91 'call' 'p_0_0_11_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [1/2] (2.54ns)   --->   "%p_0_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V, i15 3048, i32 308602580)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 92 'call' 'p_0_0_12_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 93 [1/2] (2.54ns)   --->   "%p_0_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V, i15 6660, i32 107216489)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 93 'call' 'p_0_0_13_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 94 [1/2] (2.54ns)   --->   "%p_0_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V, i15 5800, i32 92858484)" [./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291]   --->   Operation 94 'call' 'p_0_0_14_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [2/2] (2.84ns)   --->   "%p_013_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647_3, i15 2771, i32 4029751)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 95 'call' 'p_013_0_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 96 [2/2] (2.84ns)   --->   "%p_013_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V_1, i15 2708, i32 27400351)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 96 'call' 'p_013_0_1_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 97 [2/2] (2.84ns)   --->   "%p_013_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V_1, i15 4066, i32 386728028)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 97 'call' 'p_013_0_2_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 98 [2/2] (2.84ns)   --->   "%p_013_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V_1, i15 3465, i32 5840738)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 98 'call' 'p_013_0_3_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 99 [2/2] (2.84ns)   --->   "%p_013_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V_1, i15 9627, i32 31260899)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 99 'call' 'p_013_0_4_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 100 [2/2] (2.84ns)   --->   "%p_013_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V_1, i15 6176, i32 10858272)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 100 'call' 'p_013_0_5_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 101 [2/2] (2.84ns)   --->   "%p_013_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V_1, i15 4545, i32 317009887)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 101 'call' 'p_013_0_6_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 102 [2/2] (2.84ns)   --->   "%p_013_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V_1, i15 3146, i32 8681909)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 102 'call' 'p_013_0_7_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.84>
ST_8 : Operation 103 [1/2] (2.54ns)   --->   "%p_013_0_i = call fastcc i4 @bn_qurelu_fixed(i26 %trunc_ln647_3, i15 2771, i32 4029751)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 103 'call' 'p_013_0_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 104 [1/2] (2.54ns)   --->   "%p_013_0_1_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_1_V_1, i15 2708, i32 27400351)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 104 'call' 'p_013_0_1_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 105 [1/2] (2.54ns)   --->   "%p_013_0_2_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_2_V_1, i15 4066, i32 386728028)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 105 'call' 'p_013_0_2_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 106 [1/2] (2.54ns)   --->   "%p_013_0_3_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_3_V_1, i15 3465, i32 5840738)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 106 'call' 'p_013_0_3_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 107 [1/2] (2.54ns)   --->   "%p_013_0_4_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_4_V_1, i15 9627, i32 31260899)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 107 'call' 'p_013_0_4_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 108 [1/2] (2.54ns)   --->   "%p_013_0_5_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_5_V_1, i15 6176, i32 10858272)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 108 'call' 'p_013_0_5_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 109 [1/2] (2.54ns)   --->   "%p_013_0_6_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_6_V_1, i15 4545, i32 317009887)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 109 'call' 'p_013_0_6_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 110 [1/2] (2.54ns)   --->   "%p_013_0_7_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_7_V_1, i15 3146, i32 8681909)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 110 'call' 'p_013_0_7_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 111 [2/2] (2.84ns)   --->   "%p_013_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V_1, i15 2794, i32 14158238)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 111 'call' 'p_013_0_8_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 112 [2/2] (2.84ns)   --->   "%p_013_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V_1, i15 4854, i32 5037430)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 112 'call' 'p_013_0_9_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 113 [2/2] (2.84ns)   --->   "%p_013_0_i_92 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V_1, i15 6149, i32 49363086)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 113 'call' 'p_013_0_i_92' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 114 [2/2] (2.84ns)   --->   "%p_013_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V_1, i15 4856, i32 1108476795)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 114 'call' 'p_013_0_10_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 115 [2/2] (2.84ns)   --->   "%p_013_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V_1, i15 4120, i32 -620003337)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 115 'call' 'p_013_0_11_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 116 [2/2] (2.84ns)   --->   "%p_013_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V_1, i15 3048, i32 308602580)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 116 'call' 'p_013_0_12_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 117 [2/2] (2.84ns)   --->   "%p_013_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V_1, i15 6660, i32 107216489)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 117 'call' 'p_013_0_13_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 118 [2/2] (2.84ns)   --->   "%p_013_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V_1, i15 5800, i32 92858484)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 118 'call' 'p_013_0_14_i' <Predicate = (!icmp_ln244)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.54>
ST_9 : Operation 119 [1/2] (2.54ns)   --->   "%p_013_0_8_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_8_V_1, i15 2794, i32 14158238)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 119 'call' 'p_013_0_8_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 120 [1/2] (2.54ns)   --->   "%p_013_0_9_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_9_V_1, i15 4854, i32 5037430)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 120 'call' 'p_013_0_9_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/2] (2.54ns)   --->   "%p_013_0_i_92 = call fastcc i4 @bn_qurelu_fixed(i26 %invec_10_V_1, i15 6149, i32 49363086)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 121 'call' 'p_013_0_i_92' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 122 [1/2] (2.54ns)   --->   "%p_013_0_10_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_11_V_1, i15 4856, i32 1108476795)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 122 'call' 'p_013_0_10_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 123 [1/2] (2.54ns)   --->   "%p_013_0_11_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_12_V_1, i15 4120, i32 -620003337)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 123 'call' 'p_013_0_11_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 124 [1/2] (2.54ns)   --->   "%p_013_0_12_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_13_V_1, i15 3048, i32 308602580)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 124 'call' 'p_013_0_12_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 125 [1/2] (2.54ns)   --->   "%p_013_0_13_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_14_V_1, i15 6660, i32 107216489)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 125 'call' 'p_013_0_13_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 126 [1/2] (2.54ns)   --->   "%p_013_0_14_i = call fastcc i4 @bn_qurelu_fixed(i26 %invec_15_V_1, i15 5800, i32 92858484)" [./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291]   --->   Operation 126 'call' 'p_013_0_14_i' <Predicate = (!icmp_ln244)> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50022)" [./src/conv2d_l0.hpp:246->./src/conv2d_l0.hpp:291]   --->   Operation 127 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_l0.hpp:248->./src/conv2d_l0.hpp:291]   --->   Operation 128 'specpipeline' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i128 @_ssdm_op_BitConcatenate.i128.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %p_013_0_14_i, i4 %p_013_0_13_i, i4 %p_013_0_12_i, i4 %p_013_0_11_i, i4 %p_013_0_10_i, i4 %p_013_0_i_92, i4 %p_013_0_9_i, i4 %p_013_0_8_i, i4 %p_013_0_7_i, i4 %p_013_0_6_i, i4 %p_013_0_5_i, i4 %p_013_0_4_i, i4 %p_013_0_3_i, i4 %p_013_0_2_i, i4 %p_013_0_1_i, i4 %p_013_0_i, i4 %p_0_0_14_i, i4 %p_0_0_13_i, i4 %p_0_0_12_i, i4 %p_0_0_11_i, i4 %p_0_0_10_i, i4 %p_0_0_i_91, i4 %p_0_0_9_i, i4 %p_0_0_8_i, i4 %p_0_0_7_i, i4 %p_0_0_6_i, i4 %p_0_0_5_i, i4 %p_0_0_4_i, i4 %p_0_0_3_i, i4 %p_0_0_2_i, i4 %p_0_0_1_i, i4 %p_0_0_i)" [./src/conv2d_l0.hpp:272->./src/conv2d_l0.hpp:291]   --->   Operation 129 'bitconcatenate' 'tmp_V_2' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_2)" [./src/conv2d_l0.hpp:272->./src/conv2d_l0.hpp:291]   --->   Operation 130 'write' <Predicate = (!icmp_ln244)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50022, i32 %tmp_i)" [./src/conv2d_l0.hpp:273->./src/conv2d_l0.hpp:291]   --->   Operation 131 'specregionend' 'empty' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader202.0.i" [./src/conv2d_l0.hpp:246->./src/conv2d_l0.hpp:291]   --->   Operation 132 'br' <Predicate = (!icmp_ln244)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_l0.hpp:291]   --->   Operation 133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	fifo read on port 'rep' (./src/conv2d_l0.hpp:241) [7]  (1.75 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'shl' operation ('shl_ln244', ./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291) [8]  (0 ns)
	'add' operation ('add_ln244', ./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291) [10]  (1.2 ns)
	'add' operation ('bound', ./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291) [15]  (1.23 ns)

 <State 3>: 1.28ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291) with incoming values : ('add_ln244_1', ./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291) [18]  (0 ns)
	'icmp' operation ('icmp_ln244', ./src/conv2d_l0.hpp:244->./src/conv2d_l0.hpp:291) [19]  (1.28 ns)

 <State 4>: 1.75ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./src/conv2d_l0.hpp:253->./src/conv2d_l0.hpp:291) [25]  (1.75 ns)

 <State 5>: 2.85ns
The critical path consists of the following:
	'call' operation ('p_0_0_i', ./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291) to 'bn_qurelu_fixed' [42]  (2.85 ns)

 <State 6>: 2.85ns
The critical path consists of the following:
	'call' operation ('p_0_0_8_i', ./src/conv2d_l0.hpp:259->./src/conv2d_l0.hpp:291) to 'bn_qurelu_fixed' [50]  (2.85 ns)

 <State 7>: 2.85ns
The critical path consists of the following:
	'call' operation ('p_013_0_i', ./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291) to 'bn_qurelu_fixed' [75]  (2.85 ns)

 <State 8>: 2.85ns
The critical path consists of the following:
	'call' operation ('p_013_0_8_i', ./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291) to 'bn_qurelu_fixed' [83]  (2.85 ns)

 <State 9>: 2.55ns
The critical path consists of the following:
	'call' operation ('p_013_0_8_i', ./src/conv2d_l0.hpp:269->./src/conv2d_l0.hpp:291) to 'bn_qurelu_fixed' [83]  (2.55 ns)

 <State 10>: 1.75ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (./src/conv2d_l0.hpp:272->./src/conv2d_l0.hpp:291) [92]  (1.75 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
