<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="VGA_ControllerWithMem_SIM_behav.wdb" id="1">
         <top_modules>
            <top_module name="VGA_ControllerWithMem_SIM" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="16,579,124.917 ns"></ZoomStartTime>
      <ZoomEndTime time="16,579,245.418 ns"></ZoomEndTime>
      <Cursor1Time time="16,579,145.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="170"></NameColumnWidth>
      <ValueColumnWidth column_width="90"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="10" />
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/InstrExec_CLK" type="logic">
      <obj_property name="ElementShortName">InstrExec_CLK</obj_property>
      <obj_property name="ObjectShortName">InstrExec_CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/r" type="array">
      <obj_property name="ElementShortName">r[3:0]</obj_property>
      <obj_property name="ObjectShortName">r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/g" type="array">
      <obj_property name="ElementShortName">g[3:0]</obj_property>
      <obj_property name="ObjectShortName">g[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/b" type="array">
      <obj_property name="ElementShortName">b[3:0]</obj_property>
      <obj_property name="ObjectShortName">b[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/ioe" type="logic">
      <obj_property name="ElementShortName">ioe</obj_property>
      <obj_property name="ObjectShortName">ioe</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter" type="other">
      <obj_property name="ElementShortName">fetch_counter</obj_property>
      <obj_property name="ObjectShortName">fetch_counter</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr" type="array">
      <obj_property name="ElementShortName">VRAM_Addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM_Addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Data" type="array">
      <obj_property name="ElementShortName">VRAM_Data[15:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM_Data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/blk_mem_gen_0/clka" type="logic">
      <obj_property name="ElementShortName">clka</obj_property>
      <obj_property name="ObjectShortName">clka</obj_property>
   </wvobject>
   <wvobject fp_name="/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/blk_mem_gen_0/addra" type="array">
      <obj_property name="ElementShortName">addra[14:0]</obj_property>
      <obj_property name="ObjectShortName">addra[14:0]</obj_property>
   </wvobject>
</wave_config>
