// Seed: 2869408529
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  tri  id_3,
    output wand id_4
);
  reg id_6, id_7;
  always $display(id_2 && 1'b0, "" & id_1, 1);
  always begin
    $display(1);
    id_7 <= 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    input tri id_5,
    inout tri id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    input wand id_10,
    output supply0 id_11,
    output wand id_12,
    output wor id_13,
    output wire id_14,
    output wire id_15,
    output tri0 id_16
);
  module_0(
      id_6, id_5, id_6, id_5, id_15
  );
  supply1 id_18, id_19 = id_0, id_20;
  wire id_21;
endmodule
