MIPS_32 Processor (Verilog HDL)
ðŸ“Œ Overview

MIPS_32 is a 32-bit single-cycle MIPS processor designed and implemented from scratch using Verilog HDL. This project demonstrates fundamental concepts of computer architecture, datapath design, and control logic.

âœ¨ Features

32-bit MIPS architecture

Single-cycle datapath

Modular RTL design

Supports arithmetic, memory, and branch instructions

Fully synthesizable Verilog code

Testbenches for functional verification

ðŸ§¾ Supported Instructions

Arithmetic / Logical: add, sub, and, or

Memory Access: lw, sw

Control Flow: beq, bne

ðŸ§© Architecture Components

Program Counter (PC)

Instruction Memory

Register File

ALU

Control Unit

Data Memory

ðŸ§ª Verification

Module-level testbenches

Full processor simulation

Waveform-based debugging

ðŸ›  Tools Used

Verilog HDL

ModelSim / Vivado

GTKWave

ðŸš€ Future Enhancements

Pipelined MIPS implementation

Hazard detection & forwarding

Extended instruction set

Cache integration

ðŸ“š Learning Outcomes

Strong understanding of MIPS datapath

RTL design and verification workflow

Control signal generation and decoding
