// Seed: 1598995255
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wand [-1 : -1] id_7, id_8, id_9, id_10;
  assign id_9 = 1 - "";
  wire  id_11 = id_11;
  logic id_12;
  ;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output wor id_4
    , id_15,
    input wor id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri0 id_11,
    input tri id_12,
    input tri0 id_13
);
  logic id_16;
  ;
  module_0 modCall_1 ();
endmodule
