Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Oct  8 16:15:41 2018
| Host             : DESKTOP-9BSENP7 running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.510        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.721        |
| Device Static (W)        | 0.789        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 94.7         |
| Junction Temperature (C) | 30.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.260 |       11 |       --- |             --- |
| CLB Logic                |     0.131 |   100135 |       --- |             --- |
|   LUT as Logic           |     0.115 |    27905 |    274080 |           10.18 |
|   LUT as Shift Register  |     0.010 |     1104 |    144000 |            0.77 |
|   Register               |     0.004 |    55828 |    548160 |           10.18 |
|   LUT as Distributed RAM |     0.001 |      270 |    144000 |            0.19 |
|   CARRY8                 |    <0.001 |      227 |     34260 |            0.66 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     1283 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |    10741 |    274080 |            3.92 |
| Signals                  |     0.251 |    70742 |       --- |             --- |
| Block RAM                |     0.153 |      147 |       912 |           16.12 |
| I/O                      |     0.125 |       40 |       328 |           12.20 |
| GTH                      |     0.604 |        4 |        24 |           16.67 |
| PS8                      |     3.197 |        1 |       --- |             --- |
| Static Power             |     0.789 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     0.688 |          |           |                 |
| Total                    |     5.510 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     1.361 |       1.144 |      0.217 |
| Vccint_io       |       0.850 |     0.036 |       0.002 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.012 |       0.008 |      0.003 |
| Vccaux          |       1.800 |     0.192 |       0.000 |      0.192 |
| Vccaux_io       |       1.800 |     0.049 |       0.016 |      0.033 |
| Vcco33          |       3.300 |     0.033 |       0.024 |      0.009 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.008 |       0.008 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.486 |       1.449 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.340 |       0.333 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.075 |       0.073 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.011 |       0.010 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.007 |       0.007 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.190 |       0.183 |      0.007 |
| MGTAVtt         |       1.200 |     0.225 |       0.211 |      0.014 |
| MGTVccaux       |       1.800 |     0.001 |       0.001 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | i_system_wrapper/system_i/sys_ps8/inst/pl_clk_unbuffered[0]           |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0     |            50.0 |
| i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o                                             | i_system_wrapper/system_i/sys_ps8/inst/emio_spi0_sclk_o               |           100.0 |
| qpll2ch_clk                                                                                         | i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/qpll2ch_clk     |             0.1 |
| qpll2ch_ref_clk                                                                                     | i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xcm_0/qpll2ch_ref_clk |             2.0 |
| rx_div_clk                                                                                          | i_system_wrapper/system_i/util_daq2_xcvr/inst/i_xch_0/rx_out_clk_s    |             4.0 |
| rx_ref_clk                                                                                          | rx_ref_clk_p                                                          |             2.0 |
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| system_top                                                                         |     4.721 |
|   dbg_hub                                                                          |     0.004 |
|     inst                                                                           |     0.004 |
|       BSCANID.u_xsdbm_id                                                           |     0.004 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   fmc_spi_miso_IBUF_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[0]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[10]_inst                                                          |    <0.001 |
|   gpio_bd_i_IBUF[11]_inst                                                          |    <0.001 |
|   gpio_bd_i_IBUF[12]_inst                                                          |    <0.001 |
|   gpio_bd_i_IBUF[1]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[2]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[3]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[4]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[5]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[6]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[7]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[8]_inst                                                           |    <0.001 |
|   gpio_bd_i_IBUF[9]_inst                                                           |    <0.001 |
|   i_ibufds_rx_sysref                                                               |     0.003 |
|   i_spi                                                                            |    <0.001 |
|   i_spi1                                                                           |    <0.001 |
|   i_system_wrapper                                                                 |     4.590 |
|     system_i                                                                       |     4.590 |
|       axi_ad9680_core                                                              |     0.038 |
|         inst                                                                       |     0.038 |
|           i_adc_jesd204                                                            |     0.038 |
|             i_core                                                                 |     0.033 |
|               g_channel[0].i_channel                                               |     0.008 |
|                 g_datafmt[0].i_ad_datafmt                                          |    <0.001 |
|                 g_datafmt[1].i_ad_datafmt                                          |    <0.001 |
|                 g_datafmt[2].i_ad_datafmt                                          |    <0.001 |
|                 g_datafmt[3].i_ad_datafmt                                          |    <0.001 |
|                 i_pnmon                                                            |     0.006 |
|                   i_pnmon                                                          |     0.005 |
|               g_channel[1].i_channel                                               |     0.021 |
|                 g_datafmt[0].i_ad_datafmt                                          |     0.004 |
|                 g_datafmt[1].i_ad_datafmt                                          |     0.004 |
|                 g_datafmt[2].i_ad_datafmt                                          |     0.004 |
|                 g_datafmt[3].i_ad_datafmt                                          |     0.004 |
|                 i_pnmon                                                            |     0.006 |
|                   i_pnmon                                                          |     0.004 |
|               i_deframer                                                           |     0.004 |
|                 g_xcvr_if[0].i_xcvr_if                                             |     0.001 |
|                 g_xcvr_if[1].i_xcvr_if                                             |    <0.001 |
|                 g_xcvr_if[2].i_xcvr_if                                             |     0.001 |
|                 g_xcvr_if[3].i_xcvr_if                                             |    <0.001 |
|             i_regmap                                                               |     0.004 |
|               g_channel[0].i_up_adc_channel                                        |    <0.001 |
|                 i_xfer_cntrl                                                       |    <0.001 |
|                 i_xfer_status                                                      |    <0.001 |
|               g_channel[1].i_up_adc_channel                                        |    <0.001 |
|                 i_xfer_cntrl                                                       |    <0.001 |
|                 i_xfer_status                                                      |    <0.001 |
|               i_up_adc_common                                                      |     0.001 |
|                 i_clock_mon                                                        |    <0.001 |
|                 i_core_rst_reg                                                     |    <0.001 |
|                 i_xfer_cntrl                                                       |    <0.001 |
|                 i_xfer_status                                                      |    <0.001 |
|               i_up_axi                                                             |     0.001 |
|       axi_ad9680_cpack                                                             |     0.013 |
|         inst                                                                       |     0.013 |
|           g_dsf[0].i_dsf                                                           |     0.008 |
|           g_dsf[1].i_dsf                                                           |    <0.001 |
|           g_mux[0].i_mux                                                           |    <0.001 |
|           g_mux[1].i_mux                                                           |    <0.001 |
|           g_mux[2].i_mux                                                           |    <0.001 |
|           g_mux[3].i_mux                                                           |    <0.001 |
|       axi_ad9680_dma                                                               |     0.008 |
|         inst                                                                       |     0.008 |
|           i_regmap                                                                 |     0.002 |
|             i_regmap_request                                                       |    <0.001 |
|             i_up_axi                                                               |     0.001 |
|           i_transfer                                                               |     0.006 |
|             i_request_arb                                                          |     0.006 |
|               eot_mem_reg_r1_0_15_0_0                                              |    <0.001 |
|               eot_mem_reg_r2_0_15_0_0                                              |    <0.001 |
|               eot_mem_reg_r3_0_15_0_0                                              |    <0.001 |
|               i_dest_dma_mm                                                        |    <0.001 |
|                 i_addr_gen                                                         |    <0.001 |
|                 i_response_handler                                                 |    <0.001 |
|               i_dest_req_fifo                                                      |    <0.001 |
|               i_dest_response_fifo                                                 |    <0.001 |
|               i_req_gen                                                            |    <0.001 |
|               i_req_splitter                                                       |    <0.001 |
|               i_src_dma_stream                                                     |    <0.001 |
|                 i_data_mover                                                       |    <0.001 |
|               i_src_req_fifo                                                       |    <0.001 |
|               i_store_and_forward                                                  |     0.004 |
|                 burst_len_mem_reg_0_7_0_3                                          |    <0.001 |
|                 i_mem                                                              |     0.004 |
|             i_reset_manager                                                        |    <0.001 |
|       axi_ad9680_fifo                                                              |     0.129 |
|         inst                                                                       |     0.129 |
|           i_axis_inf                                                               |     0.004 |
|           i_mem_asym                                                               |     0.119 |
|       axi_ad9680_jesd                                                              |     0.031 |
|         rx                                                                         |     0.020 |
|           inst                                                                     |     0.020 |
|             gen_lane[0].i_lane                                                     |     0.004 |
|               i_align_mux                                                          |    <0.001 |
|               i_cgs                                                                |    <0.001 |
|               i_descrambler                                                        |    <0.001 |
|               i_elastic_buffer                                                     |     0.001 |
|               i_ilas_monitor                                                       |    <0.001 |
|             gen_lane[1].i_lane                                                     |     0.004 |
|               i_align_mux                                                          |    <0.001 |
|               i_cgs                                                                |    <0.001 |
|               i_descrambler                                                        |    <0.001 |
|               i_elastic_buffer                                                     |     0.002 |
|               i_ilas_monitor                                                       |    <0.001 |
|             gen_lane[2].i_lane                                                     |     0.004 |
|               i_align_mux                                                          |    <0.001 |
|               i_cgs                                                                |    <0.001 |
|               i_descrambler                                                        |    <0.001 |
|               i_elastic_buffer                                                     |     0.002 |
|               i_ilas_monitor                                                       |    <0.001 |
|             gen_lane[3].i_lane                                                     |     0.004 |
|               i_align_mux                                                          |    <0.001 |
|               i_cgs                                                                |    <0.001 |
|               i_descrambler                                                        |    <0.001 |
|               i_elastic_buffer                                                     |     0.002 |
|               i_ilas_monitor                                                       |    <0.001 |
|             i_eof_gen                                                              |    <0.001 |
|             i_input_pipeline_stage                                                 |     0.004 |
|             i_lane_latency_monitor                                                 |    <0.001 |
|             i_lmfc                                                                 |     0.001 |
|             i_rx_ctrl                                                              |    <0.001 |
|         rx_axi                                                                     |     0.010 |
|           inst                                                                     |     0.010 |
|             i_up_axi                                                               |     0.002 |
|             i_up_common                                                            |     0.001 |
|               i_clock_mon                                                          |    <0.001 |
|             i_up_rx                                                                |     0.007 |
|               gen_lane[0].i_up_rx_lane                                             |    <0.001 |
|                 i_cdc_status_ready                                                 |    <0.001 |
|                 i_ilas_mem                                                         |    <0.001 |
|                   i_cdc_ilas_ready                                                 |    <0.001 |
|                   mem_reg_0_3_0_5                                                  |    <0.001 |
|                   mem_reg_0_3_12_17                                                |    <0.001 |
|                   mem_reg_0_3_6_11                                                 |    <0.001 |
|               gen_lane[1].i_up_rx_lane                                             |     0.001 |
|                 i_cdc_status_ready                                                 |    <0.001 |
|                 i_ilas_mem                                                         |     0.001 |
|                   i_cdc_ilas_ready                                                 |    <0.001 |
|                   mem_reg_0_3_0_5                                                  |    <0.001 |
|                   mem_reg_0_3_12_17                                                |    <0.001 |
|                   mem_reg_0_3_6_11                                                 |    <0.001 |
|               gen_lane[2].i_up_rx_lane                                             |    <0.001 |
|                 i_cdc_status_ready                                                 |    <0.001 |
|                 i_ilas_mem                                                         |    <0.001 |
|                   i_cdc_ilas_ready                                                 |    <0.001 |
|                   mem_reg_0_3_0_5                                                  |    <0.001 |
|                   mem_reg_0_3_12_17                                                |    <0.001 |
|                   mem_reg_0_3_6_11                                                 |    <0.001 |
|               gen_lane[3].i_up_rx_lane                                             |    <0.001 |
|                 i_cdc_status_ready                                                 |    <0.001 |
|                 i_ilas_mem                                                         |    <0.001 |
|                   i_cdc_ilas_ready                                                 |    <0.001 |
|                   mem_reg_0_3_0_5                                                  |    <0.001 |
|                   mem_reg_0_3_12_17                                                |    <0.001 |
|                   mem_reg_0_3_6_11                                                 |    <0.001 |
|               i_cdc_cfg                                                            |    <0.001 |
|                 i_sync_in                                                          |    <0.001 |
|                 i_sync_out                                                         |    <0.001 |
|               i_cdc_status                                                         |     0.003 |
|                 i_sync_in                                                          |    <0.001 |
|                 i_sync_out                                                         |    <0.001 |
|             i_up_sysref                                                            |    <0.001 |
|               i_cdc_sysref_event                                                   |    <0.001 |
|                 i_sync_in                                                          |    <0.001 |
|                 i_sync_out                                                         |    <0.001 |
|       axi_ad9680_jesd_rstgen                                                       |    <0.001 |
|         U0                                                                         |    <0.001 |
|           EXT_LPF                                                                  |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|           SEQ                                                                      |    <0.001 |
|             SEQ_COUNTER                                                            |    <0.001 |
|       axi_ad9680_xcvr                                                              |     0.012 |
|         inst                                                                       |     0.012 |
|           i_axi                                                                    |     0.002 |
|           i_es                                                                     |     0.003 |
|           i_mdrp_ch_0                                                              |    <0.001 |
|           i_mdrp_ch_1                                                              |    <0.001 |
|           i_mdrp_ch_10                                                             |    <0.001 |
|           i_mdrp_ch_11                                                             |    <0.001 |
|           i_mdrp_ch_12                                                             |    <0.001 |
|           i_mdrp_ch_13                                                             |    <0.001 |
|           i_mdrp_ch_14                                                             |    <0.001 |
|           i_mdrp_ch_15                                                             |    <0.001 |
|           i_mdrp_ch_2                                                              |    <0.001 |
|           i_mdrp_ch_3                                                              |    <0.001 |
|           i_mdrp_ch_4                                                              |    <0.001 |
|           i_mdrp_ch_5                                                              |    <0.001 |
|           i_mdrp_ch_6                                                              |    <0.001 |
|           i_mdrp_ch_7                                                              |    <0.001 |
|           i_mdrp_ch_8                                                              |    <0.001 |
|           i_mdrp_ch_9                                                              |    <0.001 |
|           i_mdrp_es_0                                                              |    <0.001 |
|           i_mdrp_es_1                                                              |    <0.001 |
|           i_mdrp_es_10                                                             |    <0.001 |
|           i_mdrp_es_11                                                             |    <0.001 |
|           i_mdrp_es_12                                                             |    <0.001 |
|           i_mdrp_es_13                                                             |    <0.001 |
|           i_mdrp_es_14                                                             |    <0.001 |
|           i_mdrp_es_15                                                             |    <0.001 |
|           i_mdrp_es_2                                                              |    <0.001 |
|           i_mdrp_es_3                                                              |    <0.001 |
|           i_mdrp_es_4                                                              |    <0.001 |
|           i_mdrp_es_5                                                              |    <0.001 |
|           i_mdrp_es_6                                                              |    <0.001 |
|           i_mdrp_es_7                                                              |    <0.001 |
|           i_mdrp_es_8                                                              |    <0.001 |
|           i_mdrp_es_9                                                              |    <0.001 |
|           i_mstatus_ch_0                                                           |    <0.001 |
|           i_mstatus_ch_1                                                           |    <0.001 |
|           i_mstatus_ch_10                                                          |    <0.001 |
|           i_mstatus_ch_11                                                          |    <0.001 |
|           i_mstatus_ch_12                                                          |    <0.001 |
|           i_mstatus_ch_13                                                          |    <0.001 |
|           i_mstatus_ch_14                                                          |    <0.001 |
|           i_mstatus_ch_15                                                          |    <0.001 |
|           i_mstatus_ch_2                                                           |    <0.001 |
|           i_mstatus_ch_3                                                           |    <0.001 |
|           i_mstatus_ch_4                                                           |    <0.001 |
|           i_mstatus_ch_5                                                           |    <0.001 |
|           i_mstatus_ch_6                                                           |    <0.001 |
|           i_mstatus_ch_7                                                           |    <0.001 |
|           i_mstatus_ch_8                                                           |    <0.001 |
|           i_mstatus_ch_9                                                           |    <0.001 |
|           i_up                                                                     |     0.001 |
|       axi_cpu_interconnect                                                         |     0.008 |
|         s00_couplers                                                               |     0.006 |
|           auto_pc                                                                  |     0.006 |
|             inst                                                                   |     0.006 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                 |     0.006 |
|                 RD.ar_channel_0                                                    |    <0.001 |
|                   ar_cmd_fsm_0                                                     |    <0.001 |
|                   cmd_translator_0                                                 |    <0.001 |
|                     incr_cmd_0                                                     |    <0.001 |
|                     wrap_cmd_0                                                     |    <0.001 |
|                 RD.r_channel_0                                                     |     0.001 |
|                   rd_data_fifo_0                                                   |    <0.001 |
|                   transaction_fifo_0                                               |    <0.001 |
|                 SI_REG                                                             |     0.002 |
|                   ar.ar_pipe                                                       |    <0.001 |
|                   aw.aw_pipe                                                       |    <0.001 |
|                   b.b_pipe                                                         |    <0.001 |
|                   r.r_pipe                                                         |    <0.001 |
|                 WR.aw_channel_0                                                    |    <0.001 |
|                   aw_cmd_fsm_0                                                     |    <0.001 |
|                   cmd_translator_0                                                 |    <0.001 |
|                     incr_cmd_0                                                     |    <0.001 |
|                     wrap_cmd_0                                                     |    <0.001 |
|                 WR.b_channel_0                                                     |    <0.001 |
|                   bid_fifo_0                                                       |    <0.001 |
|                   bresp_fifo_0                                                     |    <0.001 |
|         xbar                                                                       |     0.001 |
|           inst                                                                     |     0.001 |
|             gen_sasd.crossbar_sasd_0                                               |     0.001 |
|               addr_arbiter_inst                                                    |    <0.001 |
|               gen_decerr.decerr_slave_inst                                         |    <0.001 |
|               reg_slice_r                                                          |    <0.001 |
|               splitter_ar                                                          |    <0.001 |
|               splitter_aw                                                          |    <0.001 |
|       axi_hp2_interconnect                                                         |     0.002 |
|         s00_couplers                                                               |     0.002 |
|           auto_us                                                                  |     0.002 |
|             inst                                                                   |     0.002 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                        |     0.002 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                   |     0.001 |
|                 USE_WRITE.write_addr_inst                                          |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                          |    <0.001 |
|                 si_register_slice_inst                                             |    <0.001 |
|                   aw.aw_pipe                                                       |    <0.001 |
|       axi_hp3_interconnect                                                         |     0.003 |
|         s00_couplers                                                               |     0.003 |
|           auto_pc                                                                  |     0.000 |
|           auto_us                                                                  |     0.003 |
|             inst                                                                   |     0.003 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst                        |     0.003 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst             |    <0.001 |
|                   r.r_pipe                                                         |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst                     |    <0.001 |
|                 USE_READ.read_addr_inst                                            |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                          |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                   |     0.001 |
|                 USE_WRITE.write_addr_inst                                          |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                                          |    <0.001 |
|                 si_register_slice_inst                                             |    <0.001 |
|                   ar.ar_pipe                                                       |    <0.001 |
|                   aw.aw_pipe                                                       |    <0.001 |
|       format_9234_timestamp_0                                                      |     0.454 |
|         inst                                                                       |     0.454 |
|       ila_0                                                                        |     0.080 |
|         inst                                                                       |     0.080 |
|           ila_core_inst                                                            |     0.080 |
|             ADV_TRIG.u_adv_trig                                                    |     0.001 |
|               fsm_mem_data_reg_r1_0_63_0_6                                         |    <0.001 |
|               fsm_mem_data_reg_r1_0_63_14_20                                       |    <0.001 |
|               fsm_mem_data_reg_r1_0_63_21_23                                       |    <0.001 |
|               fsm_mem_data_reg_r1_0_63_7_13                                        |    <0.001 |
|               fsm_mem_data_reg_r1_64_127_0_6                                       |    <0.001 |
|               fsm_mem_data_reg_r1_64_127_14_20                                     |    <0.001 |
|               fsm_mem_data_reg_r1_64_127_21_23                                     |    <0.001 |
|               fsm_mem_data_reg_r1_64_127_7_13                                      |    <0.001 |
|               fsm_mem_data_reg_r2_0_63_0_6                                         |    <0.001 |
|               fsm_mem_data_reg_r2_0_63_14_20                                       |    <0.001 |
|               fsm_mem_data_reg_r2_0_63_21_23                                       |    <0.001 |
|               fsm_mem_data_reg_r2_0_63_7_13                                        |    <0.001 |
|               fsm_mem_data_reg_r2_64_127_0_6                                       |    <0.001 |
|               fsm_mem_data_reg_r2_64_127_14_20                                     |    <0.001 |
|               fsm_mem_data_reg_r2_64_127_21_23                                     |    <0.001 |
|               fsm_mem_data_reg_r2_64_127_7_13                                      |    <0.001 |
|             ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                               |    <0.001 |
|             COUNTER.u_count                                                        |     0.001 |
|               G_COUNTER[0].U_COUNTER                                               |    <0.001 |
|               G_COUNTER[1].U_COUNTER                                               |    <0.001 |
|               G_COUNTER[2].U_COUNTER                                               |    <0.001 |
|               G_COUNTER[3].U_COUNTER                                               |    <0.001 |
|             ila_trace_memory_inst                                                  |     0.028 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                             |     0.028 |
|                 inst_blk_mem_gen                                                   |     0.028 |
|                   gnbram.gnativebmg.native_blk_mem_gen                             |     0.028 |
|                     valid.cstr                                                     |     0.028 |
|                       ramloop[0].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[10].ram.r                                            |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[11].ram.r                                            |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[12].ram.r                                            |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[13].ram.r                                            |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[14].ram.r                                            |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[15].ram.r                                            |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[1].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[2].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[3].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[4].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[5].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[6].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[7].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[8].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|                       ramloop[9].ram.r                                             |     0.002 |
|                         prim_noinit.ram                                            |     0.002 |
|             u_ila_cap_ctrl                                                         |     0.002 |
|               U_CDONE                                                              |    <0.001 |
|               U_NS0                                                                |    <0.001 |
|               U_NS1                                                                |    <0.001 |
|               u_cap_addrgen                                                        |     0.002 |
|                 U_CMPRESET                                                         |    <0.001 |
|                 u_cap_sample_counter                                               |    <0.001 |
|                   U_SCE                                                            |    <0.001 |
|                   U_SCMPCE                                                         |    <0.001 |
|                   U_SCRST                                                          |    <0.001 |
|                   u_scnt_cmp                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                 u_cap_window_counter                                               |    <0.001 |
|                   U_WCE                                                            |    <0.001 |
|                   U_WHCMPCE                                                        |    <0.001 |
|                   U_WLCMPCE                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|             u_ila_regs                                                             |     0.018 |
|               ADV_TRIG_STREAM.reg_stream_ffc                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               ADV_TRIG_STREAM_READBACK.reg_stream_ffb                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               CNT.CNT_SRL[0].cnt_srl_reg                                           |    <0.001 |
|               CNT.CNT_SRL[1].cnt_srl_reg                                           |    <0.001 |
|               CNT.CNT_SRL[2].cnt_srl_reg                                           |    <0.001 |
|               CNT.CNT_SRL[3].cnt_srl_reg                                           |    <0.001 |
|               MU_SRL[0].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[20].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[21].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[22].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[23].mu_srl_reg                                                |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                 |    <0.001 |
|               STRG_QUAL.qual_strg_srl_reg                                          |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[10].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[11].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[12].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[13].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[14].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[15].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[16].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[17].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[18].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[19].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[1].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[20].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[21].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[22].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[23].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[24].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[25].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[26].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[27].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[28].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[29].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[2].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[30].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[31].tc_srl_reg                                                |    <0.001 |
|               TC_SRL[3].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[4].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[5].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[6].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[7].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[8].tc_srl_reg                                                 |    <0.001 |
|               TC_SRL[9].tc_srl_reg                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                         |     0.003 |
|               reg_15                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_16                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_17                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_18                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_19                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_1a                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_6                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_7                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_8                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_80                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_81                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_82                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_83                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_84                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_85                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_887                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88d                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_88f                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_890                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_892                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_9                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|               reg_srl_fff                                                          |    <0.001 |
|               reg_stream_ffd                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                 |    <0.001 |
|               reg_stream_ffe                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                               |    <0.001 |
|             u_ila_reset_ctrl                                                       |    <0.001 |
|               arm_detection_inst                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                         |    <0.001 |
|               halt_detection_inst                                                  |    <0.001 |
|             u_trig                                                                 |     0.019 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[10].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[11].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[12].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[13].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[14].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[15].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[16].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[17].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[18].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[19].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[1].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[20].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[21].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[22].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[23].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[24].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[25].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[26].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[27].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[28].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[29].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[2].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[30].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[31].U_TC                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[3].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[4].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[5].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[6].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[7].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[8].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_TC.N_DDR_TC_INST[9].U_TC                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               STRG_QUAL.U_STRG_QUAL                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               U_TM                                                                 |     0.013 |
|                 N_DDR_MODE.G_NMU[0].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[20].U_M                                           |     0.002 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |     0.002 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[21].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[22].U_M                                           |     0.002 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |     0.002 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[23].U_M                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                            |     0.002 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |     0.002 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                            |     0.002 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |     0.002 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                  |     0.002 |
|       spi0_csn_concat                                                              |     0.000 |
|       spi1_csn_concat                                                              |     0.000 |
|       start_LD_0                                                                   |    <0.001 |
|         inst                                                                       |    <0.001 |
|       sys_concat_intc_0                                                            |     0.000 |
|       sys_concat_intc_1                                                            |     0.000 |
|       sys_ps8                                                                      |     3.201 |
|         inst                                                                       |     3.201 |
|       sys_ps8_emio_spi0_s_i_GND                                                    |     0.000 |
|       sys_ps8_emio_spi0_sclk_i_GND                                                 |     0.000 |
|       sys_ps8_emio_spi0_ss_i_n_VCC                                                 |     0.000 |
|       sys_ps8_emio_spi1_s_i_GND                                                    |     0.000 |
|       sys_ps8_emio_spi1_sclk_i_GND                                                 |     0.000 |
|       sys_ps8_emio_spi1_ss_i_n_VCC                                                 |     0.000 |
|       sys_rstgen                                                                   |    <0.001 |
|         U0                                                                         |    <0.001 |
|           EXT_LPF                                                                  |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|           SEQ                                                                      |    <0.001 |
|             SEQ_COUNTER                                                            |    <0.001 |
|       util_daq2_xcvr                                                               |     0.611 |
|         inst                                                                       |     0.611 |
|           i_xch_0                                                                  |     0.153 |
|           i_xch_1                                                                  |     0.153 |
|           i_xch_2                                                                  |     0.153 |
|           i_xch_3                                                                  |     0.153 |
|           i_xcm_0                                                                  |    <0.001 |
|   status1_IBUF_inst                                                                |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


