Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  9 16:22:34 2022
| Host         : DESKTOP-2EM2JA4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ArmProcessor_timing_summary_routed.rpt -pb ArmProcessor_timing_summary_routed.pb -rpx ArmProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : ArmProcessor
| Device       : xa7s75-fgga676
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               79          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3875)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9113)
5. checking no_input_delay (67)
6. checking no_output_delay (274)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3875)
---------------------------
 There are 3191 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: program_mode (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/alu_op_reg[9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: instruction_mem/read_data_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: instruction_mem/read_data_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: instruction_mem/read_data_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: instruction_mem/read_data_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: instruction_mem/read_data_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: instruction_mem/read_data_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: instruction_mem/read_data_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9113)
---------------------------------------------------
 There are 9113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (274)
---------------------------------
 There are 274 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9387          inf        0.000                      0                 9387           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9387 Endpoints
Min Delay          9387 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/read_data_reg[18]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.806ns  (logic 1.529ns (7.722%)  route 18.276ns (92.278%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         8.273     9.209    program_counter/program_mode_IBUF
    SLICE_X77Y85         LUT3 (Prop_lut3_I2_O)        0.105     9.314 r  program_counter/read_data[31]_i_6/O
                         net (fo=128, routed)         5.943    15.257    instruction_mem/read_data_reg[31]_0
    SLICE_X64Y129        MUXF8 (Prop_muxf8_S_O)       0.224    15.481 r  instruction_mem/read_data_reg[18]_i_5/O
                         net (fo=1, routed)           1.033    16.514    instruction_mem/read_data_reg[18]_i_5_n_2
    SLICE_X58Y118        LUT6 (Prop_lut6_I5_O)        0.264    16.778 r  instruction_mem/read_data[18]_i_1/O
                         net (fo=3, routed)           3.027    19.806    instruction_mem/mem[18]
    SLICE_X39Y71         FDRE                                         r  instruction_mem/read_data_reg[18]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/mem_reg[34][22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.520ns  (logic 2.015ns (10.325%)  route 17.504ns (89.675%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         7.719     8.655    program_counter/program_mode_IBUF
    SLICE_X68Y91         LUT3 (Prop_lut3_I2_O)        0.119     8.774 f  program_counter/mem[4][31]_i_9/O
                         net (fo=6, routed)           0.792     9.566    program_counter/instruction_src[17]
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.267     9.833 r  program_counter/mem[31][31]_i_12/O
                         net (fo=2, routed)           0.702    10.535    program_counter/mem[31][31]_i_12_n_2
    SLICE_X68Y94         LUT5 (Prop_lut5_I1_O)        0.110    10.645 r  program_counter/mem[31][31]_i_10/O
                         net (fo=1, routed)           1.117    11.763    program_counter/mem[31][31]_i_10_n_2
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.268    12.031 r  program_counter/mem[31][31]_i_7/O
                         net (fo=2, routed)           1.086    13.117    program_counter/mem[31][31]_i_7_n_2
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.105    13.222 r  program_counter/mem[44][31]_i_7/O
                         net (fo=4, routed)           1.273    14.495    program_counter/mem[44][31]_i_7_n_2
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.105    14.600 r  program_counter/mem[39][31]_i_5/O
                         net (fo=160, routed)         4.814    19.415    program_counter/mem[39][31]_i_5_n_2
    SLICE_X58Y129        LUT6 (Prop_lut6_I4_O)        0.105    19.520 r  program_counter/mem[34][22]_i_1/O
                         net (fo=1, routed)           0.000    19.520    instruction_mem/mem_reg[34]_10[22]
    SLICE_X58Y129        FDRE                                         r  instruction_mem/mem_reg[34][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/read_data_reg[7]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.433ns  (logic 1.532ns (7.886%)  route 17.901ns (92.114%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         8.273     9.209    program_counter/program_mode_IBUF
    SLICE_X77Y85         LUT3 (Prop_lut3_I2_O)        0.105     9.314 r  program_counter/read_data[31]_i_6/O
                         net (fo=128, routed)         5.311    14.625    instruction_mem/read_data_reg[31]_0
    SLICE_X50Y127        MUXF8 (Prop_muxf8_S_O)       0.232    14.857 r  instruction_mem/read_data_reg[7]_i_3/O
                         net (fo=1, routed)           0.653    15.510    instruction_mem/read_data_reg[7]_i_3_n_2
    SLICE_X61Y122        LUT6 (Prop_lut6_I1_O)        0.259    15.769 r  instruction_mem/read_data[7]_i_1/O
                         net (fo=3, routed)           3.664    19.433    instruction_mem/mem[7]
    SLICE_X38Y71         FDRE                                         r  instruction_mem/read_data_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/mem_reg[34][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.427ns  (logic 2.015ns (10.374%)  route 17.411ns (89.626%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         7.719     8.655    program_counter/program_mode_IBUF
    SLICE_X68Y91         LUT3 (Prop_lut3_I2_O)        0.119     8.774 f  program_counter/mem[4][31]_i_9/O
                         net (fo=6, routed)           0.792     9.566    program_counter/instruction_src[17]
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.267     9.833 r  program_counter/mem[31][31]_i_12/O
                         net (fo=2, routed)           0.702    10.535    program_counter/mem[31][31]_i_12_n_2
    SLICE_X68Y94         LUT5 (Prop_lut5_I1_O)        0.110    10.645 r  program_counter/mem[31][31]_i_10/O
                         net (fo=1, routed)           1.117    11.763    program_counter/mem[31][31]_i_10_n_2
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.268    12.031 r  program_counter/mem[31][31]_i_7/O
                         net (fo=2, routed)           1.086    13.117    program_counter/mem[31][31]_i_7_n_2
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.105    13.222 r  program_counter/mem[44][31]_i_7/O
                         net (fo=4, routed)           1.273    14.495    program_counter/mem[44][31]_i_7_n_2
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.105    14.600 r  program_counter/mem[39][31]_i_5/O
                         net (fo=160, routed)         4.721    19.322    program_counter/mem[39][31]_i_5_n_2
    SLICE_X58Y124        LUT6 (Prop_lut6_I4_O)        0.105    19.427 r  program_counter/mem[34][4]_i_1/O
                         net (fo=1, routed)           0.000    19.427    instruction_mem/mem_reg[34]_10[4]
    SLICE_X58Y124        FDRE                                         r  instruction_mem/mem_reg[34][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/read_data_reg[11]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.383ns  (logic 1.532ns (7.906%)  route 17.851ns (92.094%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         8.273     9.209    program_counter/program_mode_IBUF
    SLICE_X77Y85         LUT3 (Prop_lut3_I2_O)        0.105     9.314 r  program_counter/read_data[31]_i_6/O
                         net (fo=128, routed)         5.284    14.598    instruction_mem/read_data_reg[31]_0
    SLICE_X50Y128        MUXF8 (Prop_muxf8_S_O)       0.232    14.830 r  instruction_mem/read_data_reg[11]_i_3/O
                         net (fo=1, routed)           0.944    15.774    instruction_mem/read_data_reg[11]_i_3_n_2
    SLICE_X57Y121        LUT6 (Prop_lut6_I1_O)        0.259    16.033 r  instruction_mem/read_data[11]_i_1/O
                         net (fo=3, routed)           3.350    19.383    instruction_mem/mem[11]
    SLICE_X39Y71         FDRE                                         r  instruction_mem/read_data_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/mem_reg[39][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.382ns  (logic 2.015ns (10.399%)  route 17.366ns (89.601%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         7.719     8.655    program_counter/program_mode_IBUF
    SLICE_X68Y91         LUT3 (Prop_lut3_I2_O)        0.119     8.774 f  program_counter/mem[4][31]_i_9/O
                         net (fo=6, routed)           0.792     9.566    program_counter/instruction_src[17]
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.267     9.833 r  program_counter/mem[31][31]_i_12/O
                         net (fo=2, routed)           0.702    10.535    program_counter/mem[31][31]_i_12_n_2
    SLICE_X68Y94         LUT5 (Prop_lut5_I1_O)        0.110    10.645 r  program_counter/mem[31][31]_i_10/O
                         net (fo=1, routed)           1.117    11.763    program_counter/mem[31][31]_i_10_n_2
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.268    12.031 r  program_counter/mem[31][31]_i_7/O
                         net (fo=2, routed)           1.086    13.117    program_counter/mem[31][31]_i_7_n_2
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.105    13.222 r  program_counter/mem[44][31]_i_7/O
                         net (fo=4, routed)           1.273    14.495    program_counter/mem[44][31]_i_7_n_2
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.105    14.600 r  program_counter/mem[39][31]_i_5/O
                         net (fo=160, routed)         4.676    19.277    program_counter/mem[39][31]_i_5_n_2
    SLICE_X58Y127        LUT6 (Prop_lut6_I4_O)        0.105    19.382 r  program_counter/mem[39][5]_i_1/O
                         net (fo=1, routed)           0.000    19.382    instruction_mem/mem_reg[39]_5[5]
    SLICE_X58Y127        FDRE                                         r  instruction_mem/mem_reg[39][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/mem_reg[34][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.290ns  (logic 2.015ns (10.448%)  route 17.274ns (89.552%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         7.719     8.655    program_counter/program_mode_IBUF
    SLICE_X68Y91         LUT3 (Prop_lut3_I2_O)        0.119     8.774 f  program_counter/mem[4][31]_i_9/O
                         net (fo=6, routed)           0.792     9.566    program_counter/instruction_src[17]
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.267     9.833 r  program_counter/mem[31][31]_i_12/O
                         net (fo=2, routed)           0.702    10.535    program_counter/mem[31][31]_i_12_n_2
    SLICE_X68Y94         LUT5 (Prop_lut5_I1_O)        0.110    10.645 r  program_counter/mem[31][31]_i_10/O
                         net (fo=1, routed)           1.117    11.763    program_counter/mem[31][31]_i_10_n_2
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.268    12.031 r  program_counter/mem[31][31]_i_7/O
                         net (fo=2, routed)           1.086    13.117    program_counter/mem[31][31]_i_7_n_2
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.105    13.222 r  program_counter/mem[44][31]_i_7/O
                         net (fo=4, routed)           1.273    14.495    program_counter/mem[44][31]_i_7_n_2
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.105    14.600 r  program_counter/mem[39][31]_i_5/O
                         net (fo=160, routed)         4.584    19.185    program_counter/mem[39][31]_i_5_n_2
    SLICE_X58Y124        LUT6 (Prop_lut6_I4_O)        0.105    19.290 r  program_counter/mem[34][26]_i_1/O
                         net (fo=1, routed)           0.000    19.290    instruction_mem/mem_reg[34]_10[26]
    SLICE_X58Y124        FDRE                                         r  instruction_mem/mem_reg[34][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/mem_reg[33][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.274ns  (logic 2.015ns (10.457%)  route 17.258ns (89.543%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         7.719     8.655    program_counter/program_mode_IBUF
    SLICE_X68Y91         LUT3 (Prop_lut3_I2_O)        0.119     8.774 f  program_counter/mem[4][31]_i_9/O
                         net (fo=6, routed)           0.792     9.566    program_counter/instruction_src[17]
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.267     9.833 r  program_counter/mem[31][31]_i_12/O
                         net (fo=2, routed)           0.702    10.535    program_counter/mem[31][31]_i_12_n_2
    SLICE_X68Y94         LUT5 (Prop_lut5_I1_O)        0.110    10.645 r  program_counter/mem[31][31]_i_10/O
                         net (fo=1, routed)           1.117    11.763    program_counter/mem[31][31]_i_10_n_2
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.268    12.031 r  program_counter/mem[31][31]_i_7/O
                         net (fo=2, routed)           1.086    13.117    program_counter/mem[31][31]_i_7_n_2
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.105    13.222 r  program_counter/mem[44][31]_i_7/O
                         net (fo=4, routed)           1.273    14.495    program_counter/mem[44][31]_i_7_n_2
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.105    14.600 r  program_counter/mem[39][31]_i_5/O
                         net (fo=160, routed)         4.569    19.169    program_counter/mem[39][31]_i_5_n_2
    SLICE_X56Y126        LUT6 (Prop_lut6_I4_O)        0.105    19.274 r  program_counter/mem[33][26]_i_1/O
                         net (fo=1, routed)           0.000    19.274    instruction_mem/mem_reg[33]_11[26]
    SLICE_X56Y126        FDRE                                         r  instruction_mem/mem_reg[33][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/mem_reg[33][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.266ns  (logic 2.015ns (10.461%)  route 17.251ns (89.539%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         7.719     8.655    program_counter/program_mode_IBUF
    SLICE_X68Y91         LUT3 (Prop_lut3_I2_O)        0.119     8.774 f  program_counter/mem[4][31]_i_9/O
                         net (fo=6, routed)           0.792     9.566    program_counter/instruction_src[17]
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.267     9.833 r  program_counter/mem[31][31]_i_12/O
                         net (fo=2, routed)           0.702    10.535    program_counter/mem[31][31]_i_12_n_2
    SLICE_X68Y94         LUT5 (Prop_lut5_I1_O)        0.110    10.645 r  program_counter/mem[31][31]_i_10/O
                         net (fo=1, routed)           1.117    11.763    program_counter/mem[31][31]_i_10_n_2
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.268    12.031 r  program_counter/mem[31][31]_i_7/O
                         net (fo=2, routed)           1.086    13.117    program_counter/mem[31][31]_i_7_n_2
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.105    13.222 r  program_counter/mem[44][31]_i_7/O
                         net (fo=4, routed)           1.273    14.495    program_counter/mem[44][31]_i_7_n_2
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.105    14.600 r  program_counter/mem[39][31]_i_5/O
                         net (fo=160, routed)         4.561    19.161    program_counter/mem[39][31]_i_5_n_2
    SLICE_X56Y126        LUT6 (Prop_lut6_I4_O)        0.105    19.266 r  program_counter/mem[33][5]_i_1/O
                         net (fo=1, routed)           0.000    19.266    instruction_mem/mem_reg[33]_11[5]
    SLICE_X56Y126        FDRE                                         r  instruction_mem/mem_reg[33][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 program_mode
                            (input port)
  Destination:            instruction_mem/mem_reg[35][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.259ns  (logic 2.015ns (10.465%)  route 17.243ns (89.535%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB26                                              0.000     0.000 r  program_mode (IN)
                         net (fo=0)                   0.000     0.000    program_mode
    AB26                 IBUF (Prop_ibuf_I_O)         0.936     0.936 r  program_mode_IBUF_inst/O
                         net (fo=307, routed)         7.719     8.655    program_counter/program_mode_IBUF
    SLICE_X68Y91         LUT3 (Prop_lut3_I2_O)        0.119     8.774 f  program_counter/mem[4][31]_i_9/O
                         net (fo=6, routed)           0.792     9.566    program_counter/instruction_src[17]
    SLICE_X67Y90         LUT6 (Prop_lut6_I3_O)        0.267     9.833 r  program_counter/mem[31][31]_i_12/O
                         net (fo=2, routed)           0.702    10.535    program_counter/mem[31][31]_i_12_n_2
    SLICE_X68Y94         LUT5 (Prop_lut5_I1_O)        0.110    10.645 r  program_counter/mem[31][31]_i_10/O
                         net (fo=1, routed)           1.117    11.763    program_counter/mem[31][31]_i_10_n_2
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.268    12.031 r  program_counter/mem[31][31]_i_7/O
                         net (fo=2, routed)           1.086    13.117    program_counter/mem[31][31]_i_7_n_2
    SLICE_X69Y107        LUT6 (Prop_lut6_I0_O)        0.105    13.222 r  program_counter/mem[44][31]_i_7/O
                         net (fo=4, routed)           1.273    14.495    program_counter/mem[44][31]_i_7_n_2
    SLICE_X55Y109        LUT5 (Prop_lut5_I1_O)        0.105    14.600 r  program_counter/mem[39][31]_i_5/O
                         net (fo=160, routed)         4.554    19.154    program_counter/mem[39][31]_i_5_n_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I4_O)        0.105    19.259 r  program_counter/mem[35][24]_i_1/O
                         net (fo=1, routed)           0.000    19.259    instruction_mem/mem_reg[35]_9[24]
    SLICE_X60Y127        FDRE                                         r  instruction_mem/mem_reg[35][24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 immediate_gen/imm_out_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            program_counter/pc_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.268ns (80.453%)  route 0.065ns (19.547%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y89         LDCE                         0.000     0.000 r  immediate_gen/imm_out_reg[14]/G
    SLICE_X75Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  immediate_gen/imm_out_reg[14]/Q
                         net (fo=2, routed)           0.065     0.223    immediate_gen/Q[14]
    SLICE_X74Y89         LUT4 (Prop_lut4_I0_O)        0.045     0.268 r  immediate_gen/pc[12]_i_3/O
                         net (fo=1, routed)           0.000     0.268    immediate_gen/pc[12]_i_3_n_2
    SLICE_X74Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.333 r  immediate_gen/pc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.333    program_counter/pc_reg[15]_0[2]
    SLICE_X74Y89         FDRE                                         r  program_counter/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 immediate_gen/imm_out_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            program_counter/pc_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.269ns (80.511%)  route 0.065ns (19.489%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         LDCE                         0.000     0.000 r  immediate_gen/imm_out_reg[21]/G
    SLICE_X75Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  immediate_gen/imm_out_reg[21]/Q
                         net (fo=2, routed)           0.065     0.223    immediate_gen/Q[21]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.045     0.268 r  immediate_gen/pc[20]_i_4/O
                         net (fo=1, routed)           0.000     0.268    immediate_gen/pc[20]_i_4_n_2
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.334 r  immediate_gen/pc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.334    program_counter/pc_reg[23]_1[1]
    SLICE_X74Y91         FDRE                                         r  program_counter/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 immediate_gen/imm_out_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            program_counter/pc_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.269ns (80.019%)  route 0.067ns (19.981%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y93         LDCE                         0.000     0.000 r  immediate_gen/imm_out_reg[29]/G
    SLICE_X75Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  immediate_gen/imm_out_reg[29]/Q
                         net (fo=2, routed)           0.067     0.225    immediate_gen/Q[29]
    SLICE_X74Y93         LUT4 (Prop_lut4_I0_O)        0.045     0.270 r  immediate_gen/pc[28]_i_4/O
                         net (fo=1, routed)           0.000     0.270    immediate_gen/pc[28]_i_4_n_2
    SLICE_X74Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.336 r  immediate_gen/pc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.336    program_counter/pc_reg[31]_0[1]
    SLICE_X74Y93         FDRE                                         r  program_counter/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_mem/mem_reg[25][31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruction_mem/mem_reg[25][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE                         0.000     0.000 r  instruction_mem/mem_reg[25][31]/C
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  instruction_mem/mem_reg[25][31]/Q
                         net (fo=2, routed)           0.178     0.319    program_counter/mem_reg[25][31]_0[0]
    SLICE_X60Y110        LUT4 (Prop_lut4_I3_O)        0.045     0.364 r  program_counter/mem[25][31]_i_1/O
                         net (fo=1, routed)           0.000     0.364    instruction_mem/mem_reg[25][31]_1
    SLICE_X60Y110        FDRE                                         r  instruction_mem/mem_reg[25][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 immediate_gen/imm_out_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            program_counter/pc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.304ns (82.359%)  route 0.065ns (17.641%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y89         LDCE                         0.000     0.000 r  immediate_gen/imm_out_reg[14]/G
    SLICE_X75Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  immediate_gen/imm_out_reg[14]/Q
                         net (fo=2, routed)           0.065     0.223    immediate_gen/Q[14]
    SLICE_X74Y89         LUT4 (Prop_lut4_I0_O)        0.045     0.268 r  immediate_gen/pc[12]_i_3/O
                         net (fo=1, routed)           0.000     0.268    immediate_gen/pc[12]_i_3_n_2
    SLICE_X74Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.369 r  immediate_gen/pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    program_counter/pc_reg[15]_0[3]
    SLICE_X74Y89         FDRE                                         r  program_counter/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_mem/mem_reg[28][31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instruction_mem/mem_reg[28][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE                         0.000     0.000 r  instruction_mem/mem_reg[28][31]/C
    SLICE_X66Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  instruction_mem/mem_reg[28][31]/Q
                         net (fo=2, routed)           0.174     0.338    program_counter/mem_reg[28][31]_0[0]
    SLICE_X66Y109        LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  program_counter/mem[28][31]_i_1/O
                         net (fo=1, routed)           0.000     0.383    instruction_mem/mem_reg[28][31]_1
    SLICE_X66Y109        FDRE                                         r  instruction_mem/mem_reg[28][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 immediate_gen/imm_out_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            program_counter/pc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.269ns (69.110%)  route 0.120ns (30.890%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         LDCE                         0.000     0.000 r  immediate_gen/imm_out_reg[13]/G
    SLICE_X75Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  immediate_gen/imm_out_reg[13]/Q
                         net (fo=2, routed)           0.120     0.278    immediate_gen/Q[13]
    SLICE_X74Y89         LUT4 (Prop_lut4_I0_O)        0.045     0.323 r  immediate_gen/pc[12]_i_4/O
                         net (fo=1, routed)           0.000     0.323    immediate_gen/pc[12]_i_4_n_2
    SLICE_X74Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.389 r  immediate_gen/pc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.389    program_counter/pc_reg[15]_0[1]
    SLICE_X74Y89         FDRE                                         r  program_counter/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 immediate_gen/imm_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            program_counter/pc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.273ns (69.913%)  route 0.117ns (30.087%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         LDCE                         0.000     0.000 r  immediate_gen/imm_out_reg[4]/G
    SLICE_X75Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  immediate_gen/imm_out_reg[4]/Q
                         net (fo=2, routed)           0.117     0.275    immediate_gen/Q[4]
    SLICE_X74Y87         LUT4 (Prop_lut4_I0_O)        0.045     0.320 r  immediate_gen/pc[4]_i_5/O
                         net (fo=1, routed)           0.000     0.320    immediate_gen/pc[4]_i_5_n_2
    SLICE_X74Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.390 r  immediate_gen/pc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.390    program_counter/pc_reg[7]_0[0]
    SLICE_X74Y87         FDRE                                         r  program_counter/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 immediate_gen/imm_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            program_counter/pc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.268ns (68.536%)  route 0.123ns (31.464%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         LDCE                         0.000     0.000 r  immediate_gen/imm_out_reg[2]/G
    SLICE_X75Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  immediate_gen/imm_out_reg[2]/Q
                         net (fo=2, routed)           0.123     0.281    immediate_gen/Q[2]
    SLICE_X74Y86         LUT4 (Prop_lut4_I0_O)        0.045     0.326 r  immediate_gen/pc[0]_i_4/O
                         net (fo=1, routed)           0.000     0.326    immediate_gen/pc[0]_i_4_n_2
    SLICE_X74Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.391 r  immediate_gen/pc_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.391    program_counter/O[2]
    SLICE_X74Y86         FDRE                                         r  program_counter/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 immediate_gen/imm_out_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            program_counter/pc_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.268ns (68.424%)  route 0.124ns (31.576%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         LDCE                         0.000     0.000 r  immediate_gen/imm_out_reg[22]/G
    SLICE_X75Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  immediate_gen/imm_out_reg[22]/Q
                         net (fo=2, routed)           0.124     0.282    immediate_gen/Q[22]
    SLICE_X74Y91         LUT4 (Prop_lut4_I0_O)        0.045     0.327 r  immediate_gen/pc[20]_i_3/O
                         net (fo=1, routed)           0.000     0.327    immediate_gen/pc[20]_i_3_n_2
    SLICE_X74Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.392 r  immediate_gen/pc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.392    program_counter/pc_reg[23]_1[2]
    SLICE_X74Y91         FDRE                                         r  program_counter/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------





