Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -relax -mt 2 -L work -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip -debug all work.display_tb work.glbl -snapshot display_tb -nolog 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ClockGen
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(BANDWIDTH="HIGH",CLKFB...
Compiling module work.PLL_PLL_clk_wiz
Compiling module work.PLL
Compiling module work.display_timing_default
Compiling module work.display_tb
Compiling module work.glbl
Built simulation snapshot display_tb

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/edoardo/Desktop/VGA_project/work/sim/xsim.dir/display_tb/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/edoardo/Desktop/VGA_project/work/sim/xsim.dir/display_tb/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Aug 28 18:14:51 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 28 18:14:51 2021...
