<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\impl\gwsynthesis\tn9k_f18A.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\src\tn9k_f18A.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn9k_f18a\fpga\tn9k_f18A\src\tn9k_f18A.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 21 09:35:53 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12343</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5428</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_100</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk </td>
<td>clk</td>
<td>clk_100_w </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_100_inst/rpll_inst/CLKOUT</td>
<td>clk_100</td>
<td>clk_50_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>clk_100_inst/rpll_inst/CLKOUT</td>
<td>clk_100</td>
<td>clk_25_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>139.601</td>
<td>7.163
<td>0.000</td>
<td>69.801</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>clk_7_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>clk_125_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>clk_125_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>0.000</td>
<td>7.977</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>clk_125_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>0.000</td>
<td>11.966</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>clk_125_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>279.202</td>
<td>3.582
<td>0.000</td>
<td>139.601</td>
<td>clk_7_inst/CLKOUT</td>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>clk_3_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>56.273(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>25.071(MHz)</td>
<td>42.026(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>3.582(MHz)</td>
<td>447.742(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_100!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_7_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.918</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[7]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.787</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.767</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.640</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>25.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.063</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.925</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.438</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.821</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[5]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.691</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.567</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.080</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.565</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[9]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.434</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.559</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[4]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>24.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.107</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[6]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.977</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.723</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.236</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.560</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[8]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>23.430</td>
</tr>
<tr>
<td>13</td>
<td>2.173</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.370</td>
</tr>
<tr>
<td>14</td>
<td>2.566</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/DOB[0]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_16_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.977</td>
</tr>
<tr>
<td>15</td>
<td>2.684</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/ADB[5]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.216</td>
</tr>
<tr>
<td>16</td>
<td>2.807</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_4_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.736</td>
</tr>
<tr>
<td>17</td>
<td>2.859</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_0_s/ADB[8]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.041</td>
</tr>
<tr>
<td>18</td>
<td>2.870</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/ADB[8]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>17.029</td>
</tr>
<tr>
<td>19</td>
<td>2.980</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_3_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.563</td>
</tr>
<tr>
<td>20</td>
<td>3.011</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.532</td>
</tr>
<tr>
<td>21</td>
<td>3.061</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_3_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.482</td>
</tr>
<tr>
<td>22</td>
<td>3.121</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_4_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.422</td>
</tr>
<tr>
<td>23</td>
<td>3.162</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s/ADB[5]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.737</td>
</tr>
<tr>
<td>24</td>
<td>3.162</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s/ADB[5]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.737</td>
</tr>
<tr>
<td>25</td>
<td>3.179</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s/ADB[8]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>16.721</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D8</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D6</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D2</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D9</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.550</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D2</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.583</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D9</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>8</td>
<td>0.583</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/Q</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D5</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>9</td>
<td>0.593</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_3_s/AD[2]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>10</td>
<td>0.597</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s/AD[1]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/D</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/Q</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>gromtick_2_s0/Q</td>
<td>gromtick_2_s0/D</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0/Q</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0/D</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/reset_n_r_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
<tr>
<td>4</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
<tr>
<td>5</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_h_r_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_pos_r_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.612</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>41.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>43.097</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>44.196</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>46.304</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.387</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.102, 27.540%; route: 18.227, 70.683%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.612</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>41.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>43.097</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>44.196</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>45.797</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s/CLK</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
<tr>
<td>40.030</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.102, 28.093%; route: 17.720, 70.094%; tC2Q: 0.458, 1.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.793</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>40.615</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>42.068</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>43.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>45.670</td>
<td>2.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s/CLK</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
<tr>
<td>40.030</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.825, 27.134%; route: 17.869, 71.044%; tC2Q: 0.458, 1.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.107</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>40.929</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>42.382</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>43.008</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>45.093</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s/CLK</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
<tr>
<td>40.030</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.419, 26.118%; route: 17.699, 72.017%; tC2Q: 0.458, 1.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.448</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>41.074</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>42.213</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>43.035</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>44.955</td>
<td>1.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s/CLK</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
<tr>
<td>40.030</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.419, 26.265%; route: 17.561, 71.859%; tC2Q: 0.458, 1.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.793</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>40.615</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>42.068</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>43.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>45.208</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.387</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.825, 27.641%; route: 17.408, 70.503%; tC2Q: 0.458, 1.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.304</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>41.403</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>41.893</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>42.992</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>44.597</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s/CLK</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
<tr>
<td>40.030</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.169, 29.770%; route: 16.453, 68.326%; tC2Q: 0.458, 1.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.304</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>41.403</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>41.893</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>42.992</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>44.951</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.387</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.169, 29.339%; route: 16.807, 68.785%; tC2Q: 0.458, 1.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.107</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>40.929</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>42.382</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>43.008</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C35[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>44.946</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.387</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.419, 26.275%; route: 17.552, 71.848%; tC2Q: 0.458, 1.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>40.448</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>41.074</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>42.213</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>43.035</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>44.494</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.387</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.419, 26.771%; route: 17.100, 71.317%; tC2Q: 0.458, 1.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.973</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>41.005</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>41.496</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>42.318</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>43.753</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s/CLK</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
<tr>
<td>40.030</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_tile_b_s[3]_ADBREG_G_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.825, 29.371%; route: 15.953, 68.656%; tC2Q: 0.458, 1.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>24.743</td>
<td>3.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/I2</td>
</tr>
<tr>
<td>25.775</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R20C34[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/addr2_7_s0/F</td>
</tr>
<tr>
<td>31.963</td>
<td>6.189</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C31</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/AD[1]</td>
</tr>
<tr>
<td>32.244</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_1_s/DO[3]</td>
</tr>
<tr>
<td>33.031</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/I1</td>
</tr>
<tr>
<td>34.130</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s28/F</td>
</tr>
<tr>
<td>34.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/I1</td>
</tr>
<tr>
<td>34.279</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s13/O</td>
</tr>
<tr>
<td>34.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/I0</td>
</tr>
<tr>
<td>34.442</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s6/O</td>
</tr>
<tr>
<td>34.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>34.605</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>34.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>34.768</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/inst_linebuf/linebuf2_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>36.087</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/I1</td>
</tr>
<tr>
<td>37.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/I1</td>
</tr>
<tr>
<td>38.813</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>39.973</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>41.005</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>41.496</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>42.318</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>43.947</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.886</td>
<td>39.886</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.886</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.216</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>40.460</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s/CLKA</td>
</tr>
<tr>
<td>40.430</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
<tr>
<td>40.387</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>f18a_top_inst/inst_f18a/inst_color/colram_colram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.825, 29.129%; route: 16.147, 68.915%; tC2Q: 0.458, 1.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R11C4[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_10_s1/I0</td>
</tr>
<tr>
<td>4.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C7[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_10_s1/F</td>
</tr>
<tr>
<td>7.005</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2520_s/I0</td>
</tr>
<tr>
<td>8.050</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2520_s/COUT</td>
</tr>
<tr>
<td>8.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2519_s/CIN</td>
</tr>
<tr>
<td>8.107</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2519_s/COUT</td>
</tr>
<tr>
<td>8.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2518_s/CIN</td>
</tr>
<tr>
<td>8.164</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2518_s/COUT</td>
</tr>
<tr>
<td>8.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2517_s/CIN</td>
</tr>
<tr>
<td>8.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2517_s/COUT</td>
</tr>
<tr>
<td>8.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2516_s/CIN</td>
</tr>
<tr>
<td>8.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2516_s/COUT</td>
</tr>
<tr>
<td>8.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C10[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2515_s/CIN</td>
</tr>
<tr>
<td>8.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2515_s/COUT</td>
</tr>
<tr>
<td>8.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C11[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2514_s/CIN</td>
</tr>
<tr>
<td>8.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2514_s/COUT</td>
</tr>
<tr>
<td>8.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C11[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2513_s/CIN</td>
</tr>
<tr>
<td>8.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2513_s/COUT</td>
</tr>
<tr>
<td>8.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C11[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2512_s/CIN</td>
</tr>
<tr>
<td>8.506</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2512_s/COUT</td>
</tr>
<tr>
<td>8.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C11[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2511_s/CIN</td>
</tr>
<tr>
<td>8.563</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C11[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2511_s/COUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C11[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2510_s/CIN</td>
</tr>
<tr>
<td>9.126</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C11[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2510_s/SUM</td>
</tr>
<tr>
<td>9.931</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s35/I1</td>
</tr>
<tr>
<td>10.992</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s35/F</td>
</tr>
<tr>
<td>11.411</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s37/I3</td>
</tr>
<tr>
<td>12.443</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s37/F</td>
</tr>
<tr>
<td>12.448</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s32/I3</td>
</tr>
<tr>
<td>13.270</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s32/F</td>
</tr>
<tr>
<td>14.245</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s28/I3</td>
</tr>
<tr>
<td>14.871</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s28/F</td>
</tr>
<tr>
<td>15.691</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s23/I3</td>
</tr>
<tr>
<td>16.493</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C3[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s23/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s20/I2</td>
</tr>
<tr>
<td>17.944</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_1_s20/F</td>
</tr>
<tr>
<td>17.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C2[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.528, 49.095%; route: 8.384, 48.266%; tC2Q: 0.458, 2.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKB</td>
</tr>
<tr>
<td>4.034</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/DOB[0]</td>
</tr>
<tr>
<td>8.409</td>
<td>4.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n537_s10/I1</td>
</tr>
<tr>
<td>9.441</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n537_s10/F</td>
</tr>
<tr>
<td>11.229</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n537_s8/I3</td>
</tr>
<tr>
<td>12.328</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n537_s8/F</td>
</tr>
<tr>
<td>15.086</td>
<td>2.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n527_s11/I2</td>
</tr>
<tr>
<td>15.908</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n527_s11/F</td>
</tr>
<tr>
<td>16.729</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n527_s8/I3</td>
</tr>
<tr>
<td>17.551</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n527_s8/F</td>
</tr>
<tr>
<td>17.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_16_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 22.236%; route: 9.742, 57.384%; tC2Q: 3.460, 20.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/Q</td>
</tr>
<tr>
<td>4.529</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9/I0</td>
</tr>
<tr>
<td>5.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9/F</td>
</tr>
<tr>
<td>7.103</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6/F</td>
</tr>
<tr>
<td>7.735</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3/I2</td>
</tr>
<tr>
<td>8.557</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C31[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3/F</td>
</tr>
<tr>
<td>10.539</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2/F</td>
</tr>
<tr>
<td>12.454</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0/F</td>
</tr>
<tr>
<td>17.790</td>
<td>4.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKB</td>
</tr>
<tr>
<td>20.474</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.272, 24.814%; route: 12.485, 72.523%; tC2Q: 0.458, 2.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R25C9[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>2.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regaddr_4_s0/I2</td>
</tr>
<tr>
<td>4.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R24C13[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regaddr_4_s0/F</td>
</tr>
<tr>
<td>7.881</td>
<td>3.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s114/I2</td>
</tr>
<tr>
<td>8.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s114/F</td>
</tr>
<tr>
<td>9.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s112/I2</td>
</tr>
<tr>
<td>10.183</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s112/F</td>
</tr>
<tr>
<td>10.987</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s109/I0</td>
</tr>
<tr>
<td>11.613</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s109/F</td>
</tr>
<tr>
<td>13.067</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s127/I3</td>
</tr>
<tr>
<td>14.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s127/F</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s117/I0</td>
</tr>
<tr>
<td>14.248</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s117/O</td>
</tr>
<tr>
<td>14.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s100/I0</td>
</tr>
<tr>
<td>14.411</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s100/O</td>
</tr>
<tr>
<td>17.310</td>
<td>2.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_4_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/rdin_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.952, 29.589%; route: 11.326, 67.673%; tC2Q: 0.458, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R20C29[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/Q</td>
</tr>
<tr>
<td>3.336</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7/I1</td>
</tr>
<tr>
<td>4.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5/I0</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5/F</td>
</tr>
<tr>
<td>7.521</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1/I3</td>
</tr>
<tr>
<td>8.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1/F</td>
</tr>
<tr>
<td>9.952</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2/I0</td>
</tr>
<tr>
<td>10.984</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0/I1</td>
</tr>
<tr>
<td>13.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0/F</td>
</tr>
<tr>
<td>17.615</td>
<td>4.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.474</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 31.853%; route: 11.154, 65.457%; tC2Q: 0.458, 2.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R20C29[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/Q</td>
</tr>
<tr>
<td>3.336</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7/I1</td>
</tr>
<tr>
<td>4.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5/I0</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5/F</td>
</tr>
<tr>
<td>7.521</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1/I3</td>
</tr>
<tr>
<td>8.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1/F</td>
</tr>
<tr>
<td>9.952</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2/I0</td>
</tr>
<tr>
<td>10.984</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0/I1</td>
</tr>
<tr>
<td>13.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0/F</td>
</tr>
<tr>
<td>17.603</td>
<td>4.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKB</td>
</tr>
<tr>
<td>20.474</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 31.875%; route: 11.143, 65.434%; tC2Q: 0.458, 2.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R11C4[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>2.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>4.482</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>6.128</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.086</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>7.706</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/SUM</td>
</tr>
<tr>
<td>8.196</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s37/I2</td>
</tr>
<tr>
<td>9.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C11[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s37/F</td>
</tr>
<tr>
<td>9.645</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s30/I3</td>
</tr>
<tr>
<td>10.467</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s30/F</td>
</tr>
<tr>
<td>10.973</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_6_s26/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_6_s26/F</td>
</tr>
<tr>
<td>12.515</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s29/I0</td>
</tr>
<tr>
<td>13.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s29/F</td>
</tr>
<tr>
<td>15.000</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s24/I2</td>
</tr>
<tr>
<td>16.032</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s24/F</td>
</tr>
<tr>
<td>16.038</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s20/I3</td>
</tr>
<tr>
<td>17.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_4_s20/F</td>
</tr>
<tr>
<td>17.137</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_3_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.443, 50.976%; route: 7.662, 46.257%; tC2Q: 0.458, 2.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>75</td>
<td>R11C4[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>2.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>4.482</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C5[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>6.128</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.086</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>7.706</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2540_s1/SUM</td>
</tr>
<tr>
<td>8.196</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s37/I2</td>
</tr>
<tr>
<td>9.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C11[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s37/F</td>
</tr>
<tr>
<td>9.645</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s30/I3</td>
</tr>
<tr>
<td>10.467</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_9_s30/F</td>
</tr>
<tr>
<td>10.973</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_6_s26/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_6_s26/F</td>
</tr>
<tr>
<td>13.811</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s30/I0</td>
</tr>
<tr>
<td>14.843</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s30/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s24/I1</td>
</tr>
<tr>
<td>15.671</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s24/F</td>
</tr>
<tr>
<td>16.007</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s20/I3</td>
</tr>
<tr>
<td>17.106</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_out_2_s20/F</td>
</tr>
<tr>
<td>17.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C3[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/alu_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.233, 49.800%; route: 7.841, 47.428%; tC2Q: 0.458, 2.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/t1_15_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0/I0</td>
</tr>
<tr>
<td>4.411</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R21C13[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regaddr_5_s0/F</td>
</tr>
<tr>
<td>7.212</td>
<td>2.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/n1205_s7/I0</td>
</tr>
<tr>
<td>8.244</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/n1205_s7/F</td>
</tr>
<tr>
<td>9.735</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_3_s109/I1</td>
</tr>
<tr>
<td>10.834</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_3_s109/F</td>
</tr>
<tr>
<td>12.304</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_3_s128/I2</td>
</tr>
<tr>
<td>13.336</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_3_s128/F</td>
</tr>
<tr>
<td>13.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_3_s117/I0</td>
</tr>
<tr>
<td>13.485</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_3_s117/O</td>
</tr>
<tr>
<td>13.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_3_s100/I1</td>
</tr>
<tr>
<td>13.648</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C19[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_3_s100/O</td>
</tr>
<tr>
<td>17.056</td>
<td>3.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg_val_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_3_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C7[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.574, 27.751%; route: 11.450, 69.468%; tC2Q: 0.458, 2.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R25C9[2][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/gpu_pause_s0/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>2.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regaddr_4_s0/I2</td>
</tr>
<tr>
<td>4.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>71</td>
<td>R24C13[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regaddr_4_s0/F</td>
</tr>
<tr>
<td>7.881</td>
<td>3.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s114/I2</td>
</tr>
<tr>
<td>8.942</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s114/F</td>
</tr>
<tr>
<td>9.361</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s112/I2</td>
</tr>
<tr>
<td>10.183</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s112/F</td>
</tr>
<tr>
<td>10.987</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s109/I0</td>
</tr>
<tr>
<td>11.613</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s109/F</td>
</tr>
<tr>
<td>13.067</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s127/I3</td>
</tr>
<tr>
<td>14.099</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s127/F</td>
</tr>
<tr>
<td>14.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s117/I0</td>
</tr>
<tr>
<td>14.248</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s117/O</td>
</tr>
<tr>
<td>14.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/regread_4_s100/I0</td>
</tr>
<tr>
<td>14.411</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C18[2][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/regread_4_s100/O</td>
</tr>
<tr>
<td>16.996</td>
<td>2.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/reg_val_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_4_s0/CLK</td>
</tr>
<tr>
<td>20.117</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C7[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg_val_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.952, 30.155%; route: 11.011, 67.054%; tC2Q: 0.458, 2.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/Q</td>
</tr>
<tr>
<td>4.529</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9/I0</td>
</tr>
<tr>
<td>5.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9/F</td>
</tr>
<tr>
<td>7.103</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6/F</td>
</tr>
<tr>
<td>7.735</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3/I2</td>
</tr>
<tr>
<td>8.557</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C31[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3/F</td>
</tr>
<tr>
<td>10.539</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2/F</td>
</tr>
<tr>
<td>12.454</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0/F</td>
</tr>
<tr>
<td>17.311</td>
<td>3.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s/CLKB</td>
</tr>
<tr>
<td>20.474</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.272, 25.524%; route: 12.007, 71.738%; tC2Q: 0.458, 2.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/shift_r_1_s0/Q</td>
</tr>
<tr>
<td>4.529</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9/I0</td>
</tr>
<tr>
<td>5.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_10_s9/F</td>
</tr>
<tr>
<td>7.103</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6/I0</td>
</tr>
<tr>
<td>7.729</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s6/F</td>
</tr>
<tr>
<td>7.735</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3/I2</td>
</tr>
<tr>
<td>8.557</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C31[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_0_s3/F</td>
</tr>
<tr>
<td>10.539</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2/I3</td>
</tr>
<tr>
<td>11.165</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s2/F</td>
</tr>
<tr>
<td>12.454</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0/I3</td>
</tr>
<tr>
<td>13.553</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_8_s0/F</td>
</tr>
<tr>
<td>17.311</td>
<td>3.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s/CLKB</td>
</tr>
<tr>
<td>20.474</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.272, 25.524%; route: 12.007, 71.738%; tC2Q: 0.458, 2.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R20C29[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/state_r_10_s1/Q</td>
</tr>
<tr>
<td>3.336</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[3][B]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7/I1</td>
</tr>
<tr>
<td>4.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C30[3][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/state_x_8_s7/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5/I0</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C30[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s5/F</td>
</tr>
<tr>
<td>7.521</td>
<td>1.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1/I3</td>
</tr>
<tr>
<td>8.620</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_3_s1/F</td>
</tr>
<tr>
<td>9.952</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2/I0</td>
</tr>
<tr>
<td>10.984</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s2/F</td>
</tr>
<tr>
<td>12.437</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0/I1</td>
</tr>
<tr>
<td>13.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_vram/addr_mux_5_s0/F</td>
</tr>
<tr>
<td>17.295</td>
<td>3.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.517</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s/CLKB</td>
</tr>
<tr>
<td>20.474</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 32.462%; route: 10.835, 64.797%; tC2Q: 0.458, 2.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.562</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C41[0][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C41[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[2][B]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[2][B]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C41[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[2][A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C38[2][A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>dvi_tx_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R12C6[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.123</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_3_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_3_s/CLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C6</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 45.168%; tC2Q: 0.333, 54.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[2][B]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R12C8[2][B]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/ws_addr_2_s0/Q</td>
</tr>
<tr>
<td>1.126</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s/CLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 45.504%; tC2Q: 0.333, 54.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_version/timer_x_8_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_version/timer_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n809_s6/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n809_s6/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/n808_s0/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/n808_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/bml_addr_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_2_s6/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_x_2_s6/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/pixcnt_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/n432_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_counters/n432_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>174</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_counters/vga_clk_logic_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n165_s3/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n165_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/spi_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C5[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2262_s0/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/n2262_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/shift_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C10[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s3/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/power_on_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">gromtick_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>n89_s0/I2</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">n89_s0/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">gromtick_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>gromtick_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n438_s1/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n438_s1/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/x_expand_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n519_s5/I2</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n519_s5/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/active_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C45[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n551_s7/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n551_s7/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n549_s7/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n549_s7/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C45[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n535_s7/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n535_s7/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[0][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/n533_s7/I1</td>
</tr>
<tr>
<td>1.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">f18a_top_inst/inst_f18a/inst_sprites/n533_s7/F</td>
</tr>
<tr>
<td>1.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1659</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>f18a_top_inst/inst_f18a/inst_sprites/sprt_state_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_i_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_i_r_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_n_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_n_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_n_r_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/reset_cnt_r_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/reset_cnt_r_2_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_vram/inst_ram/ram_ram_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/csr_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_milli_r_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/cnt_sec_sr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/reg15sreg_num_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_h_r_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_h_r_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_cpu/inst_gpu/dma_h_r_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_pos_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.302</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.564</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_pos_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.273</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.458</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_top_inst/inst_f18a/inst_tiles/y_pos_r_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1659</td>
<td>clk_50_w</td>
<td>-5.918</td>
<td>0.262</td>
</tr>
<tr>
<td>210</td>
<td>reset_n_r_0</td>
<td>10.251</td>
<td>2.654</td>
</tr>
<tr>
<td>174</td>
<td>clk_25_w</td>
<td>5.440</td>
<td>0.632</td>
</tr>
<tr>
<td>163</td>
<td>n957_5</td>
<td>13.547</td>
<td>3.128</td>
</tr>
<tr>
<td>132</td>
<td>addr2[0]</td>
<td>0.594</td>
<td>3.773</td>
</tr>
<tr>
<td>128</td>
<td>addr1[0]</td>
<td>-0.528</td>
<td>2.805</td>
</tr>
<tr>
<td>128</td>
<td>addr1[5]</td>
<td>9.617</td>
<td>5.025</td>
</tr>
<tr>
<td>128</td>
<td>addr1[6]</td>
<td>9.302</td>
<td>5.340</td>
</tr>
<tr>
<td>128</td>
<td>addr1[7]</td>
<td>10.355</td>
<td>4.287</td>
</tr>
<tr>
<td>128</td>
<td>addr1[8]</td>
<td>9.548</td>
<td>5.011</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C12</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C15</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C19</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C38</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R8C41</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C4</td>
<td>87.50%</td>
</tr>
<tr>
<td>R6C21</td>
<td>86.11%</td>
</tr>
<tr>
<td>R8C43</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_100 -source [get_ports {clk}] -master_clock clk -divide_by 7 -multiply_by 26 -add [get_nets {clk_100_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
