$version Generated by VerilatedVcd $end
$date Tue Jan 12 00:28:23 2016
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire  1 $ a $end
  $var wire  1 % b $end
  $var wire  1 # clk $end
  $var wire  1 ' out1 $end
  $var wire  1 & sel $end
  $scope module v $end
   $var wire  1 $ a $end
   $var wire  1 % b $end
   $var wire  1 # clk $end
   $var wire  1 ' out1 $end
   $var wire  1 ( out1_next $end
   $var wire  1 & sel $end
   $scope module f $end
    $var wire  1 # clk $end
    $var wire  1 ( d $end
    $var wire  1 ' q $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1$
0%
1&
1(
1#
0'
#1
0#
#2
1#
1'
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
0&
0(
1#
#11
0#
#12
1#
0'
#13
0#
#14
1#
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
#20
1%
1&
1(
1#
#21
0#
#22
0$
0(
1#
1'
#23
0#
#24
1$
1(
1#
0'
#25
0#
#26
0$
0(
1#
1'
#27
0#
#28
1$
1(
1#
0'
#29
0#
#30
0$
0&
1#
1'
#31
0#
#32
1$
1#
#33
0#
#34
0$
1#
#35
0#
#36
1$
1#
#37
0#
#38
0$
1#
#39
0#
