{"vcs1":{"timestamp_begin":1731907066.713836135, "rt":3.05, "ut":0.95, "st":0.30}}
{"vcselab":{"timestamp_begin":1731907069.843363787, "rt":1.14, "ut":0.32, "st":0.16}}
{"link":{"timestamp_begin":1731907071.062494133, "rt":0.44, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731907066.055521206}
{"VCS_COMP_START_TIME": 1731907066.055521206}
{"VCS_COMP_END_TIME": 1731907123.270826228}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 336524}}
{"stitch_vcselab": {"peak_mem": 231596}}
