strict digraph  {
"0 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]/conv2d_0" [id=0, type=conv2d];
"1 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm_0" [id=1, type=batch_norm];
"2 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0" [id=2, type=relu_];
"3 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d_0" [id=3, type=conv2d];
"4 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm_0" [id=4, type=batch_norm];
"5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0" [id=5, type=relu_];
"6 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0" [id=6, type=max_pool2d];
"7 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d_0" [id=7, type=conv2d];
"8 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm_0" [id=8, type=batch_norm];
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0" [id=9, type=relu_];
"10 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d_0" [id=10, type=conv2d];
"11 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm_0" [id=11, type=batch_norm];
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0" [id=12, type=relu_];
"13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0" [id=13, type=max_pool2d];
"14 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d_0" [id=14, type=conv2d];
"15 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm_0" [id=15, type=batch_norm];
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0" [id=16, type=relu_];
"17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d_0" [id=17, type=conv2d];
"18 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm_0" [id=18, type=batch_norm];
"19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0" [id=19, type=relu_];
"20 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d_0" [id=20, type=conv2d];
"21 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm_0" [id=21, type=batch_norm];
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" [id=22, type=relu_];
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" [id=23, type=max_pool2d];
"24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d_0" [id=24, type=conv2d];
"25 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm_0" [id=25, type=batch_norm];
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0" [id=26, type=relu_];
"27 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d_0" [id=27, type=conv2d];
"28 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm_0" [id=28, type=batch_norm];
"29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" [id=29, type=relu_];
"30 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d_0" [id=30, type=conv2d];
"31 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm_0" [id=31, type=batch_norm];
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" [id=32, type=relu_];
"33 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0" [id=33, type=max_pool2d];
"34 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d_0" [id=34, type=conv2d];
"35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm_0" [id=35, type=batch_norm];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0" [id=36, type=relu_];
"37 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d_0" [id=37, type=conv2d];
"38 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm_0" [id=38, type=batch_norm];
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0" [id=39, type=relu_];
"40 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d_0" [id=40, type=conv2d];
"41 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm_0" [id=41, type=batch_norm];
"42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0" [id=42, type=relu_];
"43 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0" [id=43, type=max_pool2d];
"44 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d_0" [id=44, type=conv2d];
"45 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm_0" [id=45, type=batch_norm];
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0" [id=46, type=relu_];
"47 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d_0" [id=47, type=conv2d];
"48 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm_0" [id=48, type=batch_norm];
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" [id=49, type=relu_];
"50 SSD_VGG/L2Norm[L2Norm]/pow_0" [id=50, type=pow];
"51 SSD_VGG/L2Norm[L2Norm]/sum_0" [id=51, type=sum];
"52 SSD_VGG/L2Norm[L2Norm]/sqrt_0" [id=52, type=sqrt];
"53 SSD_VGG/L2Norm[L2Norm]/__add___0" [id=53, type=__add__];
"54 SSD_VGG/L2Norm[L2Norm]/div_0" [id=54, type=div];
"55 SSD_VGG/L2Norm[L2Norm]/__rmul___0" [id=55, type=__rmul__];
"56 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d_0" [id=56, type=conv2d];
"57 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm_0" [id=57, type=batch_norm];
"58 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0" [id=58, type=relu_];
"59 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d_0" [id=59, type=conv2d];
"60 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm_0" [id=60, type=batch_norm];
"61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" [id=61, type=relu_];
"62 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d_0" [id=62, type=conv2d];
"63 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm_0" [id=63, type=batch_norm];
"64 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0" [id=64, type=relu_];
"65 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d_0" [id=65, type=conv2d];
"66 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm_0" [id=66, type=batch_norm];
"67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" [id=67, type=relu_];
"68 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d_0" [id=68, type=conv2d];
"69 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm_0" [id=69, type=batch_norm];
"70 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0" [id=70, type=relu_];
"71 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d_0" [id=71, type=conv2d];
"72 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm_0" [id=72, type=batch_norm];
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" [id=73, type=relu_];
"74 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d_0" [id=74, type=conv2d];
"75 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm_0" [id=75, type=batch_norm];
"76 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0" [id=76, type=relu_];
"77 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d_0" [id=77, type=conv2d];
"78 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm_0" [id=78, type=batch_norm];
"79 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" [id=79, type=relu_];
"80 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d_0" [id=80, type=conv2d];
"81 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d_0" [id=81, type=conv2d];
"82 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" [id=82, type=permute];
"83 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" [id=83, type=permute];
"84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d_0" [id=84, type=conv2d];
"85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d_0" [id=85, type=conv2d];
"86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" [id=86, type=permute];
"87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" [id=87, type=permute];
"88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d_0" [id=88, type=conv2d];
"89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d_0" [id=89, type=conv2d];
"90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" [id=90, type=permute];
"91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" [id=91, type=permute];
"92 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d_0" [id=92, type=conv2d];
"93 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d_0" [id=93, type=conv2d];
"94 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" [id=94, type=permute];
"95 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" [id=95, type=permute];
"96 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d_0" [id=96, type=conv2d];
"97 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d_0" [id=97, type=conv2d];
"98 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" [id=98, type=permute];
"99 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" [id=99, type=permute];
"100 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d_0" [id=100, type=conv2d];
"101 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d_0" [id=101, type=conv2d];
"102 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" [id=102, type=permute];
"103 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" [id=103, type=permute];
"104 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" [id=104, type=view];
"105 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" [id=105, type=view];
"106 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" [id=106, type=view];
"107 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" [id=107, type=view];
"108 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" [id=108, type=view];
"109 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" [id=109, type=view];
"110 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" [id=110, type=cat];
"111 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" [id=111, type=view];
"112 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" [id=112, type=view];
"113 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" [id=113, type=view];
"114 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" [id=114, type=view];
"115 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" [id=115, type=view];
"116 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" [id=116, type=view];
"117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" [id=117, type=cat];
"118 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" [id=118, type=view];
"119 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0" [id=119, type=softmax];
"120 SSD_VGG/SSDDetectionOutput[detection_head]/view_13" [id=120, type=view];
"121 SSD_VGG/SSDDetectionOutput[detection_head]/view_14" [id=121, type=view];
"0 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[0]/conv2d_0" -> "1 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm_0";
"1 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[1]/batch_norm_0" -> "2 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0";
"2 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0" -> "3 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d_0";
"3 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[3]/conv2d_0" -> "4 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm_0";
"4 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[4]/batch_norm_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0";
"5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0";
"6 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0" -> "7 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d_0";
"7 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[7]/conv2d_0" -> "8 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm_0";
"8 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[8]/batch_norm_0" -> "9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0";
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d_0";
"10 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[10]/conv2d_0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm_0";
"11 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[11]/batch_norm_0" -> "12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0";
"12 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0" -> "13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0";
"13 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0" -> "14 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d_0";
"14 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[14]/conv2d_0" -> "15 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm_0";
"15 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[15]/batch_norm_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0";
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d_0";
"17 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[17]/conv2d_0" -> "18 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm_0";
"18 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[18]/batch_norm_0" -> "19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0";
"19 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d_0";
"20 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[20]/conv2d_0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm_0";
"21 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[21]/batch_norm_0" -> "22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0";
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" -> "23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0";
"23 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" -> "24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d_0";
"24 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[24]/conv2d_0" -> "25 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm_0";
"25 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[25]/batch_norm_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0";
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d_0";
"27 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[27]/conv2d_0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm_0";
"28 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[28]/batch_norm_0" -> "29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0";
"29 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" -> "30 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d_0";
"30 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[30]/conv2d_0" -> "31 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm_0";
"31 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[31]/batch_norm_0" -> "32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "33 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "50 SSD_VGG/L2Norm[L2Norm]/pow_0";
"32 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "54 SSD_VGG/L2Norm[L2Norm]/div_0";
"33 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0" -> "34 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d_0";
"34 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[34]/conv2d_0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm_0";
"35 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[35]/batch_norm_0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0";
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0" -> "37 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d_0";
"37 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[37]/conv2d_0" -> "38 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm_0";
"38 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[38]/batch_norm_0" -> "39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0";
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0" -> "40 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d_0";
"40 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[40]/conv2d_0" -> "41 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm_0";
"41 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[41]/batch_norm_0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0";
"42 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0" -> "43 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0";
"43 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0" -> "44 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d_0";
"44 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[44]/conv2d_0" -> "45 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm_0";
"45 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[45]/batch_norm_0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0";
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0" -> "47 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d_0";
"47 SSD_VGG/MultiOutputSequential[basenet]/Conv2d[47]/conv2d_0" -> "48 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm_0";
"48 SSD_VGG/MultiOutputSequential[basenet]/BatchNorm2d[48]/batch_norm_0" -> "49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "56 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d_0";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d_0";
"50 SSD_VGG/L2Norm[L2Norm]/pow_0" -> "51 SSD_VGG/L2Norm[L2Norm]/sum_0";
"51 SSD_VGG/L2Norm[L2Norm]/sum_0" -> "52 SSD_VGG/L2Norm[L2Norm]/sqrt_0";
"52 SSD_VGG/L2Norm[L2Norm]/sqrt_0" -> "53 SSD_VGG/L2Norm[L2Norm]/__add___0";
"53 SSD_VGG/L2Norm[L2Norm]/__add___0" -> "54 SSD_VGG/L2Norm[L2Norm]/div_0";
"54 SSD_VGG/L2Norm[L2Norm]/div_0" -> "55 SSD_VGG/L2Norm[L2Norm]/__rmul___0";
"55 SSD_VGG/L2Norm[L2Norm]/__rmul___0" -> "80 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d_0";
"55 SSD_VGG/L2Norm[L2Norm]/__rmul___0" -> "81 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d_0";
"56 SSD_VGG/MultiOutputSequential[extras]/Conv2d[0]/conv2d_0" -> "57 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm_0";
"57 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[1]/batch_norm_0" -> "58 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0";
"58 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0" -> "59 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d_0";
"59 SSD_VGG/MultiOutputSequential[extras]/Conv2d[3]/conv2d_0" -> "60 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm_0";
"60 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[4]/batch_norm_0" -> "61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0";
"61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "62 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d_0";
"61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d_0";
"61 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d_0";
"62 SSD_VGG/MultiOutputSequential[extras]/Conv2d[6]/conv2d_0" -> "63 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm_0";
"63 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[7]/batch_norm_0" -> "64 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0";
"64 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0" -> "65 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d_0";
"65 SSD_VGG/MultiOutputSequential[extras]/Conv2d[9]/conv2d_0" -> "66 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm_0";
"66 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[10]/batch_norm_0" -> "67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0";
"67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "68 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d_0";
"67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "92 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d_0";
"67 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "93 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d_0";
"68 SSD_VGG/MultiOutputSequential[extras]/Conv2d[12]/conv2d_0" -> "69 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm_0";
"69 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[13]/batch_norm_0" -> "70 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0";
"70 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0" -> "71 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d_0";
"71 SSD_VGG/MultiOutputSequential[extras]/Conv2d[15]/conv2d_0" -> "72 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm_0";
"72 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[16]/batch_norm_0" -> "73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0";
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "74 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d_0";
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "96 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d_0";
"73 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "97 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d_0";
"74 SSD_VGG/MultiOutputSequential[extras]/Conv2d[18]/conv2d_0" -> "75 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm_0";
"75 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[19]/batch_norm_0" -> "76 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0";
"76 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0" -> "77 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d_0";
"77 SSD_VGG/MultiOutputSequential[extras]/Conv2d[21]/conv2d_0" -> "78 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm_0";
"78 SSD_VGG/MultiOutputSequential[extras]/BatchNorm2d[22]/batch_norm_0" -> "79 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0";
"80 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[loc]/conv2d_0" -> "82 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0";
"81 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/Conv2d[conf]/conv2d_0" -> "83 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1";
"84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[loc]/conv2d_0" -> "86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0";
"85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/Conv2d[conf]/conv2d_0" -> "87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1";
"88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[loc]/conv2d_0" -> "90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0";
"89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/Conv2d[conf]/conv2d_0" -> "91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1";
"92 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[loc]/conv2d_0" -> "94 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0";
"93 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/Conv2d[conf]/conv2d_0" -> "95 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1";
"96 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[loc]/conv2d_0" -> "98 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0";
"97 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/Conv2d[conf]/conv2d_0" -> "99 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1";
"79 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" -> "100 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d_0";
"79 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" -> "101 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d_0";
"82 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" -> "104 SSD_VGG/SSDDetectionOutput[detection_head]/view_0";
"83 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" -> "111 SSD_VGG/SSDDetectionOutput[detection_head]/view_6";
"86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" -> "105 SSD_VGG/SSDDetectionOutput[detection_head]/view_1";
"87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" -> "112 SSD_VGG/SSDDetectionOutput[detection_head]/view_7";
"90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" -> "106 SSD_VGG/SSDDetectionOutput[detection_head]/view_2";
"91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" -> "113 SSD_VGG/SSDDetectionOutput[detection_head]/view_8";
"94 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" -> "107 SSD_VGG/SSDDetectionOutput[detection_head]/view_3";
"95 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" -> "114 SSD_VGG/SSDDetectionOutput[detection_head]/view_9";
"98 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" -> "108 SSD_VGG/SSDDetectionOutput[detection_head]/view_4";
"99 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" -> "115 SSD_VGG/SSDDetectionOutput[detection_head]/view_10";
"100 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[loc]/conv2d_0" -> "102 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0";
"101 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/Conv2d[conf]/conv2d_0" -> "103 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1";
"102 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" -> "109 SSD_VGG/SSDDetectionOutput[detection_head]/view_5";
"103 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" -> "116 SSD_VGG/SSDDetectionOutput[detection_head]/view_11";
"104 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" -> "110 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"105 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" -> "110 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"106 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" -> "110 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"107 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" -> "110 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"108 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" -> "110 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"109 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" -> "110 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0";
"110 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" -> "120 SSD_VGG/SSDDetectionOutput[detection_head]/view_13";
"111 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" -> "117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"112 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" -> "117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"113 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" -> "117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"114 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" -> "117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"115 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" -> "117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"116 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" -> "117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1";
"117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "118 SSD_VGG/SSDDetectionOutput[detection_head]/view_12";
"117 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "121 SSD_VGG/SSDDetectionOutput[detection_head]/view_14";
"118 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" -> "119 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0";
}
