vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog/Mux_2_1.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog//Mux_2_1.v" -module Mux_2_1 -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog/Mux_2_1.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog//Mux_2_1.v" -module Mux_2_1 -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work {D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog/Mux_2_1.v} -lang verilog -prj RISC_Processor -o Mux_2_1.spl -module Mux_2_1 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 Mux_2_1.spl {D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog/Mux_2_1.sym} 
vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog/Mux_2_1.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog//Mux_2_1.v" -module Mux_2_1 -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog/Mux_2_1.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC-Processor-Verilog//Mux_2_1.v" -module Mux_2_1 -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
