
*** Running vivado
    with args -log design_1_vga_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vga_controller_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_vga_controller_0_0.tcl -notrace
Command: synth_design -top design_1_vga_controller_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_vga_controller_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1670.625 ; gain = 151.688 ; free physical = 1518 ; free virtual = 6014
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_vga_controller_0_0' [/home/ramsey/Documents/Github_Repos/FPGA_VGA/Vivado_Project/FPGA_VGA.srcs/sources_1/bd/design_1/ip/design_1_vga_controller_0_0/synth/design_1_vga_controller_0_0.vhd:71]
INFO: [Synth 8-3491] module 'vga_controller' declared at '/home/ramsey/Documents/Github_Repos/FPGA_VGA/HDL/vga_controller.vhd:5' bound to instance 'U0' of component 'vga_controller' [/home/ramsey/Documents/Github_Repos/FPGA_VGA/Vivado_Project/FPGA_VGA.srcs/sources_1/bd/design_1/ip/design_1_vga_controller_0_0/synth/design_1_vga_controller_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [/home/ramsey/Documents/Github_Repos/FPGA_VGA/HDL/vga_controller.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (1#1) [/home/ramsey/Documents/Github_Repos/FPGA_VGA/HDL/vga_controller.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'design_1_vga_controller_0_0' (2#1) [/home/ramsey/Documents/Github_Repos/FPGA_VGA/Vivado_Project/FPGA_VGA.srcs/sources_1/bd/design_1/ip/design_1_vga_controller_0_0/synth/design_1_vga_controller_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.375 ; gain = 206.438 ; free physical = 1427 ; free virtual = 5924
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1728.344 ; gain = 209.406 ; free physical = 1366 ; free virtual = 5862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1728.344 ; gain = 209.406 ; free physical = 1366 ; free virtual = 5862
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.074 ; gain = 0.000 ; free physical = 1352 ; free virtual = 5848
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1843.074 ; gain = 0.000 ; free physical = 1330 ; free virtual = 5827
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 2066 ; free virtual = 6563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 2066 ; free virtual = 6563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 2068 ; free virtual = 6565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 2068 ; free virtual = 6565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[23]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[22]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[21]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[20]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[27]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[18]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[30]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[26]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[19]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[25]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[24]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[13]' (FDC) to 'i_0/U0/h_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[12]' (FDC) to 'i_0/U0/h_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[29]' (FDC) to 'i_0/U0/h_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[16]' (FDC) to 'i_0/U0/h_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[28]' (FDC) to 'i_0/U0/h_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[17]' (FDC) to 'i_0/U0/h_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/h_count_reg[15]' (FDC) to 'i_0/U0/h_count_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U0/h_count_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[15]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[29]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[28]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[25]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[24]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[30]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[27]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[26]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[14]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[13]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[12]' (FDCE) to 'i_0/U0/v_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[11]' (FDCE) to 'i_0/U0/v_count_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[21]' (FDCE) to 'i_0/U0/v_count_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[17]' (FDCE) to 'i_0/U0/v_count_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[20]' (FDCE) to 'i_0/U0/v_count_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[16]' (FDCE) to 'i_0/U0/v_count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[19]' (FDCE) to 'i_0/U0/v_count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[18]' (FDCE) to 'i_0/U0/v_count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/U0/v_count_reg[23]' (FDCE) to 'i_0/U0/v_count_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\U0/v_count_reg[22] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 2047 ; free virtual = 6546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1930 ; free virtual = 6424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1930 ; free virtual = 6424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1929 ; free virtual = 6423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1929 ; free virtual = 6423
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1929 ; free virtual = 6423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1929 ; free virtual = 6423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1929 ; free virtual = 6423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1929 ; free virtual = 6423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1929 ; free virtual = 6423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT2   |     2|
|3     |LUT3   |     2|
|4     |LUT4   |     5|
|5     |LUT5   |    15|
|6     |LUT6   |    16|
|7     |FDCE   |    23|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    69|
|2     |  U0     |vga_controller |    69|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1843.074 ; gain = 324.137 ; free physical = 1929 ; free virtual = 6423
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1843.074 ; gain = 209.406 ; free physical = 1983 ; free virtual = 6477
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1843.082 ; gain = 324.137 ; free physical = 1983 ; free virtual = 6477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.980 ; gain = 0.000 ; free physical = 1931 ; free virtual = 6425
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1853.980 ; gain = 488.137 ; free physical = 2028 ; free virtual = 6521
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.980 ; gain = 0.000 ; free physical = 2028 ; free virtual = 6521
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ramsey/Documents/Github_Repos/FPGA_VGA/Vivado_Project/FPGA_VGA.runs/design_1_vga_controller_0_0_synth_1/design_1_vga_controller_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.992 ; gain = 0.000 ; free physical = 2027 ; free virtual = 6521
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ramsey/Documents/Github_Repos/FPGA_VGA/Vivado_Project/FPGA_VGA.runs/design_1_vga_controller_0_0_synth_1/design_1_vga_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_vga_controller_0_0_utilization_synth.rpt -pb design_1_vga_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  6 12:13:11 2021...
