#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Oct  8 23:46:56 2025
# Process ID         : 13580
# Current directory  : C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22836 C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.xpr
# Log file           : C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/vivado.log
# Journal file       : C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic\vivado.jou
# Running On         : rose
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800U with Radeon Graphics         
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14877 MB
# Swap memory        : 15032 MB
# Total Virtual      : 29909 MB
# Available Virtual  : 15760 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 1615.523 ; gain = 193.148
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sim_1\new\clock_en_generic_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'clock_en_generic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'clock_en_generic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clock_en_generic_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_en_generic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sim_1/new/clock_en_generic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_en_generic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_en_generic_tb_behav xil_defaultlib.clock_en_generic_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clock_en_generic_tb_behav xil_defaultlib.clock_en_generic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clock_en_generic [\clock_en_generic(clock_frequenc...]
Compiling architecture behavioral of entity xil_defaultlib.clock_en_generic_tb
Built simulation snapshot clock_en_generic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clock_en_generic_tb_behav -key {Behavioral:sim_1:Functional:clock_en_generic_tb} -tclbatch {clock_en_generic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source clock_en_generic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clock_en_generic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.414 ; gain = 23.711
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project clk_div {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new
set_property target_language VHDL [current_project]
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new
file mkdir {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new}
close [ open {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd} w ]
add_files {{C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd}}
update_compile_order -fileset sources_1
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new
file mkdir {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new}
close [ open {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new/clk_dic_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new/clk_dic_tb.vhd}}
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sim_1\new\clk_dic_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'clk_dic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_dic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clk_dic_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new/clk_dic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_dic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_dic_tb
Built simulation snapshot clk_dic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_dic_tb_behav -key {Behavioral:sim_1:Functional:clk_dic_tb} -tclbatch {clk_dic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source clk_dic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_dic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.098 ; gain = 9.598
run all
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3360.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'clk_dic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_dic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clk_dic_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new/clk_dic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_dic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_dic_tb
Built simulation snapshot clk_dic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_dic_tb_behav -key {Behavioral:sim_1:Functional:clk_dic_tb} -tclbatch {clk_dic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source clk_dic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_dic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3360.109 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sim_1\new\clk_dic_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'clk_dic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_dic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clk_dic_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new/clk_dic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_dic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_dic_tb
Built simulation snapshot clk_dic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_dic_tb_behav -key {Behavioral:sim_1:Functional:clk_dic_tb} -tclbatch {clk_dic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source clk_dic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_dic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3360.109 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3379.145 ; gain = 19.035
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sim_1\new\clk_dic_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sim_1\new\clk_dic_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'clk_dic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_dic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clk_dic_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new/clk_dic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_dic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 28 elements; expected 24 [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit clk_dic_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sim_1\new\clk_dic_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'clk_dic_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'clk_dic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj clk_dic_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sim_1/new/clk_dic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_dic_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot clk_dic_tb_behav xil_defaultlib.clk_dic_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_dic_tb
Built simulation snapshot clk_dic_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "clk_dic_tb_behav -key {Behavioral:sim_1:Functional:clk_dic_tb} -tclbatch {clk_dic_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source clk_dic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'clk_dic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3385.617 ; gain = 2.484
run all
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 add_files -norecurse {{C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Oct  8 23:50:53 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: shift_register_16bits_top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (1#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (2#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (3#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Oct  8 23:53:20 2025
| Host         : rose running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-10 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'ce' are not read. First unread bit index is 0. 
RTL Name 'ce', Hierarchy 'shift_register_16bits_top', File 'shift_register_16bits_top.vhd', Line 35.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3384.195 ; gain = 0.000
12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3384.195 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp to C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
launch_runs synth_1 -jobs 8
[Wed Oct  8 23:56:31 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: shift_register_16bits_top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.195 ; gain = 0.000
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.195 ; gain = 0.000
close_design
synth_design -top shift_register_16bits_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top shift_register_16bits_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (1#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (2#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (3#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct  9 00:04:04 2025
| Host         : rose running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-7 | CRITICAL WARNING | 1            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'ces'.
RTL Name 'ces', Hierarchy 'shift_register_16bits_top', File 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd', Line 42.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: shift_register_16bits_top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.195 ; gain = 0.000
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.195 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

synth_design -top shift_register_16bits_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top shift_register_16bits_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (1#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (2#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (3#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct  9 00:07:01 2025
| Host         : rose running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 1            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 1            | 0        |
+----------+------------------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ces' was assigned but not read. 
RTL Name 'ces', Hierarchy 'shift_register_16bits_top', File 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd', Line 42.
CRITICAL WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'ces'.
RTL Name 'ces', Hierarchy 'shift_register_16bits_top', File 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd', Line 42.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
close_design
synth_design -top shift_register_16bits_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top shift_register_16bits_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (1#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (2#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (3#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct  9 00:07:38 2025
| Host         : rose running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-6 | WARNING          | 1            | 0        |
| ASSIGN-7 | CRITICAL WARNING | 1            | 0        |
+----------+------------------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ces' was assigned but not read. 
RTL Name 'ces', Hierarchy 'shift_register_16bits_top', File 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd', Line 42.
CRITICAL WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'ces'.
RTL Name 'ces', Hierarchy 'shift_register_16bits_top', File 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd', Line 42.
INFO: [Synth 37-85] Total of 2 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3384.195 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: shift_register_16bits_top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.195 ; gain = 0.000
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.195 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
launch_runs synth_1 -jobs 8
[Thu Oct  9 00:08:28 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: shift_register_16bits_top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3384.195 ; gain = 0.000
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3384.195 ; gain = 0.000
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

synth_design -top shift_register_16bits_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top shift_register_16bits_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (1#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (2#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (3#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Oct  9 00:12:54 2025
| Host         : rose running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+------------------+--------------+----------+
| Rule ID  | Severity         | # Violations | # Waived |
+----------+------------------+--------------+----------+
| ASSIGN-7 | CRITICAL WARNING | 1            | 0        |
+----------+------------------+--------------+----------+


CRITICAL WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'ces'.
RTL Name 'ces', Hierarchy 'shift_register_16bits_top', File 'C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd', Line 42.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3384.195 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
launch_runs synth_1 -jobs 8
[Thu Oct  9 00:13:20 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: shift_register_16bits_top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3384.195 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.195 ; gain = 0.000
9 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3384.195 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 00:16:32 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
[Thu Oct  9 00:16:32 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs synth_1 -jobs 8
[Thu Oct  9 00:21:11 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Oct  9 00:22:37 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs synth_1 -jobs 8
[Thu Oct  9 00:26:33 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Oct  9 00:27:57 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 00:30:09 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.195 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3384.195 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3384.195 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.195 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3384.195 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3384.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3384.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4600.410 ; gain = 1216.215
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 00:32:29 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-21:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4607.070 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75942A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75942A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75942A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75942A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75942A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/shift_register_16bits_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: shift_register_16bits_top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4607.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register_16bits_top' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_en_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
	Parameter clock_frequency bound to: 10 - type: integer 
	Parameter require_frequency bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'clock_en_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd:46]
INFO: [Synth 8-638] synthesizing module 'shift_register_generic' [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'clr' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
WARNING: [Synth 8-614] signal 'qs' is read in the process but is not in the sensitivity list [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'shift_register_generic' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3/shift_register_generic/shift_register_generic.srcs/sources_1/new/shift_register_generic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'shift_register_16bits_top' (0#1) [C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/sources_1/new/shift_register_16bits_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4607.070 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4607.070 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4607.070 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4607.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Pandora/Digital Systems-advanced/fpga/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4607.070 ; gain = 0.000
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4607.070 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 00:39:55 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
launch_runs synth_1 -jobs 8
[Thu Oct  9 00:40:35 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs impl_1 -jobs 8
[Thu Oct  9 00:42:15 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 00:44:22 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 00:45:53 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/shift_register_16bits_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/shift_register_16bits_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
[Thu Oct  9 01:21:27 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs impl_1 -jobs 8
[Thu Oct  9 01:23:22 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 01:25:24 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 01:26:57 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/shift_register_16bits_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
add_files -norecurse {{C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.2/clk_div/clk_div.srcs/sources_1/new/clk_div.vhd}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
[Thu Oct  9 01:33:57 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs impl_1 -jobs 8
[Thu Oct  9 01:35:18 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 01:37:28 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-21:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4607.070 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75942A
set_property PROGRAM.FILE {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/shift_register_16bits_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
[Thu Oct  9 01:41:32 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75942A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A75942A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -jobs 8
[Thu Oct  9 01:42:58 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 01:44:56 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/shift_register_16bits_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.srcs/utils_1/imports/synth_1/shift_register_16bits_top.dcp with file C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/shift_register_16bits_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.srcs\sources_1\new\clock_en_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3\shift_register_generic\shift_register_generic.srcs\sources_1\new\shift_register_generic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.3\shift_register_16bits_top\shift_register_16bits_top.srcs\sources_1\new\shift_register_16bits_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Pandora\Digital Systems-advanced\fpga\projects\lab3.2\clk_div\clk_div.srcs\sources_1\new\clk_div.vhd:]
[Thu Oct  9 01:49:38 2025] Launched synth_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/synth_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs impl_1 -jobs 8
[Thu Oct  9 01:51:01 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct  9 01:52:54 2025] Launched impl_1...
Run output will be captured here: C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Pandora/Digital Systems-advanced/fpga/projects/lab3.3/shift_register_16bits_top/shift_register_16bits_top.runs/impl_1/shift_register_16bits_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A75942A
