{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711636099635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711636099635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 11:28:19 2024 " "Processing started: Thu Mar 28 11:28:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711636099635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636099635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulador -c simulador " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulador -c simulador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636099635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711636099987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711636099987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram_16x4_file2.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_ram_16x4_file2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ram_16x4_file2 " "Found entity 1: sync_ram_16x4_file2" {  } { { "sync_ram_16x4_file2.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/sync_ram_16x4_file2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram_16x4_file1.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_ram_16x4_file1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ram_16x4_file1 " "Found entity 1: sync_ram_16x4_file1" {  } { { "sync_ram_16x4_file1.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/sync_ram_16x4_file1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_32.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m_32 " "Found entity 1: contador_m_32" {  } { { "contador_m_32.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_m_32.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_24.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m_24 " "Found entity 1: contador_m_24" {  } { { "contador_m_24.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_m_24.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m_16.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m_16 " "Found entity 1: contador_m_16" {  } { { "contador_m_16.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_m_16.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111151 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sync_ram_16x4_file.v " "Can't analyze file -- file sync_ram_16x4_file.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711636111152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulador_drone.v 1 1 " "Found 1 design units, including 1 entities, in source file simulador_drone.v" { { "Info" "ISGN_ENTITY_NAME" "1 simulador_drone " "Found entity 1: simulador_drone" {  } { { "simulador_drone.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/simulador_drone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converte_2b_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file converte_2b_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 converte_2b_4b " "Found entity 1: converte_2b_4b" {  } { { "converte_2b_4b.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/converte_2b_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111156 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "contador_m_05.v " "Can't analyze file -- file contador_m_05.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711636111156 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "contador_m_2.v " "Can't analyze file -- file contador_m_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711636111157 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "contador_m_1.v " "Can't analyze file -- file contador_m_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711636111157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_m.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_5 " "Found entity 1: contador_5" {  } { { "contador_5.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_5.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4_mais_menos_limitado.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4_mais_menos_limitado.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4_mais_menos_limitado " "Found entity 1: contador_4_mais_menos_limitado" {  } { { "contador_4_mais_menos_limitado.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_4_mais_menos_limitado.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3_mais_menos.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3_mais_menos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3_mais_menos " "Found entity 1: contador_3_mais_menos" {  } { { "contador_3_mais_menos.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_3_mais_menos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_1_5_mais_menos_limitado.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_1_5_mais_menos_limitado.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_1_5_mais_menos_limitado " "Found entity 1: contador_1_5_mais_menos_limitado" {  } { { "contador_1_5_mais_menos_limitado.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_1_5_mais_menos_limitado.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636111161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simulador_drone " "Elaborating entity \"simulador_drone\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711636111212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:fd " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:fd\"" {  } { { "simulador_drone.v" "fd" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/simulador_drone.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111214 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "obstaculos\[2\] 0 fluxo_dados.v(36) " "Net \"obstaculos\[2\]\" at fluxo_dados.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "fluxo_dados.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711636111215 "|simulador_drone|fluxo_dados:fd"}
{ "Warning" "WSGN_SEARCH_FILE" "contador_16_mais_menos_limitado.v 1 1 " "Using design file contador_16_mais_menos_limitado.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_16_mais_menos_limitado " "Found entity 1: contador_16_mais_menos_limitado" {  } { { "contador_16_mais_menos_limitado.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_16_mais_menos_limitado.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711636111218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711636111218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_16_mais_menos_limitado fluxo_dados:fd\|contador_16_mais_menos_limitado:contador_posicao_horizontal " "Elaborating entity \"contador_16_mais_menos_limitado\" for hierarchy \"fluxo_dados:fd\|contador_16_mais_menos_limitado:contador_posicao_horizontal\"" {  } { { "fluxo_dados.v" "contador_posicao_horizontal" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_16_mais_menos_limitado.v(12) " "Verilog HDL assignment warning at contador_16_mais_menos_limitado.v(12): truncated value with size 32 to match size of target (4)" {  } { { "contador_16_mais_menos_limitado.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_16_mais_menos_limitado.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111219 "|simulador_drone|fluxo_dados:fd|contador_16_mais_menos_limitado:contador_posicao_horizontal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_16_mais_menos_limitado.v(13) " "Verilog HDL assignment warning at contador_16_mais_menos_limitado.v(13): truncated value with size 32 to match size of target (4)" {  } { { "contador_16_mais_menos_limitado.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_16_mais_menos_limitado.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111219 "|simulador_drone|fluxo_dados:fd|contador_16_mais_menos_limitado:contador_posicao_horizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4_mais_menos_limitado fluxo_dados:fd\|contador_4_mais_menos_limitado:contador_posicao_vertical " "Elaborating entity \"contador_4_mais_menos_limitado\" for hierarchy \"fluxo_dados:fd\|contador_4_mais_menos_limitado:contador_posicao_vertical\"" {  } { { "fluxo_dados.v" "contador_posicao_vertical" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_4_mais_menos_limitado.v(12) " "Verilog HDL assignment warning at contador_4_mais_menos_limitado.v(12): truncated value with size 32 to match size of target (2)" {  } { { "contador_4_mais_menos_limitado.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_4_mais_menos_limitado.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111220 "|simulador_drone|fluxo_dados:fd|contador_4_mais_menos_limitado:contador_posicao_vertical"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_4_mais_menos_limitado.v(13) " "Verilog HDL assignment warning at contador_4_mais_menos_limitado.v(13): truncated value with size 32 to match size of target (2)" {  } { { "contador_4_mais_menos_limitado.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_4_mais_menos_limitado.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111220 "|simulador_drone|fluxo_dados:fd|contador_4_mais_menos_limitado:contador_posicao_vertical"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_32 fluxo_dados:fd\|contador_m_32:contador_tempo_jogada_facil " "Elaborating entity \"contador_m_32\" for hierarchy \"fluxo_dados:fd\|contador_m_32:contador_tempo_jogada_facil\"" {  } { { "fluxo_dados.v" "contador_tempo_jogada_facil" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 contador_m_32.v(40) " "Verilog HDL assignment warning at contador_m_32.v(40): truncated value with size 32 to match size of target (16)" {  } { { "contador_m_32.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_m_32.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111221 "|simulador_drone|fluxo_dados:fd|contador_m_32:contador_tempo_jogada_facil"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_24 fluxo_dados:fd\|contador_m_24:contador_tempo_jogada_medio " "Elaborating entity \"contador_m_24\" for hierarchy \"fluxo_dados:fd\|contador_m_24:contador_tempo_jogada_medio\"" {  } { { "fluxo_dados.v" "contador_tempo_jogada_medio" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 contador_m_24.v(40) " "Verilog HDL assignment warning at contador_m_24.v(40): truncated value with size 32 to match size of target (16)" {  } { { "contador_m_24.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_m_24.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111222 "|simulador_drone|fluxo_dados:fd|contador_m_24:contador_tempo_jogada_medio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_16 fluxo_dados:fd\|contador_m_16:contador_tempo_jogada_dificl " "Elaborating entity \"contador_m_16\" for hierarchy \"fluxo_dados:fd\|contador_m_16:contador_tempo_jogada_dificl\"" {  } { { "fluxo_dados.v" "contador_tempo_jogada_dificl" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 contador_m_16.v(40) " "Verilog HDL assignment warning at contador_m_16.v(40): truncated value with size 32 to match size of target (15)" {  } { { "contador_m_16.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_m_16.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111223 "|simulador_drone|fluxo_dados:fd|contador_m_16:contador_tempo_jogada_dificl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram_16x4_file1 fluxo_dados:fd\|sync_ram_16x4_file1:mapa_0_jogo " "Elaborating entity \"sync_ram_16x4_file1\" for hierarchy \"fluxo_dados:fd\|sync_ram_16x4_file1:mapa_0_jogo\"" {  } { { "fluxo_dados.v" "mapa_0_jogo" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram_16x4_file2 fluxo_dados:fd\|sync_ram_16x4_file2:mapa_1_jogo " "Elaborating entity \"sync_ram_16x4_file2\" for hierarchy \"fluxo_dados:fd\|sync_ram_16x4_file2:mapa_1_jogo\"" {  } { { "fluxo_dados.v" "mapa_1_jogo" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3_mais_menos fluxo_dados:fd\|contador_3_mais_menos:contador_modo " "Elaborating entity \"contador_3_mais_menos\" for hierarchy \"fluxo_dados:fd\|contador_3_mais_menos:contador_modo\"" {  } { { "fluxo_dados.v" "contador_modo" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_3_mais_menos.v(14) " "Verilog HDL assignment warning at contador_3_mais_menos.v(14): truncated value with size 32 to match size of target (2)" {  } { { "contador_3_mais_menos.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_3_mais_menos.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111225 "|simulador_drone|fluxo_dados:fd|contador_3_mais_menos:contador_modo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_3_mais_menos.v(18) " "Verilog HDL assignment warning at contador_3_mais_menos.v(18): truncated value with size 32 to match size of target (2)" {  } { { "contador_3_mais_menos.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_3_mais_menos.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111225 "|simulador_drone|fluxo_dados:fd|contador_3_mais_menos:contador_modo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_1_5_mais_menos_limitado fluxo_dados:fd\|contador_1_5_mais_menos_limitado:contador_vidas " "Elaborating entity \"contador_1_5_mais_menos_limitado\" for hierarchy \"fluxo_dados:fd\|contador_1_5_mais_menos_limitado:contador_vidas\"" {  } { { "fluxo_dados.v" "contador_vidas" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_5 fluxo_dados:fd\|contador_5:contador_colisao " "Elaborating entity \"contador_5\" for hierarchy \"fluxo_dados:fd\|contador_5:contador_colisao\"" {  } { { "fluxo_dados.v" "contador_colisao" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_5.v(25) " "Verilog HDL assignment warning at contador_5.v(25): truncated value with size 32 to match size of target (3)" {  } { { "contador_5.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/contador_5.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111228 "|simulador_drone|fluxo_dados:fd|contador_5:contador_colisao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:fd\|edge_detector:detector_colisao_pulso " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:fd\|edge_detector:detector_colisao_pulso\"" {  } { { "fluxo_dados.v" "detector_colisao_pulso" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converte_2b_4b fluxo_dados:fd\|converte_2b_4b:conversor_posicao " "Elaborating entity \"converte_2b_4b\" for hierarchy \"fluxo_dados:fd\|converte_2b_4b:conversor_posicao\"" {  } { { "fluxo_dados.v" "conversor_posicao" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/fluxo_dados.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:uc " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:uc\"" {  } { { "simulador_drone.v" "uc" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/simulador_drone.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(90) " "Verilog HDL assignment warning at unidade_controle.v(90): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(91) " "Verilog HDL assignment warning at unidade_controle.v(91): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(92) " "Verilog HDL assignment warning at unidade_controle.v(92): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(93) " "Verilog HDL assignment warning at unidade_controle.v(93): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(94) " "Verilog HDL assignment warning at unidade_controle.v(94): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(95) " "Verilog HDL assignment warning at unidade_controle.v(95): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(96) " "Verilog HDL assignment warning at unidade_controle.v(96): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(97) " "Verilog HDL assignment warning at unidade_controle.v(97): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(98) " "Verilog HDL assignment warning at unidade_controle.v(98): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111231 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(99) " "Verilog HDL assignment warning at unidade_controle.v(99): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111232 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(100) " "Verilog HDL assignment warning at unidade_controle.v(100): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111232 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(101) " "Verilog HDL assignment warning at unidade_controle.v(101): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111232 "|simulador_drone|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 unidade_controle.v(102) " "Verilog HDL assignment warning at unidade_controle.v(102): truncated value with size 32 to match size of target (1)" {  } { { "unidade_controle.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/unidade_controle.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711636111232 "|simulador_drone|unidade_controle:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:display_posicao_horizontal " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:display_posicao_horizontal\"" {  } { { "simulador_drone.v" "display_posicao_horizontal" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/simulador_drone.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636111233 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxo_dados:fd\|sync_ram_16x4_file2:mapa_1_jogo\|ram " "RAM logic \"fluxo_dados:fd\|sync_ram_16x4_file2:mapa_1_jogo\|ram\" is uninferred due to inappropriate RAM size" {  } { { "sync_ram_16x4_file2.v" "ram" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/sync_ram_16x4_file2.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711636111608 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxo_dados:fd\|sync_ram_16x4_file1:mapa_0_jogo\|ram " "RAM logic \"fluxo_dados:fd\|sync_ram_16x4_file1:mapa_0_jogo\|ram\" is uninferred due to inappropriate RAM size" {  } { { "sync_ram_16x4_file1.v" "ram" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/sync_ram_16x4_file1.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711636111608 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711636111608 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_posicao_vertical\[1\] GND " "Pin \"db_posicao_vertical\[1\]\" is stuck at GND" {  } { { "simulador_drone.v" "" { Text "/home/victor/Documentos/LABDIG/Lab-Dig/PROJETO_DRONE/Verilog/simulador_drone.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711636111982 "|simulador_drone|db_posicao_vertical[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711636111982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711636112081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711636112563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711636112563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711636112606 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711636112606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711636112606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711636112606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711636112616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 11:28:32 2024 " "Processing ended: Thu Mar 28 11:28:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711636112616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711636112616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711636112616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711636112616 ""}
