<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p172" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_172{left:96px;bottom:1124px;letter-spacing:0.19px;}
#t2_172{left:550px;bottom:1124px;letter-spacing:0.14px;word-spacing:0.02px;}
#t3_172{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t4_172{left:259px;bottom:81px;letter-spacing:-0.13px;}
#t5_172{left:574px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t6_172{left:138px;bottom:961px;letter-spacing:0.13px;}
#t7_172{left:206px;bottom:961px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_172{left:784px;bottom:961px;letter-spacing:-0.14px;}
#t9_172{left:138px;bottom:926px;letter-spacing:0.12px;}
#ta_172{left:204px;bottom:926px;letter-spacing:0.08px;word-spacing:0.05px;}
#tb_172{left:138px;bottom:900px;letter-spacing:0.09px;}
#tc_172{left:138px;bottom:867px;letter-spacing:0.11px;}
#td_172{left:226px;bottom:867px;letter-spacing:-0.15px;}
#te_172{left:292px;bottom:867px;}
#tf_172{left:313px;bottom:867px;letter-spacing:-0.16px;}
#tg_172{left:138px;bottom:841px;letter-spacing:0.11px;word-spacing:-0.02px;}
#th_172{left:522px;bottom:841px;letter-spacing:0.06px;}
#ti_172{left:536px;bottom:841px;letter-spacing:0.11px;word-spacing:0.02px;}
#tj_172{left:597px;bottom:841px;letter-spacing:0.11px;}
#tk_172{left:607px;bottom:841px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tl_172{left:138px;bottom:815px;letter-spacing:0.11px;word-spacing:0.44px;}
#tm_172{left:783px;bottom:815px;letter-spacing:0.15px;}
#tn_172{left:838px;bottom:812px;letter-spacing:0.13px;}
#to_172{left:138px;bottom:793px;letter-spacing:0.11px;word-spacing:0.72px;}
#tp_172{left:265px;bottom:793px;letter-spacing:0.15px;}
#tq_172{left:329px;bottom:791px;letter-spacing:0.13px;}
#tr_172{left:351px;bottom:793px;letter-spacing:0.1px;word-spacing:0.76px;}
#ts_172{left:721px;bottom:793px;letter-spacing:0.17px;}
#tt_172{left:739px;bottom:793px;letter-spacing:0.07px;}
#tu_172{left:762px;bottom:793px;letter-spacing:0.14px;}
#tv_172{left:778px;bottom:793px;letter-spacing:0.17px;}
#tw_172{left:797px;bottom:793px;letter-spacing:0.17px;}
#tx_172{left:820px;bottom:793px;letter-spacing:0.12px;}
#ty_172{left:138px;bottom:772px;letter-spacing:0.1px;word-spacing:-0.13px;}
#tz_172{left:412px;bottom:772px;letter-spacing:0.17px;}
#t10_172{left:430px;bottom:772px;letter-spacing:0.17px;}
#t11_172{left:452px;bottom:772px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t12_172{left:138px;bottom:754px;letter-spacing:0.17px;}
#t13_172{left:193px;bottom:751px;}
#t14_172{left:214px;bottom:754px;letter-spacing:0.11px;}
#t15_172{left:138px;bottom:725px;letter-spacing:0.11px;word-spacing:0.48px;}
#t16_172{left:625px;bottom:725px;letter-spacing:0.17px;}
#t17_172{left:644px;bottom:725px;letter-spacing:0.12px;word-spacing:0.5px;}
#t18_172{left:138px;bottom:707px;letter-spacing:0.11px;}
#t19_172{left:616px;bottom:707px;letter-spacing:0.17px;}
#t1a_172{left:644px;bottom:704px;letter-spacing:0.13px;}
#t1b_172{left:680px;bottom:707px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1c_172{left:137px;bottom:678px;letter-spacing:0.12px;word-spacing:3.4px;}
#t1d_172{left:137px;bottom:660px;letter-spacing:0.17px;}
#t1e_172{left:202px;bottom:657px;letter-spacing:0.13px;}
#t1f_172{left:229px;bottom:660px;letter-spacing:0.11px;word-spacing:1.12px;}
#t1g_172{left:694px;bottom:660px;letter-spacing:0.17px;}
#t1h_172{left:722px;bottom:657px;letter-spacing:0.13px;}
#t1i_172{left:751px;bottom:660px;letter-spacing:0.11px;word-spacing:1.13px;}
#t1j_172{left:138px;bottom:639px;letter-spacing:0.11px;word-spacing:0.16px;}
#t1k_172{left:530px;bottom:639px;letter-spacing:0.17px;}
#t1l_172{left:594px;bottom:636px;letter-spacing:0.13px;}
#t1m_172{left:616px;bottom:639px;letter-spacing:0.09px;word-spacing:0.12px;}
#t1n_172{left:676px;bottom:639px;letter-spacing:0.15px;}
#t1o_172{left:740px;bottom:636px;letter-spacing:0.13px;}
#t1p_172{left:766px;bottom:639px;letter-spacing:0.1px;word-spacing:0.18px;}
#t1q_172{left:138px;bottom:617px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1r_172{left:489px;bottom:617px;letter-spacing:0.17px;}
#t1s_172{left:507px;bottom:617px;letter-spacing:0.11px;}
#t1t_172{left:138px;bottom:599px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t1u_172{left:372px;bottom:599px;letter-spacing:0.17px;}
#t1v_172{left:390px;bottom:599px;letter-spacing:0.11px;word-spacing:-0.27px;}
#t1w_172{left:777px;bottom:599px;letter-spacing:0.17px;}
#t1x_172{left:795px;bottom:599px;letter-spacing:0.13px;word-spacing:-0.26px;}
#t1y_172{left:138px;bottom:581px;letter-spacing:0.12px;word-spacing:1.83px;}
#t1z_172{left:498px;bottom:581px;letter-spacing:0.17px;}
#t20_172{left:517px;bottom:581px;letter-spacing:0.11px;word-spacing:1.86px;}
#t21_172{left:138px;bottom:562px;letter-spacing:0.1px;word-spacing:1.62px;}
#t22_172{left:138px;bottom:544px;letter-spacing:0.12px;word-spacing:0.02px;}
#t23_172{left:138px;bottom:518px;letter-spacing:0.11px;}
#t24_172{left:568px;bottom:518px;letter-spacing:0.15px;}
#t25_172{left:633px;bottom:516px;letter-spacing:0.13px;}
#t26_172{left:655px;bottom:518px;}
#t27_172{left:137px;bottom:482px;letter-spacing:0.11px;}
#t28_172{left:137px;bottom:456px;letter-spacing:0.1px;word-spacing:0.85px;}
#t29_172{left:758px;bottom:456px;letter-spacing:0.01px;}
#t2a_172{left:137px;bottom:437px;letter-spacing:0.17px;}
#t2b_172{left:183px;bottom:437px;letter-spacing:0.07px;}
#t2c_172{left:196px;bottom:437px;letter-spacing:0.16px;}
#t2d_172{left:209px;bottom:437px;letter-spacing:0.1px;word-spacing:-0.2px;}
#t2e_172{left:842px;bottom:437px;letter-spacing:0.06px;}
#t2f_172{left:137px;bottom:419px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2g_172{left:137px;bottom:393px;letter-spacing:0.09px;word-spacing:0.72px;}
#t2h_172{left:219px;bottom:393px;letter-spacing:0.09px;}
#t2i_172{left:355px;bottom:393px;letter-spacing:0.07px;}
#t2j_172{left:369px;bottom:393px;letter-spacing:0.16px;}
#t2k_172{left:383px;bottom:393px;letter-spacing:0.12px;word-spacing:0.7px;}
#t2l_172{left:137px;bottom:375px;letter-spacing:0.11px;word-spacing:2.15px;}
#t2m_172{left:758px;bottom:375px;letter-spacing:0.01px;}
#t2n_172{left:137px;bottom:356px;letter-spacing:0.15px;}
#t2o_172{left:137px;bottom:323px;letter-spacing:0.11px;}
#t2p_172{left:193px;bottom:299px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2q_172{left:193px;bottom:282px;letter-spacing:-0.15px;}
#t2r_172{left:234px;bottom:282px;}
#t2s_172{left:254px;bottom:282px;letter-spacing:-0.19px;}
#t2t_172{left:165px;bottom:265px;letter-spacing:-0.16px;}
#t2u_172{left:193px;bottom:248px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t2v_172{left:242px;bottom:246px;}
#t2w_172{left:276px;bottom:248px;letter-spacing:-0.15px;}
#t2x_172{left:220px;bottom:231px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t2y_172{left:335px;bottom:229px;}
#t2z_172{left:362px;bottom:231px;letter-spacing:-0.18px;}
#t30_172{left:401px;bottom:231px;letter-spacing:-0.16px;word-spacing:-0.08px;}
#t31_172{left:220px;bottom:215px;letter-spacing:-0.15px;}
#t32_172{left:261px;bottom:215px;}
#t33_172{left:282px;bottom:215px;letter-spacing:-0.17px;}
#t34_172{left:331px;bottom:212px;}
#t35_172{left:193px;bottom:198px;letter-spacing:-0.15px;}
#t36_172{left:220px;bottom:181px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t37_172{left:294px;bottom:179px;}
#t38_172{left:316px;bottom:181px;}
#t39_172{left:331px;bottom:181px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t3a_172{left:220px;bottom:164px;letter-spacing:-0.17px;}
#t3b_172{left:220px;bottom:147px;letter-spacing:-0.15px;}
#t3c_172{left:261px;bottom:147px;}
#t3d_172{left:282px;bottom:147px;letter-spacing:-0.17px;}
#t3e_172{left:192px;bottom:130px;letter-spacing:-0.17px;}
#t3f_172{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t3g_172{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t3h_172{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t3i_172{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t3j_172{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t3k_172{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t3l_172{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t3m_172{left:495px;bottom:1055px;letter-spacing:-0.16px;}
#t3n_172{left:516px;bottom:1055px;letter-spacing:-0.16px;}
#t3o_172{left:674px;bottom:1055px;}
#t3p_172{left:696px;bottom:1055px;}
#t3q_172{left:806px;bottom:1055px;}
#t3r_172{left:153px;bottom:1027px;letter-spacing:-0.16px;}
#t3s_172{left:161px;bottom:1010px;letter-spacing:-0.13px;}
#t3t_172{left:298px;bottom:1018px;letter-spacing:-0.07px;}
#t3u_172{left:408px;bottom:1018px;letter-spacing:-0.09px;}
#t3v_172{left:483px;bottom:1018px;letter-spacing:-0.12px;}
#t3w_172{left:583px;bottom:1027px;letter-spacing:-0.16px;}
#t3x_172{left:572px;bottom:1010px;letter-spacing:-0.13px;}
#t3y_172{left:718px;bottom:1027px;letter-spacing:-0.16px;}
#t3z_172{left:734px;bottom:1010px;letter-spacing:-0.43px;}
#t40_172{left:178px;bottom:990px;}
#t41_172{left:300px;bottom:990px;}
#t42_172{left:410px;bottom:990px;}
#t43_172{left:487px;bottom:990px;}
#t44_172{left:597px;bottom:989px;}
#t45_172{left:751px;bottom:990px;}

.s1_172{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_172{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_172{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s4_172{font-size:14px;font-family:Courier_rz;color:#000;}
.s5_172{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_172{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s7_172{font-size:14px;font-family:Wingdings3_se;color:#000;}
.s8_172{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_172{font-size:15px;font-family:Courier-Oblique_s6;color:#030;}
.sa_172{font-size:12px;font-family:Courier-Oblique_s6;color:#030;}
.sb_172{font-size:15px;font-family:Courier_rz;color:#000;}
.sc_172{font-size:15px;font-family:Courier-Oblique_s6;color:#000;}
.sd_172{font-size:12px;font-family:Courier-Oblique_s6;color:#000;}
.se_172{font-size:11px;font-family:Courier_rz;color:#000;}
.sf_172{font-size:14px;font-family:TimesNewRomanPSMT_s3;color:#000;}
.sg_172{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sh_172{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts172" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_s6;
	src: url("fonts/Courier-Oblique_s6.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_s3;
	src: url("fonts/TimesNewRomanPSMT_s3.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_se;
	src: url("fonts/Wingdings3_se.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg172Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg172" style="-webkit-user-select: none;"><object width="935" height="1210" data="172/172.svg" type="image/svg+xml" id="pdf172" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_172" class="t s1_172">CFC1 </span><span id="t2_172" class="t s1_172">Move Control Word From Floating Point </span>
<span id="t3_172" class="t s2_172">172 </span><span id="t4_172" class="t s2_172">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_172" class="t s2_172">microMIPS64™ Instruction Set, Revision 6.05 </span>
<span id="t6_172" class="t s3_172">Format: </span><span id="t7_172" class="t s4_172">CFC1 rt, fs </span><span id="t8_172" class="t s5_172">microMIPS </span>
<span id="t9_172" class="t s3_172">Purpose: </span><span id="ta_172" class="t s6_172">Move Control Word From Floating Point </span>
<span id="tb_172" class="t s6_172">To copy a word from an FPU control register to a GPR. </span>
<span id="tc_172" class="t s3_172">Description: </span><span id="td_172" class="t s4_172">GPR[rt] </span><span id="te_172" class="t s7_172"> </span><span id="tf_172" class="t s4_172">FP_Control[fs] </span>
<span id="tg_172" class="t s6_172">Copy the 32-bit word from FP (coprocessor 1) control register </span><span id="th_172" class="t s8_172">fs </span><span id="ti_172" class="t s6_172">into GPR </span><span id="tj_172" class="t s8_172">rt</span><span id="tk_172" class="t s6_172">, sign-extending it to 64 bits. </span>
<span id="tl_172" class="t s6_172">The definition of this instruction has been extended in Release 5 to support user mode read and write of </span><span id="tm_172" class="t s9_172">Status </span>
<span id="tn_172" class="t sa_172">FR </span>
<span id="to_172" class="t s6_172">under the control of </span><span id="tp_172" class="t s9_172">Config5 </span>
<span id="tq_172" class="t sa_172">UFR </span>
<span id="tr_172" class="t s6_172">. This optional feature is meant to facilitate transition from </span><span id="ts_172" class="t s9_172">FR</span><span id="tt_172" class="t sb_172">=0 </span><span id="tu_172" class="t s6_172">to </span><span id="tv_172" class="t s9_172">FR</span><span id="tw_172" class="t sb_172">=1 </span><span id="tx_172" class="t s6_172">float- </span>
<span id="ty_172" class="t s6_172">ing-point register modes in order to obsolete </span><span id="tz_172" class="t s9_172">FR</span><span id="t10_172" class="t sb_172">=0 </span><span id="t11_172" class="t s6_172">mode in a future architecture release. User code may set and clear </span>
<span id="t12_172" class="t s9_172">Status </span>
<span id="t13_172" class="t sa_172">FR </span>
<span id="t14_172" class="t s6_172">without kernel intervention, providing kernel explicitly provides permission. </span>
<span id="t15_172" class="t s6_172">This UFR facility is not supported in Release 6 because Release 6 only allows </span><span id="t16_172" class="t s9_172">FR</span><span id="t17_172" class="t s6_172">=1 mode. Accessing the UFR and </span>
<span id="t18_172" class="t s6_172">UNFR registers causes a Reserved Instruction exception in Release 6 because </span><span id="t19_172" class="t sc_172">FIR </span>
<span id="t1a_172" class="t sd_172">UFRP </span>
<span id="t1b_172" class="t s6_172">is always 0. </span>
<span id="t1c_172" class="t s6_172">The definition of this instruction has been extended in Release 6 to allow user code to read and modify the </span>
<span id="t1d_172" class="t sc_172">Config5 </span>
<span id="t1e_172" class="t sd_172">FRE </span>
<span id="t1f_172" class="t s6_172">bit. Such modification is allowed when this bit is present (as indicated by </span><span id="t1g_172" class="t sc_172">FIR </span>
<span id="t1h_172" class="t sd_172">UFRP </span>
<span id="t1i_172" class="t s6_172">) and user mode </span>
<span id="t1j_172" class="t s6_172">modification of the bit is enabled by the kernel (as indicated by </span><span id="t1k_172" class="t sc_172">Config5 </span>
<span id="t1l_172" class="t sd_172">UFE </span>
<span id="t1m_172" class="t s6_172">). Setting </span><span id="t1n_172" class="t sc_172">Config5 </span>
<span id="t1o_172" class="t sd_172">FRE </span>
<span id="t1p_172" class="t s6_172">to 1 causes all </span>
<span id="t1q_172" class="t s6_172">floating point instructions which are not compatible with </span><span id="t1r_172" class="t sc_172">FR</span><span id="t1s_172" class="t s6_172">=1 mode to take an Reserved Instruction exception. This </span>
<span id="t1t_172" class="t s6_172">makes it possible to run pre-Release 6 </span><span id="t1u_172" class="t sc_172">FR</span><span id="t1v_172" class="t s6_172">=0 floating point code on a Release 6 core which only supports </span><span id="t1w_172" class="t sc_172">FR</span><span id="t1x_172" class="t s6_172">=1 mode, </span>
<span id="t1y_172" class="t s6_172">provided the kernel has been set up to trap and emulate </span><span id="t1z_172" class="t sc_172">FR</span><span id="t20_172" class="t s6_172">=0 behavior for these instructions. These instructions </span>
<span id="t21_172" class="t s6_172">include floating-point arithmetic instructions that read/write single-precision registers, LWC1, SWC1, MTC1, and </span>
<span id="t22_172" class="t s6_172">MFC1 instructions. </span>
<span id="t23_172" class="t s6_172">The FRE facility uses COP1 register aliases FRE and NFRE to access </span><span id="t24_172" class="t sc_172">Config5 </span>
<span id="t25_172" class="t sd_172">FRE </span>
<span id="t26_172" class="t s6_172">. </span>
<span id="t27_172" class="t s3_172">Restrictions: </span>
<span id="t28_172" class="t s6_172">There are a few control registers defined for the floating point unit. Prior to Release 6, the result is </span><span id="t29_172" class="t s3_172">UNPREDICT- </span>
<span id="t2a_172" class="t s3_172">ABLE </span><span id="t2b_172" class="t s6_172">if </span><span id="t2c_172" class="t s8_172">fs </span><span id="t2d_172" class="t s6_172">specifies a register that does not exist. In Release 6 and later, a Reserved Instruction exception occurs if </span><span id="t2e_172" class="t s8_172">fs </span>
<span id="t2f_172" class="t s6_172">specifies a register that does not exist. </span>
<span id="t2g_172" class="t s6_172">The result is </span><span id="t2h_172" class="t s3_172">UNPREDICTABLE </span><span id="t2i_172" class="t s6_172">if </span><span id="t2j_172" class="t s8_172">fs </span><span id="t2k_172" class="t s6_172">specifies the UNFR or NFRE write-only control. Release 6 and later imple- </span>
<span id="t2l_172" class="t s6_172">mentations are required to produce a Reserved Instruction exception; software must assume it is </span><span id="t2m_172" class="t s3_172">UNPREDICT- </span>
<span id="t2n_172" class="t s3_172">ABLE. </span>
<span id="t2o_172" class="t s3_172">Operation: </span>
<span id="t2p_172" class="t s4_172">if fs = 0 then </span>
<span id="t2q_172" class="t s4_172">temp </span><span id="t2r_172" class="t s7_172"> </span><span id="t2s_172" class="t s4_172">FIR </span>
<span id="t2t_172" class="t s4_172">elseif fs = 1 then /* read UFR (CP1 Register 1) */ </span>
<span id="t2u_172" class="t s4_172">if FIR </span>
<span id="t2v_172" class="t se_172">UFRP </span>
<span id="t2w_172" class="t s4_172">then </span>
<span id="t2x_172" class="t s4_172">if not Config5 </span>
<span id="t2y_172" class="t se_172">UFR </span>
<span id="t2z_172" class="t s4_172">then </span><span id="t30_172" class="t s4_172">SignalException(ReservedInstruction) endif </span>
<span id="t31_172" class="t s4_172">temp </span><span id="t32_172" class="t s7_172"> </span><span id="t33_172" class="t s4_172">Status </span>
<span id="t34_172" class="t se_172">FR </span>
<span id="t35_172" class="t s4_172">else </span>
<span id="t36_172" class="t s4_172">if Config </span>
<span id="t37_172" class="t se_172">AR </span>
<span id="t38_172" class="t sf_172">≥ </span><span id="t39_172" class="t s4_172">2 SignalException(ReservedInstruction) /* Release 6 traps */ </span>
<span id="t3a_172" class="t s4_172">endif </span>
<span id="t3b_172" class="t s4_172">temp </span><span id="t3c_172" class="t s7_172"> </span><span id="t3d_172" class="t s4_172">UNPREDICTABLE </span>
<span id="t3e_172" class="t s4_172">endif </span>
<span id="t3f_172" class="t sg_172">31 </span><span id="t3g_172" class="t sg_172">26 </span><span id="t3h_172" class="t sg_172">25 </span><span id="t3i_172" class="t sg_172">21 </span><span id="t3j_172" class="t sg_172">20 </span><span id="t3k_172" class="t sg_172">16 </span><span id="t3l_172" class="t sg_172">15 </span><span id="t3m_172" class="t sg_172">14 </span><span id="t3n_172" class="t sg_172">13 </span><span id="t3o_172" class="t sg_172">6 </span><span id="t3p_172" class="t sg_172">5 </span><span id="t3q_172" class="t sg_172">0 </span>
<span id="t3r_172" class="t sh_172">POOL32F </span>
<span id="t3s_172" class="t sh_172">010101 </span>
<span id="t3t_172" class="t sh_172">rt </span><span id="t3u_172" class="t sh_172">fs </span><span id="t3v_172" class="t sh_172">00 </span>
<span id="t3w_172" class="t sh_172">CFC1 </span>
<span id="t3x_172" class="t sh_172">01000000 </span>
<span id="t3y_172" class="t sh_172">POOL32FXf </span>
<span id="t3z_172" class="t sh_172">111011 </span>
<span id="t40_172" class="t sg_172">6 </span><span id="t41_172" class="t sg_172">5 </span><span id="t42_172" class="t sg_172">5 </span><span id="t43_172" class="t sg_172">2 </span>
<span id="t44_172" class="t sg_172">8 </span>
<span id="t45_172" class="t sg_172">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
