---
title: Cortex-M4内部关键信号
date: 2024-04-11 19:27:08
categories:
- Cortex-M4
tags:
- 中断信号
- debug信号
- trace信号
- TBD
---



# CPU内部状态信号

## PC

`rf_pc_ex`

{% asset_img image-20240411203730596.png %}



## 通用寄存器

{% asset_img image-20240411203931848.png %}



# debug信号

{% asset_img image-20240411200553804.png %}

## cpu halt

{% asset_img image-20240411200735486.png %}

### DHCSR: C_DEBUGEN

C_DEBUGEN信号只能由debugger写

{% asset_img image-20240411200841675.png %}

### DHCSR: C_HALT

C_DEBUGEN信号使能之后，配置C_HALT,CPU进入debug状态

{% asset_img image-20240411201008580.png %}

{% asset_img image-20240411201048263.png %}

### DHCSR: S_HALT

{% asset_img image-20240411201118756.png %}

{% asset_img image-20240411202225743.png %}



## 复位捕获

{% asset_img image-20240411201617888.png %}

{% asset_img image-20240411201718635.png %}



### DEMCR: VC_CORERESET

{% asset_img image-20240411201916512.png %}

{% asset_img image-20240411203450200.png %}

{% asset_img image-20240730212724097.png %}

{% asset_img image-20240730212759280.png %}



# trace信号







# 中断信号



>   //----------------------------------------------------------------------------
>   // Parameters
>   //----------------------------------------------------------------------------
>   parameter MPU_PRESENT     = 0;  // MPU present if 1
>   parameter NUM_IRQ         = 16; // Number of interrupts. Between 1 and 240
>   parameter LVL_WIDTH       = 3;  // Interrupt priority width. Between 3 and 8
>   parameter TRACE_LVL       = 1;  // Trace support level. Between 0 and 3
>   parameter DEBUG_LVL       = 3;  // Debug support level. Between 0 and 3
>   parameter CLKGATE_PRESENT = 0;  // Architectural clock gating present if 1
>   parameter RESET_ALL_REGS  = 0;  // Reset all registers if 1
>   parameter WIC_PRESENT     = 0;  // WIC present if 1
>   parameter WIC_LINES       = 3;  // Number of WIC lines. Between 3 and 243
>   parameter BB_PRESENT      = 1;  // Bit banding present if 1
>   parameter CONST_AHB_CTRL  = 0;  // Constant AHB control info if 1
>   parameter FPU_PRESENT     = 0;  // FPU present if 1

`首先需要注意看NUM_IRQ参数`

## 外部中断使能

`irq_en`

{% asset_img image-20240411193741518.png %}



## 外部中断

`ext_irq_i`

{% asset_img image-20240411193833231.png %}



## hardfault

`int_fault`

{% asset_img image-20240411204209957.png %}



---

参考博客：

