#define CACH_PI         0x0     /* specifies primary inst. cache */
#define CACH_PD         0x1     /* primary data cache */
#define CACH_SI         0x2     /* secondary instruction cache */
#define CACH_SD         0x3     /* secondary data cache */

