Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep  4 02:11:40 2024
| Host         : DESKTOP-339EFSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_timing_summary_routed.rpt -pb VGA_timing_summary_routed.pb -rpx VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (107)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: pixelClock_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: renderClock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (107)
--------------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  113          inf        0.000                      0                  113           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GREEN_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.004ns  (logic 4.148ns (69.088%)  route 1.856ns (30.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  GREEN_reg[0]/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 r  GREEN_reg[0]/Q
                         net (fo=1, routed)           1.856     2.483    BLUE_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     6.004 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.004    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RED_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 4.151ns (70.618%)  route 1.727ns (29.382%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  RED_reg[2]_lopt_replica/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.627     0.627 r  RED_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.727     2.354    RED_reg[2]_lopt_replica_1
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.878 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.878    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VERT_SYNC_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            VERT_SYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.806ns  (logic 4.130ns (71.137%)  route 1.676ns (28.863%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE                         0.000     0.000 r  VERT_SYNC_reg_lopt_replica/C
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.627     0.627 r  VERT_SYNC_reg_lopt_replica/Q
                         net (fo=1, routed)           1.676     2.303    VERT_SYNC_reg_lopt_replica_1
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.806 r  VERT_SYNC_OBUF_inst/O
                         net (fo=0)                   0.000     5.806    VERT_SYNC
    R19                                                               r  VERT_SYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HORIZ_SYNC_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            HORIZ_SYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.124ns (71.106%)  route 1.676ns (28.894%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE                         0.000     0.000 r  HORIZ_SYNC_reg_lopt_replica/C
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.627     0.627 r  HORIZ_SYNC_reg_lopt_replica/Q
                         net (fo=1, routed)           1.676     2.303    HORIZ_SYNC_reg_lopt_replica_1
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.799 r  HORIZ_SYNC_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    HORIZ_SYNC
    P19                                                               r  HORIZ_SYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GREEN_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 4.122ns (71.126%)  route 1.673ns (28.874%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE                         0.000     0.000 r  GREEN_reg[0]_lopt_replica/C
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.627     0.627 r  GREEN_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.673     2.300    GREEN_reg[0]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.796 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.796    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rectX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 1.614ns (28.241%)  route 4.101ns (71.759%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  rectX_reg[5]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rectX_reg[5]/Q
                         net (fo=13, routed)          1.043     1.499    sel0__0[6]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.623 r  GREEN[0]_i_32/O
                         net (fo=4, routed)           0.807     2.430    GREEN[0]_i_32_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.124     2.554 r  GREEN[0]_i_15/O
                         net (fo=1, routed)           0.000     2.554    GREEN[0]_i_15_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.011 f  GREEN_reg[0]_i_6/CO[1]
                         net (fo=1, routed)           0.799     3.810    RED30_in
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.329     4.139 f  GREEN[0]_i_2/O
                         net (fo=4, routed)           0.666     4.806    RED1
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.124     4.930 r  GREEN[0]_i_1/O
                         net (fo=2, routed)           0.786     5.715    GREEN[0]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  GREEN_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rectX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN_reg[0]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.715ns  (logic 1.614ns (28.241%)  route 4.101ns (71.759%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  rectX_reg[5]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rectX_reg[5]/Q
                         net (fo=13, routed)          1.043     1.499    sel0__0[6]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.623 r  GREEN[0]_i_32/O
                         net (fo=4, routed)           0.807     2.430    GREEN[0]_i_32_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.124     2.554 r  GREEN[0]_i_15/O
                         net (fo=1, routed)           0.000     2.554    GREEN[0]_i_15_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.011 f  GREEN_reg[0]_i_6/CO[1]
                         net (fo=1, routed)           0.799     3.810    RED30_in
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.329     4.139 f  GREEN[0]_i_2/O
                         net (fo=4, routed)           0.666     4.806    RED1
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.124     4.930 r  GREEN[0]_i_1/O
                         net (fo=2, routed)           0.786     5.715    GREEN[0]_i_1_n_0
    SLICE_X0Y30          FDRE                                         r  GREEN_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RED_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 4.129ns (72.926%)  route 1.533ns (27.074%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  RED_reg[2]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.627     0.627 r  RED_reg[2]/Q
                         net (fo=1, routed)           1.533     2.160    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.663 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.663    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rectX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.467ns  (logic 1.614ns (29.522%)  route 3.853ns (70.478%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  rectX_reg[5]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rectX_reg[5]/Q
                         net (fo=13, routed)          1.043     1.499    sel0__0[6]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.623 r  GREEN[0]_i_32/O
                         net (fo=4, routed)           0.807     2.430    GREEN[0]_i_32_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.124     2.554 r  GREEN[0]_i_15/O
                         net (fo=1, routed)           0.000     2.554    GREEN[0]_i_15_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.011 r  GREEN_reg[0]_i_6/CO[1]
                         net (fo=1, routed)           0.799     3.810    RED30_in
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.329     4.139 r  GREEN[0]_i_2/O
                         net (fo=4, routed)           0.819     4.958    RED1
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  RED[2]_i_1/O
                         net (fo=2, routed)           0.385     5.467    RED[2]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rectX_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.082ns  (logic 1.614ns (31.757%)  route 3.468ns (68.243%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE                         0.000     0.000 r  rectX_reg[5]/C
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rectX_reg[5]/Q
                         net (fo=13, routed)          1.043     1.499    sel0__0[6]
    SLICE_X3Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.623 r  GREEN[0]_i_32/O
                         net (fo=4, routed)           0.807     2.430    GREEN[0]_i_32_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I3_O)        0.124     2.554 r  GREEN[0]_i_15/O
                         net (fo=1, routed)           0.000     2.554    GREEN[0]_i_15_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.011 r  GREEN_reg[0]_i_6/CO[1]
                         net (fo=1, routed)           0.799     3.810    RED30_in
    SLICE_X0Y30          LUT6 (Prop_lut6_I3_O)        0.329     4.139 r  GREEN[0]_i_2/O
                         net (fo=4, routed)           0.819     4.958    RED1
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  RED[2]_i_1/O
                         net (fo=2, routed)           0.000     5.082    RED[2]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  RED_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yCount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.239ns (73.502%)  route 0.086ns (26.498%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  yCount_reg[6]/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  yCount_reg[6]/Q
                         net (fo=9, routed)           0.086     0.280    yCount_reg_n_0_[6]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.045     0.325 r  yCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    yCount[8]_i_1_n_0
    SLICE_X1Y29          FDRE                                         r  yCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixelClock_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  divider_reg[1]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider_reg[1]/Q
                         net (fo=2, routed)           0.163     0.327    divider[1]
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.043     0.370 r  pixelClock_i_1/O
                         net (fo=1, routed)           0.000     0.370    pixelClock_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  pixelClock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  divider_reg[1]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider_reg[1]/Q
                         net (fo=2, routed)           0.163     0.327    divider[1]
    SLICE_X2Y31          LUT2 (Prop_lut2_I1_O)        0.045     0.372 r  divider[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    p_0_in[1]
    SLICE_X2Y31          FDRE                                         r  divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            xCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.239ns (62.705%)  route 0.142ns (37.295%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  xCount_reg[6]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  xCount_reg[6]/Q
                         net (fo=10, routed)          0.142     0.336    xCount[6]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  xCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.381    p_1_in[9]
    SLICE_X2Y28          FDRE                                         r  xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            yCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.239ns (62.678%)  route 0.142ns (37.322%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE                         0.000     0.000 r  yCount_reg[0]/C
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  yCount_reg[0]/Q
                         net (fo=12, routed)          0.142     0.336    yCount_reg_n_0_[0]
    SLICE_X0Y29          LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  yCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    yCount[5]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  yCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderDivider_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            renderDivider_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  renderDivider_reg[10]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  renderDivider_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    renderDivider_reg[10]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  renderDivider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    renderDivider_reg[8]_i_1_n_5
    SLICE_X4Y32          FDRE                                         r  renderDivider_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderDivider_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            renderDivider_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  renderDivider_reg[14]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  renderDivider_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    renderDivider_reg[14]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  renderDivider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    renderDivider_reg[12]_i_1_n_5
    SLICE_X4Y33          FDRE                                         r  renderDivider_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderDivider_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            renderDivider_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE                         0.000     0.000 r  renderDivider_reg[6]/C
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  renderDivider_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    renderDivider_reg[6]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  renderDivider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    renderDivider_reg[4]_i_1_n_5
    SLICE_X4Y31          FDRE                                         r  renderDivider_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderDivider_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            renderDivider_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  renderDivider_reg[18]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  renderDivider_reg[18]/Q
                         net (fo=2, routed)           0.134     0.275    renderDivider_reg[18]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  renderDivider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    renderDivider_reg[16]_i_1_n_5
    SLICE_X4Y34          FDRE                                         r  renderDivider_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderDivider_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            renderDivider_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE                         0.000     0.000 r  renderDivider_reg[2]/C
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  renderDivider_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    renderDivider_reg[2]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  renderDivider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    renderDivider_reg[0]_i_1_n_5
    SLICE_X4Y30          FDRE                                         r  renderDivider_reg[2]/D
  -------------------------------------------------------------------    -------------------





