<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\fpfir\OneDrive\Documentos\GitHub\LCD_Demo_tang_nano_1k\Demo2_moving_square\impl\gwsynthesis\vga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\fpfir\OneDrive\Documentos\GitHub\LCD_Demo_tang_nano_1k\Demo2_moving_square\src\lcd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Mar 29 18:38:47 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>264</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>144</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XTAL_IN</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>XTAL_IN_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.005</td>
<td>199.800
<td>0.000</td>
<td>2.503</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.020</td>
<td>49.950
<td>0.000</td>
<td>10.010</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.015</td>
<td>66.600
<td>0.000</td>
<td>7.508</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL_IN</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>49.950(MHz)</td>
<td>81.322(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL_IN!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.723</td>
<td>lcd_inst/y_1_s0/Q</td>
<td>lcd_inst/LCD_G_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>11.857</td>
</tr>
<tr>
<td>2</td>
<td>9.976</td>
<td>lcd_inst/horizontal_0_s0/Q</td>
<td>lcd_inst/LCD_R_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>9.604</td>
</tr>
<tr>
<td>3</td>
<td>11.228</td>
<td>lcd_inst/horizontal_0_s0/Q</td>
<td>lcd_inst/LCD_G_5_s0/SET</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>8.744</td>
</tr>
<tr>
<td>4</td>
<td>11.311</td>
<td>lcd_inst/x_2_s0/Q</td>
<td>lcd_inst/vx_1_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>8.662</td>
</tr>
<tr>
<td>5</td>
<td>11.466</td>
<td>lcd_inst/i_1_s0/Q</td>
<td>lcd_inst/i_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>8.114</td>
</tr>
<tr>
<td>6</td>
<td>11.466</td>
<td>lcd_inst/i_1_s0/Q</td>
<td>lcd_inst/i_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>8.114</td>
</tr>
<tr>
<td>7</td>
<td>11.996</td>
<td>lcd_inst/i_1_s0/Q</td>
<td>lcd_inst/i_15_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>7.584</td>
</tr>
<tr>
<td>8</td>
<td>11.996</td>
<td>lcd_inst/i_1_s0/Q</td>
<td>lcd_inst/delay_flag_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>7.584</td>
</tr>
<tr>
<td>9</td>
<td>12.464</td>
<td>lcd_inst/vertical_2_s0/Q</td>
<td>lcd_inst/active_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>7.116</td>
</tr>
<tr>
<td>10</td>
<td>12.468</td>
<td>lcd_inst/vertical_3_s0/Q</td>
<td>lcd_inst/vertical_8_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>7.112</td>
</tr>
<tr>
<td>11</td>
<td>12.468</td>
<td>lcd_inst/vertical_3_s0/Q</td>
<td>lcd_inst/vertical_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>7.112</td>
</tr>
<tr>
<td>12</td>
<td>12.554</td>
<td>lcd_inst/y_1_s0/Q</td>
<td>lcd_inst/vy_1_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>7.418</td>
</tr>
<tr>
<td>13</td>
<td>12.557</td>
<td>lcd_inst/horizontal_0_s0/Q</td>
<td>lcd_inst/horizontal_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>7.023</td>
</tr>
<tr>
<td>14</td>
<td>12.955</td>
<td>lcd_inst/vertical_3_s0/Q</td>
<td>lcd_inst/LCD_VSYNC_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>6.625</td>
</tr>
<tr>
<td>15</td>
<td>13.151</td>
<td>lcd_inst/i_1_s0/Q</td>
<td>lcd_inst/i_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>6.429</td>
</tr>
<tr>
<td>16</td>
<td>13.151</td>
<td>lcd_inst/i_1_s0/Q</td>
<td>lcd_inst/i_11_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>6.429</td>
</tr>
<tr>
<td>17</td>
<td>13.151</td>
<td>lcd_inst/i_1_s0/Q</td>
<td>lcd_inst/i_12_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>6.429</td>
</tr>
<tr>
<td>18</td>
<td>13.670</td>
<td>lcd_inst/horizontal_7_s0/Q</td>
<td>lcd_inst/vertical_0_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>5.910</td>
</tr>
<tr>
<td>19</td>
<td>13.670</td>
<td>lcd_inst/horizontal_7_s0/Q</td>
<td>lcd_inst/vertical_1_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>5.910</td>
</tr>
<tr>
<td>20</td>
<td>14.009</td>
<td>lcd_inst/horizontal_5_s0/Q</td>
<td>lcd_inst/LCD_HSYNC_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>5.571</td>
</tr>
<tr>
<td>21</td>
<td>14.117</td>
<td>lcd_inst/x_2_s0/Q</td>
<td>lcd_inst/x_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>5.463</td>
</tr>
<tr>
<td>22</td>
<td>14.139</td>
<td>lcd_inst/horizontal_7_s0/Q</td>
<td>lcd_inst/vertical_9_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>5.833</td>
</tr>
<tr>
<td>23</td>
<td>14.208</td>
<td>lcd_inst/horizontal_7_s0/Q</td>
<td>lcd_inst/horizontal_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>5.372</td>
</tr>
<tr>
<td>24</td>
<td>14.212</td>
<td>lcd_inst/horizontal_0_s0/Q</td>
<td>lcd_inst/horizontal_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>5.368</td>
</tr>
<tr>
<td>25</td>
<td>14.222</td>
<td>lcd_inst/horizontal_7_s0/Q</td>
<td>lcd_inst/vertical_4_s0/CE</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>20.020</td>
<td>0.000</td>
<td>5.750</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.778</td>
<td>lcd_inst/i_3_s0/Q</td>
<td>lcd_inst/i_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>2</td>
<td>0.778</td>
<td>lcd_inst/i_5_s0/Q</td>
<td>lcd_inst/i_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>3</td>
<td>0.778</td>
<td>lcd_inst/i_6_s0/Q</td>
<td>lcd_inst/i_6_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>4</td>
<td>0.778</td>
<td>lcd_inst/i_9_s0/Q</td>
<td>lcd_inst/i_9_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>5</td>
<td>0.778</td>
<td>lcd_inst/i_13_s0/Q</td>
<td>lcd_inst/i_13_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>6</td>
<td>0.780</td>
<td>lcd_inst/i_1_s0/Q</td>
<td>lcd_inst/i_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>7</td>
<td>0.780</td>
<td>lcd_inst/i_8_s0/Q</td>
<td>lcd_inst/i_8_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>8</td>
<td>0.780</td>
<td>lcd_inst/vy_1_s0/Q</td>
<td>lcd_inst/vy_1_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>9</td>
<td>0.781</td>
<td>lcd_inst/horizontal_10_s0/Q</td>
<td>lcd_inst/horizontal_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.781</td>
</tr>
<tr>
<td>10</td>
<td>0.781</td>
<td>lcd_inst/horizontal_2_s0/Q</td>
<td>lcd_inst/horizontal_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.781</td>
</tr>
<tr>
<td>11</td>
<td>0.782</td>
<td>lcd_inst/vertical_0_s1/Q</td>
<td>lcd_inst/vertical_0_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.782</td>
</tr>
<tr>
<td>12</td>
<td>0.782</td>
<td>lcd_inst/vertical_4_s0/Q</td>
<td>lcd_inst/vertical_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.782</td>
</tr>
<tr>
<td>13</td>
<td>0.782</td>
<td>lcd_inst/horizontal_3_s0/Q</td>
<td>lcd_inst/horizontal_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.782</td>
</tr>
<tr>
<td>14</td>
<td>0.784</td>
<td>lcd_inst/vertical_8_s1/Q</td>
<td>lcd_inst/vertical_8_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.784</td>
</tr>
<tr>
<td>15</td>
<td>0.784</td>
<td>lcd_inst/vertical_3_s0/Q</td>
<td>lcd_inst/vertical_3_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.784</td>
</tr>
<tr>
<td>16</td>
<td>0.784</td>
<td>lcd_inst/vertical_7_s0/Q</td>
<td>lcd_inst/vertical_7_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.784</td>
</tr>
<tr>
<td>17</td>
<td>0.784</td>
<td>lcd_inst/horizontal_5_s0/Q</td>
<td>lcd_inst/horizontal_5_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.784</td>
</tr>
<tr>
<td>18</td>
<td>0.981</td>
<td>lcd_inst/i_10_s0/Q</td>
<td>lcd_inst/i_10_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.981</td>
</tr>
<tr>
<td>19</td>
<td>0.982</td>
<td>lcd_inst/i_2_s0/Q</td>
<td>lcd_inst/i_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.982</td>
</tr>
<tr>
<td>20</td>
<td>0.982</td>
<td>lcd_inst/vertical_2_s0/Q</td>
<td>lcd_inst/vertical_2_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.982</td>
</tr>
<tr>
<td>21</td>
<td>0.983</td>
<td>lcd_inst/horizontal_0_s0/Q</td>
<td>lcd_inst/horizontal_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.983</td>
</tr>
<tr>
<td>22</td>
<td>0.987</td>
<td>lcd_inst/x_0_s0/Q</td>
<td>lcd_inst/x_0_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.987</td>
</tr>
<tr>
<td>23</td>
<td>1.034</td>
<td>lcd_inst/i_13_s0/Q</td>
<td>lcd_inst/i_14_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.034</td>
</tr>
<tr>
<td>24</td>
<td>1.044</td>
<td>lcd_inst/vertical_0_s1/Q</td>
<td>lcd_inst/vertical_1_s1/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.044</td>
</tr>
<tr>
<td>25</td>
<td>1.044</td>
<td>lcd_inst/horizontal_3_s0/Q</td>
<td>lcd_inst/horizontal_4_s0/D</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.044</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/vertical_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/x_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/vertical_8_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/x_9_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/x_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/y_8_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.549</td>
<td>9.924</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>lcd_inst/y_5_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_G_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>lcd_inst/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/y_1_s0/Q</td>
</tr>
<tr>
<td>4.063</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>lcd_inst/n179_s93/I0</td>
</tr>
<tr>
<td>5.230</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n179_s93/F</td>
</tr>
<tr>
<td>5.695</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td>lcd_inst/n179_s64/I1</td>
</tr>
<tr>
<td>6.904</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n179_s64/F</td>
</tr>
<tr>
<td>8.321</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>lcd_inst/n179_s30/I3</td>
</tr>
<tr>
<td>9.010</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n179_s30/F</td>
</tr>
<tr>
<td>10.082</td>
<td>1.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>lcd_inst/n179_s10/I0</td>
</tr>
<tr>
<td>11.249</td>
<td>1.167</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n179_s10/F</td>
</tr>
<tr>
<td>11.710</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td>lcd_inst/n179_s3/I0</td>
</tr>
<tr>
<td>12.839</td>
<td>1.129</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n179_s3/F</td>
</tr>
<tr>
<td>13.299</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>lcd_inst/n179_s1/I1</td>
</tr>
<tr>
<td>14.508</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n179_s1/F</td>
</tr>
<tr>
<td>14.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_G_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>lcd_inst/LCD_G_5_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>lcd_inst/LCD_G_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.569, 55.405%; route: 4.783, 40.343%; tC2Q: 0.504, 4.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_inst/horizontal_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_0_s0/Q</td>
</tr>
<tr>
<td>3.548</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>lcd_inst/n47_s3/I0</td>
</tr>
<tr>
<td>4.684</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n47_s3/F</td>
</tr>
<tr>
<td>4.696</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>lcd_inst/n25_s8/I3</td>
</tr>
<tr>
<td>5.578</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s8/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>lcd_inst/n41_s3/I3</td>
</tr>
<tr>
<td>6.927</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n41_s3/F</td>
</tr>
<tr>
<td>7.392</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_inst/n207_s2/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n207_s2/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>lcd_inst/n207_s0/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n207_s0/F</td>
</tr>
<tr>
<td>12.256</td>
<td>2.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/LCD_R_4_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>lcd_inst/LCD_R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.723, 49.181%; route: 4.377, 45.569%; tC2Q: 0.504, 5.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_G_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_inst/horizontal_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_0_s0/Q</td>
</tr>
<tr>
<td>3.548</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>lcd_inst/n47_s3/I0</td>
</tr>
<tr>
<td>4.684</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n47_s3/F</td>
</tr>
<tr>
<td>4.696</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>lcd_inst/n25_s8/I3</td>
</tr>
<tr>
<td>5.578</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s8/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>lcd_inst/n41_s3/I3</td>
</tr>
<tr>
<td>6.927</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n41_s3/F</td>
</tr>
<tr>
<td>7.392</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_inst/n207_s2/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n207_s2/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>lcd_inst/n207_s0/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n207_s0/F</td>
</tr>
<tr>
<td>11.396</td>
<td>1.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_G_5_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>lcd_inst/LCD_G_5_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>lcd_inst/LCD_G_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.722, 54.006%; route: 3.518, 40.228%; tC2Q: 0.504, 5.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vx_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>lcd_inst/x_2_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C17[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_s0/Q</td>
</tr>
<tr>
<td>4.429</td>
<td>1.273</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[0][B]</td>
<td>lcd_inst/n252_s/I0</td>
</tr>
<tr>
<td>5.578</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n252_s/COUT</td>
</tr>
<tr>
<td>5.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[1][A]</td>
<td>lcd_inst/n251_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n251_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[1][B]</td>
<td>lcd_inst/n250_s/CIN</td>
</tr>
<tr>
<td>5.704</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n250_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[2][A]</td>
<td>lcd_inst/n249_s/CIN</td>
</tr>
<tr>
<td>5.766</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n249_s/COUT</td>
</tr>
<tr>
<td>5.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[2][B]</td>
<td>lcd_inst/n248_s/CIN</td>
</tr>
<tr>
<td>5.829</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n248_s/COUT</td>
</tr>
<tr>
<td>5.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][A]</td>
<td>lcd_inst/n247_s/CIN</td>
</tr>
<tr>
<td>5.892</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n247_s/COUT</td>
</tr>
<tr>
<td>5.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>lcd_inst/n246_s/CIN</td>
</tr>
<tr>
<td>5.955</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n246_s/COUT</td>
</tr>
<tr>
<td>5.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td>lcd_inst/n245_s/CIN</td>
</tr>
<tr>
<td>6.574</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n245_s/SUM</td>
</tr>
<tr>
<td>7.113</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>lcd_inst/n505_s5/I2</td>
</tr>
<tr>
<td>8.017</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n505_s5/F</td>
</tr>
<tr>
<td>8.920</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>lcd_inst/n505_s1/I3</td>
</tr>
<tr>
<td>10.055</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n505_s1/F</td>
</tr>
<tr>
<td>10.061</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>lcd_inst/n505_s0/I0</td>
</tr>
<tr>
<td>10.943</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n505_s0/F</td>
</tr>
<tr>
<td>11.313</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/vx_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>lcd_inst/vx_1_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>lcd_inst/vx_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 58.494%; route: 3.091, 35.686%; tC2Q: 0.504, 5.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>lcd_inst/n397_s4/I1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n397_s4/F</td>
</tr>
<tr>
<td>5.400</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][A]</td>
<td>lcd_inst/n394_s4/I3</td>
</tr>
<tr>
<td>6.282</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n394_s4/F</td>
</tr>
<tr>
<td>6.751</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>lcd_inst/n391_s4/I3</td>
</tr>
<tr>
<td>7.918</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s4/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>lcd_inst/n403_s1/I3</td>
</tr>
<tr>
<td>9.081</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n403_s1/F</td>
</tr>
<tr>
<td>9.631</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd_inst/n388_s3/I1</td>
</tr>
<tr>
<td>10.766</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n388_s3/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd_inst/i_13_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd_inst/i_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.755, 58.603%; route: 2.855, 35.184%; tC2Q: 0.504, 6.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>lcd_inst/n397_s4/I1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n397_s4/F</td>
</tr>
<tr>
<td>5.400</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][A]</td>
<td>lcd_inst/n394_s4/I3</td>
</tr>
<tr>
<td>6.282</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n394_s4/F</td>
</tr>
<tr>
<td>6.751</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>lcd_inst/n391_s4/I3</td>
</tr>
<tr>
<td>7.918</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s4/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>lcd_inst/n403_s1/I3</td>
</tr>
<tr>
<td>9.081</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n403_s1/F</td>
</tr>
<tr>
<td>9.631</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>lcd_inst/n387_s3/I1</td>
</tr>
<tr>
<td>10.766</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n387_s3/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/i_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>lcd_inst/i_14_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>lcd_inst/i_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.755, 58.603%; route: 2.855, 35.184%; tC2Q: 0.504, 6.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>lcd_inst/n397_s4/I1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n397_s4/F</td>
</tr>
<tr>
<td>5.400</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][A]</td>
<td>lcd_inst/n394_s4/I3</td>
</tr>
<tr>
<td>6.282</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n394_s4/F</td>
</tr>
<tr>
<td>6.751</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>lcd_inst/n391_s4/I3</td>
</tr>
<tr>
<td>7.918</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s4/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>lcd_inst/n403_s1/I3</td>
</tr>
<tr>
<td>9.080</td>
<td>0.688</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n403_s1/F</td>
</tr>
<tr>
<td>9.547</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>lcd_inst/n386_s2/I2</td>
</tr>
<tr>
<td>10.236</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n386_s2/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/i_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>lcd_inst/i_15_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C14[1][B]</td>
<td>lcd_inst/i_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.308, 56.799%; route: 2.772, 36.553%; tC2Q: 0.504, 6.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/delay_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>lcd_inst/n397_s4/I1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n397_s4/F</td>
</tr>
<tr>
<td>5.400</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][A]</td>
<td>lcd_inst/n394_s4/I3</td>
</tr>
<tr>
<td>6.282</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n394_s4/F</td>
</tr>
<tr>
<td>6.751</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>lcd_inst/n391_s4/I3</td>
</tr>
<tr>
<td>7.918</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s4/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][B]</td>
<td>lcd_inst/n403_s1/I3</td>
</tr>
<tr>
<td>9.080</td>
<td>0.688</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n403_s1/F</td>
</tr>
<tr>
<td>9.547</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td>lcd_inst/n403_s0/I3</td>
</tr>
<tr>
<td>10.236</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n403_s0/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/delay_flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][B]</td>
<td>lcd_inst/delay_flag_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C14[0][B]</td>
<td>lcd_inst/delay_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.308, 56.799%; route: 2.772, 36.553%; tC2Q: 0.504, 6.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/active_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>lcd_inst/vertical_2_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_2_s0/Q</td>
</tr>
<tr>
<td>4.090</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>lcd_inst/n17_s4/I2</td>
</tr>
<tr>
<td>5.299</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n17_s4/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>lcd_inst/n17_s3/I0</td>
</tr>
<tr>
<td>6.533</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n17_s3/F</td>
</tr>
<tr>
<td>6.539</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_inst/n17_s2/I1</td>
</tr>
<tr>
<td>7.748</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n17_s2/F</td>
</tr>
<tr>
<td>8.633</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>lcd_inst/n17_s1/I0</td>
</tr>
<tr>
<td>9.768</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n17_s1/F</td>
</tr>
<tr>
<td>9.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/active_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>lcd_inst/active_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>lcd_inst/active_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.242, 59.604%; route: 2.371, 33.311%; tC2Q: 0.504, 7.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/vertical_3_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_3_s0/Q</td>
</tr>
<tr>
<td>4.072</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>lcd_inst/n75_s5/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n75_s5/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n74_s3/I1</td>
</tr>
<tr>
<td>7.013</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n74_s3/F</td>
</tr>
<tr>
<td>7.928</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>lcd_inst/n71_s3/I3</td>
</tr>
<tr>
<td>8.616</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n71_s3/F</td>
</tr>
<tr>
<td>8.628</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n71_s5/I1</td>
</tr>
<tr>
<td>9.764</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n71_s5/F</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/vertical_8_s1/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/vertical_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.863, 54.319%; route: 2.745, 38.593%; tC2Q: 0.504, 7.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/vertical_3_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_3_s0/Q</td>
</tr>
<tr>
<td>4.072</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>lcd_inst/n75_s5/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n75_s5/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>lcd_inst/n74_s3/I1</td>
</tr>
<tr>
<td>7.013</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C12[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n74_s3/F</td>
</tr>
<tr>
<td>7.928</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>lcd_inst/n71_s3/I3</td>
</tr>
<tr>
<td>8.616</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n71_s3/F</td>
</tr>
<tr>
<td>8.628</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/n70_s2/I1</td>
</tr>
<tr>
<td>9.764</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n70_s2/F</td>
</tr>
<tr>
<td>9.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/vertical_9_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/vertical_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.863, 54.319%; route: 2.745, 38.593%; tC2Q: 0.504, 7.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vy_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>lcd_inst/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/y_1_s0/Q</td>
</tr>
<tr>
<td>4.065</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>lcd_inst/n266_s/I0</td>
</tr>
<tr>
<td>5.214</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n266_s/COUT</td>
</tr>
<tr>
<td>5.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>lcd_inst/n265_s/CIN</td>
</tr>
<tr>
<td>5.277</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n265_s/COUT</td>
</tr>
<tr>
<td>5.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[1][B]</td>
<td>lcd_inst/n264_s/CIN</td>
</tr>
<tr>
<td>5.340</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n264_s/COUT</td>
</tr>
<tr>
<td>5.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][A]</td>
<td>lcd_inst/n263_s/CIN</td>
</tr>
<tr>
<td>5.403</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n263_s/COUT</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[2][B]</td>
<td>lcd_inst/n262_s/CIN</td>
</tr>
<tr>
<td>5.465</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n262_s/COUT</td>
</tr>
<tr>
<td>5.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td>lcd_inst/n261_s/CIN</td>
</tr>
<tr>
<td>5.528</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n261_s/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td>lcd_inst/n260_s/CIN</td>
</tr>
<tr>
<td>6.147</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n260_s/SUM</td>
</tr>
<tr>
<td>6.159</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][A]</td>
<td>lcd_inst/n507_s2/I0</td>
</tr>
<tr>
<td>7.368</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n507_s2/F</td>
</tr>
<tr>
<td>7.907</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>lcd_inst/n507_s1/I2</td>
</tr>
<tr>
<td>8.811</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n507_s1/F</td>
</tr>
<tr>
<td>8.817</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>lcd_inst/n507_s0/I3</td>
</tr>
<tr>
<td>9.700</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n507_s0/F</td>
</tr>
<tr>
<td>10.070</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vy_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_inst/vy_1_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_inst/vy_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 68.449%; route: 1.836, 24.754%; tC2Q: 0.504, 6.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_inst/horizontal_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_0_s0/Q</td>
</tr>
<tr>
<td>3.548</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>lcd_inst/n47_s3/I0</td>
</tr>
<tr>
<td>4.684</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n47_s3/F</td>
</tr>
<tr>
<td>4.696</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>lcd_inst/n25_s8/I3</td>
</tr>
<tr>
<td>5.578</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s8/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>lcd_inst/n41_s3/I3</td>
</tr>
<tr>
<td>6.927</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n41_s3/F</td>
</tr>
<tr>
<td>7.392</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_inst/n207_s2/I2</td>
</tr>
<tr>
<td>8.528</td>
<td>1.135</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n207_s2/F</td>
</tr>
<tr>
<td>8.540</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_inst/n39_s3/I3</td>
</tr>
<tr>
<td>9.675</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n39_s3/F</td>
</tr>
<tr>
<td>9.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_inst/horizontal_10_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_inst/horizontal_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.170, 73.613%; route: 1.349, 19.208%; tC2Q: 0.504, 7.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_VSYNC_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/vertical_3_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_3_s0/Q</td>
</tr>
<tr>
<td>4.072</td>
<td>0.916</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>lcd_inst/n115_s4/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n115_s4/F</td>
</tr>
<tr>
<td>5.213</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>lcd_inst/n115_s3/I0</td>
</tr>
<tr>
<td>6.422</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n115_s3/F</td>
</tr>
<tr>
<td>6.961</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>lcd_inst/n115_s1/I1</td>
</tr>
<tr>
<td>7.865</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n115_s1/F</td>
</tr>
<tr>
<td>9.276</td>
<td>1.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR5[B]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_VSYNC_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[B]</td>
<td>lcd_inst/LCD_VSYNC_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[B]</td>
<td>lcd_inst/LCD_VSYNC_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.248, 49.032%; route: 2.872, 43.358%; tC2Q: 0.504, 7.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>lcd_inst/n397_s4/I1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n397_s4/F</td>
</tr>
<tr>
<td>5.400</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][A]</td>
<td>lcd_inst/n394_s4/I3</td>
</tr>
<tr>
<td>6.282</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n394_s4/F</td>
</tr>
<tr>
<td>6.751</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>lcd_inst/n391_s4/I3</td>
</tr>
<tr>
<td>7.918</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s4/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>lcd_inst/n391_s3/I1</td>
</tr>
<tr>
<td>9.081</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s3/F</td>
</tr>
<tr>
<td>9.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>lcd_inst/i_10_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>lcd_inst/i_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.620, 56.307%; route: 2.305, 35.851%; tC2Q: 0.504, 7.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>lcd_inst/n397_s4/I1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n397_s4/F</td>
</tr>
<tr>
<td>5.400</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][A]</td>
<td>lcd_inst/n394_s4/I3</td>
</tr>
<tr>
<td>6.282</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n394_s4/F</td>
</tr>
<tr>
<td>6.751</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>lcd_inst/n391_s4/I3</td>
</tr>
<tr>
<td>7.918</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s4/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td>lcd_inst/n390_s3/I1</td>
</tr>
<tr>
<td>9.081</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n390_s3/F</td>
</tr>
<tr>
<td>9.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/i_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][B]</td>
<td>lcd_inst/i_11_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[2][B]</td>
<td>lcd_inst/i_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.620, 56.307%; route: 2.305, 35.851%; tC2Q: 0.504, 7.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/Q</td>
</tr>
<tr>
<td>4.048</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[3][A]</td>
<td>lcd_inst/n397_s4/I1</td>
</tr>
<tr>
<td>4.930</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R2C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n397_s4/F</td>
</tr>
<tr>
<td>5.400</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[3][A]</td>
<td>lcd_inst/n394_s4/I3</td>
</tr>
<tr>
<td>6.282</td>
<td>0.882</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n394_s4/F</td>
</tr>
<tr>
<td>6.751</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>lcd_inst/n391_s4/I3</td>
</tr>
<tr>
<td>7.918</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s4/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>lcd_inst/n389_s3/I2</td>
</tr>
<tr>
<td>9.081</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n389_s3/F</td>
</tr>
<tr>
<td>9.081</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/i_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>lcd_inst/i_12_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[0][B]</td>
<td>lcd_inst/i_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.620, 56.307%; route: 2.305, 35.851%; tC2Q: 0.504, 7.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_7_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>lcd_inst/n25_s10/I0</td>
</tr>
<tr>
<td>4.840</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s10/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>lcd_inst/n25_s9/I2</td>
</tr>
<tr>
<td>5.981</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s9/F</td>
</tr>
<tr>
<td>7.427</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_inst/n79_s5/I1</td>
</tr>
<tr>
<td>8.562</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n79_s5/F</td>
</tr>
<tr>
<td>8.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_inst/vertical_0_s1/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.479, 58.867%; route: 1.927, 32.603%; tC2Q: 0.504, 8.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_7_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>lcd_inst/n25_s10/I0</td>
</tr>
<tr>
<td>4.840</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s10/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>lcd_inst/n25_s9/I2</td>
</tr>
<tr>
<td>5.981</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s9/F</td>
</tr>
<tr>
<td>7.427</td>
<td>1.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>lcd_inst/n78_s4/I1</td>
</tr>
<tr>
<td>8.562</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n78_s4/F</td>
</tr>
<tr>
<td>8.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>lcd_inst/vertical_1_s1/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>lcd_inst/vertical_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.479, 58.867%; route: 1.927, 32.603%; tC2Q: 0.504, 8.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/LCD_HSYNC_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_inst/horizontal_5_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_5_s0/Q</td>
</tr>
<tr>
<td>4.794</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>lcd_inst/n113_s2/I3</td>
</tr>
<tr>
<td>5.929</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n113_s2/F</td>
</tr>
<tr>
<td>5.935</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td>lcd_inst/n113_s1/I1</td>
</tr>
<tr>
<td>6.624</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n113_s1/F</td>
</tr>
<tr>
<td>8.222</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">lcd_inst/LCD_HSYNC_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>lcd_inst/LCD_HSYNC_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>lcd_inst/LCD_HSYNC_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.824, 32.739%; route: 3.243, 58.211%; tC2Q: 0.504, 9.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>lcd_inst/x_2_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C17[2][B]</td>
<td style=" font-weight:bold;">lcd_inst/x_2_s0/Q</td>
</tr>
<tr>
<td>4.429</td>
<td>1.273</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[0][B]</td>
<td>lcd_inst/n252_s/I0</td>
</tr>
<tr>
<td>5.578</td>
<td>1.150</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n252_s/COUT</td>
</tr>
<tr>
<td>5.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[1][A]</td>
<td>lcd_inst/n251_s/CIN</td>
</tr>
<tr>
<td>5.641</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n251_s/COUT</td>
</tr>
<tr>
<td>5.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[1][B]</td>
<td>lcd_inst/n250_s/CIN</td>
</tr>
<tr>
<td>5.704</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n250_s/COUT</td>
</tr>
<tr>
<td>5.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[2][A]</td>
<td>lcd_inst/n249_s/CIN</td>
</tr>
<tr>
<td>5.766</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n249_s/COUT</td>
</tr>
<tr>
<td>5.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C17[2][B]</td>
<td>lcd_inst/n248_s/CIN</td>
</tr>
<tr>
<td>5.829</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n248_s/COUT</td>
</tr>
<tr>
<td>5.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][A]</td>
<td>lcd_inst/n247_s/CIN</td>
</tr>
<tr>
<td>5.892</td>
<td>0.063</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n247_s/COUT</td>
</tr>
<tr>
<td>5.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C18[0][B]</td>
<td>lcd_inst/n246_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C18[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n246_s/SUM</td>
</tr>
<tr>
<td>8.115</td>
<td>1.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>lcd_inst/x_8_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>lcd_inst/x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.082, 38.115%; route: 2.877, 52.656%; tC2Q: 0.504, 9.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_7_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>lcd_inst/n25_s10/I0</td>
</tr>
<tr>
<td>4.840</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s10/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>lcd_inst/n25_s9/I2</td>
</tr>
<tr>
<td>5.974</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s9/F</td>
</tr>
<tr>
<td>6.446</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>lcd_inst/n25_s11/I1</td>
</tr>
<tr>
<td>7.613</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s11/F</td>
</tr>
<tr>
<td>8.484</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/vertical_9_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>lcd_inst/vertical_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.505, 60.084%; route: 1.824, 31.273%; tC2Q: 0.504, 8.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_7_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>lcd_inst/n25_s10/I0</td>
</tr>
<tr>
<td>4.840</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s10/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>lcd_inst/n25_s9/I2</td>
</tr>
<tr>
<td>5.981</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s9/F</td>
</tr>
<tr>
<td>6.889</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_inst/n44_s2/I0</td>
</tr>
<tr>
<td>8.024</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n44_s2/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_inst/horizontal_5_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_inst/horizontal_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.479, 64.762%; route: 1.389, 25.854%; tC2Q: 0.504, 9.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_inst/horizontal_0_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_0_s0/Q</td>
</tr>
<tr>
<td>3.548</td>
<td>0.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][A]</td>
<td>lcd_inst/n47_s3/I0</td>
</tr>
<tr>
<td>4.684</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C15[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n47_s3/F</td>
</tr>
<tr>
<td>4.696</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[3][B]</td>
<td>lcd_inst/n25_s8/I3</td>
</tr>
<tr>
<td>5.578</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R4C15[3][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s8/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[3][A]</td>
<td>lcd_inst/n41_s3/I3</td>
</tr>
<tr>
<td>6.949</td>
<td>0.904</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n41_s3/F</td>
</tr>
<tr>
<td>7.331</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/n41_s4/I3</td>
</tr>
<tr>
<td>8.020</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n41_s4/F</td>
</tr>
<tr>
<td>8.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/horizontal_8_s0/CLK</td>
</tr>
<tr>
<td>22.232</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_inst/horizontal_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.610, 67.250%; route: 1.254, 23.358%; tC2Q: 0.504, 9.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.652</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
<tr>
<td>3.156</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C14[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_7_s0/Q</td>
</tr>
<tr>
<td>3.631</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>lcd_inst/n25_s10/I0</td>
</tr>
<tr>
<td>4.840</td>
<td>1.209</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s10/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[2][A]</td>
<td>lcd_inst/n25_s9/I2</td>
</tr>
<tr>
<td>5.974</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R4C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s9/F</td>
</tr>
<tr>
<td>6.446</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>lcd_inst/n25_s11/I1</td>
</tr>
<tr>
<td>7.613</td>
<td>1.167</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n25_s11/F</td>
</tr>
<tr>
<td>8.402</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>20.020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.672</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>lcd_inst/vertical_4_s0/CLK</td>
</tr>
<tr>
<td>22.624</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>lcd_inst/vertical_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.020</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.505, 60.949%; route: 1.741, 30.283%; tC2Q: 0.504, 8.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>lcd_inst/i_3_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>lcd_inst/n398_s3/I3</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n398_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>lcd_inst/i_3_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[1][A]</td>
<td>lcd_inst/i_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>lcd_inst/i_5_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_5_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>lcd_inst/n396_s3/I2</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n396_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>lcd_inst/i_5_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>lcd_inst/i_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>lcd_inst/i_6_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_6_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>lcd_inst/n395_s3/I3</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n395_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>lcd_inst/i_6_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[1][A]</td>
<td>lcd_inst/i_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>lcd_inst/i_9_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_9_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>lcd_inst/n392_s3/I3</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n392_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>lcd_inst/i_9_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>lcd_inst/i_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd_inst/i_13_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_13_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd_inst/n388_s3/I0</td>
</tr>
<tr>
<td>3.365</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n388_s3/F</td>
</tr>
<tr>
<td>3.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd_inst/i_13_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd_inst/i_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/Q</td>
</tr>
<tr>
<td>2.957</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/n400_s3/I1</td>
</tr>
<tr>
<td>3.366</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n400_s3/F</td>
</tr>
<tr>
<td>3.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>lcd_inst/i_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>lcd_inst/i_8_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_8_s0/Q</td>
</tr>
<tr>
<td>2.957</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>lcd_inst/n393_s3/I2</td>
</tr>
<tr>
<td>3.366</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n393_s3/F</td>
</tr>
<tr>
<td>3.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>lcd_inst/i_8_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[0][A]</td>
<td>lcd_inst/i_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vy_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vy_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_inst/vy_1_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vy_1_s0/Q</td>
</tr>
<tr>
<td>2.957</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_inst/n309_s9/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n309_s9/F</td>
</tr>
<tr>
<td>3.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vy_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_inst/vy_1_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_inst/vy_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_inst/horizontal_10_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_10_s0/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_inst/n39_s3/I2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n39_s3/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_inst/horizontal_10_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_inst/horizontal_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.390%; route: 0.005, 0.665%; tC2Q: 0.367, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>lcd_inst/horizontal_2_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_2_s0/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>lcd_inst/n47_s4/I0</td>
</tr>
<tr>
<td>3.367</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n47_s4/F</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>lcd_inst/horizontal_2_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>lcd_inst/horizontal_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.390%; route: 0.005, 0.665%; tC2Q: 0.367, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_inst/vertical_0_s1/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_0_s1/Q</td>
</tr>
<tr>
<td>2.959</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_inst/n79_s5/I2</td>
</tr>
<tr>
<td>3.369</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n79_s5/F</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_inst/vertical_0_s1/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.303%; route: 0.006, 0.830%; tC2Q: 0.367, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>lcd_inst/vertical_4_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_4_s0/Q</td>
</tr>
<tr>
<td>2.959</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>lcd_inst/n75_s2/I1</td>
</tr>
<tr>
<td>3.369</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n75_s2/F</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>lcd_inst/vertical_4_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>lcd_inst/vertical_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.303%; route: 0.006, 0.830%; tC2Q: 0.367, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_3_s0/Q</td>
</tr>
<tr>
<td>2.959</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>lcd_inst/n46_s3/I3</td>
</tr>
<tr>
<td>3.369</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n46_s3/F</td>
</tr>
<tr>
<td>3.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.303%; route: 0.006, 0.830%; tC2Q: 0.367, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/vertical_8_s1/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_8_s1/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/n71_s5/I0</td>
</tr>
<tr>
<td>3.370</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n71_s5/F</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/vertical_8_s1/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_inst/vertical_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.217%; route: 0.008, 0.994%; tC2Q: 0.367, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/vertical_3_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_3_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/n76_s4/I0</td>
</tr>
<tr>
<td>3.370</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n76_s4/F</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/vertical_3_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>lcd_inst/vertical_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.217%; route: 0.008, 0.994%; tC2Q: 0.367, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>lcd_inst/vertical_7_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_7_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>lcd_inst/n72_s2/I3</td>
</tr>
<tr>
<td>3.370</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n72_s2/F</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>lcd_inst/vertical_7_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>lcd_inst/vertical_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.217%; route: 0.008, 0.994%; tC2Q: 0.367, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_inst/horizontal_5_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_5_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_inst/n44_s2/I1</td>
</tr>
<tr>
<td>3.370</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n44_s2/F</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_inst/horizontal_5_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_inst/horizontal_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.217%; route: 0.008, 0.994%; tC2Q: 0.367, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>lcd_inst/i_10_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C13[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_10_s0/Q</td>
</tr>
<tr>
<td>2.956</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>lcd_inst/n391_s3/I0</td>
</tr>
<tr>
<td>3.567</td>
<td>0.612</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n391_s3/F</td>
</tr>
<tr>
<td>3.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>lcd_inst/i_10_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C13[2][A]</td>
<td>lcd_inst/i_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 62.353%; route: 0.003, 0.265%; tC2Q: 0.367, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td>lcd_inst/i_2_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C14[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_s0/Q</td>
</tr>
<tr>
<td>2.957</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td>lcd_inst/n399_s3/I2</td>
</tr>
<tr>
<td>3.568</td>
<td>0.612</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n399_s3/F</td>
</tr>
<tr>
<td>3.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td>lcd_inst/i_2_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[2][A]</td>
<td>lcd_inst/i_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 62.271%; route: 0.004, 0.397%; tC2Q: 0.367, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>lcd_inst/vertical_2_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_2_s0/Q</td>
</tr>
<tr>
<td>2.957</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>lcd_inst/n77_s2/I2</td>
</tr>
<tr>
<td>3.568</td>
<td>0.612</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n77_s2/F</td>
</tr>
<tr>
<td>3.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>lcd_inst/vertical_2_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>lcd_inst/vertical_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 62.271%; route: 0.004, 0.397%; tC2Q: 0.367, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_inst/horizontal_0_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_0_s0/Q</td>
</tr>
<tr>
<td>2.958</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_inst/n49_s4/I0</td>
</tr>
<tr>
<td>3.570</td>
<td>0.612</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n49_s4/F</td>
</tr>
<tr>
<td>3.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_inst/horizontal_0_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_inst/horizontal_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 62.189%; route: 0.005, 0.528%; tC2Q: 0.367, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lcd_inst/x_0_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_0_s0/Q</td>
</tr>
<tr>
<td>2.962</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lcd_inst/n267_s4/I0</td>
</tr>
<tr>
<td>3.574</td>
<td>0.612</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_inst/n267_s4/F</td>
</tr>
<tr>
<td>3.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">lcd_inst/x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lcd_inst/x_0_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>lcd_inst/x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 61.943%; route: 0.009, 0.921%; tC2Q: 0.367, 37.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/i_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/i_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>lcd_inst/i_13_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">lcd_inst/i_13_s0/Q</td>
</tr>
<tr>
<td>3.211</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>lcd_inst/n387_s3/I0</td>
</tr>
<tr>
<td>3.620</td>
<td>0.409</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n387_s3/F</td>
</tr>
<tr>
<td>3.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td style=" font-weight:bold;">lcd_inst/i_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>lcd_inst/i_14_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>lcd_inst/i_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 39.582%; route: 0.258, 24.950%; tC2Q: 0.367, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/vertical_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/vertical_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_inst/vertical_0_s1/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_0_s1/Q</td>
</tr>
<tr>
<td>3.222</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>lcd_inst/n78_s4/I3</td>
</tr>
<tr>
<td>3.631</td>
<td>0.409</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n78_s4/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/vertical_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>lcd_inst/vertical_1_s1/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][B]</td>
<td>lcd_inst/vertical_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 39.178%; route: 0.269, 25.716%; tC2Q: 0.367, 35.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_inst/horizontal_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
<tr>
<td>2.953</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_3_s0/Q</td>
</tr>
<tr>
<td>3.222</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>lcd_inst/n45_s2/I1</td>
</tr>
<tr>
<td>3.631</td>
<td>0.409</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">lcd_inst/n45_s2/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">lcd_inst/horizontal_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>66</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.586</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>lcd_inst/horizontal_4_s0/CLK</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>lcd_inst/horizontal_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 39.178%; route: 0.269, 25.716%; tC2Q: 0.367, 35.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/horizontal_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/horizontal_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/vertical_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/vertical_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/vertical_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/x_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/x_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/x_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/vertical_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/vertical_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/vertical_8_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/x_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/x_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/x_9_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/x_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/x_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/x_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/y_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/y_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/y_8_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.549</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_inst/y_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.010</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>12.393</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>12.682</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_inst/y_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.020</td>
<td>0.000</td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>22.403</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>22.606</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_inst/y_5_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>66</td>
<td>LCD_CLK_d</td>
<td>7.723</td>
<td>0.727</td>
</tr>
<tr>
<td>22</td>
<td>delay_flag</td>
<td>14.414</td>
<td>1.620</td>
</tr>
<tr>
<td>13</td>
<td>y[5]</td>
<td>10.379</td>
<td>1.270</td>
</tr>
<tr>
<td>12</td>
<td>horizontal[5]</td>
<td>10.044</td>
<td>1.639</td>
</tr>
<tr>
<td>12</td>
<td>x[5]</td>
<td>10.006</td>
<td>1.651</td>
</tr>
<tr>
<td>12</td>
<td>vertical[5]</td>
<td>10.584</td>
<td>2.179</td>
</tr>
<tr>
<td>12</td>
<td>vertical[6]</td>
<td>10.712</td>
<td>2.171</td>
</tr>
<tr>
<td>11</td>
<td>vx[1]</td>
<td>12.146</td>
<td>0.920</td>
</tr>
<tr>
<td>11</td>
<td>y[1]</td>
<td>7.723</td>
<td>1.455</td>
</tr>
<tr>
<td>11</td>
<td>horizontal[6]</td>
<td>10.778</td>
<td>1.993</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C16</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
