
99.WASHING_MACHINE_PROJ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0e8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000032c  0800a298  0800a298  0001a298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5c4  0800a5c4  000200ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800a5c4  0800a5c4  0001a5c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5cc  0800a5cc  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5cc  0800a5cc  0001a5cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a5d0  0800a5d0  0001a5d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  0800a5d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200ec  2**0
                  CONTENTS
 10 .bss          00000a34  200000ec  200000ec  000200ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b20  20000b20  000200ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cc94  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038d7  00000000  00000000  0003cdb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001878  00000000  00000000  00040688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001720  00000000  00000000  00041f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004989  00000000  00000000  00043620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d895  00000000  00000000  00047fa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed651  00000000  00000000  0006583e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00152e8f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007110  00000000  00000000  00152ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000ec 	.word	0x200000ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a280 	.word	0x0800a280

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000f0 	.word	0x200000f0
 80001ec:	0800a280 	.word	0x0800a280

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <get_button>:
}

// get_button(GPIO,PIN,BUTTON번호)
// 완전히 눌렀다 때면은 BUTTON_RELEASE(1)를 리턴한다.
int get_button(GPIO_TypeDef *GPIO, uint16_t GPIO_PIN,uint8_t button_number)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	460b      	mov	r3, r1
 8000d8a:	807b      	strh	r3, [r7, #2]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	707b      	strb	r3, [r7, #1]
	unsigned char curr_state;

	curr_state = HAL_GPIO_ReadPin(GPIO, GPIO_PIN);//0,1
 8000d90:	887b      	ldrh	r3, [r7, #2]
 8000d92:	4619      	mov	r1, r3
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f003 fb5b 	bl	8004450 <HAL_GPIO_ReadPin>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	73fb      	strb	r3, [r7, #15]

	if(curr_state == BUTTON_PRESS && button_status[button_number]== BUTTON_RELEASE)
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d10d      	bne.n	8000dc0 <get_button+0x40>
 8000da4:	787b      	ldrb	r3, [r7, #1]
 8000da6:	4a11      	ldr	r2, [pc, #68]	; (8000dec <get_button+0x6c>)
 8000da8:	5cd3      	ldrb	r3, [r2, r3]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d108      	bne.n	8000dc0 <get_button+0x40>
	{
		HAL_Delay(80); //noise가 지나가기를 기다린다.
 8000dae:	2050      	movs	r0, #80	; 0x50
 8000db0:	f002 fcb2 	bl	8003718 <HAL_Delay>
		button_status[button_number]=BUTTON_PRESS;
 8000db4:	787b      	ldrb	r3, [r7, #1]
 8000db6:	4a0d      	ldr	r2, [pc, #52]	; (8000dec <get_button+0x6c>)
 8000db8:	2100      	movs	r1, #0
 8000dba:	54d1      	strb	r1, [r2, r3]
		return BUTTON_RELEASE; // 버튼이 눌려진 상태이나 아직은 noise상태로 인정
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e011      	b.n	8000de4 <get_button+0x64>
	}
	else if(curr_state == BUTTON_RELEASE && button_status[button_number]== BUTTON_PRESS)
 8000dc0:	7bfb      	ldrb	r3, [r7, #15]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d10d      	bne.n	8000de2 <get_button+0x62>
 8000dc6:	787b      	ldrb	r3, [r7, #1]
 8000dc8:	4a08      	ldr	r2, [pc, #32]	; (8000dec <get_button+0x6c>)
 8000dca:	5cd3      	ldrb	r3, [r2, r3]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d108      	bne.n	8000de2 <get_button+0x62>
	{	// 이전에 버튼이 눌려진 상태였고 지금은 버튼을 뗀 상태이면
		button_status[button_number] = BUTTON_RELEASE; // button_status table을 초기화하고
 8000dd0:	787b      	ldrb	r3, [r7, #1]
 8000dd2:	4a06      	ldr	r2, [pc, #24]	; (8000dec <get_button+0x6c>)
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	54d1      	strb	r1, [r2, r3]
		HAL_Delay(30);
 8000dd8:	201e      	movs	r0, #30
 8000dda:	f002 fc9d 	bl	8003718 <HAL_Delay>
		return BUTTON_PRESS; // 버튼 1번을 눌렀다 뗀것으로 인정한다.
 8000dde:	2300      	movs	r3, #0
 8000de0:	e000      	b.n	8000de4 <get_button+0x64>
	}
	else
	return BUTTON_RELEASE;
 8000de2:	2301      	movs	r3, #1
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3710      	adds	r7, #16
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000000 	.word	0x20000000

08000df0 <end_bgm>:
{
		G4,F4,E4,D4,C4
};

void end_bgm(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
	int divide_freq = 160000;
 8000df6:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <end_bgm+0x70>)
 8000df8:	607b      	str	r3, [r7, #4]

	if(bgm1_count>=500)
 8000dfa:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <end_bgm+0x74>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000e02:	db27      	blt.n	8000e54 <end_bgm+0x64>
	{
		bgm1_count = 0;
 8000e04:	4b17      	ldr	r3, [pc, #92]	; (8000e64 <end_bgm+0x74>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_AUTORELOAD(&htim5, divide_freq / test_bell[end_i]);
 8000e0a:	6879      	ldr	r1, [r7, #4]
 8000e0c:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <end_bgm+0x78>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	461a      	mov	r2, r3
 8000e12:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <end_bgm+0x7c>)
 8000e14:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000e18:	4b15      	ldr	r3, [pc, #84]	; (8000e70 <end_bgm+0x80>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	fbb1 f2f2 	udiv	r2, r1, r2
 8000e20:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	4b10      	ldr	r3, [pc, #64]	; (8000e68 <end_bgm+0x78>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4b10      	ldr	r3, [pc, #64]	; (8000e6c <end_bgm+0x7c>)
 8000e2c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e34:	4a0e      	ldr	r2, [pc, #56]	; (8000e70 <end_bgm+0x80>)
 8000e36:	60d3      	str	r3, [r2, #12]
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, 200 );
 8000e38:	4b0d      	ldr	r3, [pc, #52]	; (8000e70 <end_bgm+0x80>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	22c8      	movs	r2, #200	; 0xc8
 8000e3e:	641a      	str	r2, [r3, #64]	; 0x40
		htim5.Instance->CCR1=0;
 8000e40:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <end_bgm+0x80>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2200      	movs	r2, #0
 8000e46:	635a      	str	r2, [r3, #52]	; 0x34
		end_i++;
 8000e48:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <end_bgm+0x78>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	b2da      	uxtb	r2, r3
 8000e50:	4b05      	ldr	r3, [pc, #20]	; (8000e68 <end_bgm+0x78>)
 8000e52:	701a      	strb	r2, [r3, #0]
	}
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	00027100 	.word	0x00027100
 8000e64:	20000ab4 	.word	0x20000ab4
 8000e68:	20000108 	.word	0x20000108
 8000e6c:	20000008 	.word	0x20000008
 8000e70:	20000488 	.word	0x20000488

08000e74 <FND4digit_off>:
	FND[3] = FND_font[value / 1000 % 10];

	return;
}
void FND4digit_off(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
#if 0 // common 에노우드 WCN4-
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_SET);
#else // common 캐소우드 CL5642AH30
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
 8000e78:	2201      	movs	r2, #1
 8000e7a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000e7e:	4808      	ldr	r0, [pc, #32]	; (8000ea0 <FND4digit_off+0x2c>)
 8000e80:	f003 fafe 	bl	8004480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_RESET);
 8000e84:	4b07      	ldr	r3, [pc, #28]	; (8000ea4 <FND4digit_off+0x30>)
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	2200      	movs	r2, #0
 8000e92:	4619      	mov	r1, r3
 8000e94:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <FND4digit_off+0x34>)
 8000e96:	f003 faf3 	bl	8004480 <HAL_GPIO_WritePin>
#endif
	return;
 8000e9a:	bf00      	nop
}
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40020800 	.word	0x40020800
 8000ea4:	20000024 	.word	0x20000024
 8000ea8:	40020400 	.word	0x40020400

08000eac <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af02      	add	r7, sp, #8
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	f023 030f 	bic.w	r3, r3, #15
 8000ebc:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	011b      	lsls	r3, r3, #4
 8000ec2:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
 8000ec6:	f043 030c 	orr.w	r3, r3, #12
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
 8000ed0:	f043 0308 	orr.w	r3, r3, #8
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000ed8:	7bbb      	ldrb	r3, [r7, #14]
 8000eda:	f043 030c 	orr.w	r3, r3, #12
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000ee2:	7bbb      	ldrb	r3, [r7, #14]
 8000ee4:	f043 0308 	orr.w	r3, r3, #8
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000eec:	bf00      	nop
 8000eee:	f107 0208 	add.w	r2, r7, #8
 8000ef2:	2364      	movs	r3, #100	; 0x64
 8000ef4:	9300      	str	r3, [sp, #0]
 8000ef6:	2304      	movs	r3, #4
 8000ef8:	214e      	movs	r1, #78	; 0x4e
 8000efa:	4805      	ldr	r0, [pc, #20]	; (8000f10 <lcd_command+0x64>)
 8000efc:	f003 fc1e 	bl	800473c <HAL_I2C_Master_Transmit>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d1f3      	bne.n	8000eee <lcd_command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 8000f06:	bf00      	nop
}
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	2000033c 	.word	0x2000033c

08000f14 <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f023 030f 	bic.w	r3, r3, #15
 8000f24:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	011b      	lsls	r3, r3, #4
 8000f2a:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
 8000f2e:	f043 030d 	orr.w	r3, r3, #13
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8000f36:	7bfb      	ldrb	r3, [r7, #15]
 8000f38:	f043 0309 	orr.w	r3, r3, #9
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8000f40:	7bbb      	ldrb	r3, [r7, #14]
 8000f42:	f043 030d 	orr.w	r3, r3, #13
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8000f4a:	7bbb      	ldrb	r3, [r7, #14]
 8000f4c:	f043 0309 	orr.w	r3, r3, #9
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000f54:	bf00      	nop
 8000f56:	f107 0208 	add.w	r2, r7, #8
 8000f5a:	2364      	movs	r3, #100	; 0x64
 8000f5c:	9300      	str	r3, [sp, #0]
 8000f5e:	2304      	movs	r3, #4
 8000f60:	214e      	movs	r1, #78	; 0x4e
 8000f62:	4805      	ldr	r0, [pc, #20]	; (8000f78 <lcd_data+0x64>)
 8000f64:	f003 fbea 	bl	800473c <HAL_I2C_Master_Transmit>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d1f3      	bne.n	8000f56 <lcd_data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 8000f6e:	bf00      	nop
}
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	2000033c 	.word	0x2000033c

08000f7c <i2c_lcd_init>:
// lcd 초기화
void i2c_lcd_init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 8000f80:	2033      	movs	r0, #51	; 0x33
 8000f82:	f7ff ff93 	bl	8000eac <lcd_command>
	lcd_command(0x32);
 8000f86:	2032      	movs	r0, #50	; 0x32
 8000f88:	f7ff ff90 	bl	8000eac <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 8000f8c:	2028      	movs	r0, #40	; 0x28
 8000f8e:	f7ff ff8d 	bl	8000eac <lcd_command>
	lcd_command(DISPLAY_ON);
 8000f92:	200c      	movs	r0, #12
 8000f94:	f7ff ff8a 	bl	8000eac <lcd_command>
	lcd_command(0x06);	//Entry mode set
 8000f98:	2006      	movs	r0, #6
 8000f9a:	f7ff ff87 	bl	8000eac <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f7ff ff84 	bl	8000eac <lcd_command>
	HAL_Delay(2);
 8000fa4:	2002      	movs	r0, #2
 8000fa6:	f002 fbb7 	bl	8003718 <HAL_Delay>
}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}

08000fae <lcd_string>:

// null을 만날때 까지 string을 LCD에 출력
void lcd_string(uint8_t *str)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
	while(*str)
 8000fb6:	e006      	b.n	8000fc6 <lcd_string+0x18>
	{
		lcd_data(*str++);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	1c5a      	adds	r2, r3, #1
 8000fbc:	607a      	str	r2, [r7, #4]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ffa7 	bl	8000f14 <lcd_data>
	while(*str)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d1f4      	bne.n	8000fb8 <lcd_string+0xa>
	}
}
 8000fce:	bf00      	nop
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <move_cursor>:

// 해당 줄,col으로 이동 하는 함수
void move_cursor(uint8_t row, uint8_t column)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	460a      	mov	r2, r1
 8000fe2:	71fb      	strb	r3, [r7, #7]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	019b      	lsls	r3, r3, #6
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	79bb      	ldrb	r3, [r7, #6]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ff56 	bl	8000eac <lcd_command>
	return;
 8001000:	bf00      	nop
}
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <HAL_SYSTICK_Handler>:
// ARM default timer
// enter here every 1ms
volatile int t1ms_count = 0; //volatile : disable optimize
volatile int bgm1_count = 0;
void HAL_SYSTICK_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
	t1ms_count++;
 800100c:	4b07      	ldr	r3, [pc, #28]	; (800102c <HAL_SYSTICK_Handler+0x24>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	3301      	adds	r3, #1
 8001012:	4a06      	ldr	r2, [pc, #24]	; (800102c <HAL_SYSTICK_Handler+0x24>)
 8001014:	6013      	str	r3, [r2, #0]
	bgm1_count++;
 8001016:	4b06      	ldr	r3, [pc, #24]	; (8001030 <HAL_SYSTICK_Handler+0x28>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	3301      	adds	r3, #1
 800101c:	4a04      	ldr	r2, [pc, #16]	; (8001030 <HAL_SYSTICK_Handler+0x28>)
 800101e:	6013      	str	r3, [r2, #0]
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000ab0 	.word	0x20000ab0
 8001030:	20000ab4 	.word	0x20000ab4

08001034 <HAL_TIM_PeriodElapsedCallback>:

volatile int TIM10_10ms_counter = 0;
volatile int TIM10_10ms_ultrasonic = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM10)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a09      	ldr	r2, [pc, #36]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d109      	bne.n	800105a <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  TIM10_10ms_counter++; // 10ms timer counter
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	3301      	adds	r3, #1
 800104c:	4a07      	ldr	r2, [pc, #28]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x38>)
 800104e:	6013      	str	r3, [r2, #0]
	  TIM10_10ms_ultrasonic++; //timer for ultrasonic tirgger
 8001050:	4b07      	ldr	r3, [pc, #28]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	3301      	adds	r3, #1
 8001056:	4a06      	ldr	r2, [pc, #24]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001058:	6013      	str	r3, [r2, #0]
  }
}
 800105a:	bf00      	nop
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	40014400 	.word	0x40014400
 800106c:	20000ab8 	.word	0x20000ab8
 8001070:	20000abc 	.word	0x20000abc

08001074 <delay_us>:

void delay_us(unsigned long us)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11,0);
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <delay_us+0x2c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2200      	movs	r2, #0
 8001082:	625a      	str	r2, [r3, #36]	; 0x24

	while(__HAL_TIM_GET_COUNTER(&htim11) < us)
 8001084:	bf00      	nop
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <delay_us+0x2c>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	429a      	cmp	r2, r3
 8001090:	d8f9      	bhi.n	8001086 <delay_us+0x12>
	;
}
 8001092:	bf00      	nop
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	20000518 	.word	0x20000518

080010a4 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 80010ac:	1d39      	adds	r1, r7, #4
 80010ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010b2:	2201      	movs	r2, #1
 80010b4:	4803      	ldr	r0, [pc, #12]	; (80010c4 <__io_putchar+0x20>)
 80010b6:	f006 fd7a 	bl	8007bae <HAL_UART_Transmit>

  return ch;
 80010ba:	687b      	ldr	r3, [r7, #4]
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000560 	.word	0x20000560

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010cc:	f002 fab2 	bl	8003634 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d0:	f000 f84a 	bl	8001168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d4:	f000 fbd6 	bl	8001884 <MX_GPIO_Init>
  MX_ETH_Init();
 80010d8:	f000 f8b2 	bl	8001240 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80010dc:	f000 fb7a 	bl	80017d4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80010e0:	f000 fba2 	bl	8001828 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM10_Init();
 80010e4:	f000 fb2e 	bl	8001744 <MX_TIM10_Init>
  MX_TIM11_Init();
 80010e8:	f000 fb50 	bl	800178c <MX_TIM11_Init>
  MX_I2C1_Init();
 80010ec:	f000 f8f6 	bl	80012dc <MX_I2C1_Init>
  MX_TIM3_Init();
 80010f0:	f000 f9e8 	bl	80014c4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80010f4:	f000 fa3a 	bl	800156c <MX_TIM4_Init>
  MX_TIM2_Init();
 80010f8:	f000 f98a 	bl	8001410 <MX_TIM2_Init>
  MX_RTC_Init();
 80010fc:	f000 f92e 	bl	800135c <MX_RTC_Init>
  MX_TIM5_Init();
 8001100:	f000 faaa 	bl	8001658 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  printf("main() sta!!\n");
 8001104:	4811      	ldr	r0, [pc, #68]	; (800114c <main+0x84>)
 8001106:	f008 f8bb 	bl	8009280 <puts>

  //HAL_UART_Receive_IT(&huart3, &rx_data, 1); // assing to RX INT
  HAL_TIM_Base_Start_IT(&htim10); // ADD_GYUWON_1011 start time_interrupt_function
 800110a:	4811      	ldr	r0, [pc, #68]	; (8001150 <main+0x88>)
 800110c:	f005 f892 	bl	8006234 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Start_IT(&htim11); // ADD_GYUWON_1011 start time_interrupt_function
 8001110:	4810      	ldr	r0, [pc, #64]	; (8001154 <main+0x8c>)
 8001112:	f005 f88f 	bl	8006234 <HAL_TIM_Base_Start_IT>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // for count pulse(InputCapture between rising edge & falling edge)
 8001116:	2100      	movs	r1, #0
 8001118:	480f      	ldr	r0, [pc, #60]	; (8001158 <main+0x90>)
 800111a:	f005 fb79 	bl	8006810 <HAL_TIM_IC_Start_IT>

  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1); //for DC motor PWM control
 800111e:	2100      	movs	r1, #0
 8001120:	480e      	ldr	r0, [pc, #56]	; (800115c <main+0x94>)
 8001122:	f005 fa0f 	bl	8006544 <HAL_TIM_PWM_Start_IT>


 // HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // for SERVO motor PWM control

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4); // PIEZO Buzzer
 8001126:	210c      	movs	r1, #12
 8001128:	480d      	ldr	r0, [pc, #52]	; (8001160 <main+0x98>)
 800112a:	f005 f943 	bl	80063b4 <HAL_TIM_PWM_Start>

  i2c_lcd_init();
 800112e:	f7ff ff25 	bl	8000f7c <i2c_lcd_init>

  washing_init();
 8001132:	f002 fa35 	bl	80035a0 <washing_init>

  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4,0);
 8001136:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <main+0x98>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2200      	movs	r2, #0
 800113c:	641a      	str	r2, [r3, #64]	; 0x40
  TIM10_10ms_counter=0;
 800113e:	4b09      	ldr	r3, [pc, #36]	; (8001164 <main+0x9c>)
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //test();

	  washing_process();
 8001144:	f001 fb00 	bl	8002748 <washing_process>
 8001148:	e7fc      	b.n	8001144 <main+0x7c>
 800114a:	bf00      	nop
 800114c:	0800a298 	.word	0x0800a298
 8001150:	200004d0 	.word	0x200004d0
 8001154:	20000518 	.word	0x20000518
 8001158:	200003f8 	.word	0x200003f8
 800115c:	20000440 	.word	0x20000440
 8001160:	20000488 	.word	0x20000488
 8001164:	20000ab8 	.word	0x20000ab8

08001168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b094      	sub	sp, #80	; 0x50
 800116c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800116e:	f107 0320 	add.w	r3, r7, #32
 8001172:	2230      	movs	r2, #48	; 0x30
 8001174:	2100      	movs	r1, #0
 8001176:	4618      	mov	r0, r3
 8001178:	f008 f80c 	bl	8009194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800117c:	f107 030c 	add.w	r3, r7, #12
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800118c:	2300      	movs	r3, #0
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	4b29      	ldr	r3, [pc, #164]	; (8001238 <SystemClock_Config+0xd0>)
 8001192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001194:	4a28      	ldr	r2, [pc, #160]	; (8001238 <SystemClock_Config+0xd0>)
 8001196:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800119a:	6413      	str	r3, [r2, #64]	; 0x40
 800119c:	4b26      	ldr	r3, [pc, #152]	; (8001238 <SystemClock_Config+0xd0>)
 800119e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a8:	2300      	movs	r3, #0
 80011aa:	607b      	str	r3, [r7, #4]
 80011ac:	4b23      	ldr	r3, [pc, #140]	; (800123c <SystemClock_Config+0xd4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a22      	ldr	r2, [pc, #136]	; (800123c <SystemClock_Config+0xd4>)
 80011b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011b6:	6013      	str	r3, [r2, #0]
 80011b8:	4b20      	ldr	r3, [pc, #128]	; (800123c <SystemClock_Config+0xd4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80011c4:	2309      	movs	r3, #9
 80011c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80011c8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80011cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80011ce:	2301      	movs	r3, #1
 80011d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011d2:	2302      	movs	r3, #2
 80011d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011dc:	2304      	movs	r3, #4
 80011de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011e0:	23a8      	movs	r3, #168	; 0xa8
 80011e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011e4:	2302      	movs	r3, #2
 80011e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011e8:	2307      	movs	r3, #7
 80011ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ec:	f107 0320 	add.w	r3, r7, #32
 80011f0:	4618      	mov	r0, r3
 80011f2:	f003 ff43 	bl	800507c <HAL_RCC_OscConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011fc:	f000 fc86 	bl	8001b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001200:	230f      	movs	r3, #15
 8001202:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001204:	2302      	movs	r3, #2
 8001206:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800120c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001210:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001216:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	2105      	movs	r1, #5
 800121e:	4618      	mov	r0, r3
 8001220:	f004 f9a4 	bl	800556c <HAL_RCC_ClockConfig>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800122a:	f000 fc6f 	bl	8001b0c <Error_Handler>
  }
}
 800122e:	bf00      	nop
 8001230:	3750      	adds	r7, #80	; 0x50
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800
 800123c:	40007000 	.word	0x40007000

08001240 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001244:	4b1f      	ldr	r3, [pc, #124]	; (80012c4 <MX_ETH_Init+0x84>)
 8001246:	4a20      	ldr	r2, [pc, #128]	; (80012c8 <MX_ETH_Init+0x88>)
 8001248:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800124a:	4b20      	ldr	r3, [pc, #128]	; (80012cc <MX_ETH_Init+0x8c>)
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001250:	4b1e      	ldr	r3, [pc, #120]	; (80012cc <MX_ETH_Init+0x8c>)
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001256:	4b1d      	ldr	r3, [pc, #116]	; (80012cc <MX_ETH_Init+0x8c>)
 8001258:	22e1      	movs	r2, #225	; 0xe1
 800125a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800125c:	4b1b      	ldr	r3, [pc, #108]	; (80012cc <MX_ETH_Init+0x8c>)
 800125e:	2200      	movs	r2, #0
 8001260:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001262:	4b1a      	ldr	r3, [pc, #104]	; (80012cc <MX_ETH_Init+0x8c>)
 8001264:	2200      	movs	r2, #0
 8001266:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001268:	4b18      	ldr	r3, [pc, #96]	; (80012cc <MX_ETH_Init+0x8c>)
 800126a:	2200      	movs	r2, #0
 800126c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800126e:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <MX_ETH_Init+0x84>)
 8001270:	4a16      	ldr	r2, [pc, #88]	; (80012cc <MX_ETH_Init+0x8c>)
 8001272:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <MX_ETH_Init+0x84>)
 8001276:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800127a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800127c:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <MX_ETH_Init+0x84>)
 800127e:	4a14      	ldr	r2, [pc, #80]	; (80012d0 <MX_ETH_Init+0x90>)
 8001280:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <MX_ETH_Init+0x84>)
 8001284:	4a13      	ldr	r2, [pc, #76]	; (80012d4 <MX_ETH_Init+0x94>)
 8001286:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001288:	4b0e      	ldr	r3, [pc, #56]	; (80012c4 <MX_ETH_Init+0x84>)
 800128a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800128e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001290:	480c      	ldr	r0, [pc, #48]	; (80012c4 <MX_ETH_Init+0x84>)
 8001292:	f002 fc09 	bl	8003aa8 <HAL_ETH_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800129c:	f000 fc36 	bl	8001b0c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80012a0:	2238      	movs	r2, #56	; 0x38
 80012a2:	2100      	movs	r1, #0
 80012a4:	480c      	ldr	r0, [pc, #48]	; (80012d8 <MX_ETH_Init+0x98>)
 80012a6:	f007 ff75 	bl	8009194 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <MX_ETH_Init+0x98>)
 80012ac:	2221      	movs	r2, #33	; 0x21
 80012ae:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_ETH_Init+0x98>)
 80012b2:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80012b6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <MX_ETH_Init+0x98>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	2000028c 	.word	0x2000028c
 80012c8:	40028000 	.word	0x40028000
 80012cc:	20000ac0 	.word	0x20000ac0
 80012d0:	200001ec 	.word	0x200001ec
 80012d4:	2000014c 	.word	0x2000014c
 80012d8:	20000114 	.word	0x20000114

080012dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012e0:	4b1b      	ldr	r3, [pc, #108]	; (8001350 <MX_I2C1_Init+0x74>)
 80012e2:	4a1c      	ldr	r2, [pc, #112]	; (8001354 <MX_I2C1_Init+0x78>)
 80012e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012e6:	4b1a      	ldr	r3, [pc, #104]	; (8001350 <MX_I2C1_Init+0x74>)
 80012e8:	4a1b      	ldr	r2, [pc, #108]	; (8001358 <MX_I2C1_Init+0x7c>)
 80012ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012ec:	4b18      	ldr	r3, [pc, #96]	; (8001350 <MX_I2C1_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012f2:	4b17      	ldr	r3, [pc, #92]	; (8001350 <MX_I2C1_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012f8:	4b15      	ldr	r3, [pc, #84]	; (8001350 <MX_I2C1_Init+0x74>)
 80012fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001300:	4b13      	ldr	r3, [pc, #76]	; (8001350 <MX_I2C1_Init+0x74>)
 8001302:	2200      	movs	r2, #0
 8001304:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001306:	4b12      	ldr	r3, [pc, #72]	; (8001350 <MX_I2C1_Init+0x74>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800130c:	4b10      	ldr	r3, [pc, #64]	; (8001350 <MX_I2C1_Init+0x74>)
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001312:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <MX_I2C1_Init+0x74>)
 8001314:	2200      	movs	r2, #0
 8001316:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001318:	480d      	ldr	r0, [pc, #52]	; (8001350 <MX_I2C1_Init+0x74>)
 800131a:	f003 f8cb 	bl	80044b4 <HAL_I2C_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001324:	f000 fbf2 	bl	8001b0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001328:	2100      	movs	r1, #0
 800132a:	4809      	ldr	r0, [pc, #36]	; (8001350 <MX_I2C1_Init+0x74>)
 800132c:	f003 fd0d 	bl	8004d4a <HAL_I2CEx_ConfigAnalogFilter>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001336:	f000 fbe9 	bl	8001b0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800133a:	2100      	movs	r1, #0
 800133c:	4804      	ldr	r0, [pc, #16]	; (8001350 <MX_I2C1_Init+0x74>)
 800133e:	f003 fd40 	bl	8004dc2 <HAL_I2CEx_ConfigDigitalFilter>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001348:	f000 fbe0 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	2000033c 	.word	0x2000033c
 8001354:	40005400 	.word	0x40005400
 8001358:	000186a0 	.word	0x000186a0

0800135c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
 800136c:	60da      	str	r2, [r3, #12]
 800136e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001370:	2300      	movs	r3, #0
 8001372:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001374:	4b24      	ldr	r3, [pc, #144]	; (8001408 <MX_RTC_Init+0xac>)
 8001376:	4a25      	ldr	r2, [pc, #148]	; (800140c <MX_RTC_Init+0xb0>)
 8001378:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800137a:	4b23      	ldr	r3, [pc, #140]	; (8001408 <MX_RTC_Init+0xac>)
 800137c:	2200      	movs	r2, #0
 800137e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001380:	4b21      	ldr	r3, [pc, #132]	; (8001408 <MX_RTC_Init+0xac>)
 8001382:	227f      	movs	r2, #127	; 0x7f
 8001384:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001386:	4b20      	ldr	r3, [pc, #128]	; (8001408 <MX_RTC_Init+0xac>)
 8001388:	22ff      	movs	r2, #255	; 0xff
 800138a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800138c:	4b1e      	ldr	r3, [pc, #120]	; (8001408 <MX_RTC_Init+0xac>)
 800138e:	2200      	movs	r2, #0
 8001390:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001392:	4b1d      	ldr	r3, [pc, #116]	; (8001408 <MX_RTC_Init+0xac>)
 8001394:	2200      	movs	r2, #0
 8001396:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001398:	4b1b      	ldr	r3, [pc, #108]	; (8001408 <MX_RTC_Init+0xac>)
 800139a:	2200      	movs	r2, #0
 800139c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800139e:	481a      	ldr	r0, [pc, #104]	; (8001408 <MX_RTC_Init+0xac>)
 80013a0:	f004 fcc4 	bl	8005d2c <HAL_RTC_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80013aa:	f000 fbaf 	bl	8001b0c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x9;
 80013ae:	2309      	movs	r3, #9
 80013b0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x38;
 80013b2:	2338      	movs	r3, #56	; 0x38
 80013b4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	2201      	movs	r2, #1
 80013c6:	4619      	mov	r1, r3
 80013c8:	480f      	ldr	r0, [pc, #60]	; (8001408 <MX_RTC_Init+0xac>)
 80013ca:	f004 fd25 	bl	8005e18 <HAL_RTC_SetTime>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80013d4:	f000 fb9a 	bl	8001b0c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80013d8:	2301      	movs	r3, #1
 80013da:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_OCTOBER;
 80013dc:	2310      	movs	r3, #16
 80013de:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 80013e0:	2316      	movs	r3, #22
 80013e2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 80013e4:	2323      	movs	r3, #35	; 0x23
 80013e6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80013e8:	463b      	mov	r3, r7
 80013ea:	2201      	movs	r2, #1
 80013ec:	4619      	mov	r1, r3
 80013ee:	4806      	ldr	r0, [pc, #24]	; (8001408 <MX_RTC_Init+0xac>)
 80013f0:	f004 fdac 	bl	8005f4c <HAL_RTC_SetDate>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80013fa:	f000 fb87 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80013fe:	bf00      	nop
 8001400:	3718      	adds	r7, #24
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000390 	.word	0x20000390
 800140c:	40002800 	.word	0x40002800

08001410 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08a      	sub	sp, #40	; 0x28
 8001414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001416:	f107 0320 	add.w	r3, r7, #32
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	611a      	str	r2, [r3, #16]
 800142e:	615a      	str	r2, [r3, #20]
 8001430:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001432:	4b23      	ldr	r3, [pc, #140]	; (80014c0 <MX_TIM2_Init+0xb0>)
 8001434:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001438:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 800143a:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <MX_TIM2_Init+0xb0>)
 800143c:	f240 628f 	movw	r2, #1679	; 0x68f
 8001440:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001442:	4b1f      	ldr	r3, [pc, #124]	; (80014c0 <MX_TIM2_Init+0xb0>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001448:	4b1d      	ldr	r3, [pc, #116]	; (80014c0 <MX_TIM2_Init+0xb0>)
 800144a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800144e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001450:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <MX_TIM2_Init+0xb0>)
 8001452:	2200      	movs	r2, #0
 8001454:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001456:	4b1a      	ldr	r3, [pc, #104]	; (80014c0 <MX_TIM2_Init+0xb0>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800145c:	4818      	ldr	r0, [pc, #96]	; (80014c0 <MX_TIM2_Init+0xb0>)
 800145e:	f004 ff59 	bl	8006314 <HAL_TIM_PWM_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001468:	f000 fb50 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800146c:	2300      	movs	r3, #0
 800146e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001470:	2300      	movs	r3, #0
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001474:	f107 0320 	add.w	r3, r7, #32
 8001478:	4619      	mov	r1, r3
 800147a:	4811      	ldr	r0, [pc, #68]	; (80014c0 <MX_TIM2_Init+0xb0>)
 800147c:	f006 faba 	bl	80079f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001486:	f000 fb41 	bl	8001b0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800148a:	2360      	movs	r3, #96	; 0x60
 800148c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 800148e:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001492:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001494:	2300      	movs	r3, #0
 8001496:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	2200      	movs	r2, #0
 80014a0:	4619      	mov	r1, r3
 80014a2:	4807      	ldr	r0, [pc, #28]	; (80014c0 <MX_TIM2_Init+0xb0>)
 80014a4:	f005 fc80 	bl	8006da8 <HAL_TIM_PWM_ConfigChannel>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 80014ae:	f000 fb2d 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014b2:	4803      	ldr	r0, [pc, #12]	; (80014c0 <MX_TIM2_Init+0xb0>)
 80014b4:	f000 fd88 	bl	8001fc8 <HAL_TIM_MspPostInit>

}
 80014b8:	bf00      	nop
 80014ba:	3728      	adds	r7, #40	; 0x28
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200003b0 	.word	0x200003b0

080014c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ca:	f107 0310 	add.w	r3, r7, #16
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014d4:	463b      	mov	r3, r7
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014e0:	4b20      	ldr	r3, [pc, #128]	; (8001564 <MX_TIM3_Init+0xa0>)
 80014e2:	4a21      	ldr	r2, [pc, #132]	; (8001568 <MX_TIM3_Init+0xa4>)
 80014e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80014e6:	4b1f      	ldr	r3, [pc, #124]	; (8001564 <MX_TIM3_Init+0xa0>)
 80014e8:	2253      	movs	r2, #83	; 0x53
 80014ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ec:	4b1d      	ldr	r3, [pc, #116]	; (8001564 <MX_TIM3_Init+0xa0>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80014f2:	4b1c      	ldr	r3, [pc, #112]	; (8001564 <MX_TIM3_Init+0xa0>)
 80014f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fa:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <MX_TIM3_Init+0xa0>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001500:	4b18      	ldr	r3, [pc, #96]	; (8001564 <MX_TIM3_Init+0xa0>)
 8001502:	2200      	movs	r2, #0
 8001504:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001506:	4817      	ldr	r0, [pc, #92]	; (8001564 <MX_TIM3_Init+0xa0>)
 8001508:	f005 f932 	bl	8006770 <HAL_TIM_IC_Init>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001512:	f000 fafb 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800151e:	f107 0310 	add.w	r3, r7, #16
 8001522:	4619      	mov	r1, r3
 8001524:	480f      	ldr	r0, [pc, #60]	; (8001564 <MX_TIM3_Init+0xa0>)
 8001526:	f006 fa65 	bl	80079f4 <HAL_TIMEx_MasterConfigSynchronization>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001530:	f000 faec 	bl	8001b0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001534:	230a      	movs	r3, #10
 8001536:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001538:	2301      	movs	r3, #1
 800153a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800153c:	2300      	movs	r3, #0
 800153e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001544:	463b      	mov	r3, r7
 8001546:	2200      	movs	r2, #0
 8001548:	4619      	mov	r1, r3
 800154a:	4806      	ldr	r0, [pc, #24]	; (8001564 <MX_TIM3_Init+0xa0>)
 800154c:	f005 fb90 	bl	8006c70 <HAL_TIM_IC_ConfigChannel>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001556:	f000 fad9 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200003f8 	.word	0x200003f8
 8001568:	40000400 	.word	0x40000400

0800156c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08e      	sub	sp, #56	; 0x38
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	f107 0320 	add.w	r3, r7, #32
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
 8001598:	615a      	str	r2, [r3, #20]
 800159a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800159c:	4b2c      	ldr	r3, [pc, #176]	; (8001650 <MX_TIM4_Init+0xe4>)
 800159e:	4a2d      	ldr	r2, [pc, #180]	; (8001654 <MX_TIM4_Init+0xe8>)
 80015a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 80015a2:	4b2b      	ldr	r3, [pc, #172]	; (8001650 <MX_TIM4_Init+0xe4>)
 80015a4:	f240 3247 	movw	r2, #839	; 0x347
 80015a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015aa:	4b29      	ldr	r3, [pc, #164]	; (8001650 <MX_TIM4_Init+0xe4>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80015b0:	4b27      	ldr	r3, [pc, #156]	; (8001650 <MX_TIM4_Init+0xe4>)
 80015b2:	2263      	movs	r2, #99	; 0x63
 80015b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b6:	4b26      	ldr	r3, [pc, #152]	; (8001650 <MX_TIM4_Init+0xe4>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015bc:	4b24      	ldr	r3, [pc, #144]	; (8001650 <MX_TIM4_Init+0xe4>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015c2:	4823      	ldr	r0, [pc, #140]	; (8001650 <MX_TIM4_Init+0xe4>)
 80015c4:	f004 fde7 	bl	8006196 <HAL_TIM_Base_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80015ce:	f000 fa9d 	bl	8001b0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015dc:	4619      	mov	r1, r3
 80015de:	481c      	ldr	r0, [pc, #112]	; (8001650 <MX_TIM4_Init+0xe4>)
 80015e0:	f005 fca4 	bl	8006f2c <HAL_TIM_ConfigClockSource>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80015ea:	f000 fa8f 	bl	8001b0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015ee:	4818      	ldr	r0, [pc, #96]	; (8001650 <MX_TIM4_Init+0xe4>)
 80015f0:	f004 fe90 	bl	8006314 <HAL_TIM_PWM_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80015fa:	f000 fa87 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fe:	2300      	movs	r3, #0
 8001600:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001602:	2300      	movs	r3, #0
 8001604:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001606:	f107 0320 	add.w	r3, r7, #32
 800160a:	4619      	mov	r1, r3
 800160c:	4810      	ldr	r0, [pc, #64]	; (8001650 <MX_TIM4_Init+0xe4>)
 800160e:	f006 f9f1 	bl	80079f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001618:	f000 fa78 	bl	8001b0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800161c:	2360      	movs	r3, #96	; 0x60
 800161e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70-1;
 8001620:	2345      	movs	r3, #69	; 0x45
 8001622:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001624:	2300      	movs	r3, #0
 8001626:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001628:	2304      	movs	r3, #4
 800162a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	2200      	movs	r2, #0
 8001630:	4619      	mov	r1, r3
 8001632:	4807      	ldr	r0, [pc, #28]	; (8001650 <MX_TIM4_Init+0xe4>)
 8001634:	f005 fbb8 	bl	8006da8 <HAL_TIM_PWM_ConfigChannel>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800163e:	f000 fa65 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001642:	4803      	ldr	r0, [pc, #12]	; (8001650 <MX_TIM4_Init+0xe4>)
 8001644:	f000 fcc0 	bl	8001fc8 <HAL_TIM_MspPostInit>

}
 8001648:	bf00      	nop
 800164a:	3738      	adds	r7, #56	; 0x38
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000440 	.word	0x20000440
 8001654:	40000800 	.word	0x40000800

08001658 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08e      	sub	sp, #56	; 0x38
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800165e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800166c:	f107 0320 	add.w	r3, r7, #32
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
 8001684:	615a      	str	r2, [r3, #20]
 8001686:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001688:	4b2c      	ldr	r3, [pc, #176]	; (800173c <MX_TIM5_Init+0xe4>)
 800168a:	4a2d      	ldr	r2, [pc, #180]	; (8001740 <MX_TIM5_Init+0xe8>)
 800168c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 52.5-1;
 800168e:	4b2b      	ldr	r3, [pc, #172]	; (800173c <MX_TIM5_Init+0xe4>)
 8001690:	2233      	movs	r2, #51	; 0x33
 8001692:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001694:	4b29      	ldr	r3, [pc, #164]	; (800173c <MX_TIM5_Init+0xe4>)
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 400-1;
 800169a:	4b28      	ldr	r3, [pc, #160]	; (800173c <MX_TIM5_Init+0xe4>)
 800169c:	f240 128f 	movw	r2, #399	; 0x18f
 80016a0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a2:	4b26      	ldr	r3, [pc, #152]	; (800173c <MX_TIM5_Init+0xe4>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a8:	4b24      	ldr	r3, [pc, #144]	; (800173c <MX_TIM5_Init+0xe4>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80016ae:	4823      	ldr	r0, [pc, #140]	; (800173c <MX_TIM5_Init+0xe4>)
 80016b0:	f004 fd71 	bl	8006196 <HAL_TIM_Base_Init>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80016ba:	f000 fa27 	bl	8001b0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80016c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016c8:	4619      	mov	r1, r3
 80016ca:	481c      	ldr	r0, [pc, #112]	; (800173c <MX_TIM5_Init+0xe4>)
 80016cc:	f005 fc2e 	bl	8006f2c <HAL_TIM_ConfigClockSource>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80016d6:	f000 fa19 	bl	8001b0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80016da:	4818      	ldr	r0, [pc, #96]	; (800173c <MX_TIM5_Init+0xe4>)
 80016dc:	f004 fe1a 	bl	8006314 <HAL_TIM_PWM_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80016e6:	f000 fa11 	bl	8001b0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ee:	2300      	movs	r3, #0
 80016f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016f2:	f107 0320 	add.w	r3, r7, #32
 80016f6:	4619      	mov	r1, r3
 80016f8:	4810      	ldr	r0, [pc, #64]	; (800173c <MX_TIM5_Init+0xe4>)
 80016fa:	f006 f97b 	bl	80079f4 <HAL_TIMEx_MasterConfigSynchronization>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001704:	f000 fa02 	bl	8001b0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001708:	2360      	movs	r3, #96	; 0x60
 800170a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200-1;
 800170c:	23c7      	movs	r3, #199	; 0xc7
 800170e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001710:	2300      	movs	r3, #0
 8001712:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	220c      	movs	r2, #12
 800171c:	4619      	mov	r1, r3
 800171e:	4807      	ldr	r0, [pc, #28]	; (800173c <MX_TIM5_Init+0xe4>)
 8001720:	f005 fb42 	bl	8006da8 <HAL_TIM_PWM_ConfigChannel>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800172a:	f000 f9ef 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800172e:	4803      	ldr	r0, [pc, #12]	; (800173c <MX_TIM5_Init+0xe4>)
 8001730:	f000 fc4a 	bl	8001fc8 <HAL_TIM_MspPostInit>

}
 8001734:	bf00      	nop
 8001736:	3738      	adds	r7, #56	; 0x38
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000488 	.word	0x20000488
 8001740:	40000c00 	.word	0x40000c00

08001744 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001748:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <MX_TIM10_Init+0x40>)
 800174a:	4a0f      	ldr	r2, [pc, #60]	; (8001788 <MX_TIM10_Init+0x44>)
 800174c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 800174e:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <MX_TIM10_Init+0x40>)
 8001750:	22a7      	movs	r2, #167	; 0xa7
 8001752:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001754:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <MX_TIM10_Init+0x40>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <MX_TIM10_Init+0x40>)
 800175c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001760:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001762:	4b08      	ldr	r3, [pc, #32]	; (8001784 <MX_TIM10_Init+0x40>)
 8001764:	2200      	movs	r2, #0
 8001766:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001768:	4b06      	ldr	r3, [pc, #24]	; (8001784 <MX_TIM10_Init+0x40>)
 800176a:	2200      	movs	r2, #0
 800176c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800176e:	4805      	ldr	r0, [pc, #20]	; (8001784 <MX_TIM10_Init+0x40>)
 8001770:	f004 fd11 	bl	8006196 <HAL_TIM_Base_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800177a:	f000 f9c7 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	200004d0 	.word	0x200004d0
 8001788:	40014400 	.word	0x40014400

0800178c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001790:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <MX_TIM11_Init+0x40>)
 8001792:	4a0f      	ldr	r2, [pc, #60]	; (80017d0 <MX_TIM11_Init+0x44>)
 8001794:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 8001796:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <MX_TIM11_Init+0x40>)
 8001798:	22a7      	movs	r2, #167	; 0xa7
 800179a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800179c:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <MX_TIM11_Init+0x40>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80017a2:	4b0a      	ldr	r3, [pc, #40]	; (80017cc <MX_TIM11_Init+0x40>)
 80017a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017a8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017aa:	4b08      	ldr	r3, [pc, #32]	; (80017cc <MX_TIM11_Init+0x40>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <MX_TIM11_Init+0x40>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80017b6:	4805      	ldr	r0, [pc, #20]	; (80017cc <MX_TIM11_Init+0x40>)
 80017b8:	f004 fced 	bl	8006196 <HAL_TIM_Base_Init>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80017c2:	f000 f9a3 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000518 	.word	0x20000518
 80017d0:	40014800 	.word	0x40014800

080017d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017da:	4a12      	ldr	r2, [pc, #72]	; (8001824 <MX_USART3_UART_Init+0x50>)
 80017dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80017de:	4b10      	ldr	r3, [pc, #64]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017ec:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017f8:	4b09      	ldr	r3, [pc, #36]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 80017fa:	220c      	movs	r2, #12
 80017fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fe:	4b08      	ldr	r3, [pc, #32]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001804:	4b06      	ldr	r3, [pc, #24]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 8001806:	2200      	movs	r2, #0
 8001808:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800180a:	4805      	ldr	r0, [pc, #20]	; (8001820 <MX_USART3_UART_Init+0x4c>)
 800180c:	f006 f982 	bl	8007b14 <HAL_UART_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001816:	f000 f979 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000560 	.word	0x20000560
 8001824:	40004800 	.word	0x40004800

08001828 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800182c:	4b14      	ldr	r3, [pc, #80]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800182e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001832:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001836:	2204      	movs	r2, #4
 8001838:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800183c:	2202      	movs	r2, #2
 800183e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001842:	2200      	movs	r2, #0
 8001844:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001848:	2202      	movs	r2, #2
 800184a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800184e:	2201      	movs	r2, #1
 8001850:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001854:	2200      	movs	r2, #0
 8001856:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800185a:	2200      	movs	r2, #0
 800185c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001860:	2201      	movs	r2, #1
 8001862:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001866:	2200      	movs	r2, #0
 8001868:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800186c:	f003 fae8 	bl	8004e40 <HAL_PCD_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001876:	f000 f949 	bl	8001b0c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200005a4 	.word	0x200005a4

08001884 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b08e      	sub	sp, #56	; 0x38
 8001888:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
 8001894:	609a      	str	r2, [r3, #8]
 8001896:	60da      	str	r2, [r3, #12]
 8001898:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
 800189e:	4b93      	ldr	r3, [pc, #588]	; (8001aec <MX_GPIO_Init+0x268>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	4a92      	ldr	r2, [pc, #584]	; (8001aec <MX_GPIO_Init+0x268>)
 80018a4:	f043 0304 	orr.w	r3, r3, #4
 80018a8:	6313      	str	r3, [r2, #48]	; 0x30
 80018aa:	4b90      	ldr	r3, [pc, #576]	; (8001aec <MX_GPIO_Init+0x268>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	f003 0304 	and.w	r3, r3, #4
 80018b2:	623b      	str	r3, [r7, #32]
 80018b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	61fb      	str	r3, [r7, #28]
 80018ba:	4b8c      	ldr	r3, [pc, #560]	; (8001aec <MX_GPIO_Init+0x268>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	4a8b      	ldr	r2, [pc, #556]	; (8001aec <MX_GPIO_Init+0x268>)
 80018c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018c4:	6313      	str	r3, [r2, #48]	; 0x30
 80018c6:	4b89      	ldr	r3, [pc, #548]	; (8001aec <MX_GPIO_Init+0x268>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ce:	61fb      	str	r3, [r7, #28]
 80018d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	61bb      	str	r3, [r7, #24]
 80018d6:	4b85      	ldr	r3, [pc, #532]	; (8001aec <MX_GPIO_Init+0x268>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a84      	ldr	r2, [pc, #528]	; (8001aec <MX_GPIO_Init+0x268>)
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b82      	ldr	r3, [pc, #520]	; (8001aec <MX_GPIO_Init+0x268>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	61bb      	str	r3, [r7, #24]
 80018ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	4b7e      	ldr	r3, [pc, #504]	; (8001aec <MX_GPIO_Init+0x268>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a7d      	ldr	r2, [pc, #500]	; (8001aec <MX_GPIO_Init+0x268>)
 80018f8:	f043 0302 	orr.w	r3, r3, #2
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b7b      	ldr	r3, [pc, #492]	; (8001aec <MX_GPIO_Init+0x268>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
 800190e:	4b77      	ldr	r3, [pc, #476]	; (8001aec <MX_GPIO_Init+0x268>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a76      	ldr	r2, [pc, #472]	; (8001aec <MX_GPIO_Init+0x268>)
 8001914:	f043 0320 	orr.w	r3, r3, #32
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b74      	ldr	r3, [pc, #464]	; (8001aec <MX_GPIO_Init+0x268>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0320 	and.w	r3, r3, #32
 8001922:	613b      	str	r3, [r7, #16]
 8001924:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	4b70      	ldr	r3, [pc, #448]	; (8001aec <MX_GPIO_Init+0x268>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a6f      	ldr	r2, [pc, #444]	; (8001aec <MX_GPIO_Init+0x268>)
 8001930:	f043 0310 	orr.w	r3, r3, #16
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b6d      	ldr	r3, [pc, #436]	; (8001aec <MX_GPIO_Init+0x268>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0310 	and.w	r3, r3, #16
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	4b69      	ldr	r3, [pc, #420]	; (8001aec <MX_GPIO_Init+0x268>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	4a68      	ldr	r2, [pc, #416]	; (8001aec <MX_GPIO_Init+0x268>)
 800194c:	f043 0308 	orr.w	r3, r3, #8
 8001950:	6313      	str	r3, [r2, #48]	; 0x30
 8001952:	4b66      	ldr	r3, [pc, #408]	; (8001aec <MX_GPIO_Init+0x268>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f003 0308 	and.w	r3, r3, #8
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	607b      	str	r3, [r7, #4]
 8001962:	4b62      	ldr	r3, [pc, #392]	; (8001aec <MX_GPIO_Init+0x268>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	4a61      	ldr	r2, [pc, #388]	; (8001aec <MX_GPIO_Init+0x268>)
 8001968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800196c:	6313      	str	r3, [r2, #48]	; 0x30
 800196e:	4b5f      	ldr	r3, [pc, #380]	; (8001aec <MX_GPIO_Init+0x268>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 800197a:	2200      	movs	r2, #0
 800197c:	2101      	movs	r1, #1
 800197e:	485c      	ldr	r0, [pc, #368]	; (8001af0 <MX_GPIO_Init+0x26c>)
 8001980:	f002 fd7e 	bl	8004480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001984:	2200      	movs	r2, #0
 8001986:	f644 41ff 	movw	r1, #19711	; 0x4cff
 800198a:	485a      	ldr	r0, [pc, #360]	; (8001af4 <MX_GPIO_Init+0x270>)
 800198c:	f002 fd78 	bl	8004480 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|LD3_Pin|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, ULTRASONIC_TRIGGER_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8001996:	4858      	ldr	r0, [pc, #352]	; (8001af8 <MX_GPIO_Init+0x274>)
 8001998:	f002 fd72 	bl	8004480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IM1_DCMOTOR_Pin|IM2_DCMOTOR_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 800199c:	2200      	movs	r2, #0
 800199e:	f44f 512c 	mov.w	r1, #11008	; 0x2b00
 80019a2:	4856      	ldr	r0, [pc, #344]	; (8001afc <MX_GPIO_Init+0x278>)
 80019a4:	f002 fd6c 	bl	8004480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80019a8:	2200      	movs	r2, #0
 80019aa:	2140      	movs	r1, #64	; 0x40
 80019ac:	4854      	ldr	r0, [pc, #336]	; (8001b00 <MX_GPIO_Init+0x27c>)
 80019ae:	f002 fd67 	bl	8004480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80019b2:	2200      	movs	r2, #0
 80019b4:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 80019b8:	4852      	ldr	r0, [pc, #328]	; (8001b04 <MX_GPIO_Init+0x280>)
 80019ba:	f002 fd61 	bl	8004480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80019be:	2200      	movs	r2, #0
 80019c0:	21ff      	movs	r1, #255	; 0xff
 80019c2:	4851      	ldr	r0, [pc, #324]	; (8001b08 <MX_GPIO_Init+0x284>)
 80019c4:	f002 fd5c 	bl	8004480 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80019c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019ce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80019d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80019d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019dc:	4619      	mov	r1, r3
 80019de:	4849      	ldr	r0, [pc, #292]	; (8001b04 <MX_GPIO_Init+0x280>)
 80019e0:	f002 fb8a 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 80019e4:	2301      	movs	r3, #1
 80019e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e8:	2301      	movs	r3, #1
 80019ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f0:	2300      	movs	r3, #0
 80019f2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80019f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f8:	4619      	mov	r1, r3
 80019fa:	483d      	ldr	r0, [pc, #244]	; (8001af0 <MX_GPIO_Init+0x26c>)
 80019fc:	f002 fb7c 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB1 PB2 PB10
                           PB11 LD3_Pin PB3 PB4
                           PB5 PB6 LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001a00:	f644 43ff 	movw	r3, #19711	; 0x4cff
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|LD3_Pin|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a06:	2301      	movs	r3, #1
 8001a08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a16:	4619      	mov	r1, r3
 8001a18:	4836      	ldr	r0, [pc, #216]	; (8001af4 <MX_GPIO_Init+0x270>)
 8001a1a:	f002 fb6d 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULTRASONIC_TRIGGER_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin|LED_YELLOW_Pin;
 8001a1e:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a24:	2301      	movs	r3, #1
 8001a26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a34:	4619      	mov	r1, r3
 8001a36:	4830      	ldr	r0, [pc, #192]	; (8001af8 <MX_GPIO_Init+0x274>)
 8001a38:	f002 fb5e 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IM1_DCMOTOR_Pin IM2_DCMOTOR_Pin LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = IM1_DCMOTOR_Pin|IM2_DCMOTOR_Pin|LED_GREEN_Pin|LED_RED_Pin;
 8001a3c:	f44f 532c 	mov.w	r3, #11008	; 0x2b00
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a42:	2301      	movs	r3, #1
 8001a44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a52:	4619      	mov	r1, r3
 8001a54:	4829      	ldr	r0, [pc, #164]	; (8001afc <MX_GPIO_Init+0x278>)
 8001a56:	f002 fb4f 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 8001a5a:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 8001a5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4823      	ldr	r0, [pc, #140]	; (8001afc <MX_GPIO_Init+0x278>)
 8001a70:	f002 fb42 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001a74:	2340      	movs	r3, #64	; 0x40
 8001a76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a88:	4619      	mov	r1, r3
 8001a8a:	481d      	ldr	r0, [pc, #116]	; (8001b00 <MX_GPIO_Init+0x27c>)
 8001a8c:	f002 fb34 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001a90:	2380      	movs	r3, #128	; 0x80
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a94:	2300      	movs	r3, #0
 8001a96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4817      	ldr	r0, [pc, #92]	; (8001b00 <MX_GPIO_Init+0x27c>)
 8001aa4:	f002 fb28 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001aa8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4810      	ldr	r0, [pc, #64]	; (8001b04 <MX_GPIO_Init+0x280>)
 8001ac2:	f002 fb19 	bl	80040f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ac6:	23ff      	movs	r3, #255	; 0xff
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ada:	4619      	mov	r1, r3
 8001adc:	480a      	ldr	r0, [pc, #40]	; (8001b08 <MX_GPIO_Init+0x284>)
 8001ade:	f002 fb0b 	bl	80040f8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ae2:	bf00      	nop
 8001ae4:	3738      	adds	r7, #56	; 0x38
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40020400 	.word	0x40020400
 8001af8:	40021400 	.word	0x40021400
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40021800 	.word	0x40021800
 8001b04:	40020800 	.word	0x40020800
 8001b08:	40020c00 	.word	0x40020c00

08001b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b10:	b672      	cpsid	i
}
 8001b12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b14:	e7fe      	b.n	8001b14 <Error_Handler+0x8>
	...

08001b18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b26:	4a0f      	ldr	r2, [pc, #60]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	603b      	str	r3, [r7, #0]
 8001b3e:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	4a08      	ldr	r2, [pc, #32]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b48:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4a:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800

08001b68 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08e      	sub	sp, #56	; 0x38
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a55      	ldr	r2, [pc, #340]	; (8001cdc <HAL_ETH_MspInit+0x174>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	f040 80a4 	bne.w	8001cd4 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
 8001b90:	4b53      	ldr	r3, [pc, #332]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b94:	4a52      	ldr	r2, [pc, #328]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001b96:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9c:	4b50      	ldr	r3, [pc, #320]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba4:	623b      	str	r3, [r7, #32]
 8001ba6:	6a3b      	ldr	r3, [r7, #32]
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61fb      	str	r3, [r7, #28]
 8001bac:	4b4c      	ldr	r3, [pc, #304]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb0:	4a4b      	ldr	r2, [pc, #300]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001bb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001bb6:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb8:	4b49      	ldr	r3, [pc, #292]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001bc0:	61fb      	str	r3, [r7, #28]
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61bb      	str	r3, [r7, #24]
 8001bc8:	4b45      	ldr	r3, [pc, #276]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bcc:	4a44      	ldr	r2, [pc, #272]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001bce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001bd2:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd4:	4b42      	ldr	r3, [pc, #264]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001bdc:	61bb      	str	r3, [r7, #24]
 8001bde:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	4b3e      	ldr	r3, [pc, #248]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be8:	4a3d      	ldr	r2, [pc, #244]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001bea:	f043 0304 	orr.w	r3, r3, #4
 8001bee:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf0:	4b3b      	ldr	r3, [pc, #236]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	4b37      	ldr	r3, [pc, #220]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c04:	4a36      	ldr	r2, [pc, #216]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0c:	4b34      	ldr	r3, [pc, #208]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	613b      	str	r3, [r7, #16]
 8001c16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	4b30      	ldr	r3, [pc, #192]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c20:	4a2f      	ldr	r2, [pc, #188]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c22:	f043 0302 	orr.w	r3, r3, #2
 8001c26:	6313      	str	r3, [r2, #48]	; 0x30
 8001c28:	4b2d      	ldr	r3, [pc, #180]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c34:	2300      	movs	r3, #0
 8001c36:	60bb      	str	r3, [r7, #8]
 8001c38:	4b29      	ldr	r3, [pc, #164]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3c:	4a28      	ldr	r2, [pc, #160]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c42:	6313      	str	r3, [r2, #48]	; 0x30
 8001c44:	4b26      	ldr	r3, [pc, #152]	; (8001ce0 <HAL_ETH_MspInit+0x178>)
 8001c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c4c:	60bb      	str	r3, [r7, #8]
 8001c4e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001c50:	2332      	movs	r3, #50	; 0x32
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c54:	2302      	movs	r3, #2
 8001c56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c60:	230b      	movs	r3, #11
 8001c62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c68:	4619      	mov	r1, r3
 8001c6a:	481e      	ldr	r0, [pc, #120]	; (8001ce4 <HAL_ETH_MspInit+0x17c>)
 8001c6c:	f002 fa44 	bl	80040f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001c70:	2386      	movs	r3, #134	; 0x86
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001c80:	230b      	movs	r3, #11
 8001c82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4817      	ldr	r0, [pc, #92]	; (8001ce8 <HAL_ETH_MspInit+0x180>)
 8001c8c:	f002 fa34 	bl	80040f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001c90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ca2:	230b      	movs	r3, #11
 8001ca4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001ca6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001caa:	4619      	mov	r1, r3
 8001cac:	480f      	ldr	r0, [pc, #60]	; (8001cec <HAL_ETH_MspInit+0x184>)
 8001cae:	f002 fa23 	bl	80040f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001cb2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001cc4:	230b      	movs	r3, #11
 8001cc6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4808      	ldr	r0, [pc, #32]	; (8001cf0 <HAL_ETH_MspInit+0x188>)
 8001cd0:	f002 fa12 	bl	80040f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001cd4:	bf00      	nop
 8001cd6:	3738      	adds	r7, #56	; 0x38
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40028000 	.word	0x40028000
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40020800 	.word	0x40020800
 8001ce8:	40020000 	.word	0x40020000
 8001cec:	40020400 	.word	0x40020400
 8001cf0:	40021800 	.word	0x40021800

08001cf4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08a      	sub	sp, #40	; 0x28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a19      	ldr	r2, [pc, #100]	; (8001d78 <HAL_I2C_MspInit+0x84>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d12c      	bne.n	8001d70 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
 8001d1a:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <HAL_I2C_MspInit+0x88>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	4a17      	ldr	r2, [pc, #92]	; (8001d7c <HAL_I2C_MspInit+0x88>)
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	6313      	str	r3, [r2, #48]	; 0x30
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <HAL_I2C_MspInit+0x88>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d32:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d38:	2312      	movs	r3, #18
 8001d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d40:	2303      	movs	r3, #3
 8001d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d44:	2304      	movs	r3, #4
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480c      	ldr	r0, [pc, #48]	; (8001d80 <HAL_I2C_MspInit+0x8c>)
 8001d50:	f002 f9d2 	bl	80040f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d54:	2300      	movs	r3, #0
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <HAL_I2C_MspInit+0x88>)
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5c:	4a07      	ldr	r2, [pc, #28]	; (8001d7c <HAL_I2C_MspInit+0x88>)
 8001d5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d62:	6413      	str	r3, [r2, #64]	; 0x40
 8001d64:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <HAL_I2C_MspInit+0x88>)
 8001d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d70:	bf00      	nop
 8001d72:	3728      	adds	r7, #40	; 0x28
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40005400 	.word	0x40005400
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40020400 	.word	0x40020400

08001d84 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b08e      	sub	sp, #56	; 0x38
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d8c:	f107 0308 	add.w	r3, r7, #8
 8001d90:	2230      	movs	r2, #48	; 0x30
 8001d92:	2100      	movs	r1, #0
 8001d94:	4618      	mov	r0, r3
 8001d96:	f007 f9fd 	bl	8009194 <memset>
  if(hrtc->Instance==RTC)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a0c      	ldr	r2, [pc, #48]	; (8001dd0 <HAL_RTC_MspInit+0x4c>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d111      	bne.n	8001dc8 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001da4:	2320      	movs	r3, #32
 8001da6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001da8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dac:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dae:	f107 0308 	add.w	r3, r7, #8
 8001db2:	4618      	mov	r0, r3
 8001db4:	f003 fdfa 	bl	80059ac <HAL_RCCEx_PeriphCLKConfig>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001dbe:	f7ff fea5 	bl	8001b0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001dc2:	4b04      	ldr	r3, [pc, #16]	; (8001dd4 <HAL_RTC_MspInit+0x50>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001dc8:	bf00      	nop
 8001dca:	3738      	adds	r7, #56	; 0x38
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40002800 	.word	0x40002800
 8001dd4:	42470e3c 	.word	0x42470e3c

08001dd8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de8:	d115      	bne.n	8001e16 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
 8001dee:	4b0c      	ldr	r3, [pc, #48]	; (8001e20 <HAL_TIM_PWM_MspInit+0x48>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a0b      	ldr	r2, [pc, #44]	; (8001e20 <HAL_TIM_PWM_MspInit+0x48>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <HAL_TIM_PWM_MspInit+0x48>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e06:	2200      	movs	r2, #0
 8001e08:	2100      	movs	r1, #0
 8001e0a:	201c      	movs	r0, #28
 8001e0c:	f001 fd83 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e10:	201c      	movs	r0, #28
 8001e12:	f001 fd9c 	bl	800394e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40023800 	.word	0x40023800

08001e24 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08a      	sub	sp, #40	; 0x28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a1d      	ldr	r2, [pc, #116]	; (8001eb8 <HAL_TIM_IC_MspInit+0x94>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d133      	bne.n	8001eae <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	4b1c      	ldr	r3, [pc, #112]	; (8001ebc <HAL_TIM_IC_MspInit+0x98>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	4a1b      	ldr	r2, [pc, #108]	; (8001ebc <HAL_TIM_IC_MspInit+0x98>)
 8001e50:	f043 0302 	orr.w	r3, r3, #2
 8001e54:	6413      	str	r3, [r2, #64]	; 0x40
 8001e56:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <HAL_TIM_IC_MspInit+0x98>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <HAL_TIM_IC_MspInit+0x98>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a14      	ldr	r2, [pc, #80]	; (8001ebc <HAL_TIM_IC_MspInit+0x98>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <HAL_TIM_IC_MspInit+0x98>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 8001e7e:	2340      	movs	r3, #64	; 0x40
 8001e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e8e:	2302      	movs	r3, #2
 8001e90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	4809      	ldr	r0, [pc, #36]	; (8001ec0 <HAL_TIM_IC_MspInit+0x9c>)
 8001e9a:	f002 f92d 	bl	80040f8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	201d      	movs	r0, #29
 8001ea4:	f001 fd37 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ea8:	201d      	movs	r0, #29
 8001eaa:	f001 fd50 	bl	800394e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001eae:	bf00      	nop
 8001eb0:	3728      	adds	r7, #40	; 0x28
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40000400 	.word	0x40000400
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40020000 	.word	0x40020000

08001ec4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a38      	ldr	r2, [pc, #224]	; (8001fb4 <HAL_TIM_Base_MspInit+0xf0>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d116      	bne.n	8001f04 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	4b37      	ldr	r3, [pc, #220]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	4a36      	ldr	r2, [pc, #216]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee6:	4b34      	ldr	r3, [pc, #208]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	617b      	str	r3, [r7, #20]
 8001ef0:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	201e      	movs	r0, #30
 8001ef8:	f001 fd0d 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001efc:	201e      	movs	r0, #30
 8001efe:	f001 fd26 	bl	800394e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001f02:	e052      	b.n	8001faa <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a2c      	ldr	r2, [pc, #176]	; (8001fbc <HAL_TIM_Base_MspInit+0xf8>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d116      	bne.n	8001f3c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	4b29      	ldr	r3, [pc, #164]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	4a28      	ldr	r2, [pc, #160]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f18:	f043 0308 	orr.w	r3, r3, #8
 8001f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1e:	4b26      	ldr	r3, [pc, #152]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	f003 0308 	and.w	r3, r3, #8
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2032      	movs	r0, #50	; 0x32
 8001f30:	f001 fcf1 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001f34:	2032      	movs	r0, #50	; 0x32
 8001f36:	f001 fd0a 	bl	800394e <HAL_NVIC_EnableIRQ>
}
 8001f3a:	e036      	b.n	8001faa <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM10)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a1f      	ldr	r2, [pc, #124]	; (8001fc0 <HAL_TIM_Base_MspInit+0xfc>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d116      	bne.n	8001f74 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	4b1b      	ldr	r3, [pc, #108]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4e:	4a1a      	ldr	r2, [pc, #104]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f54:	6453      	str	r3, [r2, #68]	; 0x44
 8001f56:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001f62:	2200      	movs	r2, #0
 8001f64:	2100      	movs	r1, #0
 8001f66:	2019      	movs	r0, #25
 8001f68:	f001 fcd5 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f6c:	2019      	movs	r0, #25
 8001f6e:	f001 fcee 	bl	800394e <HAL_NVIC_EnableIRQ>
}
 8001f72:	e01a      	b.n	8001faa <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM11)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a12      	ldr	r2, [pc, #72]	; (8001fc4 <HAL_TIM_Base_MspInit+0x100>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d115      	bne.n	8001faa <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60bb      	str	r3, [r7, #8]
 8001f82:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f86:	4a0c      	ldr	r2, [pc, #48]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f8e:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <HAL_TIM_Base_MspInit+0xf4>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	201a      	movs	r0, #26
 8001fa0:	f001 fcb9 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001fa4:	201a      	movs	r0, #26
 8001fa6:	f001 fcd2 	bl	800394e <HAL_NVIC_EnableIRQ>
}
 8001faa:	bf00      	nop
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40000800 	.word	0x40000800
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	40000c00 	.word	0x40000c00
 8001fc0:	40014400 	.word	0x40014400
 8001fc4:	40014800 	.word	0x40014800

08001fc8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	; 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	605a      	str	r2, [r3, #4]
 8001fda:	609a      	str	r2, [r3, #8]
 8001fdc:	60da      	str	r2, [r3, #12]
 8001fde:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fe8:	d11e      	bne.n	8002028 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	4b34      	ldr	r3, [pc, #208]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a33      	ldr	r2, [pc, #204]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b31      	ldr	r3, [pc, #196]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	613b      	str	r3, [r7, #16]
 8002004:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_SERVO_Pin;
 8002006:	2320      	movs	r3, #32
 8002008:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200a:	2302      	movs	r3, #2
 800200c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002012:	2300      	movs	r3, #0
 8002014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002016:	2301      	movs	r3, #1
 8002018:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH1_SERVO_GPIO_Port, &GPIO_InitStruct);
 800201a:	f107 0314 	add.w	r3, r7, #20
 800201e:	4619      	mov	r1, r3
 8002020:	4828      	ldr	r0, [pc, #160]	; (80020c4 <HAL_TIM_MspPostInit+0xfc>)
 8002022:	f002 f869 	bl	80040f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002026:	e047      	b.n	80020b8 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM4)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a26      	ldr	r2, [pc, #152]	; (80020c8 <HAL_TIM_MspPostInit+0x100>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d11f      	bne.n	8002072 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	4b22      	ldr	r3, [pc, #136]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	4a21      	ldr	r2, [pc, #132]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 800203c:	f043 0308 	orr.w	r3, r3, #8
 8002040:	6313      	str	r3, [r2, #48]	; 0x30
 8002042:	4b1f      	ldr	r3, [pc, #124]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800204e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	2300      	movs	r3, #0
 800205e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002060:	2302      	movs	r3, #2
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4818      	ldr	r0, [pc, #96]	; (80020cc <HAL_TIM_MspPostInit+0x104>)
 800206c:	f002 f844 	bl	80040f8 <HAL_GPIO_Init>
}
 8002070:	e022      	b.n	80020b8 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM5)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a16      	ldr	r2, [pc, #88]	; (80020d0 <HAL_TIM_MspPostInit+0x108>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d11d      	bne.n	80020b8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207c:	2300      	movs	r3, #0
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	4b0f      	ldr	r3, [pc, #60]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002084:	4a0e      	ldr	r2, [pc, #56]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6313      	str	r3, [r2, #48]	; 0x30
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <HAL_TIM_MspPostInit+0xf8>)
 800208e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002098:	2308      	movs	r3, #8
 800209a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a4:	2300      	movs	r3, #0
 80020a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80020a8:	2302      	movs	r3, #2
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	4619      	mov	r1, r3
 80020b2:	4804      	ldr	r0, [pc, #16]	; (80020c4 <HAL_TIM_MspPostInit+0xfc>)
 80020b4:	f002 f820 	bl	80040f8 <HAL_GPIO_Init>
}
 80020b8:	bf00      	nop
 80020ba:	3728      	adds	r7, #40	; 0x28
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40020000 	.word	0x40020000
 80020c8:	40000800 	.word	0x40000800
 80020cc:	40020c00 	.word	0x40020c00
 80020d0:	40000c00 	.word	0x40000c00

080020d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08a      	sub	sp, #40	; 0x28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a1d      	ldr	r2, [pc, #116]	; (8002168 <HAL_UART_MspInit+0x94>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d134      	bne.n	8002160 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	613b      	str	r3, [r7, #16]
 80020fa:	4b1c      	ldr	r3, [pc, #112]	; (800216c <HAL_UART_MspInit+0x98>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	4a1b      	ldr	r2, [pc, #108]	; (800216c <HAL_UART_MspInit+0x98>)
 8002100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002104:	6413      	str	r3, [r2, #64]	; 0x40
 8002106:	4b19      	ldr	r3, [pc, #100]	; (800216c <HAL_UART_MspInit+0x98>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800210e:	613b      	str	r3, [r7, #16]
 8002110:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	4b15      	ldr	r3, [pc, #84]	; (800216c <HAL_UART_MspInit+0x98>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	4a14      	ldr	r2, [pc, #80]	; (800216c <HAL_UART_MspInit+0x98>)
 800211c:	f043 0308 	orr.w	r3, r3, #8
 8002120:	6313      	str	r3, [r2, #48]	; 0x30
 8002122:	4b12      	ldr	r3, [pc, #72]	; (800216c <HAL_UART_MspInit+0x98>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	f003 0308 	and.w	r3, r3, #8
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800212e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002132:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002134:	2302      	movs	r3, #2
 8002136:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213c:	2303      	movs	r3, #3
 800213e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002140:	2307      	movs	r3, #7
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002144:	f107 0314 	add.w	r3, r7, #20
 8002148:	4619      	mov	r1, r3
 800214a:	4809      	ldr	r0, [pc, #36]	; (8002170 <HAL_UART_MspInit+0x9c>)
 800214c:	f001 ffd4 	bl	80040f8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002150:	2200      	movs	r2, #0
 8002152:	2100      	movs	r1, #0
 8002154:	2027      	movs	r0, #39	; 0x27
 8002156:	f001 fbde 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800215a:	2027      	movs	r0, #39	; 0x27
 800215c:	f001 fbf7 	bl	800394e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002160:	bf00      	nop
 8002162:	3728      	adds	r7, #40	; 0x28
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40004800 	.word	0x40004800
 800216c:	40023800 	.word	0x40023800
 8002170:	40020c00 	.word	0x40020c00

08002174 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08a      	sub	sp, #40	; 0x28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800217c:	f107 0314 	add.w	r3, r7, #20
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	605a      	str	r2, [r3, #4]
 8002186:	609a      	str	r2, [r3, #8]
 8002188:	60da      	str	r2, [r3, #12]
 800218a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002194:	d13f      	bne.n	8002216 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	613b      	str	r3, [r7, #16]
 800219a:	4b21      	ldr	r3, [pc, #132]	; (8002220 <HAL_PCD_MspInit+0xac>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	4a20      	ldr	r2, [pc, #128]	; (8002220 <HAL_PCD_MspInit+0xac>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	6313      	str	r3, [r2, #48]	; 0x30
 80021a6:	4b1e      	ldr	r3, [pc, #120]	; (8002220 <HAL_PCD_MspInit+0xac>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	613b      	str	r3, [r7, #16]
 80021b0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80021b2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80021b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	2302      	movs	r3, #2
 80021ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021bc:	2300      	movs	r3, #0
 80021be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c0:	2303      	movs	r3, #3
 80021c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021c4:	230a      	movs	r3, #10
 80021c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	4619      	mov	r1, r3
 80021ce:	4815      	ldr	r0, [pc, #84]	; (8002224 <HAL_PCD_MspInit+0xb0>)
 80021d0:	f001 ff92 	bl	80040f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80021d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021e2:	f107 0314 	add.w	r3, r7, #20
 80021e6:	4619      	mov	r1, r3
 80021e8:	480e      	ldr	r0, [pc, #56]	; (8002224 <HAL_PCD_MspInit+0xb0>)
 80021ea:	f001 ff85 	bl	80040f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021ee:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <HAL_PCD_MspInit+0xac>)
 80021f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021f2:	4a0b      	ldr	r2, [pc, #44]	; (8002220 <HAL_PCD_MspInit+0xac>)
 80021f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021f8:	6353      	str	r3, [r2, #52]	; 0x34
 80021fa:	2300      	movs	r3, #0
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	4b08      	ldr	r3, [pc, #32]	; (8002220 <HAL_PCD_MspInit+0xac>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002202:	4a07      	ldr	r2, [pc, #28]	; (8002220 <HAL_PCD_MspInit+0xac>)
 8002204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002208:	6453      	str	r3, [r2, #68]	; 0x44
 800220a:	4b05      	ldr	r3, [pc, #20]	; (8002220 <HAL_PCD_MspInit+0xac>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002216:	bf00      	nop
 8002218:	3728      	adds	r7, #40	; 0x28
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40023800 	.word	0x40023800
 8002224:	40020000 	.word	0x40020000

08002228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800222c:	e7fe      	b.n	800222c <NMI_Handler+0x4>

0800222e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800222e:	b480      	push	{r7}
 8002230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002232:	e7fe      	b.n	8002232 <HardFault_Handler+0x4>

08002234 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002238:	e7fe      	b.n	8002238 <MemManage_Handler+0x4>

0800223a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800223e:	e7fe      	b.n	800223e <BusFault_Handler+0x4>

08002240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002244:	e7fe      	b.n	8002244 <UsageFault_Handler+0x4>

08002246 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002262:	b480      	push	{r7}
 8002264:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002266:	bf00      	nop
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002274:	f001 fa30 	bl	80036d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler(); // ADD_GYUWON_231006 / ?기? 추??? 주석? ??
 8002278:	f7fe fec6 	bl	8001008 <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 800227c:	bf00      	nop
 800227e:	bd80      	pop	{r7, pc}

08002280 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002284:	4802      	ldr	r0, [pc, #8]	; (8002290 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002286:	f004 fbeb 	bl	8006a60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	200004d0 	.word	0x200004d0

08002294 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002298:	4802      	ldr	r0, [pc, #8]	; (80022a4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800229a:	f004 fbe1 	bl	8006a60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000518 	.word	0x20000518

080022a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022ac:	4802      	ldr	r0, [pc, #8]	; (80022b8 <TIM2_IRQHandler+0x10>)
 80022ae:	f004 fbd7 	bl	8006a60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	200003b0 	.word	0x200003b0

080022bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022c0:	4802      	ldr	r0, [pc, #8]	; (80022cc <TIM3_IRQHandler+0x10>)
 80022c2:	f004 fbcd 	bl	8006a60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	200003f8 	.word	0x200003f8

080022d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80022d4:	4802      	ldr	r0, [pc, #8]	; (80022e0 <TIM4_IRQHandler+0x10>)
 80022d6:	f004 fbc3 	bl	8006a60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000440 	.word	0x20000440

080022e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022e8:	4802      	ldr	r0, [pc, #8]	; (80022f4 <USART3_IRQHandler+0x10>)
 80022ea:	f005 fcf3 	bl	8007cd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000560 	.word	0x20000560

080022f8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80022fc:	4802      	ldr	r0, [pc, #8]	; (8002308 <TIM5_IRQHandler+0x10>)
 80022fe:	f004 fbaf 	bl	8006a60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002302:	bf00      	nop
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	20000488 	.word	0x20000488

0800230c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	e00a      	b.n	8002334 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800231e:	f3af 8000 	nop.w
 8002322:	4601      	mov	r1, r0
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	60ba      	str	r2, [r7, #8]
 800232a:	b2ca      	uxtb	r2, r1
 800232c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	3301      	adds	r3, #1
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	429a      	cmp	r2, r3
 800233a:	dbf0      	blt.n	800231e <_read+0x12>
  }

  return len;
 800233c:	687b      	ldr	r3, [r7, #4]
}
 800233e:	4618      	mov	r0, r3
 8002340:	3718      	adds	r7, #24
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b086      	sub	sp, #24
 800234a:	af00      	add	r7, sp, #0
 800234c:	60f8      	str	r0, [r7, #12]
 800234e:	60b9      	str	r1, [r7, #8]
 8002350:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
 8002356:	e009      	b.n	800236c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	1c5a      	adds	r2, r3, #1
 800235c:	60ba      	str	r2, [r7, #8]
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe fe9f 	bl	80010a4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	3301      	adds	r3, #1
 800236a:	617b      	str	r3, [r7, #20]
 800236c:	697a      	ldr	r2, [r7, #20]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	429a      	cmp	r2, r3
 8002372:	dbf1      	blt.n	8002358 <_write+0x12>
  }
  return len;
 8002374:	687b      	ldr	r3, [r7, #4]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <_close>:

int _close(int file)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002386:	f04f 33ff 	mov.w	r3, #4294967295
}
 800238a:	4618      	mov	r0, r3
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023a6:	605a      	str	r2, [r3, #4]
  return 0;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <_isatty>:

int _isatty(int file)
{
 80023b6:	b480      	push	{r7}
 80023b8:	b083      	sub	sp, #12
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023be:	2301      	movs	r3, #1
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
	...

080023e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f0:	4a14      	ldr	r2, [pc, #80]	; (8002444 <_sbrk+0x5c>)
 80023f2:	4b15      	ldr	r3, [pc, #84]	; (8002448 <_sbrk+0x60>)
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023fc:	4b13      	ldr	r3, [pc, #76]	; (800244c <_sbrk+0x64>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d102      	bne.n	800240a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002404:	4b11      	ldr	r3, [pc, #68]	; (800244c <_sbrk+0x64>)
 8002406:	4a12      	ldr	r2, [pc, #72]	; (8002450 <_sbrk+0x68>)
 8002408:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <_sbrk+0x64>)
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4413      	add	r3, r2
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	429a      	cmp	r2, r3
 8002416:	d207      	bcs.n	8002428 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002418:	f006 fe92 	bl	8009140 <__errno>
 800241c:	4603      	mov	r3, r0
 800241e:	220c      	movs	r2, #12
 8002420:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002422:	f04f 33ff 	mov.w	r3, #4294967295
 8002426:	e009      	b.n	800243c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002428:	4b08      	ldr	r3, [pc, #32]	; (800244c <_sbrk+0x64>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800242e:	4b07      	ldr	r3, [pc, #28]	; (800244c <_sbrk+0x64>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4413      	add	r3, r2
 8002436:	4a05      	ldr	r2, [pc, #20]	; (800244c <_sbrk+0x64>)
 8002438:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800243a:	68fb      	ldr	r3, [r7, #12]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3718      	adds	r7, #24
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	20030000 	.word	0x20030000
 8002448:	00000400 	.word	0x00000400
 800244c:	20000ac8 	.word	0x20000ac8
 8002450:	20000b20 	.word	0x20000b20

08002454 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002458:	4b06      	ldr	r3, [pc, #24]	; (8002474 <SystemInit+0x20>)
 800245a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245e:	4a05      	ldr	r2, [pc, #20]	; (8002474 <SystemInit+0x20>)
 8002460:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002464:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	e000ed00 	.word	0xe000ed00

08002478 <HAL_TIM_IC_CaptureCallback>:


// 1. Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c에 가서 가져온 call-back function
// 2. 초음파 센서의 ECHO핀의 상승edge와 하강edge 발생 시 이 함수로 들어온다!!!
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a13      	ldr	r2, [pc, #76]	; (80024d4 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d11f      	bne.n	80024ca <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (is_first_capture == 0) // 상승엣지 때문에 콜백 펑션에 들어온 경우
 800248a:	4b13      	ldr	r3, [pc, #76]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x60>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b00      	cmp	r3, #0
 8002492:	d107      	bne.n	80024a4 <HAL_TIM_IC_CaptureCallback+0x2c>
		{

			__HAL_TIM_SET_COUNTER(htim, 0); // 펄스를 셀 카운터를 초기화 하고 세기 시작하는 것이다.
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2200      	movs	r2, #0
 800249a:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture = 1; // 다음에 콜백 펑선이 불릴 때는 당연히 하강 엣지일 때 일 것이므로 플래그변수를 1로 셋팅해준다.
 800249c:	4b0e      	ldr	r3, [pc, #56]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x60>)
 800249e:	2201      	movs	r2, #1
 80024a0:	701a      	strb	r2, [r3, #0]
			is_first_capture = 0; // 이제 다음 펄스를 또 카운트 하기 위해서 플래그 변수를 초기화 해준다.
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // 상승엣지부터 하강엣지까지 펄스가 몇번 카운트 되었는지 그 값을 읽어온다.
			ic_cpt_finish_flag = 1; // 초음파 측정완료
		}
	}
}
 80024a2:	e012      	b.n	80024ca <HAL_TIM_IC_CaptureCallback+0x52>
		else if (is_first_capture == 1) // 하강 엣지 때문에 콜백 펑션에 들어온 경우
 80024a4:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x60>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d10d      	bne.n	80024ca <HAL_TIM_IC_CaptureCallback+0x52>
			is_first_capture = 0; // 이제 다음 펄스를 또 카운트 하기 위해서 플래그 변수를 초기화 해준다.
 80024ae:	4b0a      	ldr	r3, [pc, #40]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x60>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	701a      	strb	r2, [r3, #0]
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // 상승엣지부터 하강엣지까지 펄스가 몇번 카운트 되었는지 그 값을 읽어온다.
 80024b4:	2100      	movs	r1, #0
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f004 fe00 	bl	80070bc <HAL_TIM_ReadCapturedValue>
 80024bc:	4603      	mov	r3, r0
 80024be:	461a      	mov	r2, r3
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x64>)
 80024c2:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag = 1; // 초음파 측정완료
 80024c4:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x68>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	601a      	str	r2, [r3, #0]
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40000400 	.word	0x40000400
 80024d8:	20000ad4 	.word	0x20000ad4
 80024dc:	20000acc 	.word	0x20000acc
 80024e0:	20000ad0 	.word	0x20000ad0

080024e4 <make_trigger>:




void make_trigger(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 80024e8:	2200      	movs	r2, #0
 80024ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024ee:	480b      	ldr	r0, [pc, #44]	; (800251c <make_trigger+0x38>)
 80024f0:	f001 ffc6 	bl	8004480 <HAL_GPIO_WritePin>
	delay_us(2);
 80024f4:	2002      	movs	r0, #2
 80024f6:	f7fe fdbd 	bl	8001074 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 1);
 80024fa:	2201      	movs	r2, #1
 80024fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002500:	4806      	ldr	r0, [pc, #24]	; (800251c <make_trigger+0x38>)
 8002502:	f001 ffbd 	bl	8004480 <HAL_GPIO_WritePin>
	delay_us(10);
 8002506:	200a      	movs	r0, #10
 8002508:	f7fe fdb4 	bl	8001074 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 800250c:	2200      	movs	r2, #0
 800250e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002512:	4802      	ldr	r0, [pc, #8]	; (800251c <make_trigger+0x38>)
 8002514:	f001 ffb4 	bl	8004480 <HAL_GPIO_WritePin>
	// 위 5줄의 코드 라인을 통해 초음파 센서에서 요구하는 트리거 신호의 전기적 파형을 MCU가 날릴 수 있도록 구현했다.

}
 8002518:	bf00      	nop
 800251a:	bd80      	pop	{r7, pc}
 800251c:	40021400 	.word	0x40021400

08002520 <FND4digit>:
char lcd_buff[20];



void FND4digit(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0

	if(t1ms_count >= 2)
 8002524:	4b50      	ldr	r3, [pc, #320]	; (8002668 <FND4digit+0x148>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b01      	cmp	r3, #1
 800252a:	f340 809b 	ble.w	8002664 <FND4digit+0x144>
	{
		t1ms_count = 0;
 800252e:	4b4e      	ldr	r3, [pc, #312]	; (8002668 <FND4digit+0x148>)
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
		if(forward_flag)
 8002534:	4b4d      	ldr	r3, [pc, #308]	; (800266c <FND4digit+0x14c>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d010      	beq.n	800255e <FND4digit+0x3e>
		{
			FND[0] = FND_1forward[fnd_i];
 800253c:	4b4c      	ldr	r3, [pc, #304]	; (8002670 <FND4digit+0x150>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a4c      	ldr	r2, [pc, #304]	; (8002674 <FND4digit+0x154>)
 8002542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002546:	b29a      	uxth	r2, r3
 8002548:	4b4b      	ldr	r3, [pc, #300]	; (8002678 <FND4digit+0x158>)
 800254a:	801a      	strh	r2, [r3, #0]
			FND[1] = FND_2forward[fnd_i];
 800254c:	4b48      	ldr	r3, [pc, #288]	; (8002670 <FND4digit+0x150>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a4a      	ldr	r2, [pc, #296]	; (800267c <FND4digit+0x15c>)
 8002552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002556:	b29a      	uxth	r2, r3
 8002558:	4b47      	ldr	r3, [pc, #284]	; (8002678 <FND4digit+0x158>)
 800255a:	805a      	strh	r2, [r3, #2]
 800255c:	e00f      	b.n	800257e <FND4digit+0x5e>
		}
		else
		{
			FND[0] = FND_1forward[fnd_j];
 800255e:	4b48      	ldr	r3, [pc, #288]	; (8002680 <FND4digit+0x160>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a44      	ldr	r2, [pc, #272]	; (8002674 <FND4digit+0x154>)
 8002564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002568:	b29a      	uxth	r2, r3
 800256a:	4b43      	ldr	r3, [pc, #268]	; (8002678 <FND4digit+0x158>)
 800256c:	801a      	strh	r2, [r3, #0]
			FND[1] = FND_2forward[fnd_j];
 800256e:	4b44      	ldr	r3, [pc, #272]	; (8002680 <FND4digit+0x160>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a42      	ldr	r2, [pc, #264]	; (800267c <FND4digit+0x15c>)
 8002574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002578:	b29a      	uxth	r2, r3
 800257a:	4b3f      	ldr	r3, [pc, #252]	; (8002678 <FND4digit+0x158>)
 800257c:	805a      	strh	r2, [r3, #2]
		}

		switch(step_flag)
 800257e:	4b41      	ldr	r3, [pc, #260]	; (8002684 <FND4digit+0x164>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b02      	cmp	r3, #2
 8002584:	d012      	beq.n	80025ac <FND4digit+0x8c>
 8002586:	2b02      	cmp	r3, #2
 8002588:	dc16      	bgt.n	80025b8 <FND4digit+0x98>
 800258a:	2b00      	cmp	r3, #0
 800258c:	d002      	beq.n	8002594 <FND4digit+0x74>
 800258e:	2b01      	cmp	r3, #1
 8002590:	d006      	beq.n	80025a0 <FND4digit+0x80>
 8002592:	e011      	b.n	80025b8 <FND4digit+0x98>
		{
		case 0:
			value = print_Laundry;
 8002594:	4b3c      	ldr	r3, [pc, #240]	; (8002688 <FND4digit+0x168>)
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	461a      	mov	r2, r3
 800259a:	4b3c      	ldr	r3, [pc, #240]	; (800268c <FND4digit+0x16c>)
 800259c:	601a      	str	r2, [r3, #0]
			break;
 800259e:	e00b      	b.n	80025b8 <FND4digit+0x98>
		case 1:
			value = print_Rinse;
 80025a0:	4b3b      	ldr	r3, [pc, #236]	; (8002690 <FND4digit+0x170>)
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	461a      	mov	r2, r3
 80025a6:	4b39      	ldr	r3, [pc, #228]	; (800268c <FND4digit+0x16c>)
 80025a8:	601a      	str	r2, [r3, #0]
			break;
 80025aa:	e005      	b.n	80025b8 <FND4digit+0x98>
		case 2:
			value = print_Spin;
 80025ac:	4b39      	ldr	r3, [pc, #228]	; (8002694 <FND4digit+0x174>)
 80025ae:	881b      	ldrh	r3, [r3, #0]
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b36      	ldr	r3, [pc, #216]	; (800268c <FND4digit+0x16c>)
 80025b4:	601a      	str	r2, [r3, #0]
			break;
 80025b6:	bf00      	nop
		}

		FND[2] = FND_font[value % 10];
 80025b8:	4b34      	ldr	r3, [pc, #208]	; (800268c <FND4digit+0x16c>)
 80025ba:	6819      	ldr	r1, [r3, #0]
 80025bc:	4b36      	ldr	r3, [pc, #216]	; (8002698 <FND4digit+0x178>)
 80025be:	fb83 2301 	smull	r2, r3, r3, r1
 80025c2:	109a      	asrs	r2, r3, #2
 80025c4:	17cb      	asrs	r3, r1, #31
 80025c6:	1ad2      	subs	r2, r2, r3
 80025c8:	4613      	mov	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	4413      	add	r3, r2
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	1aca      	subs	r2, r1, r3
 80025d2:	4b32      	ldr	r3, [pc, #200]	; (800269c <FND4digit+0x17c>)
 80025d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025d8:	b29a      	uxth	r2, r3
 80025da:	4b27      	ldr	r3, [pc, #156]	; (8002678 <FND4digit+0x158>)
 80025dc:	809a      	strh	r2, [r3, #4]
		FND[3] = FND_font[value / 10];
 80025de:	4b2b      	ldr	r3, [pc, #172]	; (800268c <FND4digit+0x16c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a2d      	ldr	r2, [pc, #180]	; (8002698 <FND4digit+0x178>)
 80025e4:	fb82 1203 	smull	r1, r2, r2, r3
 80025e8:	1092      	asrs	r2, r2, #2
 80025ea:	17db      	asrs	r3, r3, #31
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	4a2b      	ldr	r2, [pc, #172]	; (800269c <FND4digit+0x17c>)
 80025f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	4b20      	ldr	r3, [pc, #128]	; (8002678 <FND4digit+0x158>)
 80025f8:	80da      	strh	r2, [r3, #6]

		//all_off function
		HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
 80025fa:	2201      	movs	r2, #1
 80025fc:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8002600:	4827      	ldr	r0, [pc, #156]	; (80026a0 <FND4digit+0x180>)
 8002602:	f001 ff3d 	bl	8004480 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_RESET);
 8002606:	4b25      	ldr	r3, [pc, #148]	; (800269c <FND4digit+0x17c>)
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	b29b      	uxth	r3, r3
 800260c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002610:	b29b      	uxth	r3, r3
 8002612:	2200      	movs	r2, #0
 8002614:	4619      	mov	r1, r3
 8002616:	4823      	ldr	r0, [pc, #140]	; (80026a4 <FND4digit+0x184>)
 8002618:	f001 ff32 	bl	8004480 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(FND_COM_PORT,FND_digit[check_i], GPIO_PIN_RESET);
 800261c:	4b22      	ldr	r3, [pc, #136]	; (80026a8 <FND4digit+0x188>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a22      	ldr	r2, [pc, #136]	; (80026ac <FND4digit+0x18c>)
 8002622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002626:	2200      	movs	r2, #0
 8002628:	4619      	mov	r1, r3
 800262a:	481d      	ldr	r0, [pc, #116]	; (80026a0 <FND4digit+0x180>)
 800262c:	f001 ff28 	bl	8004480 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(FND_DATA_PORT, FND[check_i], GPIO_PIN_SET);
 8002630:	4b1d      	ldr	r3, [pc, #116]	; (80026a8 <FND4digit+0x188>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a10      	ldr	r2, [pc, #64]	; (8002678 <FND4digit+0x158>)
 8002636:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800263a:	2201      	movs	r2, #1
 800263c:	4619      	mov	r1, r3
 800263e:	4819      	ldr	r0, [pc, #100]	; (80026a4 <FND4digit+0x184>)
 8002640:	f001 ff1e 	bl	8004480 <HAL_GPIO_WritePin>
		check_i++;
 8002644:	4b18      	ldr	r3, [pc, #96]	; (80026a8 <FND4digit+0x188>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	3301      	adds	r3, #1
 800264a:	4a17      	ldr	r2, [pc, #92]	; (80026a8 <FND4digit+0x188>)
 800264c:	6013      	str	r3, [r2, #0]
		check_i %= 4;
 800264e:	4b16      	ldr	r3, [pc, #88]	; (80026a8 <FND4digit+0x188>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	425a      	negs	r2, r3
 8002654:	f003 0303 	and.w	r3, r3, #3
 8002658:	f002 0203 	and.w	r2, r2, #3
 800265c:	bf58      	it	pl
 800265e:	4253      	negpl	r3, r2
 8002660:	4a11      	ldr	r2, [pc, #68]	; (80026a8 <FND4digit+0x188>)
 8002662:	6013      	str	r3, [r2, #0]
	}
}
 8002664:	bf00      	nop
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20000ab0 	.word	0x20000ab0
 800266c:	20000ae4 	.word	0x20000ae4
 8002670:	20000af0 	.word	0x20000af0
 8002674:	20000050 	.word	0x20000050
 8002678:	2000010c 	.word	0x2000010c
 800267c:	20000060 	.word	0x20000060
 8002680:	2000007c 	.word	0x2000007c
 8002684:	20000adc 	.word	0x20000adc
 8002688:	20000ade 	.word	0x20000ade
 800268c:	20000af4 	.word	0x20000af4
 8002690:	20000ae0 	.word	0x20000ae0
 8002694:	20000ae2 	.word	0x20000ae2
 8002698:	66666667 	.word	0x66666667
 800269c:	20000024 	.word	0x20000024
 80026a0:	40020800 	.word	0x40020800
 80026a4:	40020400 	.word	0x40020400
 80026a8:	20000aec 	.word	0x20000aec
 80026ac:	2000001c 	.word	0x2000001c

080026b0 <ultrasonic_processing>:

void ultrasonic_processing(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0

	char ultra_lcd_buff[20];
	int distance_lv; // 전역변수 값을 바로 쓰지 않고 지역변수에 복사하여 사용하는 것이 안전하기 때문에 별도의 지역변수를 선언함
	if (TIM10_10ms_ultrasonic >= 50) // 10ms가 100개면 1초
 80026b6:	4b20      	ldr	r3, [pc, #128]	; (8002738 <ultrasonic_processing+0x88>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2b31      	cmp	r3, #49	; 0x31
 80026bc:	dd32      	ble.n	8002724 <ultrasonic_processing+0x74>
	{
		TIM10_10ms_ultrasonic = 0;
 80026be:	4b1e      	ldr	r3, [pc, #120]	; (8002738 <ultrasonic_processing+0x88>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
		make_trigger();
 80026c4:	f7ff ff0e 	bl	80024e4 <make_trigger>
		if (ic_cpt_finish_flag) // 초음파 측정이 완료 되었다면..
 80026c8:	4b1c      	ldr	r3, [pc, #112]	; (800273c <ultrasonic_processing+0x8c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d029      	beq.n	8002724 <ultrasonic_processing+0x74>
		{
			ic_cpt_finish_flag = 0;
 80026d0:	4b1a      	ldr	r3, [pc, #104]	; (800273c <ultrasonic_processing+0x8c>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
			distance_lv = distance; // 전역변수 값을 바로 쓰지 않고 지역변수에 복사하여 사용하는 것임
 80026d6:	4b1a      	ldr	r3, [pc, #104]	; (8002740 <ultrasonic_processing+0x90>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	617b      	str	r3, [r7, #20]
			distance_lv = distance_lv * 0.034 / 2;
 80026dc:	6978      	ldr	r0, [r7, #20]
 80026de:	f7fd ff29 	bl	8000534 <__aeabi_i2d>
 80026e2:	a313      	add	r3, pc, #76	; (adr r3, 8002730 <ultrasonic_processing+0x80>)
 80026e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e8:	f7fd ff8e 	bl	8000608 <__aeabi_dmul>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4610      	mov	r0, r2
 80026f2:	4619      	mov	r1, r3
 80026f4:	f04f 0200 	mov.w	r2, #0
 80026f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026fc:	f7fe f8ae 	bl	800085c <__aeabi_ddiv>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	4610      	mov	r0, r2
 8002706:	4619      	mov	r1, r3
 8002708:	f7fe f990 	bl	8000a2c <__aeabi_d2iz>
 800270c:	4603      	mov	r3, r0
 800270e:	617b      	str	r3, [r7, #20]
			if(distance_lv >= 5)
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	2b04      	cmp	r3, #4
 8002714:	dd03      	ble.n	800271e <ultrasonic_processing+0x6e>
			{
				door_flag =1;
 8002716:	4b0b      	ldr	r3, [pc, #44]	; (8002744 <ultrasonic_processing+0x94>)
 8002718:	2201      	movs	r2, #1
 800271a:	701a      	strb	r2, [r3, #0]
			}
		}

	}

}
 800271c:	e002      	b.n	8002724 <ultrasonic_processing+0x74>
				door_flag =0;
 800271e:	4b09      	ldr	r3, [pc, #36]	; (8002744 <ultrasonic_processing+0x94>)
 8002720:	2200      	movs	r2, #0
 8002722:	701a      	strb	r2, [r3, #0]
}
 8002724:	bf00      	nop
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	f3af 8000 	nop.w
 8002730:	b020c49c 	.word	0xb020c49c
 8002734:	3fa16872 	.word	0x3fa16872
 8002738:	20000abc 	.word	0x20000abc
 800273c:	20000ad0 	.word	0x20000ad0
 8002740:	20000acc 	.word	0x20000acc
 8002744:	20000ada 	.word	0x20000ada

08002748 <washing_process>:
void washing_process(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	default_chioce();
 800274c:	f000 f810 	bl	8002770 <default_chioce>
	start_func();
 8002750:	f000 f914 	bl	800297c <start_func>
	water_high_func();
 8002754:	f000 fb46 	bl	8002de4 <water_high_func>
	time_set_func();
 8002758:	f000 fc6c 	bl	8003034 <time_set_func>
	Mode_func();
 800275c:	f000 fe78 	bl	8003450 <Mode_func>
	User_Mode_func();
 8002760:	f000 feba 	bl	80034d8 <User_Mode_func>
	back_check();
 8002764:	f000 f872 	bl	800284c <back_check>
	ultrasonic_processing();
 8002768:	f7ff ffa2 	bl	80026b0 <ultrasonic_processing>
}
 800276c:	bf00      	nop
 800276e:	bd80      	pop	{r7, pc}

08002770 <default_chioce>:

void default_chioce(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
	if(default_flag == 1)
 8002774:	4b24      	ldr	r3, [pc, #144]	; (8002808 <default_chioce+0x98>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d142      	bne.n	8002802 <default_chioce+0x92>
	{
		print_menu();
 800277c:	f000 f850 	bl	8002820 <print_menu>

		if(get_button(BUTTON0_GPIO_Port,BUTTON0_Pin, 0) == BUTTON_PRESS)
 8002780:	2200      	movs	r2, #0
 8002782:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002786:	4821      	ldr	r0, [pc, #132]	; (800280c <default_chioce+0x9c>)
 8002788:	f7fe fafa 	bl	8000d80 <get_button>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d105      	bne.n	800279e <default_chioce+0x2e>
			{
				start_flag = 1;
 8002792:	4b1f      	ldr	r3, [pc, #124]	; (8002810 <default_chioce+0xa0>)
 8002794:	2201      	movs	r2, #1
 8002796:	701a      	strb	r2, [r3, #0]
				default_flag = 0;
 8002798:	4b1b      	ldr	r3, [pc, #108]	; (8002808 <default_chioce+0x98>)
 800279a:	2200      	movs	r2, #0
 800279c:	701a      	strb	r2, [r3, #0]
			}
		if(get_button(BUTTON1_GPIO_Port,BUTTON1_Pin, 1) == BUTTON_PRESS)
 800279e:	2201      	movs	r2, #1
 80027a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027a4:	4819      	ldr	r0, [pc, #100]	; (800280c <default_chioce+0x9c>)
 80027a6:	f7fe faeb 	bl	8000d80 <get_button>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d107      	bne.n	80027c0 <default_chioce+0x50>
			{
				view_water();
 80027b0:	f000 fc0c 	bl	8002fcc <view_water>
				water_flag =1;
 80027b4:	4b17      	ldr	r3, [pc, #92]	; (8002814 <default_chioce+0xa4>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	701a      	strb	r2, [r3, #0]
				default_flag = 0;
 80027ba:	4b13      	ldr	r3, [pc, #76]	; (8002808 <default_chioce+0x98>)
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
			}
		if(get_button(BUTTON2_GPIO_Port,BUTTON2_Pin, 2) == BUTTON_PRESS)
 80027c0:	2202      	movs	r2, #2
 80027c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027c6:	4811      	ldr	r0, [pc, #68]	; (800280c <default_chioce+0x9c>)
 80027c8:	f7fe fada 	bl	8000d80 <get_button>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d105      	bne.n	80027de <default_chioce+0x6e>
			{
				time_set_flag = 1;
 80027d2:	4b11      	ldr	r3, [pc, #68]	; (8002818 <default_chioce+0xa8>)
 80027d4:	2201      	movs	r2, #1
 80027d6:	701a      	strb	r2, [r3, #0]
				default_flag = 0;
 80027d8:	4b0b      	ldr	r3, [pc, #44]	; (8002808 <default_chioce+0x98>)
 80027da:	2200      	movs	r2, #0
 80027dc:	701a      	strb	r2, [r3, #0]
			}
		if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 80027de:	2203      	movs	r2, #3
 80027e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027e4:	4809      	ldr	r0, [pc, #36]	; (800280c <default_chioce+0x9c>)
 80027e6:	f7fe facb 	bl	8000d80 <get_button>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d108      	bne.n	8002802 <default_chioce+0x92>
			{
				mode_set_flag= 1;
 80027f0:	4b0a      	ldr	r3, [pc, #40]	; (800281c <default_chioce+0xac>)
 80027f2:	2201      	movs	r2, #1
 80027f4:	701a      	strb	r2, [r3, #0]
				default_flag = 0;
 80027f6:	4b04      	ldr	r3, [pc, #16]	; (8002808 <default_chioce+0x98>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]
				lcd_command(CLEAR_DISPLAY);
 80027fc:	2001      	movs	r0, #1
 80027fe:	f7fe fb55 	bl	8000eac <lcd_command>
			}
	}
}
 8002802:	bf00      	nop
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	20000074 	.word	0x20000074
 800280c:	40021000 	.word	0x40021000
 8002810:	20000ad7 	.word	0x20000ad7
 8002814:	20000adb 	.word	0x20000adb
 8002818:	20000ae6 	.word	0x20000ae6
 800281c:	20000aea 	.word	0x20000aea

08002820 <print_menu>:
void print_menu(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
	move_cursor(0,0);
 8002824:	2100      	movs	r1, #0
 8002826:	2000      	movs	r0, #0
 8002828:	f7fe fbd6 	bl	8000fd8 <move_cursor>
	lcd_string("b1:Start b2:High");
 800282c:	4805      	ldr	r0, [pc, #20]	; (8002844 <print_menu+0x24>)
 800282e:	f7fe fbbe 	bl	8000fae <lcd_string>
	move_cursor(1,0);
 8002832:	2100      	movs	r1, #0
 8002834:	2001      	movs	r0, #1
 8002836:	f7fe fbcf 	bl	8000fd8 <move_cursor>
	lcd_string("b3:Time  b4:Mod");
 800283a:	4803      	ldr	r0, [pc, #12]	; (8002848 <print_menu+0x28>)
 800283c:	f7fe fbb7 	bl	8000fae <lcd_string>
}
 8002840:	bf00      	nop
 8002842:	bd80      	pop	{r7, pc}
 8002844:	0800a2a8 	.word	0x0800a2a8
 8002848:	0800a2bc 	.word	0x0800a2bc

0800284c <back_check>:
void back_check(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
	if(back_flag == 1)
 8002850:	4b1f      	ldr	r3, [pc, #124]	; (80028d0 <back_check+0x84>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d138      	bne.n	80028ca <back_check+0x7e>
	{

		if(mode_set_flag != 1)
 8002858:	4b1e      	ldr	r3, [pc, #120]	; (80028d4 <back_check+0x88>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d006      	beq.n	800286e <back_check+0x22>
		{
			move_cursor(0,0);
 8002860:	2100      	movs	r1, #0
 8002862:	2000      	movs	r0, #0
 8002864:	f7fe fbb8 	bl	8000fd8 <move_cursor>
			lcd_string("apply complement");
 8002868:	481b      	ldr	r0, [pc, #108]	; (80028d8 <back_check+0x8c>)
 800286a:	f7fe fba0 	bl	8000fae <lcd_string>
		}

		start_flag =0;
 800286e:	4b1b      	ldr	r3, [pc, #108]	; (80028dc <back_check+0x90>)
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]
		time_set_flag =0;
 8002874:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <back_check+0x94>)
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
		water_flag =0;
 800287a:	4b1a      	ldr	r3, [pc, #104]	; (80028e4 <back_check+0x98>)
 800287c:	2200      	movs	r2, #0
 800287e:	701a      	strb	r2, [r3, #0]
		mode_set_flag=0;
 8002880:	4b14      	ldr	r3, [pc, #80]	; (80028d4 <back_check+0x88>)
 8002882:	2200      	movs	r2, #0
 8002884:	701a      	strb	r2, [r3, #0]
		save_flag=0;
 8002886:	4b18      	ldr	r3, [pc, #96]	; (80028e8 <back_check+0x9c>)
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]
		Mode_flag=0;
 800288c:	4b17      	ldr	r3, [pc, #92]	; (80028ec <back_check+0xa0>)
 800288e:	2200      	movs	r2, #0
 8002890:	801a      	strh	r2, [r3, #0]
		step_flag =0;
 8002892:	4b17      	ldr	r3, [pc, #92]	; (80028f0 <back_check+0xa4>)
 8002894:	2200      	movs	r2, #0
 8002896:	701a      	strb	r2, [r3, #0]


		move_cursor(1,0);
 8002898:	2100      	movs	r1, #0
 800289a:	2001      	movs	r0, #1
 800289c:	f7fe fb9c 	bl	8000fd8 <move_cursor>
		lcd_string("| x| x| x| back|");
 80028a0:	4814      	ldr	r0, [pc, #80]	; (80028f4 <back_check+0xa8>)
 80028a2:	f7fe fb84 	bl	8000fae <lcd_string>
		if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 80028a6:	2203      	movs	r2, #3
 80028a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028ac:	4812      	ldr	r0, [pc, #72]	; (80028f8 <back_check+0xac>)
 80028ae:	f7fe fa67 	bl	8000d80 <get_button>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d108      	bne.n	80028ca <back_check+0x7e>
		{
			default_flag = 1;
 80028b8:	4b10      	ldr	r3, [pc, #64]	; (80028fc <back_check+0xb0>)
 80028ba:	2201      	movs	r2, #1
 80028bc:	701a      	strb	r2, [r3, #0]
			back_flag =0;
 80028be:	4b04      	ldr	r3, [pc, #16]	; (80028d0 <back_check+0x84>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	701a      	strb	r2, [r3, #0]
			lcd_command(CLEAR_DISPLAY);
 80028c4:	2001      	movs	r0, #1
 80028c6:	f7fe faf1 	bl	8000eac <lcd_command>
		}
	}
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000ad9 	.word	0x20000ad9
 80028d4:	20000aea 	.word	0x20000aea
 80028d8:	0800a2cc 	.word	0x0800a2cc
 80028dc:	20000ad7 	.word	0x20000ad7
 80028e0:	20000ae6 	.word	0x20000ae6
 80028e4:	20000adb 	.word	0x20000adb
 80028e8:	20000aeb 	.word	0x20000aeb
 80028ec:	20000ae8 	.word	0x20000ae8
 80028f0:	20000adc 	.word	0x20000adc
 80028f4:	0800a2e0 	.word	0x0800a2e0
 80028f8:	40021000 	.word	0x40021000
 80028fc:	20000074 	.word	0x20000074

08002900 <open_door>:

void open_door(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
	move_cursor(0,0);
 8002904:	2100      	movs	r1, #0
 8002906:	2000      	movs	r0, #0
 8002908:	f7fe fb66 	bl	8000fd8 <move_cursor>
	lcd_string("  open the door");
 800290c:	4814      	ldr	r0, [pc, #80]	; (8002960 <open_door+0x60>)
 800290e:	f7fe fb4e 	bl	8000fae <lcd_string>
	move_cursor(1,0);
 8002912:	2100      	movs	r1, #0
 8002914:	2001      	movs	r0, #1
 8002916:	f7fe fb5f 	bl	8000fd8 <move_cursor>
	lcd_string("                ");
 800291a:	4812      	ldr	r0, [pc, #72]	; (8002964 <open_door+0x64>)
 800291c:	f7fe fb47 	bl	8000fae <lcd_string>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, 1);
 8002920:	2201      	movs	r2, #1
 8002922:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002926:	4810      	ldr	r0, [pc, #64]	; (8002968 <open_door+0x68>)
 8002928:	f001 fdaa 	bl	8004480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 800292c:	2201      	movs	r2, #1
 800292e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002932:	480e      	ldr	r0, [pc, #56]	; (800296c <open_door+0x6c>)
 8002934:	f001 fda4 	bl	8004480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
 8002938:	2201      	movs	r2, #1
 800293a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 800293e:	480c      	ldr	r0, [pc, #48]	; (8002970 <open_door+0x70>)
 8002940:	f001 fd9e 	bl	8004480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_RESET);
 8002944:	4b0b      	ldr	r3, [pc, #44]	; (8002974 <open_door+0x74>)
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	b29b      	uxth	r3, r3
 800294a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800294e:	b29b      	uxth	r3, r3
 8002950:	2200      	movs	r2, #0
 8002952:	4619      	mov	r1, r3
 8002954:	4808      	ldr	r0, [pc, #32]	; (8002978 <open_door+0x78>)
 8002956:	f001 fd93 	bl	8004480 <HAL_GPIO_WritePin>
}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	0800a2f4 	.word	0x0800a2f4
 8002964:	0800a304 	.word	0x0800a304
 8002968:	40021400 	.word	0x40021400
 800296c:	40021000 	.word	0x40021000
 8002970:	40020800 	.word	0x40020800
 8002974:	20000024 	.word	0x20000024
 8002978:	40020400 	.word	0x40020400

0800297c <start_func>:

 // start field
void start_func(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
	if(start_flag == 1)
 8002980:	4b2d      	ldr	r3, [pc, #180]	; (8002a38 <start_func+0xbc>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d14b      	bne.n	8002a20 <start_func+0xa4>
	{
		if(door_flag ==0)
 8002988:	4b2c      	ldr	r3, [pc, #176]	; (8002a3c <start_func+0xc0>)
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d112      	bne.n	80029b8 <start_func+0x3c>
		{

			if(stop_flag == 0)
 8002992:	4b2b      	ldr	r3, [pc, #172]	; (8002a40 <start_func+0xc4>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d106      	bne.n	80029a8 <start_func+0x2c>
			{
				FND4digit();
 800299a:	f7ff fdc1 	bl	8002520 <FND4digit>
				go_time();
 800299e:	f000 f887 	bl	8002ab0 <go_time>
				start_moter();
 80029a2:	f000 f9b1 	bl	8002d08 <start_moter>
 80029a6:	e00e      	b.n	80029c6 <start_func+0x4a>
			}
			else
			{
				if(door_flag ==0)
 80029a8:	4b24      	ldr	r3, [pc, #144]	; (8002a3c <start_func+0xc0>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d109      	bne.n	80029c6 <start_func+0x4a>
				{
					stop_time();
 80029b2:	f000 f84b 	bl	8002a4c <stop_time>
 80029b6:	e006      	b.n	80029c6 <start_func+0x4a>
				}
			}
		}
		else if(door_flag==1)
 80029b8:	4b20      	ldr	r3, [pc, #128]	; (8002a3c <start_func+0xc0>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d101      	bne.n	80029c6 <start_func+0x4a>
		{
			open_door();
 80029c2:	f7ff ff9d 	bl	8002900 <open_door>
		}
		if(get_button(BUTTON0_GPIO_Port,BUTTON0_Pin, 0) == BUTTON_PRESS)
 80029c6:	2200      	movs	r2, #0
 80029c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029cc:	481d      	ldr	r0, [pc, #116]	; (8002a44 <start_func+0xc8>)
 80029ce:	f7fe f9d7 	bl	8000d80 <get_button>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d110      	bne.n	80029fa <start_func+0x7e>
		{
			if(stop_flag == 0)
 80029d8:	4b19      	ldr	r3, [pc, #100]	; (8002a40 <start_func+0xc4>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d106      	bne.n	80029ee <start_func+0x72>
			{
				lcd_command(CLEAR_DISPLAY);
 80029e0:	2001      	movs	r0, #1
 80029e2:	f7fe fa63 	bl	8000eac <lcd_command>
				stop_flag = 1;
 80029e6:	4b16      	ldr	r3, [pc, #88]	; (8002a40 <start_func+0xc4>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	701a      	strb	r2, [r3, #0]
 80029ec:	e005      	b.n	80029fa <start_func+0x7e>
			}
			else
			{
				lcd_command(CLEAR_DISPLAY);
 80029ee:	2001      	movs	r0, #1
 80029f0:	f7fe fa5c 	bl	8000eac <lcd_command>
				stop_flag = 0;
 80029f4:	4b12      	ldr	r3, [pc, #72]	; (8002a40 <start_func+0xc4>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	701a      	strb	r2, [r3, #0]
			}
		}
		if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 80029fa:	2203      	movs	r2, #3
 80029fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a00:	4810      	ldr	r0, [pc, #64]	; (8002a44 <start_func+0xc8>)
 8002a02:	f7fe f9bd 	bl	8000d80 <get_button>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d113      	bne.n	8002a34 <start_func+0xb8>
		{
			end_flag = 1;
 8002a0c:	4b0e      	ldr	r3, [pc, #56]	; (8002a48 <start_func+0xcc>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	701a      	strb	r2, [r3, #0]
			start_flag = 0;
 8002a12:	4b09      	ldr	r3, [pc, #36]	; (8002a38 <start_func+0xbc>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	701a      	strb	r2, [r3, #0]

			lcd_command(CLEAR_DISPLAY);
 8002a18:	2001      	movs	r0, #1
 8002a1a:	f7fe fa47 	bl	8000eac <lcd_command>
			end_moter();
			end_bgm();
			FND4digit_off();
		}
	}
}
 8002a1e:	e009      	b.n	8002a34 <start_func+0xb8>
		if(end_flag == 1)
 8002a20:	4b09      	ldr	r3, [pc, #36]	; (8002a48 <start_func+0xcc>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d105      	bne.n	8002a34 <start_func+0xb8>
			end_moter();
 8002a28:	f000 f996 	bl	8002d58 <end_moter>
			end_bgm();
 8002a2c:	f7fe f9e0 	bl	8000df0 <end_bgm>
			FND4digit_off();
 8002a30:	f7fe fa20 	bl	8000e74 <FND4digit_off>
}
 8002a34:	bf00      	nop
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	20000ad7 	.word	0x20000ad7
 8002a3c:	20000ada 	.word	0x20000ada
 8002a40:	20000ad6 	.word	0x20000ad6
 8002a44:	40021000 	.word	0x40021000
 8002a48:	20000ad5 	.word	0x20000ad5

08002a4c <stop_time>:
void stop_time(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0

	move_cursor(0,0);
 8002a50:	2100      	movs	r1, #0
 8002a52:	2000      	movs	r0, #0
 8002a54:	f7fe fac0 	bl	8000fd8 <move_cursor>
	lcd_string("  stop");
 8002a58:	480f      	ldr	r0, [pc, #60]	; (8002a98 <stop_time+0x4c>)
 8002a5a:	f7fe faa8 	bl	8000fae <lcd_string>
	move_cursor(1,0);
 8002a5e:	2100      	movs	r1, #0
 8002a60:	2001      	movs	r0, #1
 8002a62:	f7fe fab9 	bl	8000fd8 <move_cursor>
	sprintf(lcd_buff,"remain : %04ds",remain_time);
 8002a66:	4b0d      	ldr	r3, [pc, #52]	; (8002a9c <stop_time+0x50>)
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	490c      	ldr	r1, [pc, #48]	; (8002aa0 <stop_time+0x54>)
 8002a6e:	480d      	ldr	r0, [pc, #52]	; (8002aa4 <stop_time+0x58>)
 8002a70:	f006 fc0e 	bl	8009290 <siprintf>
	lcd_string(lcd_buff);
 8002a74:	480b      	ldr	r0, [pc, #44]	; (8002aa4 <stop_time+0x58>)
 8002a76:	f7fe fa9a 	bl	8000fae <lcd_string>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, 1);
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a80:	4809      	ldr	r0, [pc, #36]	; (8002aa8 <stop_time+0x5c>)
 8002a82:	f001 fcfd 	bl	8004480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8002a86:	2201      	movs	r2, #1
 8002a88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a8c:	4807      	ldr	r0, [pc, #28]	; (8002aac <stop_time+0x60>)
 8002a8e:	f001 fcf7 	bl	8004480 <HAL_GPIO_WritePin>

}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	0800a318 	.word	0x0800a318
 8002a9c:	20000072 	.word	0x20000072
 8002aa0:	0800a320 	.word	0x0800a320
 8002aa4:	20000af8 	.word	0x20000af8
 8002aa8:	40021400 	.word	0x40021400
 8002aac:	40021000 	.word	0x40021000

08002ab0 <go_time>:
void go_time(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
	remain_time = print_Laundry + print_Rinse + print_Spin -1;
 8002ab4:	4b7e      	ldr	r3, [pc, #504]	; (8002cb0 <go_time+0x200>)
 8002ab6:	881a      	ldrh	r2, [r3, #0]
 8002ab8:	4b7e      	ldr	r3, [pc, #504]	; (8002cb4 <go_time+0x204>)
 8002aba:	881b      	ldrh	r3, [r3, #0]
 8002abc:	4413      	add	r3, r2
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	4b7d      	ldr	r3, [pc, #500]	; (8002cb8 <go_time+0x208>)
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	b29a      	uxth	r2, r3
 8002acc:	4b7b      	ldr	r3, [pc, #492]	; (8002cbc <go_time+0x20c>)
 8002ace:	801a      	strh	r2, [r3, #0]

	if(TIM10_10ms_counter >=100)
 8002ad0:	4b7b      	ldr	r3, [pc, #492]	; (8002cc0 <go_time+0x210>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2b63      	cmp	r3, #99	; 0x63
 8002ad6:	f340 80e2 	ble.w	8002c9e <go_time+0x1ee>
	{

		TIM10_10ms_counter =0;
 8002ada:	4b79      	ldr	r3, [pc, #484]	; (8002cc0 <go_time+0x210>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]

		fnd_i++;
 8002ae0:	4b78      	ldr	r3, [pc, #480]	; (8002cc4 <go_time+0x214>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	4a77      	ldr	r2, [pc, #476]	; (8002cc4 <go_time+0x214>)
 8002ae8:	6013      	str	r3, [r2, #0]
		fnd_i %= 4;
 8002aea:	4b76      	ldr	r3, [pc, #472]	; (8002cc4 <go_time+0x214>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	425a      	negs	r2, r3
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	f002 0203 	and.w	r2, r2, #3
 8002af8:	bf58      	it	pl
 8002afa:	4253      	negpl	r3, r2
 8002afc:	4a71      	ldr	r2, [pc, #452]	; (8002cc4 <go_time+0x214>)
 8002afe:	6013      	str	r3, [r2, #0]

		fnd_j--;
 8002b00:	4b71      	ldr	r3, [pc, #452]	; (8002cc8 <go_time+0x218>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	3b01      	subs	r3, #1
 8002b06:	4a70      	ldr	r2, [pc, #448]	; (8002cc8 <go_time+0x218>)
 8002b08:	6013      	str	r3, [r2, #0]
		if(fnd_j ==0)
 8002b0a:	4b6f      	ldr	r3, [pc, #444]	; (8002cc8 <go_time+0x218>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d102      	bne.n	8002b18 <go_time+0x68>
		{
			fnd_j = 4;
 8002b12:	4b6d      	ldr	r3, [pc, #436]	; (8002cc8 <go_time+0x218>)
 8002b14:	2204      	movs	r2, #4
 8002b16:	601a      	str	r2, [r3, #0]
		}



		move_cursor(0,0);
 8002b18:	2100      	movs	r1, #0
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f7fe fa5c 	bl	8000fd8 <move_cursor>
		sprintf(lcd_buff,"remain time:%03ds", remain_time);
 8002b20:	4b66      	ldr	r3, [pc, #408]	; (8002cbc <go_time+0x20c>)
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	4969      	ldr	r1, [pc, #420]	; (8002ccc <go_time+0x21c>)
 8002b28:	4869      	ldr	r0, [pc, #420]	; (8002cd0 <go_time+0x220>)
 8002b2a:	f006 fbb1 	bl	8009290 <siprintf>
		lcd_string(lcd_buff);
 8002b2e:	4868      	ldr	r0, [pc, #416]	; (8002cd0 <go_time+0x220>)
 8002b30:	f7fe fa3d 	bl	8000fae <lcd_string>
		remain_time--;
 8002b34:	4b61      	ldr	r3, [pc, #388]	; (8002cbc <go_time+0x20c>)
 8002b36:	881b      	ldrh	r3, [r3, #0]
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	4b5f      	ldr	r3, [pc, #380]	; (8002cbc <go_time+0x20c>)
 8002b3e:	801a      	strh	r2, [r3, #0]
		forward_time++;
 8002b40:	4b64      	ldr	r3, [pc, #400]	; (8002cd4 <go_time+0x224>)
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	3301      	adds	r3, #1
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	4b62      	ldr	r3, [pc, #392]	; (8002cd4 <go_time+0x224>)
 8002b4a:	701a      	strb	r2, [r3, #0]
		if(forward_time == 3)
 8002b4c:	4b61      	ldr	r3, [pc, #388]	; (8002cd4 <go_time+0x224>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d111      	bne.n	8002b78 <go_time+0xc8>
		{
			forward_time =0;
 8002b54:	4b5f      	ldr	r3, [pc, #380]	; (8002cd4 <go_time+0x224>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
			if(forward_flag ==0)
 8002b5a:	4b5f      	ldr	r3, [pc, #380]	; (8002cd8 <go_time+0x228>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d103      	bne.n	8002b6a <go_time+0xba>
			{
				forward_flag = 1;
 8002b62:	4b5d      	ldr	r3, [pc, #372]	; (8002cd8 <go_time+0x228>)
 8002b64:	2201      	movs	r2, #1
 8002b66:	701a      	strb	r2, [r3, #0]
 8002b68:	e006      	b.n	8002b78 <go_time+0xc8>
			}
			else if(forward_flag == 1)
 8002b6a:	4b5b      	ldr	r3, [pc, #364]	; (8002cd8 <go_time+0x228>)
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d102      	bne.n	8002b78 <go_time+0xc8>
			{
				forward_flag = 0;
 8002b72:	4b59      	ldr	r3, [pc, #356]	; (8002cd8 <go_time+0x228>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	701a      	strb	r2, [r3, #0]
			}
		}

		switch(step_flag)
 8002b78:	4b58      	ldr	r3, [pc, #352]	; (8002cdc <go_time+0x22c>)
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d051      	beq.n	8002c24 <go_time+0x174>
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	f300 8093 	bgt.w	8002cac <go_time+0x1fc>
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d002      	beq.n	8002b90 <go_time+0xe0>
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d022      	beq.n	8002bd4 <go_time+0x124>
			}
			break;

			}
		}
}
 8002b8e:	e08d      	b.n	8002cac <go_time+0x1fc>
			print_Laundry--;
 8002b90:	4b47      	ldr	r3, [pc, #284]	; (8002cb0 <go_time+0x200>)
 8002b92:	881b      	ldrh	r3, [r3, #0]
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	4b45      	ldr	r3, [pc, #276]	; (8002cb0 <go_time+0x200>)
 8002b9a:	801a      	strh	r2, [r3, #0]
			move_cursor(1,0);
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	f7fe fa1a 	bl	8000fd8 <move_cursor>
			sprintf(lcd_buff,"Laundry : %04ds",print_Laundry);
 8002ba4:	4b42      	ldr	r3, [pc, #264]	; (8002cb0 <go_time+0x200>)
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	494d      	ldr	r1, [pc, #308]	; (8002ce0 <go_time+0x230>)
 8002bac:	4848      	ldr	r0, [pc, #288]	; (8002cd0 <go_time+0x220>)
 8002bae:	f006 fb6f 	bl	8009290 <siprintf>
			lcd_string(lcd_buff);
 8002bb2:	4847      	ldr	r0, [pc, #284]	; (8002cd0 <go_time+0x220>)
 8002bb4:	f7fe f9fb 	bl	8000fae <lcd_string>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002bbe:	4849      	ldr	r0, [pc, #292]	; (8002ce4 <go_time+0x234>)
 8002bc0:	f001 fc5e 	bl	8004480 <HAL_GPIO_WritePin>
			if(print_Laundry == 0)
 8002bc4:	4b3a      	ldr	r3, [pc, #232]	; (8002cb0 <go_time+0x200>)
 8002bc6:	881b      	ldrh	r3, [r3, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d16a      	bne.n	8002ca2 <go_time+0x1f2>
				step_flag = 1;
 8002bcc:	4b43      	ldr	r3, [pc, #268]	; (8002cdc <go_time+0x22c>)
 8002bce:	2201      	movs	r2, #1
 8002bd0:	701a      	strb	r2, [r3, #0]
			break;
 8002bd2:	e066      	b.n	8002ca2 <go_time+0x1f2>
			print_Rinse--;
 8002bd4:	4b37      	ldr	r3, [pc, #220]	; (8002cb4 <go_time+0x204>)
 8002bd6:	881b      	ldrh	r3, [r3, #0]
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	4b35      	ldr	r3, [pc, #212]	; (8002cb4 <go_time+0x204>)
 8002bde:	801a      	strh	r2, [r3, #0]
			move_cursor(1,0);
 8002be0:	2100      	movs	r1, #0
 8002be2:	2001      	movs	r0, #1
 8002be4:	f7fe f9f8 	bl	8000fd8 <move_cursor>
			sprintf(lcd_buff,"Rinse   : %04ds",print_Rinse);
 8002be8:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <go_time+0x204>)
 8002bea:	881b      	ldrh	r3, [r3, #0]
 8002bec:	461a      	mov	r2, r3
 8002bee:	493e      	ldr	r1, [pc, #248]	; (8002ce8 <go_time+0x238>)
 8002bf0:	4837      	ldr	r0, [pc, #220]	; (8002cd0 <go_time+0x220>)
 8002bf2:	f006 fb4d 	bl	8009290 <siprintf>
			lcd_string(lcd_buff);
 8002bf6:	4836      	ldr	r0, [pc, #216]	; (8002cd0 <go_time+0x220>)
 8002bf8:	f7fe f9d9 	bl	8000fae <lcd_string>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c02:	4838      	ldr	r0, [pc, #224]	; (8002ce4 <go_time+0x234>)
 8002c04:	f001 fc3c 	bl	8004480 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 1);
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c0e:	4837      	ldr	r0, [pc, #220]	; (8002cec <go_time+0x23c>)
 8002c10:	f001 fc36 	bl	8004480 <HAL_GPIO_WritePin>
			if(print_Rinse == 0)
 8002c14:	4b27      	ldr	r3, [pc, #156]	; (8002cb4 <go_time+0x204>)
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d144      	bne.n	8002ca6 <go_time+0x1f6>
				step_flag = 2;
 8002c1c:	4b2f      	ldr	r3, [pc, #188]	; (8002cdc <go_time+0x22c>)
 8002c1e:	2202      	movs	r2, #2
 8002c20:	701a      	strb	r2, [r3, #0]
			break;
 8002c22:	e040      	b.n	8002ca6 <go_time+0x1f6>
			print_Spin--;
 8002c24:	4b24      	ldr	r3, [pc, #144]	; (8002cb8 <go_time+0x208>)
 8002c26:	881b      	ldrh	r3, [r3, #0]
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	4b22      	ldr	r3, [pc, #136]	; (8002cb8 <go_time+0x208>)
 8002c2e:	801a      	strh	r2, [r3, #0]
			move_cursor(1,0);
 8002c30:	2100      	movs	r1, #0
 8002c32:	2001      	movs	r0, #1
 8002c34:	f7fe f9d0 	bl	8000fd8 <move_cursor>
			sprintf(lcd_buff,"Spin    : %04ds",print_Spin);
 8002c38:	4b1f      	ldr	r3, [pc, #124]	; (8002cb8 <go_time+0x208>)
 8002c3a:	881b      	ldrh	r3, [r3, #0]
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	492c      	ldr	r1, [pc, #176]	; (8002cf0 <go_time+0x240>)
 8002c40:	4823      	ldr	r0, [pc, #140]	; (8002cd0 <go_time+0x220>)
 8002c42:	f006 fb25 	bl	8009290 <siprintf>
			lcd_string(lcd_buff);
 8002c46:	4822      	ldr	r0, [pc, #136]	; (8002cd0 <go_time+0x220>)
 8002c48:	f7fe f9b1 	bl	8000fae <lcd_string>
			HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, 0);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c52:	4826      	ldr	r0, [pc, #152]	; (8002cec <go_time+0x23c>)
 8002c54:	f001 fc14 	bl	8004480 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, 1);
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c5e:	4821      	ldr	r0, [pc, #132]	; (8002ce4 <go_time+0x234>)
 8002c60:	f001 fc0e 	bl	8004480 <HAL_GPIO_WritePin>
			if(print_Spin == 0)
 8002c64:	4b14      	ldr	r3, [pc, #80]	; (8002cb8 <go_time+0x208>)
 8002c66:	881b      	ldrh	r3, [r3, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d11e      	bne.n	8002caa <go_time+0x1fa>
				start_flag =0;
 8002c6c:	4b21      	ldr	r3, [pc, #132]	; (8002cf4 <go_time+0x244>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	701a      	strb	r2, [r3, #0]
				end_flag = 1;
 8002c72:	4b21      	ldr	r3, [pc, #132]	; (8002cf8 <go_time+0x248>)
 8002c74:	2201      	movs	r2, #1
 8002c76:	701a      	strb	r2, [r3, #0]
				step_flag =0;
 8002c78:	4b18      	ldr	r3, [pc, #96]	; (8002cdc <go_time+0x22c>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	701a      	strb	r2, [r3, #0]
				print_Laundry = save_Laundry;
 8002c7e:	4b1f      	ldr	r3, [pc, #124]	; (8002cfc <go_time+0x24c>)
 8002c80:	881a      	ldrh	r2, [r3, #0]
 8002c82:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <go_time+0x200>)
 8002c84:	801a      	strh	r2, [r3, #0]
				print_Rinse = save_Rinse;
 8002c86:	4b1e      	ldr	r3, [pc, #120]	; (8002d00 <go_time+0x250>)
 8002c88:	881a      	ldrh	r2, [r3, #0]
 8002c8a:	4b0a      	ldr	r3, [pc, #40]	; (8002cb4 <go_time+0x204>)
 8002c8c:	801a      	strh	r2, [r3, #0]
				print_Spin = save_Spin;
 8002c8e:	4b1d      	ldr	r3, [pc, #116]	; (8002d04 <go_time+0x254>)
 8002c90:	881a      	ldrh	r2, [r3, #0]
 8002c92:	4b09      	ldr	r3, [pc, #36]	; (8002cb8 <go_time+0x208>)
 8002c94:	801a      	strh	r2, [r3, #0]
				lcd_command(CLEAR_DISPLAY);
 8002c96:	2001      	movs	r0, #1
 8002c98:	f7fe f908 	bl	8000eac <lcd_command>
			break;
 8002c9c:	e005      	b.n	8002caa <go_time+0x1fa>
		}
 8002c9e:	bf00      	nop
 8002ca0:	e004      	b.n	8002cac <go_time+0x1fc>
			break;
 8002ca2:	bf00      	nop
 8002ca4:	e002      	b.n	8002cac <go_time+0x1fc>
			break;
 8002ca6:	bf00      	nop
 8002ca8:	e000      	b.n	8002cac <go_time+0x1fc>
			break;
 8002caa:	bf00      	nop
}
 8002cac:	bf00      	nop
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20000ade 	.word	0x20000ade
 8002cb4:	20000ae0 	.word	0x20000ae0
 8002cb8:	20000ae2 	.word	0x20000ae2
 8002cbc:	20000072 	.word	0x20000072
 8002cc0:	20000ab8 	.word	0x20000ab8
 8002cc4:	20000af0 	.word	0x20000af0
 8002cc8:	2000007c 	.word	0x2000007c
 8002ccc:	0800a330 	.word	0x0800a330
 8002cd0:	20000af8 	.word	0x20000af8
 8002cd4:	20000ad8 	.word	0x20000ad8
 8002cd8:	20000ae4 	.word	0x20000ae4
 8002cdc:	20000adc 	.word	0x20000adc
 8002ce0:	0800a344 	.word	0x0800a344
 8002ce4:	40021000 	.word	0x40021000
 8002ce8:	0800a354 	.word	0x0800a354
 8002cec:	40021400 	.word	0x40021400
 8002cf0:	0800a364 	.word	0x0800a364
 8002cf4:	20000ad7 	.word	0x20000ad7
 8002cf8:	20000ad5 	.word	0x20000ad5
 8002cfc:	20000076 	.word	0x20000076
 8002d00:	20000078 	.word	0x20000078
 8002d04:	2000007a 	.word	0x2000007a

08002d08 <start_moter>:
void start_moter(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0

		if(forward_flag ==0)
 8002d0c:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <start_moter+0x48>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10b      	bne.n	8002d2c <start_moter+0x24>
		{
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 1);
 8002d14:	2201      	movs	r2, #1
 8002d16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d1a:	480e      	ldr	r0, [pc, #56]	; (8002d54 <start_moter+0x4c>)
 8002d1c:	f001 fbb0 	bl	8004480 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 0);
 8002d20:	2200      	movs	r2, #0
 8002d22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d26:	480b      	ldr	r0, [pc, #44]	; (8002d54 <start_moter+0x4c>)
 8002d28:	f001 fbaa 	bl	8004480 <HAL_GPIO_WritePin>
		}
		if(forward_flag == 1)
 8002d2c:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <start_moter+0x48>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d10b      	bne.n	8002d4c <start_moter+0x44>
		{
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, 0);
 8002d34:	2200      	movs	r2, #0
 8002d36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d3a:	4806      	ldr	r0, [pc, #24]	; (8002d54 <start_moter+0x4c>)
 8002d3c:	f001 fba0 	bl	8004480 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8002d40:	2201      	movs	r2, #1
 8002d42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d46:	4803      	ldr	r0, [pc, #12]	; (8002d54 <start_moter+0x4c>)
 8002d48:	f001 fb9a 	bl	8004480 <HAL_GPIO_WritePin>
		}

}
 8002d4c:	bf00      	nop
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	20000ae4 	.word	0x20000ae4
 8002d54:	40021000 	.word	0x40021000

08002d58 <end_moter>:
void end_moter(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
	start_flag = 0;
 8002d5c:	4b19      	ldr	r3, [pc, #100]	; (8002dc4 <end_moter+0x6c>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	701a      	strb	r2, [r3, #0]
	move_cursor(0,0);
 8002d62:	2100      	movs	r1, #0
 8002d64:	2000      	movs	r0, #0
 8002d66:	f7fe f937 	bl	8000fd8 <move_cursor>
	lcd_string("washing end");
 8002d6a:	4817      	ldr	r0, [pc, #92]	; (8002dc8 <end_moter+0x70>)
 8002d6c:	f7fe f91f 	bl	8000fae <lcd_string>
	move_cursor(1,0);
 8002d70:	2100      	movs	r1, #0
 8002d72:	2001      	movs	r0, #1
 8002d74:	f7fe f930 	bl	8000fd8 <move_cursor>
	lcd_string("|x |x |x |home");
 8002d78:	4814      	ldr	r0, [pc, #80]	; (8002dcc <end_moter+0x74>)
 8002d7a:	f7fe f918 	bl	8000fae <lcd_string>


	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, 1);
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d84:	4812      	ldr	r0, [pc, #72]	; (8002dd0 <end_moter+0x78>)
 8002d86:	f001 fb7b 	bl	8004480 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, 1);
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d90:	4810      	ldr	r0, [pc, #64]	; (8002dd4 <end_moter+0x7c>)
 8002d92:	f001 fb75 	bl	8004480 <HAL_GPIO_WritePin>
	if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 8002d96:	2203      	movs	r2, #3
 8002d98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d9c:	480d      	ldr	r0, [pc, #52]	; (8002dd4 <end_moter+0x7c>)
 8002d9e:	f7fd ffef 	bl	8000d80 <get_button>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10b      	bne.n	8002dc0 <end_moter+0x68>
	{
		lcd_command(CLEAR_DISPLAY);
 8002da8:	2001      	movs	r0, #1
 8002daa:	f7fe f87f 	bl	8000eac <lcd_command>
		end_flag = 0;
 8002dae:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <end_moter+0x80>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]
		default_flag = 1;
 8002db4:	4b09      	ldr	r3, [pc, #36]	; (8002ddc <end_moter+0x84>)
 8002db6:	2201      	movs	r2, #1
 8002db8:	701a      	strb	r2, [r3, #0]
		stop_flag = 0;
 8002dba:	4b09      	ldr	r3, [pc, #36]	; (8002de0 <end_moter+0x88>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	701a      	strb	r2, [r3, #0]

	}
}
 8002dc0:	bf00      	nop
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	20000ad7 	.word	0x20000ad7
 8002dc8:	0800a374 	.word	0x0800a374
 8002dcc:	0800a380 	.word	0x0800a380
 8002dd0:	40021400 	.word	0x40021400
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	20000ad5 	.word	0x20000ad5
 8002ddc:	20000074 	.word	0x20000074
 8002de0:	20000ad6 	.word	0x20000ad6

08002de4 <water_high_func>:



void water_high_func(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
	if(water_flag==1)
 8002de8:	4b22      	ldr	r3, [pc, #136]	; (8002e74 <water_high_func+0x90>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d13e      	bne.n	8002e6e <water_high_func+0x8a>
	{
printf("water_func excute\n");
 8002df0:	4821      	ldr	r0, [pc, #132]	; (8002e78 <water_high_func+0x94>)
 8002df2:	f006 fa45 	bl	8009280 <puts>

		if(get_button(BUTTON0_GPIO_Port,BUTTON0_Pin, 0) == BUTTON_PRESS)
 8002df6:	2200      	movs	r2, #0
 8002df8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dfc:	481f      	ldr	r0, [pc, #124]	; (8002e7c <water_high_func+0x98>)
 8002dfe:	f7fd ffbf 	bl	8000d80 <get_button>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d106      	bne.n	8002e16 <water_high_func+0x32>
			{
				HAL_GPIO_WritePin(GPIOD,0xff,0);
 8002e08:	2200      	movs	r2, #0
 8002e0a:	21ff      	movs	r1, #255	; 0xff
 8002e0c:	481c      	ldr	r0, [pc, #112]	; (8002e80 <water_high_func+0x9c>)
 8002e0e:	f001 fb37 	bl	8004480 <HAL_GPIO_WritePin>
				water_low();
 8002e12:	f000 f8a5 	bl	8002f60 <water_low>
			}
		if(get_button(BUTTON1_GPIO_Port,BUTTON1_Pin, 1) == BUTTON_PRESS)
 8002e16:	2201      	movs	r2, #1
 8002e18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e1c:	4817      	ldr	r0, [pc, #92]	; (8002e7c <water_high_func+0x98>)
 8002e1e:	f7fd ffaf 	bl	8000d80 <get_button>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d106      	bne.n	8002e36 <water_high_func+0x52>
			{
				HAL_GPIO_WritePin(GPIOD,0xff,0);
 8002e28:	2200      	movs	r2, #0
 8002e2a:	21ff      	movs	r1, #255	; 0xff
 8002e2c:	4814      	ldr	r0, [pc, #80]	; (8002e80 <water_high_func+0x9c>)
 8002e2e:	f001 fb27 	bl	8004480 <HAL_GPIO_WritePin>
				water_middle();
 8002e32:	f000 f85f 	bl	8002ef4 <water_middle>
			}
		if(get_button(BUTTON2_GPIO_Port,BUTTON2_Pin, 2) == BUTTON_PRESS)
 8002e36:	2202      	movs	r2, #2
 8002e38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e3c:	480f      	ldr	r0, [pc, #60]	; (8002e7c <water_high_func+0x98>)
 8002e3e:	f7fd ff9f 	bl	8000d80 <get_button>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d106      	bne.n	8002e56 <water_high_func+0x72>
			{
				HAL_GPIO_WritePin(GPIOD,0xff,0);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	21ff      	movs	r1, #255	; 0xff
 8002e4c:	480c      	ldr	r0, [pc, #48]	; (8002e80 <water_high_func+0x9c>)
 8002e4e:	f001 fb17 	bl	8004480 <HAL_GPIO_WritePin>
				water_high();
 8002e52:	f000 f819 	bl	8002e88 <water_high>
			}
		if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 8002e56:	2203      	movs	r2, #3
 8002e58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e5c:	4807      	ldr	r0, [pc, #28]	; (8002e7c <water_high_func+0x98>)
 8002e5e:	f7fd ff8f 	bl	8000d80 <get_button>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d102      	bne.n	8002e6e <water_high_func+0x8a>
			{
				back_flag = 1;
 8002e68:	4b06      	ldr	r3, [pc, #24]	; (8002e84 <water_high_func+0xa0>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	701a      	strb	r2, [r3, #0]
			}
	}
}
 8002e6e:	bf00      	nop
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	20000adb 	.word	0x20000adb
 8002e78:	0800a390 	.word	0x0800a390
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	40020c00 	.word	0x40020c00
 8002e84:	20000ad9 	.word	0x20000ad9

08002e88 <water_high>:
void water_high(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
	water_high_num = 3;
 8002e8e:	4b15      	ldr	r3, [pc, #84]	; (8002ee4 <water_high+0x5c>)
 8002e90:	2203      	movs	r2, #3
 8002e92:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i<6; i++)
 8002e94:	2300      	movs	r3, #0
 8002e96:	607b      	str	r3, [r7, #4]
 8002e98:	e00c      	b.n	8002eb4 <water_high+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	480f      	ldr	r0, [pc, #60]	; (8002ee8 <water_high+0x60>)
 8002eaa:	f001 fae9 	bl	8004480 <HAL_GPIO_WritePin>
	for(int i = 0; i<6; i++)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	607b      	str	r3, [r7, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b05      	cmp	r3, #5
 8002eb8:	ddef      	ble.n	8002e9a <water_high+0x12>
	}

	lcd_command(CLEAR_DISPLAY);
 8002eba:	2001      	movs	r0, #1
 8002ebc:	f7fd fff6 	bl	8000eac <lcd_command>
	move_cursor(0,0);
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	f7fe f888 	bl	8000fd8 <move_cursor>
	lcd_string("  mode : high");
 8002ec8:	4808      	ldr	r0, [pc, #32]	; (8002eec <water_high+0x64>)
 8002eca:	f7fe f870 	bl	8000fae <lcd_string>
	move_cursor(1,0);
 8002ece:	2100      	movs	r1, #0
 8002ed0:	2001      	movs	r0, #1
 8002ed2:	f7fe f881 	bl	8000fd8 <move_cursor>
	lcd_string("|1|2|3|apply|");
 8002ed6:	4806      	ldr	r0, [pc, #24]	; (8002ef0 <water_high+0x68>)
 8002ed8:	f7fe f869 	bl	8000fae <lcd_string>
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20000070 	.word	0x20000070
 8002ee8:	40020c00 	.word	0x40020c00
 8002eec:	0800a3a4 	.word	0x0800a3a4
 8002ef0:	0800a3b4 	.word	0x0800a3b4

08002ef4 <water_middle>:
void water_middle(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
	water_high_num = 2;
 8002efa:	4b15      	ldr	r3, [pc, #84]	; (8002f50 <water_middle+0x5c>)
 8002efc:	2202      	movs	r2, #2
 8002efe:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i<4; i++)
 8002f00:	2300      	movs	r3, #0
 8002f02:	607b      	str	r3, [r7, #4]
 8002f04:	e00c      	b.n	8002f20 <water_middle+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8002f06:	2201      	movs	r2, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	2201      	movs	r2, #1
 8002f12:	4619      	mov	r1, r3
 8002f14:	480f      	ldr	r0, [pc, #60]	; (8002f54 <water_middle+0x60>)
 8002f16:	f001 fab3 	bl	8004480 <HAL_GPIO_WritePin>
	for(int i = 0; i<4; i++)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	607b      	str	r3, [r7, #4]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b03      	cmp	r3, #3
 8002f24:	ddef      	ble.n	8002f06 <water_middle+0x12>
	}

	lcd_command(CLEAR_DISPLAY);
 8002f26:	2001      	movs	r0, #1
 8002f28:	f7fd ffc0 	bl	8000eac <lcd_command>
	move_cursor(0,0);
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	2000      	movs	r0, #0
 8002f30:	f7fe f852 	bl	8000fd8 <move_cursor>
	lcd_string("  mode : middle");
 8002f34:	4808      	ldr	r0, [pc, #32]	; (8002f58 <water_middle+0x64>)
 8002f36:	f7fe f83a 	bl	8000fae <lcd_string>
	move_cursor(1,0);
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	2001      	movs	r0, #1
 8002f3e:	f7fe f84b 	bl	8000fd8 <move_cursor>
	lcd_string("|1|2|3|apply|");
 8002f42:	4806      	ldr	r0, [pc, #24]	; (8002f5c <water_middle+0x68>)
 8002f44:	f7fe f833 	bl	8000fae <lcd_string>
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20000070 	.word	0x20000070
 8002f54:	40020c00 	.word	0x40020c00
 8002f58:	0800a3c4 	.word	0x0800a3c4
 8002f5c:	0800a3b4 	.word	0x0800a3b4

08002f60 <water_low>:
void water_low(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
	water_high_num = 1;
 8002f66:	4b15      	ldr	r3, [pc, #84]	; (8002fbc <water_low+0x5c>)
 8002f68:	2201      	movs	r2, #1
 8002f6a:	701a      	strb	r2, [r3, #0]


	for(int i = 0; i<2; i++)
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	607b      	str	r3, [r7, #4]
 8002f70:	e00c      	b.n	8002f8c <water_low+0x2c>
	{
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8002f72:	2201      	movs	r2, #1
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	4619      	mov	r1, r3
 8002f80:	480f      	ldr	r0, [pc, #60]	; (8002fc0 <water_low+0x60>)
 8002f82:	f001 fa7d 	bl	8004480 <HAL_GPIO_WritePin>
	for(int i = 0; i<2; i++)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	3301      	adds	r3, #1
 8002f8a:	607b      	str	r3, [r7, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	ddef      	ble.n	8002f72 <water_low+0x12>
	}

	lcd_command(CLEAR_DISPLAY);
 8002f92:	2001      	movs	r0, #1
 8002f94:	f7fd ff8a 	bl	8000eac <lcd_command>
	move_cursor(0,0);
 8002f98:	2100      	movs	r1, #0
 8002f9a:	2000      	movs	r0, #0
 8002f9c:	f7fe f81c 	bl	8000fd8 <move_cursor>
	lcd_string("  mode : low");
 8002fa0:	4808      	ldr	r0, [pc, #32]	; (8002fc4 <water_low+0x64>)
 8002fa2:	f7fe f804 	bl	8000fae <lcd_string>
	move_cursor(1,0);
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	2001      	movs	r0, #1
 8002faa:	f7fe f815 	bl	8000fd8 <move_cursor>
	lcd_string("|1|2|3|apply|");
 8002fae:	4806      	ldr	r0, [pc, #24]	; (8002fc8 <water_low+0x68>)
 8002fb0:	f7fd fffd 	bl	8000fae <lcd_string>
}
 8002fb4:	bf00      	nop
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	20000070 	.word	0x20000070
 8002fc0:	40020c00 	.word	0x40020c00
 8002fc4:	0800a3d4 	.word	0x0800a3d4
 8002fc8:	0800a3b4 	.word	0x0800a3b4

08002fcc <view_water>:
void view_water(void) // bt1 시작
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0

	if(water_flag ==1)
 8002fd2:	4b14      	ldr	r3, [pc, #80]	; (8003024 <view_water+0x58>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d120      	bne.n	800301c <view_water+0x50>
	{
		for(int i = 0; i<4; i++)
 8002fda:	2300      	movs	r3, #0
 8002fdc:	607b      	str	r3, [r7, #4]
 8002fde:	e01a      	b.n	8003016 <view_water+0x4a>
		{
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	2201      	movs	r2, #1
 8002fec:	4619      	mov	r1, r3
 8002fee:	480e      	ldr	r0, [pc, #56]	; (8003028 <view_water+0x5c>)
 8002ff0:	f001 fa46 	bl	8004480 <HAL_GPIO_WritePin>
			move_cursor(0,0);
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	f7fd ffee 	bl	8000fd8 <move_cursor>
			lcd_string("  mode : middle");
 8002ffc:	480b      	ldr	r0, [pc, #44]	; (800302c <view_water+0x60>)
 8002ffe:	f7fd ffd6 	bl	8000fae <lcd_string>
			move_cursor(1,0);
 8003002:	2100      	movs	r1, #0
 8003004:	2001      	movs	r0, #1
 8003006:	f7fd ffe7 	bl	8000fd8 <move_cursor>
			lcd_string("|1|2|3|apply|");
 800300a:	4809      	ldr	r0, [pc, #36]	; (8003030 <view_water+0x64>)
 800300c:	f7fd ffcf 	bl	8000fae <lcd_string>
		for(int i = 0; i<4; i++)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	3301      	adds	r3, #1
 8003014:	607b      	str	r3, [r7, #4]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b03      	cmp	r3, #3
 800301a:	dde1      	ble.n	8002fe0 <view_water+0x14>
		}

	}
}
 800301c:	bf00      	nop
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	20000adb 	.word	0x20000adb
 8003028:	40020c00 	.word	0x40020c00
 800302c:	0800a3c4 	.word	0x0800a3c4
 8003030:	0800a3b4 	.word	0x0800a3b4

08003034 <time_set_func>:



void time_set_func(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
	if(time_set_flag == 1)
 8003038:	4b1b      	ldr	r3, [pc, #108]	; (80030a8 <time_set_func+0x74>)
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d131      	bne.n	80030a4 <time_set_func+0x70>
	{
		time_view();
 8003040:	f000 f856 	bl	80030f0 <time_view>
		if(get_button(BUTTON0_GPIO_Port,BUTTON0_Pin, 0) == BUTTON_PRESS)
 8003044:	2200      	movs	r2, #0
 8003046:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800304a:	4818      	ldr	r0, [pc, #96]	; (80030ac <time_set_func+0x78>)
 800304c:	f7fd fe98 	bl	8000d80 <get_button>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d104      	bne.n	8003060 <time_set_func+0x2c>
			{
				lcd_command(CLEAR_DISPLAY);
 8003056:	2001      	movs	r0, #1
 8003058:	f7fd ff28 	bl	8000eac <lcd_command>
				time_change();
 800305c:	f000 f82a 	bl	80030b4 <time_change>
			}
		if(get_button(BUTTON1_GPIO_Port,BUTTON1_Pin, 1) == BUTTON_PRESS)
 8003060:	2201      	movs	r2, #1
 8003062:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003066:	4811      	ldr	r0, [pc, #68]	; (80030ac <time_set_func+0x78>)
 8003068:	f7fd fe8a 	bl	8000d80 <get_button>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <time_set_func+0x42>
			{
				time_plus();
 8003072:	f000 f8a7 	bl	80031c4 <time_plus>
			}
		if(get_button(BUTTON2_GPIO_Port,BUTTON2_Pin, 2) == BUTTON_PRESS)
 8003076:	2202      	movs	r2, #2
 8003078:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800307c:	480b      	ldr	r0, [pc, #44]	; (80030ac <time_set_func+0x78>)
 800307e:	f7fd fe7f 	bl	8000d80 <get_button>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <time_set_func+0x58>
			{
				time_minus();
 8003088:	f000 f8e8 	bl	800325c <time_minus>
			}
		if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 800308c:	2203      	movs	r2, #3
 800308e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003092:	4806      	ldr	r0, [pc, #24]	; (80030ac <time_set_func+0x78>)
 8003094:	f7fd fe74 	bl	8000d80 <get_button>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d102      	bne.n	80030a4 <time_set_func+0x70>
			{
				back_flag = 1;
 800309e:	4b04      	ldr	r3, [pc, #16]	; (80030b0 <time_set_func+0x7c>)
 80030a0:	2201      	movs	r2, #1
 80030a2:	701a      	strb	r2, [r3, #0]
			}
	}
}
 80030a4:	bf00      	nop
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	20000ae6 	.word	0x20000ae6
 80030ac:	40021000 	.word	0x40021000
 80030b0:	20000ad9 	.word	0x20000ad9

080030b4 <time_change>:
void time_change(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
	time_flag ++;
 80030b8:	4b0b      	ldr	r3, [pc, #44]	; (80030e8 <time_change+0x34>)
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	3301      	adds	r3, #1
 80030be:	b2da      	uxtb	r2, r3
 80030c0:	4b09      	ldr	r3, [pc, #36]	; (80030e8 <time_change+0x34>)
 80030c2:	701a      	strb	r2, [r3, #0]
	time_flag %= 3;
 80030c4:	4b08      	ldr	r3, [pc, #32]	; (80030e8 <time_change+0x34>)
 80030c6:	781a      	ldrb	r2, [r3, #0]
 80030c8:	4b08      	ldr	r3, [pc, #32]	; (80030ec <time_change+0x38>)
 80030ca:	fba3 1302 	umull	r1, r3, r3, r2
 80030ce:	0859      	lsrs	r1, r3, #1
 80030d0:	460b      	mov	r3, r1
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	440b      	add	r3, r1
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	4b03      	ldr	r3, [pc, #12]	; (80030e8 <time_change+0x34>)
 80030dc:	701a      	strb	r2, [r3, #0]
}
 80030de:	bf00      	nop
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr
 80030e8:	20000ae5 	.word	0x20000ae5
 80030ec:	aaaaaaab 	.word	0xaaaaaaab

080030f0 <time_view>:
void time_view(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
	time_set_flag = 1;
 80030f4:	4b27      	ldr	r3, [pc, #156]	; (8003194 <time_view+0xa4>)
 80030f6:	2201      	movs	r2, #1
 80030f8:	701a      	strb	r2, [r3, #0]

	if(time_flag == 0)
 80030fa:	4b27      	ldr	r3, [pc, #156]	; (8003198 <time_view+0xa8>)
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d114      	bne.n	800312c <time_view+0x3c>
	{

		move_cursor(0,0);
 8003102:	2100      	movs	r1, #0
 8003104:	2000      	movs	r0, #0
 8003106:	f7fd ff67 	bl	8000fd8 <move_cursor>
		sprintf(lcd_buff,"Laundry time: %d",print_Laundry);
 800310a:	4b24      	ldr	r3, [pc, #144]	; (800319c <time_view+0xac>)
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	461a      	mov	r2, r3
 8003110:	4923      	ldr	r1, [pc, #140]	; (80031a0 <time_view+0xb0>)
 8003112:	4824      	ldr	r0, [pc, #144]	; (80031a4 <time_view+0xb4>)
 8003114:	f006 f8bc 	bl	8009290 <siprintf>
		lcd_string(lcd_buff);
 8003118:	4822      	ldr	r0, [pc, #136]	; (80031a4 <time_view+0xb4>)
 800311a:	f7fd ff48 	bl	8000fae <lcd_string>
		move_cursor(1,0);
 800311e:	2100      	movs	r1, #0
 8003120:	2001      	movs	r0, #1
 8003122:	f7fd ff59 	bl	8000fd8 <move_cursor>
		lcd_string("Rinse plus minus ");
 8003126:	4820      	ldr	r0, [pc, #128]	; (80031a8 <time_view+0xb8>)
 8003128:	f7fd ff41 	bl	8000fae <lcd_string>
	}
	if(time_flag == 1)
 800312c:	4b1a      	ldr	r3, [pc, #104]	; (8003198 <time_view+0xa8>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d114      	bne.n	800315e <time_view+0x6e>
	{

		move_cursor(0,0);
 8003134:	2100      	movs	r1, #0
 8003136:	2000      	movs	r0, #0
 8003138:	f7fd ff4e 	bl	8000fd8 <move_cursor>
		sprintf(lcd_buff,"Rinse time: %d  ",print_Rinse);
 800313c:	4b1b      	ldr	r3, [pc, #108]	; (80031ac <time_view+0xbc>)
 800313e:	881b      	ldrh	r3, [r3, #0]
 8003140:	461a      	mov	r2, r3
 8003142:	491b      	ldr	r1, [pc, #108]	; (80031b0 <time_view+0xc0>)
 8003144:	4817      	ldr	r0, [pc, #92]	; (80031a4 <time_view+0xb4>)
 8003146:	f006 f8a3 	bl	8009290 <siprintf>
		lcd_string(lcd_buff);
 800314a:	4816      	ldr	r0, [pc, #88]	; (80031a4 <time_view+0xb4>)
 800314c:	f7fd ff2f 	bl	8000fae <lcd_string>
		move_cursor(1,0);
 8003150:	2100      	movs	r1, #0
 8003152:	2001      	movs	r0, #1
 8003154:	f7fd ff40 	bl	8000fd8 <move_cursor>
		lcd_string("Spin plus minus  ");
 8003158:	4816      	ldr	r0, [pc, #88]	; (80031b4 <time_view+0xc4>)
 800315a:	f7fd ff28 	bl	8000fae <lcd_string>
	}
	if(time_flag == 2)
 800315e:	4b0e      	ldr	r3, [pc, #56]	; (8003198 <time_view+0xa8>)
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	2b02      	cmp	r3, #2
 8003164:	d114      	bne.n	8003190 <time_view+0xa0>
	{

		move_cursor(0,0);
 8003166:	2100      	movs	r1, #0
 8003168:	2000      	movs	r0, #0
 800316a:	f7fd ff35 	bl	8000fd8 <move_cursor>
		sprintf(lcd_buff,"Spin time: %d   ",print_Spin);
 800316e:	4b12      	ldr	r3, [pc, #72]	; (80031b8 <time_view+0xc8>)
 8003170:	881b      	ldrh	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	4911      	ldr	r1, [pc, #68]	; (80031bc <time_view+0xcc>)
 8003176:	480b      	ldr	r0, [pc, #44]	; (80031a4 <time_view+0xb4>)
 8003178:	f006 f88a 	bl	8009290 <siprintf>
		lcd_string(lcd_buff);
 800317c:	4809      	ldr	r0, [pc, #36]	; (80031a4 <time_view+0xb4>)
 800317e:	f7fd ff16 	bl	8000fae <lcd_string>
		move_cursor(1,0);
 8003182:	2100      	movs	r1, #0
 8003184:	2001      	movs	r0, #1
 8003186:	f7fd ff27 	bl	8000fd8 <move_cursor>
		lcd_string("Laundry plus minus");
 800318a:	480d      	ldr	r0, [pc, #52]	; (80031c0 <time_view+0xd0>)
 800318c:	f7fd ff0f 	bl	8000fae <lcd_string>
	}
}
 8003190:	bf00      	nop
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20000ae6 	.word	0x20000ae6
 8003198:	20000ae5 	.word	0x20000ae5
 800319c:	20000ade 	.word	0x20000ade
 80031a0:	0800a3e4 	.word	0x0800a3e4
 80031a4:	20000af8 	.word	0x20000af8
 80031a8:	0800a3f8 	.word	0x0800a3f8
 80031ac:	20000ae0 	.word	0x20000ae0
 80031b0:	0800a40c 	.word	0x0800a40c
 80031b4:	0800a420 	.word	0x0800a420
 80031b8:	20000ae2 	.word	0x20000ae2
 80031bc:	0800a434 	.word	0x0800a434
 80031c0:	0800a448 	.word	0x0800a448

080031c4 <time_plus>:
void time_plus(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
	switch(time_flag)
 80031c8:	4b20      	ldr	r3, [pc, #128]	; (800324c <time_plus+0x88>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d022      	beq.n	8003216 <time_plus+0x52>
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	dc2e      	bgt.n	8003232 <time_plus+0x6e>
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d002      	beq.n	80031de <time_plus+0x1a>
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d00e      	beq.n	80031fa <time_plus+0x36>
		{
			print_Spin =100;
		}
		break;
	default:
		break;
 80031dc:	e029      	b.n	8003232 <time_plus+0x6e>
		print_Laundry += 10;
 80031de:	4b1c      	ldr	r3, [pc, #112]	; (8003250 <time_plus+0x8c>)
 80031e0:	881b      	ldrh	r3, [r3, #0]
 80031e2:	330a      	adds	r3, #10
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	4b1a      	ldr	r3, [pc, #104]	; (8003250 <time_plus+0x8c>)
 80031e8:	801a      	strh	r2, [r3, #0]
		if(print_Laundry >=100)
 80031ea:	4b19      	ldr	r3, [pc, #100]	; (8003250 <time_plus+0x8c>)
 80031ec:	881b      	ldrh	r3, [r3, #0]
 80031ee:	2b63      	cmp	r3, #99	; 0x63
 80031f0:	d921      	bls.n	8003236 <time_plus+0x72>
			print_Laundry =100;
 80031f2:	4b17      	ldr	r3, [pc, #92]	; (8003250 <time_plus+0x8c>)
 80031f4:	2264      	movs	r2, #100	; 0x64
 80031f6:	801a      	strh	r2, [r3, #0]
		break;
 80031f8:	e01d      	b.n	8003236 <time_plus+0x72>
		print_Rinse += 10;
 80031fa:	4b16      	ldr	r3, [pc, #88]	; (8003254 <time_plus+0x90>)
 80031fc:	881b      	ldrh	r3, [r3, #0]
 80031fe:	330a      	adds	r3, #10
 8003200:	b29a      	uxth	r2, r3
 8003202:	4b14      	ldr	r3, [pc, #80]	; (8003254 <time_plus+0x90>)
 8003204:	801a      	strh	r2, [r3, #0]
		if(print_Rinse >=100)
 8003206:	4b13      	ldr	r3, [pc, #76]	; (8003254 <time_plus+0x90>)
 8003208:	881b      	ldrh	r3, [r3, #0]
 800320a:	2b63      	cmp	r3, #99	; 0x63
 800320c:	d915      	bls.n	800323a <time_plus+0x76>
			print_Rinse =100;
 800320e:	4b11      	ldr	r3, [pc, #68]	; (8003254 <time_plus+0x90>)
 8003210:	2264      	movs	r2, #100	; 0x64
 8003212:	801a      	strh	r2, [r3, #0]
		break;
 8003214:	e011      	b.n	800323a <time_plus+0x76>
		print_Spin += 10;
 8003216:	4b10      	ldr	r3, [pc, #64]	; (8003258 <time_plus+0x94>)
 8003218:	881b      	ldrh	r3, [r3, #0]
 800321a:	330a      	adds	r3, #10
 800321c:	b29a      	uxth	r2, r3
 800321e:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <time_plus+0x94>)
 8003220:	801a      	strh	r2, [r3, #0]
		if(print_Spin >=100)
 8003222:	4b0d      	ldr	r3, [pc, #52]	; (8003258 <time_plus+0x94>)
 8003224:	881b      	ldrh	r3, [r3, #0]
 8003226:	2b63      	cmp	r3, #99	; 0x63
 8003228:	d909      	bls.n	800323e <time_plus+0x7a>
			print_Spin =100;
 800322a:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <time_plus+0x94>)
 800322c:	2264      	movs	r2, #100	; 0x64
 800322e:	801a      	strh	r2, [r3, #0]
		break;
 8003230:	e005      	b.n	800323e <time_plus+0x7a>
		break;
 8003232:	bf00      	nop
 8003234:	e004      	b.n	8003240 <time_plus+0x7c>
		break;
 8003236:	bf00      	nop
 8003238:	e002      	b.n	8003240 <time_plus+0x7c>
		break;
 800323a:	bf00      	nop
 800323c:	e000      	b.n	8003240 <time_plus+0x7c>
		break;
 800323e:	bf00      	nop
	}
}
 8003240:	bf00      	nop
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	20000ae5 	.word	0x20000ae5
 8003250:	20000ade 	.word	0x20000ade
 8003254:	20000ae0 	.word	0x20000ae0
 8003258:	20000ae2 	.word	0x20000ae2

0800325c <time_minus>:
void time_minus(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
	switch(time_flag)
 8003260:	4b20      	ldr	r3, [pc, #128]	; (80032e4 <time_minus+0x88>)
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	2b02      	cmp	r3, #2
 8003266:	d022      	beq.n	80032ae <time_minus+0x52>
 8003268:	2b02      	cmp	r3, #2
 800326a:	dc2e      	bgt.n	80032ca <time_minus+0x6e>
 800326c:	2b00      	cmp	r3, #0
 800326e:	d002      	beq.n	8003276 <time_minus+0x1a>
 8003270:	2b01      	cmp	r3, #1
 8003272:	d00e      	beq.n	8003292 <time_minus+0x36>
		{
			print_Spin =0;
		}
		break;
	default:
		break;
 8003274:	e029      	b.n	80032ca <time_minus+0x6e>
		print_Laundry -= 10;
 8003276:	4b1c      	ldr	r3, [pc, #112]	; (80032e8 <time_minus+0x8c>)
 8003278:	881b      	ldrh	r3, [r3, #0]
 800327a:	3b0a      	subs	r3, #10
 800327c:	b29a      	uxth	r2, r3
 800327e:	4b1a      	ldr	r3, [pc, #104]	; (80032e8 <time_minus+0x8c>)
 8003280:	801a      	strh	r2, [r3, #0]
		if(print_Laundry <=0)
 8003282:	4b19      	ldr	r3, [pc, #100]	; (80032e8 <time_minus+0x8c>)
 8003284:	881b      	ldrh	r3, [r3, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d121      	bne.n	80032ce <time_minus+0x72>
			print_Laundry =0;
 800328a:	4b17      	ldr	r3, [pc, #92]	; (80032e8 <time_minus+0x8c>)
 800328c:	2200      	movs	r2, #0
 800328e:	801a      	strh	r2, [r3, #0]
		break;
 8003290:	e01d      	b.n	80032ce <time_minus+0x72>
		print_Rinse -= 10;
 8003292:	4b16      	ldr	r3, [pc, #88]	; (80032ec <time_minus+0x90>)
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	3b0a      	subs	r3, #10
 8003298:	b29a      	uxth	r2, r3
 800329a:	4b14      	ldr	r3, [pc, #80]	; (80032ec <time_minus+0x90>)
 800329c:	801a      	strh	r2, [r3, #0]
		if(print_Rinse <= 0)
 800329e:	4b13      	ldr	r3, [pc, #76]	; (80032ec <time_minus+0x90>)
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d115      	bne.n	80032d2 <time_minus+0x76>
			print_Rinse =0;
 80032a6:	4b11      	ldr	r3, [pc, #68]	; (80032ec <time_minus+0x90>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	801a      	strh	r2, [r3, #0]
		break;
 80032ac:	e011      	b.n	80032d2 <time_minus+0x76>
		print_Spin -= 10;
 80032ae:	4b10      	ldr	r3, [pc, #64]	; (80032f0 <time_minus+0x94>)
 80032b0:	881b      	ldrh	r3, [r3, #0]
 80032b2:	3b0a      	subs	r3, #10
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	4b0e      	ldr	r3, [pc, #56]	; (80032f0 <time_minus+0x94>)
 80032b8:	801a      	strh	r2, [r3, #0]
		if(print_Spin <= 0)
 80032ba:	4b0d      	ldr	r3, [pc, #52]	; (80032f0 <time_minus+0x94>)
 80032bc:	881b      	ldrh	r3, [r3, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d109      	bne.n	80032d6 <time_minus+0x7a>
			print_Spin =0;
 80032c2:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <time_minus+0x94>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	801a      	strh	r2, [r3, #0]
		break;
 80032c8:	e005      	b.n	80032d6 <time_minus+0x7a>
		break;
 80032ca:	bf00      	nop
 80032cc:	e004      	b.n	80032d8 <time_minus+0x7c>
		break;
 80032ce:	bf00      	nop
 80032d0:	e002      	b.n	80032d8 <time_minus+0x7c>
		break;
 80032d2:	bf00      	nop
 80032d4:	e000      	b.n	80032d8 <time_minus+0x7c>
		break;
 80032d6:	bf00      	nop
	}
}
 80032d8:	bf00      	nop
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	20000ae5 	.word	0x20000ae5
 80032e8:	20000ade 	.word	0x20000ade
 80032ec:	20000ae0 	.word	0x20000ae0
 80032f0:	20000ae2 	.word	0x20000ae2

080032f4 <Mode_end>:



void Mode_end(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
		lcd_command(CLEAR_DISPLAY);
 80032f8:	2001      	movs	r0, #1
 80032fa:	f7fd fdd7 	bl	8000eac <lcd_command>


		back_flag = 1;
 80032fe:	4b17      	ldr	r3, [pc, #92]	; (800335c <Mode_end+0x68>)
 8003300:	2201      	movs	r2, #1
 8003302:	701a      	strb	r2, [r3, #0]

		switch(Mode_flag)
 8003304:	4b16      	ldr	r3, [pc, #88]	; (8003360 <Mode_end+0x6c>)
 8003306:	881b      	ldrh	r3, [r3, #0]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d002      	beq.n	8003312 <Mode_end+0x1e>
 800330c:	2b02      	cmp	r3, #2
 800330e:	d011      	beq.n	8003334 <Mode_end+0x40>
			print_Rinse =40;
			print_Spin = 40;
			break;

		}
}
 8003310:	e021      	b.n	8003356 <Mode_end+0x62>
			move_cursor(0,0);
 8003312:	2100      	movs	r1, #0
 8003314:	2000      	movs	r0, #0
 8003316:	f7fd fe5f 	bl	8000fd8 <move_cursor>
			lcd_string("apply speed mode");
 800331a:	4812      	ldr	r0, [pc, #72]	; (8003364 <Mode_end+0x70>)
 800331c:	f7fd fe47 	bl	8000fae <lcd_string>
			print_Laundry = 20;
 8003320:	4b11      	ldr	r3, [pc, #68]	; (8003368 <Mode_end+0x74>)
 8003322:	2214      	movs	r2, #20
 8003324:	801a      	strh	r2, [r3, #0]
			print_Rinse =20;
 8003326:	4b11      	ldr	r3, [pc, #68]	; (800336c <Mode_end+0x78>)
 8003328:	2214      	movs	r2, #20
 800332a:	801a      	strh	r2, [r3, #0]
			print_Spin = 20;
 800332c:	4b10      	ldr	r3, [pc, #64]	; (8003370 <Mode_end+0x7c>)
 800332e:	2214      	movs	r2, #20
 8003330:	801a      	strh	r2, [r3, #0]
			break;
 8003332:	e010      	b.n	8003356 <Mode_end+0x62>
			move_cursor(0,0);
 8003334:	2100      	movs	r1, #0
 8003336:	2000      	movs	r0, #0
 8003338:	f7fd fe4e 	bl	8000fd8 <move_cursor>
			lcd_string("apply long mode");
 800333c:	480d      	ldr	r0, [pc, #52]	; (8003374 <Mode_end+0x80>)
 800333e:	f7fd fe36 	bl	8000fae <lcd_string>
			print_Laundry = 40;
 8003342:	4b09      	ldr	r3, [pc, #36]	; (8003368 <Mode_end+0x74>)
 8003344:	2228      	movs	r2, #40	; 0x28
 8003346:	801a      	strh	r2, [r3, #0]
			print_Rinse =40;
 8003348:	4b08      	ldr	r3, [pc, #32]	; (800336c <Mode_end+0x78>)
 800334a:	2228      	movs	r2, #40	; 0x28
 800334c:	801a      	strh	r2, [r3, #0]
			print_Spin = 40;
 800334e:	4b08      	ldr	r3, [pc, #32]	; (8003370 <Mode_end+0x7c>)
 8003350:	2228      	movs	r2, #40	; 0x28
 8003352:	801a      	strh	r2, [r3, #0]
			break;
 8003354:	bf00      	nop
}
 8003356:	bf00      	nop
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000ad9 	.word	0x20000ad9
 8003360:	20000ae8 	.word	0x20000ae8
 8003364:	0800a45c 	.word	0x0800a45c
 8003368:	20000ade 	.word	0x20000ade
 800336c:	20000ae0 	.word	0x20000ae0
 8003370:	20000ae2 	.word	0x20000ae2
 8003374:	0800a470 	.word	0x0800a470

08003378 <mode_view>:
void mode_view(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
	switch(Mode_flag)
 800337c:	4b2a      	ldr	r3, [pc, #168]	; (8003428 <mode_view+0xb0>)
 800337e:	881b      	ldrh	r3, [r3, #0]
 8003380:	2b03      	cmp	r3, #3
 8003382:	d82b      	bhi.n	80033dc <mode_view+0x64>
 8003384:	a201      	add	r2, pc, #4	; (adr r2, 800338c <mode_view+0x14>)
 8003386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800338a:	bf00      	nop
 800338c:	0800339d 	.word	0x0800339d
 8003390:	080033ad 	.word	0x080033ad
 8003394:	080033bd 	.word	0x080033bd
 8003398:	080033cd 	.word	0x080033cd
		{
	case 0:
		move_cursor(0,0);
 800339c:	2100      	movs	r1, #0
 800339e:	2000      	movs	r0, #0
 80033a0:	f7fd fe1a 	bl	8000fd8 <move_cursor>
		lcd_string("select mode");
 80033a4:	4821      	ldr	r0, [pc, #132]	; (800342c <mode_view+0xb4>)
 80033a6:	f7fd fe02 	bl	8000fae <lcd_string>
		break;
 80033aa:	e017      	b.n	80033dc <mode_view+0x64>
	case 1:
		move_cursor(0,0);
 80033ac:	2100      	movs	r1, #0
 80033ae:	2000      	movs	r0, #0
 80033b0:	f7fd fe12 	bl	8000fd8 <move_cursor>
		lcd_string("select speed mod");
 80033b4:	481e      	ldr	r0, [pc, #120]	; (8003430 <mode_view+0xb8>)
 80033b6:	f7fd fdfa 	bl	8000fae <lcd_string>
		break;
 80033ba:	e00f      	b.n	80033dc <mode_view+0x64>
	case 2:
		move_cursor(0,0);
 80033bc:	2100      	movs	r1, #0
 80033be:	2000      	movs	r0, #0
 80033c0:	f7fd fe0a 	bl	8000fd8 <move_cursor>
		lcd_string("select  long mod");
 80033c4:	481b      	ldr	r0, [pc, #108]	; (8003434 <mode_view+0xbc>)
 80033c6:	f7fd fdf2 	bl	8000fae <lcd_string>
		break;
 80033ca:	e007      	b.n	80033dc <mode_view+0x64>
	case 3:
		move_cursor(0,0);
 80033cc:	2100      	movs	r1, #0
 80033ce:	2000      	movs	r0, #0
 80033d0:	f7fd fe02 	bl	8000fd8 <move_cursor>
		lcd_string("select  user mod");
 80033d4:	4818      	ldr	r0, [pc, #96]	; (8003438 <mode_view+0xc0>)
 80033d6:	f7fd fdea 	bl	8000fae <lcd_string>
		break;
 80033da:	bf00      	nop
		}
	move_cursor(1,0);
 80033dc:	2100      	movs	r1, #0
 80033de:	2001      	movs	r0, #1
 80033e0:	f7fd fdfa 	bl	8000fd8 <move_cursor>
	if(Mode_flag !=3)
 80033e4:	4b10      	ldr	r3, [pc, #64]	; (8003428 <mode_view+0xb0>)
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	2b03      	cmp	r3, #3
 80033ea:	d003      	beq.n	80033f4 <mode_view+0x7c>
	{
		lcd_string("speed|long|user");
 80033ec:	4813      	ldr	r0, [pc, #76]	; (800343c <mode_view+0xc4>)
 80033ee:	f7fd fdde 	bl	8000fae <lcd_string>
		else if(save_flag == 2)
		{
			lcd_string("reset save mode    ");
		}
	}
}
 80033f2:	e016      	b.n	8003422 <mode_view+0xaa>
		if(save_flag == 0)
 80033f4:	4b12      	ldr	r3, [pc, #72]	; (8003440 <mode_view+0xc8>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d103      	bne.n	8003404 <mode_view+0x8c>
			lcd_string("select|reset|x|x");
 80033fc:	4811      	ldr	r0, [pc, #68]	; (8003444 <mode_view+0xcc>)
 80033fe:	f7fd fdd6 	bl	8000fae <lcd_string>
}
 8003402:	e00e      	b.n	8003422 <mode_view+0xaa>
		else if(save_flag == 1)
 8003404:	4b0e      	ldr	r3, [pc, #56]	; (8003440 <mode_view+0xc8>)
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d103      	bne.n	8003414 <mode_view+0x9c>
			lcd_string("apply save mode    ");
 800340c:	480e      	ldr	r0, [pc, #56]	; (8003448 <mode_view+0xd0>)
 800340e:	f7fd fdce 	bl	8000fae <lcd_string>
}
 8003412:	e006      	b.n	8003422 <mode_view+0xaa>
		else if(save_flag == 2)
 8003414:	4b0a      	ldr	r3, [pc, #40]	; (8003440 <mode_view+0xc8>)
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	2b02      	cmp	r3, #2
 800341a:	d102      	bne.n	8003422 <mode_view+0xaa>
			lcd_string("reset save mode    ");
 800341c:	480b      	ldr	r0, [pc, #44]	; (800344c <mode_view+0xd4>)
 800341e:	f7fd fdc6 	bl	8000fae <lcd_string>
}
 8003422:	bf00      	nop
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	20000ae8 	.word	0x20000ae8
 800342c:	0800a480 	.word	0x0800a480
 8003430:	0800a48c 	.word	0x0800a48c
 8003434:	0800a4a0 	.word	0x0800a4a0
 8003438:	0800a4b4 	.word	0x0800a4b4
 800343c:	0800a4c8 	.word	0x0800a4c8
 8003440:	20000aeb 	.word	0x20000aeb
 8003444:	0800a4d8 	.word	0x0800a4d8
 8003448:	0800a4ec 	.word	0x0800a4ec
 800344c:	0800a500 	.word	0x0800a500

08003450 <Mode_func>:
void Mode_func(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
	if(mode_set_flag == 1 && Mode_flag != 3)
 8003454:	4b1d      	ldr	r3, [pc, #116]	; (80034cc <Mode_func+0x7c>)
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d134      	bne.n	80034c6 <Mode_func+0x76>
 800345c:	4b1c      	ldr	r3, [pc, #112]	; (80034d0 <Mode_func+0x80>)
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	2b03      	cmp	r3, #3
 8003462:	d030      	beq.n	80034c6 <Mode_func+0x76>
	{

		mode_view();
 8003464:	f7ff ff88 	bl	8003378 <mode_view>

		if(get_button(BUTTON0_GPIO_Port,BUTTON0_Pin, 0) == BUTTON_PRESS)
 8003468:	2200      	movs	r2, #0
 800346a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800346e:	4819      	ldr	r0, [pc, #100]	; (80034d4 <Mode_func+0x84>)
 8003470:	f7fd fc86 	bl	8000d80 <get_button>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d102      	bne.n	8003480 <Mode_func+0x30>
			{
				Mode_flag = 1;
 800347a:	4b15      	ldr	r3, [pc, #84]	; (80034d0 <Mode_func+0x80>)
 800347c:	2201      	movs	r2, #1
 800347e:	801a      	strh	r2, [r3, #0]
			}
		if(get_button(BUTTON1_GPIO_Port,BUTTON1_Pin, 1) == BUTTON_PRESS)
 8003480:	2201      	movs	r2, #1
 8003482:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003486:	4813      	ldr	r0, [pc, #76]	; (80034d4 <Mode_func+0x84>)
 8003488:	f7fd fc7a 	bl	8000d80 <get_button>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d102      	bne.n	8003498 <Mode_func+0x48>
			{
				Mode_flag = 2;
 8003492:	4b0f      	ldr	r3, [pc, #60]	; (80034d0 <Mode_func+0x80>)
 8003494:	2202      	movs	r2, #2
 8003496:	801a      	strh	r2, [r3, #0]
			}
		if(get_button(BUTTON2_GPIO_Port,BUTTON2_Pin, 2) == BUTTON_PRESS)
 8003498:	2202      	movs	r2, #2
 800349a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800349e:	480d      	ldr	r0, [pc, #52]	; (80034d4 <Mode_func+0x84>)
 80034a0:	f7fd fc6e 	bl	8000d80 <get_button>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d102      	bne.n	80034b0 <Mode_func+0x60>
			{
				Mode_flag = 3;
 80034aa:	4b09      	ldr	r3, [pc, #36]	; (80034d0 <Mode_func+0x80>)
 80034ac:	2203      	movs	r2, #3
 80034ae:	801a      	strh	r2, [r3, #0]
			}
		if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 80034b0:	2203      	movs	r2, #3
 80034b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80034b6:	4807      	ldr	r0, [pc, #28]	; (80034d4 <Mode_func+0x84>)
 80034b8:	f7fd fc62 	bl	8000d80 <get_button>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <Mode_func+0x76>
			{
				Mode_end();
 80034c2:	f7ff ff17 	bl	80032f4 <Mode_end>
			}
	}
}
 80034c6:	bf00      	nop
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	20000aea 	.word	0x20000aea
 80034d0:	20000ae8 	.word	0x20000ae8
 80034d4:	40021000 	.word	0x40021000

080034d8 <User_Mode_func>:

void User_Mode_func(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
	if(Mode_flag == 3)
 80034dc:	4b26      	ldr	r3, [pc, #152]	; (8003578 <User_Mode_func+0xa0>)
 80034de:	881b      	ldrh	r3, [r3, #0]
 80034e0:	2b03      	cmp	r3, #3
 80034e2:	d146      	bne.n	8003572 <User_Mode_func+0x9a>
	{
		mode_view();
 80034e4:	f7ff ff48 	bl	8003378 <mode_view>
		if(get_button(BUTTON0_GPIO_Port,BUTTON0_Pin, 0) == BUTTON_PRESS)
 80034e8:	2200      	movs	r2, #0
 80034ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034ee:	4823      	ldr	r0, [pc, #140]	; (800357c <User_Mode_func+0xa4>)
 80034f0:	f7fd fc46 	bl	8000d80 <get_button>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d111      	bne.n	800351e <User_Mode_func+0x46>
			{
				lcd_command(CLEAR_DISPLAY);
 80034fa:	2001      	movs	r0, #1
 80034fc:	f7fd fcd6 	bl	8000eac <lcd_command>
				save_flag = 1;
 8003500:	4b1f      	ldr	r3, [pc, #124]	; (8003580 <User_Mode_func+0xa8>)
 8003502:	2201      	movs	r2, #1
 8003504:	701a      	strb	r2, [r3, #0]
				print_Laundry = save_Laundry;
 8003506:	4b1f      	ldr	r3, [pc, #124]	; (8003584 <User_Mode_func+0xac>)
 8003508:	881a      	ldrh	r2, [r3, #0]
 800350a:	4b1f      	ldr	r3, [pc, #124]	; (8003588 <User_Mode_func+0xb0>)
 800350c:	801a      	strh	r2, [r3, #0]
				print_Rinse = save_Rinse;
 800350e:	4b1f      	ldr	r3, [pc, #124]	; (800358c <User_Mode_func+0xb4>)
 8003510:	881a      	ldrh	r2, [r3, #0]
 8003512:	4b1f      	ldr	r3, [pc, #124]	; (8003590 <User_Mode_func+0xb8>)
 8003514:	801a      	strh	r2, [r3, #0]
				print_Spin = save_Spin;
 8003516:	4b1f      	ldr	r3, [pc, #124]	; (8003594 <User_Mode_func+0xbc>)
 8003518:	881a      	ldrh	r2, [r3, #0]
 800351a:	4b1f      	ldr	r3, [pc, #124]	; (8003598 <User_Mode_func+0xc0>)
 800351c:	801a      	strh	r2, [r3, #0]

			}
		if(get_button(BUTTON1_GPIO_Port,BUTTON1_Pin, 1) == BUTTON_PRESS)
 800351e:	2201      	movs	r2, #1
 8003520:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003524:	4815      	ldr	r0, [pc, #84]	; (800357c <User_Mode_func+0xa4>)
 8003526:	f7fd fc2b 	bl	8000d80 <get_button>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d111      	bne.n	8003554 <User_Mode_func+0x7c>
			{
				lcd_command(CLEAR_DISPLAY);
 8003530:	2001      	movs	r0, #1
 8003532:	f7fd fcbb 	bl	8000eac <lcd_command>
				save_flag = 2;
 8003536:	4b12      	ldr	r3, [pc, #72]	; (8003580 <User_Mode_func+0xa8>)
 8003538:	2202      	movs	r2, #2
 800353a:	701a      	strb	r2, [r3, #0]
				save_Laundry = print_Laundry;
 800353c:	4b12      	ldr	r3, [pc, #72]	; (8003588 <User_Mode_func+0xb0>)
 800353e:	881a      	ldrh	r2, [r3, #0]
 8003540:	4b10      	ldr	r3, [pc, #64]	; (8003584 <User_Mode_func+0xac>)
 8003542:	801a      	strh	r2, [r3, #0]
				save_Rinse = print_Rinse;
 8003544:	4b12      	ldr	r3, [pc, #72]	; (8003590 <User_Mode_func+0xb8>)
 8003546:	881a      	ldrh	r2, [r3, #0]
 8003548:	4b10      	ldr	r3, [pc, #64]	; (800358c <User_Mode_func+0xb4>)
 800354a:	801a      	strh	r2, [r3, #0]
				save_Spin = print_Spin;
 800354c:	4b12      	ldr	r3, [pc, #72]	; (8003598 <User_Mode_func+0xc0>)
 800354e:	881a      	ldrh	r2, [r3, #0]
 8003550:	4b10      	ldr	r3, [pc, #64]	; (8003594 <User_Mode_func+0xbc>)
 8003552:	801a      	strh	r2, [r3, #0]
			}
		if(get_button(BUTTON3_GPIO_Port,BUTTON3_Pin, 3) == BUTTON_PRESS)
 8003554:	2203      	movs	r2, #3
 8003556:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800355a:	4808      	ldr	r0, [pc, #32]	; (800357c <User_Mode_func+0xa4>)
 800355c:	f7fd fc10 	bl	8000d80 <get_button>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d105      	bne.n	8003572 <User_Mode_func+0x9a>
			{
				lcd_command(CLEAR_DISPLAY);
 8003566:	2001      	movs	r0, #1
 8003568:	f7fd fca0 	bl	8000eac <lcd_command>
				back_flag = 1;
 800356c:	4b0b      	ldr	r3, [pc, #44]	; (800359c <User_Mode_func+0xc4>)
 800356e:	2201      	movs	r2, #1
 8003570:	701a      	strb	r2, [r3, #0]
			}
	}
}
 8003572:	bf00      	nop
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000ae8 	.word	0x20000ae8
 800357c:	40021000 	.word	0x40021000
 8003580:	20000aeb 	.word	0x20000aeb
 8003584:	20000076 	.word	0x20000076
 8003588:	20000ade 	.word	0x20000ade
 800358c:	20000078 	.word	0x20000078
 8003590:	20000ae0 	.word	0x20000ae0
 8003594:	2000007a 	.word	0x2000007a
 8003598:	20000ae2 	.word	0x20000ae2
 800359c:	20000ad9 	.word	0x20000ad9

080035a0 <washing_init>:



void washing_init(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
	print_Laundry = save_Laundry;
 80035a4:	4b08      	ldr	r3, [pc, #32]	; (80035c8 <washing_init+0x28>)
 80035a6:	881a      	ldrh	r2, [r3, #0]
 80035a8:	4b08      	ldr	r3, [pc, #32]	; (80035cc <washing_init+0x2c>)
 80035aa:	801a      	strh	r2, [r3, #0]
	print_Rinse = save_Rinse;
 80035ac:	4b08      	ldr	r3, [pc, #32]	; (80035d0 <washing_init+0x30>)
 80035ae:	881a      	ldrh	r2, [r3, #0]
 80035b0:	4b08      	ldr	r3, [pc, #32]	; (80035d4 <washing_init+0x34>)
 80035b2:	801a      	strh	r2, [r3, #0]
	print_Spin = save_Spin;
 80035b4:	4b08      	ldr	r3, [pc, #32]	; (80035d8 <washing_init+0x38>)
 80035b6:	881a      	ldrh	r2, [r3, #0]
 80035b8:	4b08      	ldr	r3, [pc, #32]	; (80035dc <washing_init+0x3c>)
 80035ba:	801a      	strh	r2, [r3, #0]

}
 80035bc:	bf00      	nop
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	20000076 	.word	0x20000076
 80035cc:	20000ade 	.word	0x20000ade
 80035d0:	20000078 	.word	0x20000078
 80035d4:	20000ae0 	.word	0x20000ae0
 80035d8:	2000007a 	.word	0x2000007a
 80035dc:	20000ae2 	.word	0x20000ae2

080035e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80035e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003618 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035e4:	480d      	ldr	r0, [pc, #52]	; (800361c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80035e6:	490e      	ldr	r1, [pc, #56]	; (8003620 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80035e8:	4a0e      	ldr	r2, [pc, #56]	; (8003624 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035ec:	e002      	b.n	80035f4 <LoopCopyDataInit>

080035ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035f2:	3304      	adds	r3, #4

080035f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035f8:	d3f9      	bcc.n	80035ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035fa:	4a0b      	ldr	r2, [pc, #44]	; (8003628 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80035fc:	4c0b      	ldr	r4, [pc, #44]	; (800362c <LoopFillZerobss+0x26>)
  movs r3, #0
 80035fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003600:	e001      	b.n	8003606 <LoopFillZerobss>

08003602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003604:	3204      	adds	r2, #4

08003606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003608:	d3fb      	bcc.n	8003602 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800360a:	f7fe ff23 	bl	8002454 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800360e:	f005 fd9d 	bl	800914c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003612:	f7fd fd59 	bl	80010c8 <main>
  bx  lr    
 8003616:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003618:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800361c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003620:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8003624:	0800a5d4 	.word	0x0800a5d4
  ldr r2, =_sbss
 8003628:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 800362c:	20000b20 	.word	0x20000b20

08003630 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003630:	e7fe      	b.n	8003630 <ADC_IRQHandler>
	...

08003634 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003638:	4b0e      	ldr	r3, [pc, #56]	; (8003674 <HAL_Init+0x40>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a0d      	ldr	r2, [pc, #52]	; (8003674 <HAL_Init+0x40>)
 800363e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003642:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003644:	4b0b      	ldr	r3, [pc, #44]	; (8003674 <HAL_Init+0x40>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a0a      	ldr	r2, [pc, #40]	; (8003674 <HAL_Init+0x40>)
 800364a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800364e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003650:	4b08      	ldr	r3, [pc, #32]	; (8003674 <HAL_Init+0x40>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a07      	ldr	r2, [pc, #28]	; (8003674 <HAL_Init+0x40>)
 8003656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800365a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800365c:	2003      	movs	r0, #3
 800365e:	f000 f94f 	bl	8003900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003662:	2000      	movs	r0, #0
 8003664:	f000 f808 	bl	8003678 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003668:	f7fe fa56 	bl	8001b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40023c00 	.word	0x40023c00

08003678 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003680:	4b12      	ldr	r3, [pc, #72]	; (80036cc <HAL_InitTick+0x54>)
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	4b12      	ldr	r3, [pc, #72]	; (80036d0 <HAL_InitTick+0x58>)
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	4619      	mov	r1, r3
 800368a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800368e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003692:	fbb2 f3f3 	udiv	r3, r2, r3
 8003696:	4618      	mov	r0, r3
 8003698:	f000 f967 	bl	800396a <HAL_SYSTICK_Config>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e00e      	b.n	80036c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2b0f      	cmp	r3, #15
 80036aa:	d80a      	bhi.n	80036c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036ac:	2200      	movs	r2, #0
 80036ae:	6879      	ldr	r1, [r7, #4]
 80036b0:	f04f 30ff 	mov.w	r0, #4294967295
 80036b4:	f000 f92f 	bl	8003916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036b8:	4a06      	ldr	r2, [pc, #24]	; (80036d4 <HAL_InitTick+0x5c>)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036be:	2300      	movs	r3, #0
 80036c0:	e000      	b.n	80036c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	2000004c 	.word	0x2000004c
 80036d0:	20000084 	.word	0x20000084
 80036d4:	20000080 	.word	0x20000080

080036d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036dc:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <HAL_IncTick+0x20>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	461a      	mov	r2, r3
 80036e2:	4b06      	ldr	r3, [pc, #24]	; (80036fc <HAL_IncTick+0x24>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4413      	add	r3, r2
 80036e8:	4a04      	ldr	r2, [pc, #16]	; (80036fc <HAL_IncTick+0x24>)
 80036ea:	6013      	str	r3, [r2, #0]
}
 80036ec:	bf00      	nop
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	20000084 	.word	0x20000084
 80036fc:	20000b0c 	.word	0x20000b0c

08003700 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  return uwTick;
 8003704:	4b03      	ldr	r3, [pc, #12]	; (8003714 <HAL_GetTick+0x14>)
 8003706:	681b      	ldr	r3, [r3, #0]
}
 8003708:	4618      	mov	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	20000b0c 	.word	0x20000b0c

08003718 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003720:	f7ff ffee 	bl	8003700 <HAL_GetTick>
 8003724:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003730:	d005      	beq.n	800373e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003732:	4b0a      	ldr	r3, [pc, #40]	; (800375c <HAL_Delay+0x44>)
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	461a      	mov	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4413      	add	r3, r2
 800373c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800373e:	bf00      	nop
 8003740:	f7ff ffde 	bl	8003700 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	429a      	cmp	r2, r3
 800374e:	d8f7      	bhi.n	8003740 <HAL_Delay+0x28>
  {
  }
}
 8003750:	bf00      	nop
 8003752:	bf00      	nop
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	20000084 	.word	0x20000084

08003760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f003 0307 	and.w	r3, r3, #7
 800376e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003770:	4b0c      	ldr	r3, [pc, #48]	; (80037a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800377c:	4013      	ands	r3, r2
 800377e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800378c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003792:	4a04      	ldr	r2, [pc, #16]	; (80037a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	60d3      	str	r3, [r2, #12]
}
 8003798:	bf00      	nop
 800379a:	3714      	adds	r7, #20
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr
 80037a4:	e000ed00 	.word	0xe000ed00

080037a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037ac:	4b04      	ldr	r3, [pc, #16]	; (80037c0 <__NVIC_GetPriorityGrouping+0x18>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	0a1b      	lsrs	r3, r3, #8
 80037b2:	f003 0307 	and.w	r3, r3, #7
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	e000ed00 	.word	0xe000ed00

080037c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	db0b      	blt.n	80037ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037d6:	79fb      	ldrb	r3, [r7, #7]
 80037d8:	f003 021f 	and.w	r2, r3, #31
 80037dc:	4907      	ldr	r1, [pc, #28]	; (80037fc <__NVIC_EnableIRQ+0x38>)
 80037de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e2:	095b      	lsrs	r3, r3, #5
 80037e4:	2001      	movs	r0, #1
 80037e6:	fa00 f202 	lsl.w	r2, r0, r2
 80037ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	e000e100 	.word	0xe000e100

08003800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	4603      	mov	r3, r0
 8003808:	6039      	str	r1, [r7, #0]
 800380a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800380c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003810:	2b00      	cmp	r3, #0
 8003812:	db0a      	blt.n	800382a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	b2da      	uxtb	r2, r3
 8003818:	490c      	ldr	r1, [pc, #48]	; (800384c <__NVIC_SetPriority+0x4c>)
 800381a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381e:	0112      	lsls	r2, r2, #4
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	440b      	add	r3, r1
 8003824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003828:	e00a      	b.n	8003840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	b2da      	uxtb	r2, r3
 800382e:	4908      	ldr	r1, [pc, #32]	; (8003850 <__NVIC_SetPriority+0x50>)
 8003830:	79fb      	ldrb	r3, [r7, #7]
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	3b04      	subs	r3, #4
 8003838:	0112      	lsls	r2, r2, #4
 800383a:	b2d2      	uxtb	r2, r2
 800383c:	440b      	add	r3, r1
 800383e:	761a      	strb	r2, [r3, #24]
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr
 800384c:	e000e100 	.word	0xe000e100
 8003850:	e000ed00 	.word	0xe000ed00

08003854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003854:	b480      	push	{r7}
 8003856:	b089      	sub	sp, #36	; 0x24
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	f1c3 0307 	rsb	r3, r3, #7
 800386e:	2b04      	cmp	r3, #4
 8003870:	bf28      	it	cs
 8003872:	2304      	movcs	r3, #4
 8003874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	3304      	adds	r3, #4
 800387a:	2b06      	cmp	r3, #6
 800387c:	d902      	bls.n	8003884 <NVIC_EncodePriority+0x30>
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	3b03      	subs	r3, #3
 8003882:	e000      	b.n	8003886 <NVIC_EncodePriority+0x32>
 8003884:	2300      	movs	r3, #0
 8003886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003888:	f04f 32ff 	mov.w	r2, #4294967295
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	43da      	mvns	r2, r3
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	401a      	ands	r2, r3
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800389c:	f04f 31ff 	mov.w	r1, #4294967295
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	fa01 f303 	lsl.w	r3, r1, r3
 80038a6:	43d9      	mvns	r1, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ac:	4313      	orrs	r3, r2
         );
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3724      	adds	r7, #36	; 0x24
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
	...

080038bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038cc:	d301      	bcc.n	80038d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ce:	2301      	movs	r3, #1
 80038d0:	e00f      	b.n	80038f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038d2:	4a0a      	ldr	r2, [pc, #40]	; (80038fc <SysTick_Config+0x40>)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3b01      	subs	r3, #1
 80038d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038da:	210f      	movs	r1, #15
 80038dc:	f04f 30ff 	mov.w	r0, #4294967295
 80038e0:	f7ff ff8e 	bl	8003800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038e4:	4b05      	ldr	r3, [pc, #20]	; (80038fc <SysTick_Config+0x40>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ea:	4b04      	ldr	r3, [pc, #16]	; (80038fc <SysTick_Config+0x40>)
 80038ec:	2207      	movs	r2, #7
 80038ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	e000e010 	.word	0xe000e010

08003900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7ff ff29 	bl	8003760 <__NVIC_SetPriorityGrouping>
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003916:	b580      	push	{r7, lr}
 8003918:	b086      	sub	sp, #24
 800391a:	af00      	add	r7, sp, #0
 800391c:	4603      	mov	r3, r0
 800391e:	60b9      	str	r1, [r7, #8]
 8003920:	607a      	str	r2, [r7, #4]
 8003922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003924:	2300      	movs	r3, #0
 8003926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003928:	f7ff ff3e 	bl	80037a8 <__NVIC_GetPriorityGrouping>
 800392c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	68b9      	ldr	r1, [r7, #8]
 8003932:	6978      	ldr	r0, [r7, #20]
 8003934:	f7ff ff8e 	bl	8003854 <NVIC_EncodePriority>
 8003938:	4602      	mov	r2, r0
 800393a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800393e:	4611      	mov	r1, r2
 8003940:	4618      	mov	r0, r3
 8003942:	f7ff ff5d 	bl	8003800 <__NVIC_SetPriority>
}
 8003946:	bf00      	nop
 8003948:	3718      	adds	r7, #24
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b082      	sub	sp, #8
 8003952:	af00      	add	r7, sp, #0
 8003954:	4603      	mov	r3, r0
 8003956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff ff31 	bl	80037c4 <__NVIC_EnableIRQ>
}
 8003962:	bf00      	nop
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff ffa2 	bl	80038bc <SysTick_Config>
 8003978:	4603      	mov	r3, r0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b084      	sub	sp, #16
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800398e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003990:	f7ff feb6 	bl	8003700 <HAL_GetTick>
 8003994:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d008      	beq.n	80039b4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2280      	movs	r2, #128	; 0x80
 80039a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e052      	b.n	8003a5a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0216 	bic.w	r2, r2, #22
 80039c2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695a      	ldr	r2, [r3, #20]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039d2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d103      	bne.n	80039e4 <HAL_DMA_Abort+0x62>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d007      	beq.n	80039f4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f022 0208 	bic.w	r2, r2, #8
 80039f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 0201 	bic.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a04:	e013      	b.n	8003a2e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a06:	f7ff fe7b 	bl	8003700 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b05      	cmp	r3, #5
 8003a12:	d90c      	bls.n	8003a2e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2220      	movs	r2, #32
 8003a18:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2203      	movs	r2, #3
 8003a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e015      	b.n	8003a5a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1e4      	bne.n	8003a06 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a40:	223f      	movs	r2, #63	; 0x3f
 8003a42:	409a      	lsls	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b083      	sub	sp, #12
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d004      	beq.n	8003a80 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2280      	movs	r2, #128	; 0x80
 8003a7a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e00c      	b.n	8003a9a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2205      	movs	r2, #5
 8003a84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f022 0201 	bic.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
	...

08003aa8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d101      	bne.n	8003aba <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e06c      	b.n	8003b94 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d106      	bne.n	8003ad2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2223      	movs	r2, #35	; 0x23
 8003ac8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f7fe f84b 	bl	8001b68 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	4b31      	ldr	r3, [pc, #196]	; (8003b9c <HAL_ETH_Init+0xf4>)
 8003ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ada:	4a30      	ldr	r2, [pc, #192]	; (8003b9c <HAL_ETH_Init+0xf4>)
 8003adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ae2:	4b2e      	ldr	r3, [pc, #184]	; (8003b9c <HAL_ETH_Init+0xf4>)
 8003ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aea:	60bb      	str	r3, [r7, #8]
 8003aec:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003aee:	4b2c      	ldr	r3, [pc, #176]	; (8003ba0 <HAL_ETH_Init+0xf8>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	4a2b      	ldr	r2, [pc, #172]	; (8003ba0 <HAL_ETH_Init+0xf8>)
 8003af4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003af8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003afa:	4b29      	ldr	r3, [pc, #164]	; (8003ba0 <HAL_ETH_Init+0xf8>)
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	4927      	ldr	r1, [pc, #156]	; (8003ba0 <HAL_ETH_Init+0xf8>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003b08:	4b25      	ldr	r3, [pc, #148]	; (8003ba0 <HAL_ETH_Init+0xf8>)
 8003b0a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6812      	ldr	r2, [r2, #0]
 8003b1a:	f043 0301 	orr.w	r3, r3, #1
 8003b1e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003b22:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b24:	f7ff fdec 	bl	8003700 <HAL_GetTick>
 8003b28:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003b2a:	e011      	b.n	8003b50 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003b2c:	f7ff fde8 	bl	8003700 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003b3a:	d909      	bls.n	8003b50 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2204      	movs	r2, #4
 8003b40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	22e0      	movs	r2, #224	; 0xe0
 8003b48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e021      	b.n	8003b94 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1e4      	bne.n	8003b2c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f958 	bl	8003e18 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f9ff 	bl	8003f6c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 fa55 	bl	800401e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	461a      	mov	r2, r3
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 f9bd 	bl	8003efc <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2210      	movs	r2, #16
 8003b8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	40013800 	.word	0x40013800

08003ba4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	4b51      	ldr	r3, [pc, #324]	; (8003d00 <ETH_SetMACConfig+0x15c>)
 8003bba:	4013      	ands	r3, r2
 8003bbc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	7c1b      	ldrb	r3, [r3, #16]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d102      	bne.n	8003bcc <ETH_SetMACConfig+0x28>
 8003bc6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003bca:	e000      	b.n	8003bce <ETH_SetMACConfig+0x2a>
 8003bcc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	7c5b      	ldrb	r3, [r3, #17]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d102      	bne.n	8003bdc <ETH_SetMACConfig+0x38>
 8003bd6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003bda:	e000      	b.n	8003bde <ETH_SetMACConfig+0x3a>
 8003bdc:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003bde:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003be4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	7fdb      	ldrb	r3, [r3, #31]
 8003bea:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003bec:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003bf2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003bf4:	683a      	ldr	r2, [r7, #0]
 8003bf6:	7f92      	ldrb	r2, [r2, #30]
 8003bf8:	2a00      	cmp	r2, #0
 8003bfa:	d102      	bne.n	8003c02 <ETH_SetMACConfig+0x5e>
 8003bfc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c00:	e000      	b.n	8003c04 <ETH_SetMACConfig+0x60>
 8003c02:	2200      	movs	r2, #0
                        macconf->Speed |
 8003c04:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	7f1b      	ldrb	r3, [r3, #28]
 8003c0a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003c0c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003c12:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	791b      	ldrb	r3, [r3, #4]
 8003c18:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003c1a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003c22:	2a00      	cmp	r2, #0
 8003c24:	d102      	bne.n	8003c2c <ETH_SetMACConfig+0x88>
 8003c26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c2a:	e000      	b.n	8003c2e <ETH_SetMACConfig+0x8a>
 8003c2c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003c2e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	7bdb      	ldrb	r3, [r3, #15]
 8003c34:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003c36:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003c3c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c44:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003c46:	4313      	orrs	r3, r2
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c5e:	2001      	movs	r0, #1
 8003c60:	f7ff fd5a 	bl	8003718 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c82:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003c8a:	2a00      	cmp	r2, #0
 8003c8c:	d101      	bne.n	8003c92 <ETH_SetMACConfig+0xee>
 8003c8e:	2280      	movs	r2, #128	; 0x80
 8003c90:	e000      	b.n	8003c94 <ETH_SetMACConfig+0xf0>
 8003c92:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003c94:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003c9a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8003ca2:	2a01      	cmp	r2, #1
 8003ca4:	d101      	bne.n	8003caa <ETH_SetMACConfig+0x106>
 8003ca6:	2208      	movs	r2, #8
 8003ca8:	e000      	b.n	8003cac <ETH_SetMACConfig+0x108>
 8003caa:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003cac:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8003cb4:	2a01      	cmp	r2, #1
 8003cb6:	d101      	bne.n	8003cbc <ETH_SetMACConfig+0x118>
 8003cb8:	2204      	movs	r2, #4
 8003cba:	e000      	b.n	8003cbe <ETH_SetMACConfig+0x11a>
 8003cbc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003cbe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8003cc6:	2a01      	cmp	r2, #1
 8003cc8:	d101      	bne.n	8003cce <ETH_SetMACConfig+0x12a>
 8003cca:	2202      	movs	r2, #2
 8003ccc:	e000      	b.n	8003cd0 <ETH_SetMACConfig+0x12c>
 8003cce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ce8:	2001      	movs	r0, #1
 8003cea:	f7ff fd15 	bl	8003718 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	619a      	str	r2, [r3, #24]
}
 8003cf6:	bf00      	nop
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	ff20810f 	.word	0xff20810f

08003d04 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	4b3d      	ldr	r3, [pc, #244]	; (8003e14 <ETH_SetDMAConfig+0x110>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	7b1b      	ldrb	r3, [r3, #12]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d102      	bne.n	8003d30 <ETH_SetDMAConfig+0x2c>
 8003d2a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003d2e:	e000      	b.n	8003d32 <ETH_SetDMAConfig+0x2e>
 8003d30:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	7b5b      	ldrb	r3, [r3, #13]
 8003d36:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003d38:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	7f52      	ldrb	r2, [r2, #29]
 8003d3e:	2a00      	cmp	r2, #0
 8003d40:	d102      	bne.n	8003d48 <ETH_SetDMAConfig+0x44>
 8003d42:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003d46:	e000      	b.n	8003d4a <ETH_SetDMAConfig+0x46>
 8003d48:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003d4a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	7b9b      	ldrb	r3, [r3, #14]
 8003d50:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003d52:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003d58:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	7f1b      	ldrb	r3, [r3, #28]
 8003d5e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003d60:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	7f9b      	ldrb	r3, [r3, #30]
 8003d66:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003d68:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003d6e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d76:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d88:	461a      	mov	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003d9a:	2001      	movs	r0, #1
 8003d9c:	f7ff fcbc 	bl	8003718 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003da8:	461a      	mov	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	791b      	ldrb	r3, [r3, #4]
 8003db2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003db8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003dbe:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003dc4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003dcc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003dce:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003dd6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003ddc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6812      	ldr	r2, [r2, #0]
 8003de2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003de6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003dea:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003df8:	2001      	movs	r0, #1
 8003dfa:	f7ff fc8d 	bl	8003718 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e06:	461a      	mov	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6013      	str	r3, [r2, #0]
}
 8003e0c:	bf00      	nop
 8003e0e:	3710      	adds	r7, #16
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	f8de3f23 	.word	0xf8de3f23

08003e18 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b0a6      	sub	sp, #152	; 0x98
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003e20:	2301      	movs	r3, #1
 8003e22:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8003e26:	2301      	movs	r3, #1
 8003e28:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003e30:	2300      	movs	r3, #0
 8003e32:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003e36:	2301      	movs	r3, #1
 8003e38:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003e42:	2301      	movs	r3, #1
 8003e44:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003e54:	2300      	movs	r3, #0
 8003e56:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003e62:	2300      	movs	r3, #0
 8003e64:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003e74:	2300      	movs	r3, #0
 8003e76:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003e7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003e7e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003e80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e84:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003e86:	2300      	movs	r3, #0
 8003e88:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003e8c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003e90:	4619      	mov	r1, r3
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f7ff fe86 	bl	8003ba4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003ec8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ecc:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003ece:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ed2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003ed4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ed8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003eda:	2301      	movs	r3, #1
 8003edc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003ee8:	f107 0308 	add.w	r3, r7, #8
 8003eec:	4619      	mov	r1, r3
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f7ff ff08 	bl	8003d04 <ETH_SetDMAConfig>
}
 8003ef4:	bf00      	nop
 8003ef6:	3798      	adds	r7, #152	; 0x98
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3305      	adds	r3, #5
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	021b      	lsls	r3, r3, #8
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	3204      	adds	r2, #4
 8003f14:	7812      	ldrb	r2, [r2, #0]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	4b11      	ldr	r3, [pc, #68]	; (8003f64 <ETH_MACAddressConfig+0x68>)
 8003f1e:	4413      	add	r3, r2
 8003f20:	461a      	mov	r2, r3
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3303      	adds	r3, #3
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	061a      	lsls	r2, r3, #24
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	3302      	adds	r3, #2
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	041b      	lsls	r3, r3, #16
 8003f36:	431a      	orrs	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	021b      	lsls	r3, r3, #8
 8003f40:	4313      	orrs	r3, r2
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	7812      	ldrb	r2, [r2, #0]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003f4a:	68ba      	ldr	r2, [r7, #8]
 8003f4c:	4b06      	ldr	r3, [pc, #24]	; (8003f68 <ETH_MACAddressConfig+0x6c>)
 8003f4e:	4413      	add	r3, r2
 8003f50:	461a      	mov	r2, r3
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	6013      	str	r3, [r2, #0]
}
 8003f56:	bf00      	nop
 8003f58:	371c      	adds	r7, #28
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	40028040 	.word	0x40028040
 8003f68:	40028044 	.word	0x40028044

08003f6c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003f74:	2300      	movs	r3, #0
 8003f76:	60fb      	str	r3, [r7, #12]
 8003f78:	e03e      	b.n	8003ff8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68d9      	ldr	r1, [r3, #12]
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	440b      	add	r3, r1
 8003f8a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2200      	movs	r2, #0
 8003f96:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003fa4:	68b9      	ldr	r1, [r7, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	3206      	adds	r2, #6
 8003fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d80c      	bhi.n	8003fdc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68d9      	ldr	r1, [r3, #12]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	1c5a      	adds	r2, r3, #1
 8003fca:	4613      	mov	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	4413      	add	r3, r2
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	440b      	add	r3, r1
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	60da      	str	r2, [r3, #12]
 8003fda:	e004      	b.n	8003fe6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	60fb      	str	r3, [r7, #12]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d9bd      	bls.n	8003f7a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68da      	ldr	r2, [r3, #12]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004010:	611a      	str	r2, [r3, #16]
}
 8004012:	bf00      	nop
 8004014:	3714      	adds	r7, #20
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr

0800401e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800401e:	b480      	push	{r7}
 8004020:	b085      	sub	sp, #20
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004026:	2300      	movs	r3, #0
 8004028:	60fb      	str	r3, [r7, #12]
 800402a:	e046      	b.n	80040ba <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6919      	ldr	r1, [r3, #16]
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	4613      	mov	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	4413      	add	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	440b      	add	r3, r1
 800403c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	2200      	movs	r2, #0
 8004048:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2200      	movs	r2, #0
 800404e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	2200      	movs	r2, #0
 8004054:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	2200      	movs	r2, #0
 800405a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2200      	movs	r2, #0
 8004060:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004068:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004070:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800407e:	68b9      	ldr	r1, [r7, #8]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	3212      	adds	r2, #18
 8004086:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d80c      	bhi.n	80040aa <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6919      	ldr	r1, [r3, #16]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	1c5a      	adds	r2, r3, #1
 8004098:	4613      	mov	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	4413      	add	r3, r2
 800409e:	00db      	lsls	r3, r3, #3
 80040a0:	440b      	add	r3, r1
 80040a2:	461a      	mov	r2, r3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	60da      	str	r2, [r3, #12]
 80040a8:	e004      	b.n	80040b4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	461a      	mov	r2, r3
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	3301      	adds	r3, #1
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2b03      	cmp	r3, #3
 80040be:	d9b5      	bls.n	800402c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691a      	ldr	r2, [r3, #16]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040ea:	60da      	str	r2, [r3, #12]
}
 80040ec:	bf00      	nop
 80040ee:	3714      	adds	r7, #20
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b089      	sub	sp, #36	; 0x24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004102:	2300      	movs	r3, #0
 8004104:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004106:	2300      	movs	r3, #0
 8004108:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800410a:	2300      	movs	r3, #0
 800410c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800410e:	2300      	movs	r3, #0
 8004110:	61fb      	str	r3, [r7, #28]
 8004112:	e177      	b.n	8004404 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004114:	2201      	movs	r2, #1
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	fa02 f303 	lsl.w	r3, r2, r3
 800411c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	4013      	ands	r3, r2
 8004126:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	429a      	cmp	r2, r3
 800412e:	f040 8166 	bne.w	80043fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f003 0303 	and.w	r3, r3, #3
 800413a:	2b01      	cmp	r3, #1
 800413c:	d005      	beq.n	800414a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004146:	2b02      	cmp	r3, #2
 8004148:	d130      	bne.n	80041ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	2203      	movs	r2, #3
 8004156:	fa02 f303 	lsl.w	r3, r2, r3
 800415a:	43db      	mvns	r3, r3
 800415c:	69ba      	ldr	r2, [r7, #24]
 800415e:	4013      	ands	r3, r2
 8004160:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	69ba      	ldr	r2, [r7, #24]
 8004170:	4313      	orrs	r3, r2
 8004172:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004180:	2201      	movs	r2, #1
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	fa02 f303 	lsl.w	r3, r2, r3
 8004188:	43db      	mvns	r3, r3
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	4013      	ands	r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	091b      	lsrs	r3, r3, #4
 8004196:	f003 0201 	and.w	r2, r3, #1
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 0303 	and.w	r3, r3, #3
 80041b4:	2b03      	cmp	r3, #3
 80041b6:	d017      	beq.n	80041e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	2203      	movs	r2, #3
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	4013      	ands	r3, r2
 80041ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	689a      	ldr	r2, [r3, #8]
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	69ba      	ldr	r2, [r7, #24]
 80041de:	4313      	orrs	r3, r2
 80041e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 0303 	and.w	r3, r3, #3
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d123      	bne.n	800423c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	08da      	lsrs	r2, r3, #3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3208      	adds	r2, #8
 80041fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004200:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	220f      	movs	r2, #15
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	43db      	mvns	r3, r3
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	4013      	ands	r3, r2
 8004216:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	691a      	ldr	r2, [r3, #16]
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	4313      	orrs	r3, r2
 800422c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	08da      	lsrs	r2, r3, #3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	3208      	adds	r2, #8
 8004236:	69b9      	ldr	r1, [r7, #24]
 8004238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	2203      	movs	r2, #3
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4013      	ands	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f003 0203 	and.w	r2, r3, #3
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	4313      	orrs	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 80c0 	beq.w	80043fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800427e:	2300      	movs	r3, #0
 8004280:	60fb      	str	r3, [r7, #12]
 8004282:	4b66      	ldr	r3, [pc, #408]	; (800441c <HAL_GPIO_Init+0x324>)
 8004284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004286:	4a65      	ldr	r2, [pc, #404]	; (800441c <HAL_GPIO_Init+0x324>)
 8004288:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800428c:	6453      	str	r3, [r2, #68]	; 0x44
 800428e:	4b63      	ldr	r3, [pc, #396]	; (800441c <HAL_GPIO_Init+0x324>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004292:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800429a:	4a61      	ldr	r2, [pc, #388]	; (8004420 <HAL_GPIO_Init+0x328>)
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	089b      	lsrs	r3, r3, #2
 80042a0:	3302      	adds	r3, #2
 80042a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	f003 0303 	and.w	r3, r3, #3
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	220f      	movs	r2, #15
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	43db      	mvns	r3, r3
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	4013      	ands	r3, r2
 80042bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a58      	ldr	r2, [pc, #352]	; (8004424 <HAL_GPIO_Init+0x32c>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d037      	beq.n	8004336 <HAL_GPIO_Init+0x23e>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a57      	ldr	r2, [pc, #348]	; (8004428 <HAL_GPIO_Init+0x330>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d031      	beq.n	8004332 <HAL_GPIO_Init+0x23a>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a56      	ldr	r2, [pc, #344]	; (800442c <HAL_GPIO_Init+0x334>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d02b      	beq.n	800432e <HAL_GPIO_Init+0x236>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a55      	ldr	r2, [pc, #340]	; (8004430 <HAL_GPIO_Init+0x338>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d025      	beq.n	800432a <HAL_GPIO_Init+0x232>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a54      	ldr	r2, [pc, #336]	; (8004434 <HAL_GPIO_Init+0x33c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d01f      	beq.n	8004326 <HAL_GPIO_Init+0x22e>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a53      	ldr	r2, [pc, #332]	; (8004438 <HAL_GPIO_Init+0x340>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d019      	beq.n	8004322 <HAL_GPIO_Init+0x22a>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a52      	ldr	r2, [pc, #328]	; (800443c <HAL_GPIO_Init+0x344>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d013      	beq.n	800431e <HAL_GPIO_Init+0x226>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a51      	ldr	r2, [pc, #324]	; (8004440 <HAL_GPIO_Init+0x348>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d00d      	beq.n	800431a <HAL_GPIO_Init+0x222>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a50      	ldr	r2, [pc, #320]	; (8004444 <HAL_GPIO_Init+0x34c>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d007      	beq.n	8004316 <HAL_GPIO_Init+0x21e>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a4f      	ldr	r2, [pc, #316]	; (8004448 <HAL_GPIO_Init+0x350>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d101      	bne.n	8004312 <HAL_GPIO_Init+0x21a>
 800430e:	2309      	movs	r3, #9
 8004310:	e012      	b.n	8004338 <HAL_GPIO_Init+0x240>
 8004312:	230a      	movs	r3, #10
 8004314:	e010      	b.n	8004338 <HAL_GPIO_Init+0x240>
 8004316:	2308      	movs	r3, #8
 8004318:	e00e      	b.n	8004338 <HAL_GPIO_Init+0x240>
 800431a:	2307      	movs	r3, #7
 800431c:	e00c      	b.n	8004338 <HAL_GPIO_Init+0x240>
 800431e:	2306      	movs	r3, #6
 8004320:	e00a      	b.n	8004338 <HAL_GPIO_Init+0x240>
 8004322:	2305      	movs	r3, #5
 8004324:	e008      	b.n	8004338 <HAL_GPIO_Init+0x240>
 8004326:	2304      	movs	r3, #4
 8004328:	e006      	b.n	8004338 <HAL_GPIO_Init+0x240>
 800432a:	2303      	movs	r3, #3
 800432c:	e004      	b.n	8004338 <HAL_GPIO_Init+0x240>
 800432e:	2302      	movs	r3, #2
 8004330:	e002      	b.n	8004338 <HAL_GPIO_Init+0x240>
 8004332:	2301      	movs	r3, #1
 8004334:	e000      	b.n	8004338 <HAL_GPIO_Init+0x240>
 8004336:	2300      	movs	r3, #0
 8004338:	69fa      	ldr	r2, [r7, #28]
 800433a:	f002 0203 	and.w	r2, r2, #3
 800433e:	0092      	lsls	r2, r2, #2
 8004340:	4093      	lsls	r3, r2
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4313      	orrs	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004348:	4935      	ldr	r1, [pc, #212]	; (8004420 <HAL_GPIO_Init+0x328>)
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	089b      	lsrs	r3, r3, #2
 800434e:	3302      	adds	r3, #2
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004356:	4b3d      	ldr	r3, [pc, #244]	; (800444c <HAL_GPIO_Init+0x354>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	43db      	mvns	r3, r3
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	4013      	ands	r3, r2
 8004364:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004372:	69ba      	ldr	r2, [r7, #24]
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4313      	orrs	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800437a:	4a34      	ldr	r2, [pc, #208]	; (800444c <HAL_GPIO_Init+0x354>)
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004380:	4b32      	ldr	r3, [pc, #200]	; (800444c <HAL_GPIO_Init+0x354>)
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	43db      	mvns	r3, r3
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	4013      	ands	r3, r2
 800438e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800439c:	69ba      	ldr	r2, [r7, #24]
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043a4:	4a29      	ldr	r2, [pc, #164]	; (800444c <HAL_GPIO_Init+0x354>)
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043aa:	4b28      	ldr	r3, [pc, #160]	; (800444c <HAL_GPIO_Init+0x354>)
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	43db      	mvns	r3, r3
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	4013      	ands	r3, r2
 80043b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043ce:	4a1f      	ldr	r2, [pc, #124]	; (800444c <HAL_GPIO_Init+0x354>)
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043d4:	4b1d      	ldr	r3, [pc, #116]	; (800444c <HAL_GPIO_Init+0x354>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	43db      	mvns	r3, r3
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	4013      	ands	r3, r2
 80043e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d003      	beq.n	80043f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043f8:	4a14      	ldr	r2, [pc, #80]	; (800444c <HAL_GPIO_Init+0x354>)
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	3301      	adds	r3, #1
 8004402:	61fb      	str	r3, [r7, #28]
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	2b0f      	cmp	r3, #15
 8004408:	f67f ae84 	bls.w	8004114 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800440c:	bf00      	nop
 800440e:	bf00      	nop
 8004410:	3724      	adds	r7, #36	; 0x24
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	40023800 	.word	0x40023800
 8004420:	40013800 	.word	0x40013800
 8004424:	40020000 	.word	0x40020000
 8004428:	40020400 	.word	0x40020400
 800442c:	40020800 	.word	0x40020800
 8004430:	40020c00 	.word	0x40020c00
 8004434:	40021000 	.word	0x40021000
 8004438:	40021400 	.word	0x40021400
 800443c:	40021800 	.word	0x40021800
 8004440:	40021c00 	.word	0x40021c00
 8004444:	40022000 	.word	0x40022000
 8004448:	40022400 	.word	0x40022400
 800444c:	40013c00 	.word	0x40013c00

08004450 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	460b      	mov	r3, r1
 800445a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	691a      	ldr	r2, [r3, #16]
 8004460:	887b      	ldrh	r3, [r7, #2]
 8004462:	4013      	ands	r3, r2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d002      	beq.n	800446e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004468:	2301      	movs	r3, #1
 800446a:	73fb      	strb	r3, [r7, #15]
 800446c:	e001      	b.n	8004472 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800446e:	2300      	movs	r3, #0
 8004470:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004472:	7bfb      	ldrb	r3, [r7, #15]
}
 8004474:	4618      	mov	r0, r3
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	460b      	mov	r3, r1
 800448a:	807b      	strh	r3, [r7, #2]
 800448c:	4613      	mov	r3, r2
 800448e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004490:	787b      	ldrb	r3, [r7, #1]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d003      	beq.n	800449e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004496:	887a      	ldrh	r2, [r7, #2]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800449c:	e003      	b.n	80044a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800449e:	887b      	ldrh	r3, [r7, #2]
 80044a0:	041a      	lsls	r2, r3, #16
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	619a      	str	r2, [r3, #24]
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
	...

080044b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d101      	bne.n	80044c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e12b      	b.n	800471e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d106      	bne.n	80044e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7fd fc0a 	bl	8001cf4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2224      	movs	r2, #36	; 0x24
 80044e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f022 0201 	bic.w	r2, r2, #1
 80044f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004506:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004516:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004518:	f001 fa20 	bl	800595c <HAL_RCC_GetPCLK1Freq>
 800451c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	4a81      	ldr	r2, [pc, #516]	; (8004728 <HAL_I2C_Init+0x274>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d807      	bhi.n	8004538 <HAL_I2C_Init+0x84>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	4a80      	ldr	r2, [pc, #512]	; (800472c <HAL_I2C_Init+0x278>)
 800452c:	4293      	cmp	r3, r2
 800452e:	bf94      	ite	ls
 8004530:	2301      	movls	r3, #1
 8004532:	2300      	movhi	r3, #0
 8004534:	b2db      	uxtb	r3, r3
 8004536:	e006      	b.n	8004546 <HAL_I2C_Init+0x92>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4a7d      	ldr	r2, [pc, #500]	; (8004730 <HAL_I2C_Init+0x27c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	bf94      	ite	ls
 8004540:	2301      	movls	r3, #1
 8004542:	2300      	movhi	r3, #0
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e0e7      	b.n	800471e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	4a78      	ldr	r2, [pc, #480]	; (8004734 <HAL_I2C_Init+0x280>)
 8004552:	fba2 2303 	umull	r2, r3, r2, r3
 8004556:	0c9b      	lsrs	r3, r3, #18
 8004558:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	430a      	orrs	r2, r1
 800456c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	6a1b      	ldr	r3, [r3, #32]
 8004574:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	4a6a      	ldr	r2, [pc, #424]	; (8004728 <HAL_I2C_Init+0x274>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d802      	bhi.n	8004588 <HAL_I2C_Init+0xd4>
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	3301      	adds	r3, #1
 8004586:	e009      	b.n	800459c <HAL_I2C_Init+0xe8>
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800458e:	fb02 f303 	mul.w	r3, r2, r3
 8004592:	4a69      	ldr	r2, [pc, #420]	; (8004738 <HAL_I2C_Init+0x284>)
 8004594:	fba2 2303 	umull	r2, r3, r2, r3
 8004598:	099b      	lsrs	r3, r3, #6
 800459a:	3301      	adds	r3, #1
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	6812      	ldr	r2, [r2, #0]
 80045a0:	430b      	orrs	r3, r1
 80045a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	495c      	ldr	r1, [pc, #368]	; (8004728 <HAL_I2C_Init+0x274>)
 80045b8:	428b      	cmp	r3, r1
 80045ba:	d819      	bhi.n	80045f0 <HAL_I2C_Init+0x13c>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	1e59      	subs	r1, r3, #1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80045ca:	1c59      	adds	r1, r3, #1
 80045cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80045d0:	400b      	ands	r3, r1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00a      	beq.n	80045ec <HAL_I2C_Init+0x138>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	1e59      	subs	r1, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	005b      	lsls	r3, r3, #1
 80045e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80045e4:	3301      	adds	r3, #1
 80045e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ea:	e051      	b.n	8004690 <HAL_I2C_Init+0x1dc>
 80045ec:	2304      	movs	r3, #4
 80045ee:	e04f      	b.n	8004690 <HAL_I2C_Init+0x1dc>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d111      	bne.n	800461c <HAL_I2C_Init+0x168>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	1e58      	subs	r0, r3, #1
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6859      	ldr	r1, [r3, #4]
 8004600:	460b      	mov	r3, r1
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	440b      	add	r3, r1
 8004606:	fbb0 f3f3 	udiv	r3, r0, r3
 800460a:	3301      	adds	r3, #1
 800460c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004610:	2b00      	cmp	r3, #0
 8004612:	bf0c      	ite	eq
 8004614:	2301      	moveq	r3, #1
 8004616:	2300      	movne	r3, #0
 8004618:	b2db      	uxtb	r3, r3
 800461a:	e012      	b.n	8004642 <HAL_I2C_Init+0x18e>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	1e58      	subs	r0, r3, #1
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6859      	ldr	r1, [r3, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	0099      	lsls	r1, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004632:	3301      	adds	r3, #1
 8004634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004638:	2b00      	cmp	r3, #0
 800463a:	bf0c      	ite	eq
 800463c:	2301      	moveq	r3, #1
 800463e:	2300      	movne	r3, #0
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <HAL_I2C_Init+0x196>
 8004646:	2301      	movs	r3, #1
 8004648:	e022      	b.n	8004690 <HAL_I2C_Init+0x1dc>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10e      	bne.n	8004670 <HAL_I2C_Init+0x1bc>
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	1e58      	subs	r0, r3, #1
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6859      	ldr	r1, [r3, #4]
 800465a:	460b      	mov	r3, r1
 800465c:	005b      	lsls	r3, r3, #1
 800465e:	440b      	add	r3, r1
 8004660:	fbb0 f3f3 	udiv	r3, r0, r3
 8004664:	3301      	adds	r3, #1
 8004666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800466a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800466e:	e00f      	b.n	8004690 <HAL_I2C_Init+0x1dc>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	1e58      	subs	r0, r3, #1
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6859      	ldr	r1, [r3, #4]
 8004678:	460b      	mov	r3, r1
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	440b      	add	r3, r1
 800467e:	0099      	lsls	r1, r3, #2
 8004680:	440b      	add	r3, r1
 8004682:	fbb0 f3f3 	udiv	r3, r0, r3
 8004686:	3301      	adds	r3, #1
 8004688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800468c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004690:	6879      	ldr	r1, [r7, #4]
 8004692:	6809      	ldr	r1, [r1, #0]
 8004694:	4313      	orrs	r3, r2
 8004696:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	69da      	ldr	r2, [r3, #28]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	6911      	ldr	r1, [r2, #16]
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	68d2      	ldr	r2, [r2, #12]
 80046ca:	4311      	orrs	r1, r2
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	430b      	orrs	r3, r1
 80046d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	695a      	ldr	r2, [r3, #20]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	430a      	orrs	r2, r1
 80046ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f042 0201 	orr.w	r2, r2, #1
 80046fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2220      	movs	r2, #32
 800470a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	000186a0 	.word	0x000186a0
 800472c:	001e847f 	.word	0x001e847f
 8004730:	003d08ff 	.word	0x003d08ff
 8004734:	431bde83 	.word	0x431bde83
 8004738:	10624dd3 	.word	0x10624dd3

0800473c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b088      	sub	sp, #32
 8004740:	af02      	add	r7, sp, #8
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	607a      	str	r2, [r7, #4]
 8004746:	461a      	mov	r2, r3
 8004748:	460b      	mov	r3, r1
 800474a:	817b      	strh	r3, [r7, #10]
 800474c:	4613      	mov	r3, r2
 800474e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004750:	f7fe ffd6 	bl	8003700 <HAL_GetTick>
 8004754:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b20      	cmp	r3, #32
 8004760:	f040 80e0 	bne.w	8004924 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	9300      	str	r3, [sp, #0]
 8004768:	2319      	movs	r3, #25
 800476a:	2201      	movs	r2, #1
 800476c:	4970      	ldr	r1, [pc, #448]	; (8004930 <HAL_I2C_Master_Transmit+0x1f4>)
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f000 f964 	bl	8004a3c <I2C_WaitOnFlagUntilTimeout>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800477a:	2302      	movs	r3, #2
 800477c:	e0d3      	b.n	8004926 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_I2C_Master_Transmit+0x50>
 8004788:	2302      	movs	r3, #2
 800478a:	e0cc      	b.n	8004926 <HAL_I2C_Master_Transmit+0x1ea>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d007      	beq.n	80047b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f042 0201 	orr.w	r2, r2, #1
 80047b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2221      	movs	r2, #33	; 0x21
 80047c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2210      	movs	r2, #16
 80047ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	893a      	ldrh	r2, [r7, #8]
 80047e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	4a50      	ldr	r2, [pc, #320]	; (8004934 <HAL_I2C_Master_Transmit+0x1f8>)
 80047f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80047f4:	8979      	ldrh	r1, [r7, #10]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	6a3a      	ldr	r2, [r7, #32]
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f000 f89c 	bl	8004938 <I2C_MasterRequestWrite>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d001      	beq.n	800480a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e08d      	b.n	8004926 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800480a:	2300      	movs	r3, #0
 800480c:	613b      	str	r3, [r7, #16]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	613b      	str	r3, [r7, #16]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	613b      	str	r3, [r7, #16]
 800481e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004820:	e066      	b.n	80048f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	6a39      	ldr	r1, [r7, #32]
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 f9de 	bl	8004be8 <I2C_WaitOnTXEFlagUntilTimeout>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00d      	beq.n	800484e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004836:	2b04      	cmp	r3, #4
 8004838:	d107      	bne.n	800484a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004848:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e06b      	b.n	8004926 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004852:	781a      	ldrb	r2, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004868:	b29b      	uxth	r3, r3
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004876:	3b01      	subs	r3, #1
 8004878:	b29a      	uxth	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b04      	cmp	r3, #4
 800488a:	d11b      	bne.n	80048c4 <HAL_I2C_Master_Transmit+0x188>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004890:	2b00      	cmp	r3, #0
 8004892:	d017      	beq.n	80048c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004898:	781a      	ldrb	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	3b01      	subs	r3, #1
 80048b2:	b29a      	uxth	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	6a39      	ldr	r1, [r7, #32]
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 f9ce 	bl	8004c6a <I2C_WaitOnBTFFlagUntilTimeout>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00d      	beq.n	80048f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d8:	2b04      	cmp	r3, #4
 80048da:	d107      	bne.n	80048ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e01a      	b.n	8004926 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d194      	bne.n	8004822 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004906:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2220      	movs	r2, #32
 800490c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004920:	2300      	movs	r3, #0
 8004922:	e000      	b.n	8004926 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004924:	2302      	movs	r3, #2
  }
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	00100002 	.word	0x00100002
 8004934:	ffff0000 	.word	0xffff0000

08004938 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b088      	sub	sp, #32
 800493c:	af02      	add	r7, sp, #8
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	607a      	str	r2, [r7, #4]
 8004942:	603b      	str	r3, [r7, #0]
 8004944:	460b      	mov	r3, r1
 8004946:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	2b08      	cmp	r3, #8
 8004952:	d006      	beq.n	8004962 <I2C_MasterRequestWrite+0x2a>
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d003      	beq.n	8004962 <I2C_MasterRequestWrite+0x2a>
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004960:	d108      	bne.n	8004974 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	e00b      	b.n	800498c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004978:	2b12      	cmp	r3, #18
 800497a:	d107      	bne.n	800498c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800498a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	9300      	str	r3, [sp, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f000 f84f 	bl	8004a3c <I2C_WaitOnFlagUntilTimeout>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00d      	beq.n	80049c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049b2:	d103      	bne.n	80049bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e035      	b.n	8004a2c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049c8:	d108      	bne.n	80049dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049ca:	897b      	ldrh	r3, [r7, #10]
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	461a      	mov	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80049d8:	611a      	str	r2, [r3, #16]
 80049da:	e01b      	b.n	8004a14 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80049dc:	897b      	ldrh	r3, [r7, #10]
 80049de:	11db      	asrs	r3, r3, #7
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	f003 0306 	and.w	r3, r3, #6
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	f063 030f 	orn	r3, r3, #15
 80049ec:	b2da      	uxtb	r2, r3
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	490e      	ldr	r1, [pc, #56]	; (8004a34 <I2C_MasterRequestWrite+0xfc>)
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	f000 f875 	bl	8004aea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e010      	b.n	8004a2c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004a0a:	897b      	ldrh	r3, [r7, #10]
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	4907      	ldr	r1, [pc, #28]	; (8004a38 <I2C_MasterRequestWrite+0x100>)
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f000 f865 	bl	8004aea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e000      	b.n	8004a2c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3718      	adds	r7, #24
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	00010008 	.word	0x00010008
 8004a38:	00010002 	.word	0x00010002

08004a3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	603b      	str	r3, [r7, #0]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a4c:	e025      	b.n	8004a9a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a54:	d021      	beq.n	8004a9a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a56:	f7fe fe53 	bl	8003700 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d302      	bcc.n	8004a6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d116      	bne.n	8004a9a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a86:	f043 0220 	orr.w	r2, r3, #32
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e023      	b.n	8004ae2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	0c1b      	lsrs	r3, r3, #16
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d10d      	bne.n	8004ac0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	43da      	mvns	r2, r3
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	4013      	ands	r3, r2
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	bf0c      	ite	eq
 8004ab6:	2301      	moveq	r3, #1
 8004ab8:	2300      	movne	r3, #0
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	461a      	mov	r2, r3
 8004abe:	e00c      	b.n	8004ada <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	43da      	mvns	r2, r3
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	4013      	ands	r3, r2
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	bf0c      	ite	eq
 8004ad2:	2301      	moveq	r3, #1
 8004ad4:	2300      	movne	r3, #0
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	461a      	mov	r2, r3
 8004ada:	79fb      	ldrb	r3, [r7, #7]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d0b6      	beq.n	8004a4e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b084      	sub	sp, #16
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	60f8      	str	r0, [r7, #12]
 8004af2:	60b9      	str	r1, [r7, #8]
 8004af4:	607a      	str	r2, [r7, #4]
 8004af6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004af8:	e051      	b.n	8004b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b08:	d123      	bne.n	8004b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b18:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b22:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	f043 0204 	orr.w	r2, r3, #4
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e046      	b.n	8004be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b58:	d021      	beq.n	8004b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b5a:	f7fe fdd1 	bl	8003700 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d302      	bcc.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d116      	bne.n	8004b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2220      	movs	r2, #32
 8004b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8a:	f043 0220 	orr.w	r2, r3, #32
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e020      	b.n	8004be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	0c1b      	lsrs	r3, r3, #16
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d10c      	bne.n	8004bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	695b      	ldr	r3, [r3, #20]
 8004bae:	43da      	mvns	r2, r3
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	bf14      	ite	ne
 8004bba:	2301      	movne	r3, #1
 8004bbc:	2300      	moveq	r3, #0
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	e00b      	b.n	8004bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	43da      	mvns	r2, r3
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	bf14      	ite	ne
 8004bd4:	2301      	movne	r3, #1
 8004bd6:	2300      	moveq	r3, #0
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d18d      	bne.n	8004afa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bf4:	e02d      	b.n	8004c52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f000 f878 	bl	8004cec <I2C_IsAcknowledgeFailed>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e02d      	b.n	8004c62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0c:	d021      	beq.n	8004c52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c0e:	f7fe fd77 	bl	8003700 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	68ba      	ldr	r2, [r7, #8]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d302      	bcc.n	8004c24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d116      	bne.n	8004c52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2200      	movs	r2, #0
 8004c28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	f043 0220 	orr.w	r2, r3, #32
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e007      	b.n	8004c62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5c:	2b80      	cmp	r3, #128	; 0x80
 8004c5e:	d1ca      	bne.n	8004bf6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3710      	adds	r7, #16
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c6a:	b580      	push	{r7, lr}
 8004c6c:	b084      	sub	sp, #16
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	60f8      	str	r0, [r7, #12]
 8004c72:	60b9      	str	r1, [r7, #8]
 8004c74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c76:	e02d      	b.n	8004cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f000 f837 	bl	8004cec <I2C_IsAcknowledgeFailed>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d001      	beq.n	8004c88 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e02d      	b.n	8004ce4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c8e:	d021      	beq.n	8004cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c90:	f7fe fd36 	bl	8003700 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d302      	bcc.n	8004ca6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d116      	bne.n	8004cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc0:	f043 0220 	orr.w	r2, r3, #32
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e007      	b.n	8004ce4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	f003 0304 	and.w	r3, r3, #4
 8004cde:	2b04      	cmp	r3, #4
 8004ce0:	d1ca      	bne.n	8004c78 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d02:	d11b      	bne.n	8004d3c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d0c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2220      	movs	r2, #32
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d28:	f043 0204 	orr.w	r2, r3, #4
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e000      	b.n	8004d3e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	370c      	adds	r7, #12
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr

08004d4a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	b083      	sub	sp, #12
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
 8004d52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	2b20      	cmp	r3, #32
 8004d5e:	d129      	bne.n	8004db4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2224      	movs	r2, #36	; 0x24
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0201 	bic.w	r2, r2, #1
 8004d76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0210 	bic.w	r2, r2, #16
 8004d86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	683a      	ldr	r2, [r7, #0]
 8004d94:	430a      	orrs	r2, r1
 8004d96:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0201 	orr.w	r2, r2, #1
 8004da6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2220      	movs	r2, #32
 8004dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004db0:	2300      	movs	r3, #0
 8004db2:	e000      	b.n	8004db6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004db4:	2302      	movs	r3, #2
  }
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b085      	sub	sp, #20
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
 8004dca:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b20      	cmp	r3, #32
 8004dda:	d12a      	bne.n	8004e32 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2224      	movs	r2, #36	; 0x24
 8004de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f022 0201 	bic.w	r2, r2, #1
 8004df2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfa:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004dfc:	89fb      	ldrh	r3, [r7, #14]
 8004dfe:	f023 030f 	bic.w	r3, r3, #15
 8004e02:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	89fb      	ldrh	r3, [r7, #14]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	89fa      	ldrh	r2, [r7, #14]
 8004e14:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f042 0201 	orr.w	r2, r2, #1
 8004e24:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	e000      	b.n	8004e34 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004e32:	2302      	movs	r3, #2
  }
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3714      	adds	r7, #20
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e42:	b08f      	sub	sp, #60	; 0x3c
 8004e44:	af0a      	add	r7, sp, #40	; 0x28
 8004e46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d101      	bne.n	8004e52 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e10f      	b.n	8005072 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d106      	bne.n	8004e72 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f7fd f981 	bl	8002174 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2203      	movs	r2, #3
 8004e76:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d102      	bne.n	8004e8c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f003 feb4 	bl	8008bfe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	603b      	str	r3, [r7, #0]
 8004e9c:	687e      	ldr	r6, [r7, #4]
 8004e9e:	466d      	mov	r5, sp
 8004ea0:	f106 0410 	add.w	r4, r6, #16
 8004ea4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ea6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ea8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004eaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004eac:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004eb0:	e885 0003 	stmia.w	r5, {r0, r1}
 8004eb4:	1d33      	adds	r3, r6, #4
 8004eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004eb8:	6838      	ldr	r0, [r7, #0]
 8004eba:	f003 fe3f 	bl	8008b3c <USB_CoreInit>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d005      	beq.n	8004ed0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2202      	movs	r2, #2
 8004ec8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e0d0      	b.n	8005072 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2100      	movs	r1, #0
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f003 fea2 	bl	8008c20 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004edc:	2300      	movs	r3, #0
 8004ede:	73fb      	strb	r3, [r7, #15]
 8004ee0:	e04a      	b.n	8004f78 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004ee2:	7bfa      	ldrb	r2, [r7, #15]
 8004ee4:	6879      	ldr	r1, [r7, #4]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	00db      	lsls	r3, r3, #3
 8004eea:	4413      	add	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	440b      	add	r3, r1
 8004ef0:	333d      	adds	r3, #61	; 0x3d
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004ef6:	7bfa      	ldrb	r2, [r7, #15]
 8004ef8:	6879      	ldr	r1, [r7, #4]
 8004efa:	4613      	mov	r3, r2
 8004efc:	00db      	lsls	r3, r3, #3
 8004efe:	4413      	add	r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	440b      	add	r3, r1
 8004f04:	333c      	adds	r3, #60	; 0x3c
 8004f06:	7bfa      	ldrb	r2, [r7, #15]
 8004f08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004f0a:	7bfa      	ldrb	r2, [r7, #15]
 8004f0c:	7bfb      	ldrb	r3, [r7, #15]
 8004f0e:	b298      	uxth	r0, r3
 8004f10:	6879      	ldr	r1, [r7, #4]
 8004f12:	4613      	mov	r3, r2
 8004f14:	00db      	lsls	r3, r3, #3
 8004f16:	4413      	add	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	440b      	add	r3, r1
 8004f1c:	3344      	adds	r3, #68	; 0x44
 8004f1e:	4602      	mov	r2, r0
 8004f20:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004f22:	7bfa      	ldrb	r2, [r7, #15]
 8004f24:	6879      	ldr	r1, [r7, #4]
 8004f26:	4613      	mov	r3, r2
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	4413      	add	r3, r2
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	440b      	add	r3, r1
 8004f30:	3340      	adds	r3, #64	; 0x40
 8004f32:	2200      	movs	r2, #0
 8004f34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004f36:	7bfa      	ldrb	r2, [r7, #15]
 8004f38:	6879      	ldr	r1, [r7, #4]
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	00db      	lsls	r3, r3, #3
 8004f3e:	4413      	add	r3, r2
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	440b      	add	r3, r1
 8004f44:	3348      	adds	r3, #72	; 0x48
 8004f46:	2200      	movs	r2, #0
 8004f48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004f4a:	7bfa      	ldrb	r2, [r7, #15]
 8004f4c:	6879      	ldr	r1, [r7, #4]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	00db      	lsls	r3, r3, #3
 8004f52:	4413      	add	r3, r2
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	440b      	add	r3, r1
 8004f58:	334c      	adds	r3, #76	; 0x4c
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004f5e:	7bfa      	ldrb	r2, [r7, #15]
 8004f60:	6879      	ldr	r1, [r7, #4]
 8004f62:	4613      	mov	r3, r2
 8004f64:	00db      	lsls	r3, r3, #3
 8004f66:	4413      	add	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	440b      	add	r3, r1
 8004f6c:	3354      	adds	r3, #84	; 0x54
 8004f6e:	2200      	movs	r2, #0
 8004f70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f72:	7bfb      	ldrb	r3, [r7, #15]
 8004f74:	3301      	adds	r3, #1
 8004f76:	73fb      	strb	r3, [r7, #15]
 8004f78:	7bfa      	ldrb	r2, [r7, #15]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d3af      	bcc.n	8004ee2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f82:	2300      	movs	r3, #0
 8004f84:	73fb      	strb	r3, [r7, #15]
 8004f86:	e044      	b.n	8005012 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004f88:	7bfa      	ldrb	r2, [r7, #15]
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	4413      	add	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	440b      	add	r3, r1
 8004f96:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004f9e:	7bfa      	ldrb	r2, [r7, #15]
 8004fa0:	6879      	ldr	r1, [r7, #4]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	00db      	lsls	r3, r3, #3
 8004fa6:	4413      	add	r3, r2
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	440b      	add	r3, r1
 8004fac:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004fb0:	7bfa      	ldrb	r2, [r7, #15]
 8004fb2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004fb4:	7bfa      	ldrb	r2, [r7, #15]
 8004fb6:	6879      	ldr	r1, [r7, #4]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	00db      	lsls	r3, r3, #3
 8004fbc:	4413      	add	r3, r2
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	440b      	add	r3, r1
 8004fc2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004fca:	7bfa      	ldrb	r2, [r7, #15]
 8004fcc:	6879      	ldr	r1, [r7, #4]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	00db      	lsls	r3, r3, #3
 8004fd2:	4413      	add	r3, r2
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	440b      	add	r3, r1
 8004fd8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004fdc:	2200      	movs	r2, #0
 8004fde:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004fe0:	7bfa      	ldrb	r2, [r7, #15]
 8004fe2:	6879      	ldr	r1, [r7, #4]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	00db      	lsls	r3, r3, #3
 8004fe8:	4413      	add	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	440b      	add	r3, r1
 8004fee:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ff6:	7bfa      	ldrb	r2, [r7, #15]
 8004ff8:	6879      	ldr	r1, [r7, #4]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	00db      	lsls	r3, r3, #3
 8004ffe:	4413      	add	r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	440b      	add	r3, r1
 8005004:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800500c:	7bfb      	ldrb	r3, [r7, #15]
 800500e:	3301      	adds	r3, #1
 8005010:	73fb      	strb	r3, [r7, #15]
 8005012:	7bfa      	ldrb	r2, [r7, #15]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	429a      	cmp	r2, r3
 800501a:	d3b5      	bcc.n	8004f88 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	603b      	str	r3, [r7, #0]
 8005022:	687e      	ldr	r6, [r7, #4]
 8005024:	466d      	mov	r5, sp
 8005026:	f106 0410 	add.w	r4, r6, #16
 800502a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800502c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800502e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005030:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005032:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005036:	e885 0003 	stmia.w	r5, {r0, r1}
 800503a:	1d33      	adds	r3, r6, #4
 800503c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800503e:	6838      	ldr	r0, [r7, #0]
 8005040:	f003 fe3a 	bl	8008cb8 <USB_DevInit>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d005      	beq.n	8005056 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2202      	movs	r2, #2
 800504e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e00d      	b.n	8005072 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2201      	movs	r2, #1
 8005062:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f004 f805 	bl	800907a <USB_DevDisconnect>

  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3714      	adds	r7, #20
 8005076:	46bd      	mov	sp, r7
 8005078:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800507c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e267      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d075      	beq.n	8005186 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800509a:	4b88      	ldr	r3, [pc, #544]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 030c 	and.w	r3, r3, #12
 80050a2:	2b04      	cmp	r3, #4
 80050a4:	d00c      	beq.n	80050c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050a6:	4b85      	ldr	r3, [pc, #532]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050ae:	2b08      	cmp	r3, #8
 80050b0:	d112      	bne.n	80050d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050b2:	4b82      	ldr	r3, [pc, #520]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050be:	d10b      	bne.n	80050d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050c0:	4b7e      	ldr	r3, [pc, #504]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d05b      	beq.n	8005184 <HAL_RCC_OscConfig+0x108>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d157      	bne.n	8005184 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e242      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050e0:	d106      	bne.n	80050f0 <HAL_RCC_OscConfig+0x74>
 80050e2:	4b76      	ldr	r3, [pc, #472]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a75      	ldr	r2, [pc, #468]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ec:	6013      	str	r3, [r2, #0]
 80050ee:	e01d      	b.n	800512c <HAL_RCC_OscConfig+0xb0>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050f8:	d10c      	bne.n	8005114 <HAL_RCC_OscConfig+0x98>
 80050fa:	4b70      	ldr	r3, [pc, #448]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a6f      	ldr	r2, [pc, #444]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005100:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	4b6d      	ldr	r3, [pc, #436]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a6c      	ldr	r2, [pc, #432]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800510c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	e00b      	b.n	800512c <HAL_RCC_OscConfig+0xb0>
 8005114:	4b69      	ldr	r3, [pc, #420]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a68      	ldr	r2, [pc, #416]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800511a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800511e:	6013      	str	r3, [r2, #0]
 8005120:	4b66      	ldr	r3, [pc, #408]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a65      	ldr	r2, [pc, #404]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800512a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d013      	beq.n	800515c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005134:	f7fe fae4 	bl	8003700 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800513c:	f7fe fae0 	bl	8003700 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b64      	cmp	r3, #100	; 0x64
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e207      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800514e:	4b5b      	ldr	r3, [pc, #364]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0f0      	beq.n	800513c <HAL_RCC_OscConfig+0xc0>
 800515a:	e014      	b.n	8005186 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800515c:	f7fe fad0 	bl	8003700 <HAL_GetTick>
 8005160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005162:	e008      	b.n	8005176 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005164:	f7fe facc 	bl	8003700 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	2b64      	cmp	r3, #100	; 0x64
 8005170:	d901      	bls.n	8005176 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e1f3      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005176:	4b51      	ldr	r3, [pc, #324]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1f0      	bne.n	8005164 <HAL_RCC_OscConfig+0xe8>
 8005182:	e000      	b.n	8005186 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d063      	beq.n	800525a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005192:	4b4a      	ldr	r3, [pc, #296]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 030c 	and.w	r3, r3, #12
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00b      	beq.n	80051b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800519e:	4b47      	ldr	r3, [pc, #284]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051a6:	2b08      	cmp	r3, #8
 80051a8:	d11c      	bne.n	80051e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051aa:	4b44      	ldr	r3, [pc, #272]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d116      	bne.n	80051e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051b6:	4b41      	ldr	r3, [pc, #260]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d005      	beq.n	80051ce <HAL_RCC_OscConfig+0x152>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d001      	beq.n	80051ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e1c7      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ce:	4b3b      	ldr	r3, [pc, #236]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	4937      	ldr	r1, [pc, #220]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051e2:	e03a      	b.n	800525a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d020      	beq.n	800522e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051ec:	4b34      	ldr	r3, [pc, #208]	; (80052c0 <HAL_RCC_OscConfig+0x244>)
 80051ee:	2201      	movs	r2, #1
 80051f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f2:	f7fe fa85 	bl	8003700 <HAL_GetTick>
 80051f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051fa:	f7fe fa81 	bl	8003700 <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e1a8      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800520c:	4b2b      	ldr	r3, [pc, #172]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b00      	cmp	r3, #0
 8005216:	d0f0      	beq.n	80051fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005218:	4b28      	ldr	r3, [pc, #160]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	4925      	ldr	r1, [pc, #148]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005228:	4313      	orrs	r3, r2
 800522a:	600b      	str	r3, [r1, #0]
 800522c:	e015      	b.n	800525a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800522e:	4b24      	ldr	r3, [pc, #144]	; (80052c0 <HAL_RCC_OscConfig+0x244>)
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005234:	f7fe fa64 	bl	8003700 <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800523c:	f7fe fa60 	bl	8003700 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e187      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800524e:	4b1b      	ldr	r3, [pc, #108]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f0      	bne.n	800523c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0308 	and.w	r3, r3, #8
 8005262:	2b00      	cmp	r3, #0
 8005264:	d036      	beq.n	80052d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800526e:	4b15      	ldr	r3, [pc, #84]	; (80052c4 <HAL_RCC_OscConfig+0x248>)
 8005270:	2201      	movs	r2, #1
 8005272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005274:	f7fe fa44 	bl	8003700 <HAL_GetTick>
 8005278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800527a:	e008      	b.n	800528e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800527c:	f7fe fa40 	bl	8003700 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e167      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800528e:	4b0b      	ldr	r3, [pc, #44]	; (80052bc <HAL_RCC_OscConfig+0x240>)
 8005290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0f0      	beq.n	800527c <HAL_RCC_OscConfig+0x200>
 800529a:	e01b      	b.n	80052d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800529c:	4b09      	ldr	r3, [pc, #36]	; (80052c4 <HAL_RCC_OscConfig+0x248>)
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052a2:	f7fe fa2d 	bl	8003700 <HAL_GetTick>
 80052a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a8:	e00e      	b.n	80052c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052aa:	f7fe fa29 	bl	8003700 <HAL_GetTick>
 80052ae:	4602      	mov	r2, r0
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d907      	bls.n	80052c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052b8:	2303      	movs	r3, #3
 80052ba:	e150      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
 80052bc:	40023800 	.word	0x40023800
 80052c0:	42470000 	.word	0x42470000
 80052c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052c8:	4b88      	ldr	r3, [pc, #544]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80052ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1ea      	bne.n	80052aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 8097 	beq.w	8005410 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052e2:	2300      	movs	r3, #0
 80052e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052e6:	4b81      	ldr	r3, [pc, #516]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80052e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10f      	bne.n	8005312 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052f2:	2300      	movs	r3, #0
 80052f4:	60bb      	str	r3, [r7, #8]
 80052f6:	4b7d      	ldr	r3, [pc, #500]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	4a7c      	ldr	r2, [pc, #496]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80052fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005300:	6413      	str	r3, [r2, #64]	; 0x40
 8005302:	4b7a      	ldr	r3, [pc, #488]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800530a:	60bb      	str	r3, [r7, #8]
 800530c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800530e:	2301      	movs	r3, #1
 8005310:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005312:	4b77      	ldr	r3, [pc, #476]	; (80054f0 <HAL_RCC_OscConfig+0x474>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800531a:	2b00      	cmp	r3, #0
 800531c:	d118      	bne.n	8005350 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800531e:	4b74      	ldr	r3, [pc, #464]	; (80054f0 <HAL_RCC_OscConfig+0x474>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a73      	ldr	r2, [pc, #460]	; (80054f0 <HAL_RCC_OscConfig+0x474>)
 8005324:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005328:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800532a:	f7fe f9e9 	bl	8003700 <HAL_GetTick>
 800532e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005330:	e008      	b.n	8005344 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005332:	f7fe f9e5 	bl	8003700 <HAL_GetTick>
 8005336:	4602      	mov	r2, r0
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	1ad3      	subs	r3, r2, r3
 800533c:	2b02      	cmp	r3, #2
 800533e:	d901      	bls.n	8005344 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005340:	2303      	movs	r3, #3
 8005342:	e10c      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005344:	4b6a      	ldr	r3, [pc, #424]	; (80054f0 <HAL_RCC_OscConfig+0x474>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0f0      	beq.n	8005332 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d106      	bne.n	8005366 <HAL_RCC_OscConfig+0x2ea>
 8005358:	4b64      	ldr	r3, [pc, #400]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800535a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535c:	4a63      	ldr	r2, [pc, #396]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800535e:	f043 0301 	orr.w	r3, r3, #1
 8005362:	6713      	str	r3, [r2, #112]	; 0x70
 8005364:	e01c      	b.n	80053a0 <HAL_RCC_OscConfig+0x324>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2b05      	cmp	r3, #5
 800536c:	d10c      	bne.n	8005388 <HAL_RCC_OscConfig+0x30c>
 800536e:	4b5f      	ldr	r3, [pc, #380]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005372:	4a5e      	ldr	r2, [pc, #376]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005374:	f043 0304 	orr.w	r3, r3, #4
 8005378:	6713      	str	r3, [r2, #112]	; 0x70
 800537a:	4b5c      	ldr	r3, [pc, #368]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800537c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800537e:	4a5b      	ldr	r2, [pc, #364]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005380:	f043 0301 	orr.w	r3, r3, #1
 8005384:	6713      	str	r3, [r2, #112]	; 0x70
 8005386:	e00b      	b.n	80053a0 <HAL_RCC_OscConfig+0x324>
 8005388:	4b58      	ldr	r3, [pc, #352]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800538a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800538c:	4a57      	ldr	r2, [pc, #348]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800538e:	f023 0301 	bic.w	r3, r3, #1
 8005392:	6713      	str	r3, [r2, #112]	; 0x70
 8005394:	4b55      	ldr	r3, [pc, #340]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005398:	4a54      	ldr	r2, [pc, #336]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800539a:	f023 0304 	bic.w	r3, r3, #4
 800539e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d015      	beq.n	80053d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a8:	f7fe f9aa 	bl	8003700 <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ae:	e00a      	b.n	80053c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053b0:	f7fe f9a6 	bl	8003700 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80053be:	4293      	cmp	r3, r2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e0cb      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053c6:	4b49      	ldr	r3, [pc, #292]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80053c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0ee      	beq.n	80053b0 <HAL_RCC_OscConfig+0x334>
 80053d2:	e014      	b.n	80053fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053d4:	f7fe f994 	bl	8003700 <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053da:	e00a      	b.n	80053f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053dc:	f7fe f990 	bl	8003700 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e0b5      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053f2:	4b3e      	ldr	r3, [pc, #248]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80053f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1ee      	bne.n	80053dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053fe:	7dfb      	ldrb	r3, [r7, #23]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d105      	bne.n	8005410 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005404:	4b39      	ldr	r3, [pc, #228]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005408:	4a38      	ldr	r2, [pc, #224]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800540a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800540e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 80a1 	beq.w	800555c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800541a:	4b34      	ldr	r3, [pc, #208]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f003 030c 	and.w	r3, r3, #12
 8005422:	2b08      	cmp	r3, #8
 8005424:	d05c      	beq.n	80054e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	2b02      	cmp	r3, #2
 800542c:	d141      	bne.n	80054b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800542e:	4b31      	ldr	r3, [pc, #196]	; (80054f4 <HAL_RCC_OscConfig+0x478>)
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005434:	f7fe f964 	bl	8003700 <HAL_GetTick>
 8005438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800543a:	e008      	b.n	800544e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800543c:	f7fe f960 	bl	8003700 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e087      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800544e:	4b27      	ldr	r3, [pc, #156]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1f0      	bne.n	800543c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69da      	ldr	r2, [r3, #28]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	019b      	lsls	r3, r3, #6
 800546a:	431a      	orrs	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005470:	085b      	lsrs	r3, r3, #1
 8005472:	3b01      	subs	r3, #1
 8005474:	041b      	lsls	r3, r3, #16
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547c:	061b      	lsls	r3, r3, #24
 800547e:	491b      	ldr	r1, [pc, #108]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 8005480:	4313      	orrs	r3, r2
 8005482:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005484:	4b1b      	ldr	r3, [pc, #108]	; (80054f4 <HAL_RCC_OscConfig+0x478>)
 8005486:	2201      	movs	r2, #1
 8005488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800548a:	f7fe f939 	bl	8003700 <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005490:	e008      	b.n	80054a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005492:	f7fe f935 	bl	8003700 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e05c      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054a4:	4b11      	ldr	r3, [pc, #68]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0f0      	beq.n	8005492 <HAL_RCC_OscConfig+0x416>
 80054b0:	e054      	b.n	800555c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054b2:	4b10      	ldr	r3, [pc, #64]	; (80054f4 <HAL_RCC_OscConfig+0x478>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054b8:	f7fe f922 	bl	8003700 <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054be:	e008      	b.n	80054d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054c0:	f7fe f91e 	bl	8003700 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e045      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d2:	4b06      	ldr	r3, [pc, #24]	; (80054ec <HAL_RCC_OscConfig+0x470>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1f0      	bne.n	80054c0 <HAL_RCC_OscConfig+0x444>
 80054de:	e03d      	b.n	800555c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d107      	bne.n	80054f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e038      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
 80054ec:	40023800 	.word	0x40023800
 80054f0:	40007000 	.word	0x40007000
 80054f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054f8:	4b1b      	ldr	r3, [pc, #108]	; (8005568 <HAL_RCC_OscConfig+0x4ec>)
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d028      	beq.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005510:	429a      	cmp	r2, r3
 8005512:	d121      	bne.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800551e:	429a      	cmp	r2, r3
 8005520:	d11a      	bne.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005528:	4013      	ands	r3, r2
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800552e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005530:	4293      	cmp	r3, r2
 8005532:	d111      	bne.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553e:	085b      	lsrs	r3, r3, #1
 8005540:	3b01      	subs	r3, #1
 8005542:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005544:	429a      	cmp	r2, r3
 8005546:	d107      	bne.n	8005558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005552:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005554:	429a      	cmp	r2, r3
 8005556:	d001      	beq.n	800555c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e000      	b.n	800555e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	40023800 	.word	0x40023800

0800556c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e0cc      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005580:	4b68      	ldr	r3, [pc, #416]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 030f 	and.w	r3, r3, #15
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	429a      	cmp	r2, r3
 800558c:	d90c      	bls.n	80055a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800558e:	4b65      	ldr	r3, [pc, #404]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	b2d2      	uxtb	r2, r2
 8005594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005596:	4b63      	ldr	r3, [pc, #396]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 030f 	and.w	r3, r3, #15
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d001      	beq.n	80055a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e0b8      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d020      	beq.n	80055f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d005      	beq.n	80055cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055c0:	4b59      	ldr	r3, [pc, #356]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	4a58      	ldr	r2, [pc, #352]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80055ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0308 	and.w	r3, r3, #8
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d005      	beq.n	80055e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055d8:	4b53      	ldr	r3, [pc, #332]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	4a52      	ldr	r2, [pc, #328]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80055e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055e4:	4b50      	ldr	r3, [pc, #320]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	494d      	ldr	r1, [pc, #308]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d044      	beq.n	800568c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d107      	bne.n	800561a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800560a:	4b47      	ldr	r3, [pc, #284]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d119      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e07f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2b02      	cmp	r3, #2
 8005620:	d003      	beq.n	800562a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005626:	2b03      	cmp	r3, #3
 8005628:	d107      	bne.n	800563a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800562a:	4b3f      	ldr	r3, [pc, #252]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d109      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e06f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800563a:	4b3b      	ldr	r3, [pc, #236]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e067      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800564a:	4b37      	ldr	r3, [pc, #220]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f023 0203 	bic.w	r2, r3, #3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	4934      	ldr	r1, [pc, #208]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 8005658:	4313      	orrs	r3, r2
 800565a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800565c:	f7fe f850 	bl	8003700 <HAL_GetTick>
 8005660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005662:	e00a      	b.n	800567a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005664:	f7fe f84c 	bl	8003700 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005672:	4293      	cmp	r3, r2
 8005674:	d901      	bls.n	800567a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e04f      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567a:	4b2b      	ldr	r3, [pc, #172]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f003 020c 	and.w	r2, r3, #12
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	429a      	cmp	r2, r3
 800568a:	d1eb      	bne.n	8005664 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800568c:	4b25      	ldr	r3, [pc, #148]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 030f 	and.w	r3, r3, #15
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	d20c      	bcs.n	80056b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800569a:	4b22      	ldr	r3, [pc, #136]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056a2:	4b20      	ldr	r3, [pc, #128]	; (8005724 <HAL_RCC_ClockConfig+0x1b8>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d001      	beq.n	80056b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e032      	b.n	800571a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0304 	and.w	r3, r3, #4
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056c0:	4b19      	ldr	r3, [pc, #100]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	4916      	ldr	r1, [pc, #88]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0308 	and.w	r3, r3, #8
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d009      	beq.n	80056f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056de:	4b12      	ldr	r3, [pc, #72]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	00db      	lsls	r3, r3, #3
 80056ec:	490e      	ldr	r1, [pc, #56]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80056f2:	f000 f821 	bl	8005738 <HAL_RCC_GetSysClockFreq>
 80056f6:	4602      	mov	r2, r0
 80056f8:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <HAL_RCC_ClockConfig+0x1bc>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	091b      	lsrs	r3, r3, #4
 80056fe:	f003 030f 	and.w	r3, r3, #15
 8005702:	490a      	ldr	r1, [pc, #40]	; (800572c <HAL_RCC_ClockConfig+0x1c0>)
 8005704:	5ccb      	ldrb	r3, [r1, r3]
 8005706:	fa22 f303 	lsr.w	r3, r2, r3
 800570a:	4a09      	ldr	r2, [pc, #36]	; (8005730 <HAL_RCC_ClockConfig+0x1c4>)
 800570c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800570e:	4b09      	ldr	r3, [pc, #36]	; (8005734 <HAL_RCC_ClockConfig+0x1c8>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4618      	mov	r0, r3
 8005714:	f7fd ffb0 	bl	8003678 <HAL_InitTick>

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3710      	adds	r7, #16
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40023c00 	.word	0x40023c00
 8005728:	40023800 	.word	0x40023800
 800572c:	0800a514 	.word	0x0800a514
 8005730:	2000004c 	.word	0x2000004c
 8005734:	20000080 	.word	0x20000080

08005738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800573c:	b094      	sub	sp, #80	; 0x50
 800573e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005740:	2300      	movs	r3, #0
 8005742:	647b      	str	r3, [r7, #68]	; 0x44
 8005744:	2300      	movs	r3, #0
 8005746:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005748:	2300      	movs	r3, #0
 800574a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005750:	4b79      	ldr	r3, [pc, #484]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 030c 	and.w	r3, r3, #12
 8005758:	2b08      	cmp	r3, #8
 800575a:	d00d      	beq.n	8005778 <HAL_RCC_GetSysClockFreq+0x40>
 800575c:	2b08      	cmp	r3, #8
 800575e:	f200 80e1 	bhi.w	8005924 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <HAL_RCC_GetSysClockFreq+0x34>
 8005766:	2b04      	cmp	r3, #4
 8005768:	d003      	beq.n	8005772 <HAL_RCC_GetSysClockFreq+0x3a>
 800576a:	e0db      	b.n	8005924 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800576c:	4b73      	ldr	r3, [pc, #460]	; (800593c <HAL_RCC_GetSysClockFreq+0x204>)
 800576e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005770:	e0db      	b.n	800592a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005772:	4b73      	ldr	r3, [pc, #460]	; (8005940 <HAL_RCC_GetSysClockFreq+0x208>)
 8005774:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005776:	e0d8      	b.n	800592a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005778:	4b6f      	ldr	r3, [pc, #444]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005780:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005782:	4b6d      	ldr	r3, [pc, #436]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d063      	beq.n	8005856 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800578e:	4b6a      	ldr	r3, [pc, #424]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	099b      	lsrs	r3, r3, #6
 8005794:	2200      	movs	r2, #0
 8005796:	63bb      	str	r3, [r7, #56]	; 0x38
 8005798:	63fa      	str	r2, [r7, #60]	; 0x3c
 800579a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057a0:	633b      	str	r3, [r7, #48]	; 0x30
 80057a2:	2300      	movs	r3, #0
 80057a4:	637b      	str	r3, [r7, #52]	; 0x34
 80057a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80057aa:	4622      	mov	r2, r4
 80057ac:	462b      	mov	r3, r5
 80057ae:	f04f 0000 	mov.w	r0, #0
 80057b2:	f04f 0100 	mov.w	r1, #0
 80057b6:	0159      	lsls	r1, r3, #5
 80057b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057bc:	0150      	lsls	r0, r2, #5
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	4621      	mov	r1, r4
 80057c4:	1a51      	subs	r1, r2, r1
 80057c6:	6139      	str	r1, [r7, #16]
 80057c8:	4629      	mov	r1, r5
 80057ca:	eb63 0301 	sbc.w	r3, r3, r1
 80057ce:	617b      	str	r3, [r7, #20]
 80057d0:	f04f 0200 	mov.w	r2, #0
 80057d4:	f04f 0300 	mov.w	r3, #0
 80057d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057dc:	4659      	mov	r1, fp
 80057de:	018b      	lsls	r3, r1, #6
 80057e0:	4651      	mov	r1, sl
 80057e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057e6:	4651      	mov	r1, sl
 80057e8:	018a      	lsls	r2, r1, #6
 80057ea:	4651      	mov	r1, sl
 80057ec:	ebb2 0801 	subs.w	r8, r2, r1
 80057f0:	4659      	mov	r1, fp
 80057f2:	eb63 0901 	sbc.w	r9, r3, r1
 80057f6:	f04f 0200 	mov.w	r2, #0
 80057fa:	f04f 0300 	mov.w	r3, #0
 80057fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005802:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005806:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800580a:	4690      	mov	r8, r2
 800580c:	4699      	mov	r9, r3
 800580e:	4623      	mov	r3, r4
 8005810:	eb18 0303 	adds.w	r3, r8, r3
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	462b      	mov	r3, r5
 8005818:	eb49 0303 	adc.w	r3, r9, r3
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	f04f 0200 	mov.w	r2, #0
 8005822:	f04f 0300 	mov.w	r3, #0
 8005826:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800582a:	4629      	mov	r1, r5
 800582c:	024b      	lsls	r3, r1, #9
 800582e:	4621      	mov	r1, r4
 8005830:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005834:	4621      	mov	r1, r4
 8005836:	024a      	lsls	r2, r1, #9
 8005838:	4610      	mov	r0, r2
 800583a:	4619      	mov	r1, r3
 800583c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800583e:	2200      	movs	r2, #0
 8005840:	62bb      	str	r3, [r7, #40]	; 0x28
 8005842:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005844:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005848:	f7fb f918 	bl	8000a7c <__aeabi_uldivmod>
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4613      	mov	r3, r2
 8005852:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005854:	e058      	b.n	8005908 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005856:	4b38      	ldr	r3, [pc, #224]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	099b      	lsrs	r3, r3, #6
 800585c:	2200      	movs	r2, #0
 800585e:	4618      	mov	r0, r3
 8005860:	4611      	mov	r1, r2
 8005862:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005866:	623b      	str	r3, [r7, #32]
 8005868:	2300      	movs	r3, #0
 800586a:	627b      	str	r3, [r7, #36]	; 0x24
 800586c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005870:	4642      	mov	r2, r8
 8005872:	464b      	mov	r3, r9
 8005874:	f04f 0000 	mov.w	r0, #0
 8005878:	f04f 0100 	mov.w	r1, #0
 800587c:	0159      	lsls	r1, r3, #5
 800587e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005882:	0150      	lsls	r0, r2, #5
 8005884:	4602      	mov	r2, r0
 8005886:	460b      	mov	r3, r1
 8005888:	4641      	mov	r1, r8
 800588a:	ebb2 0a01 	subs.w	sl, r2, r1
 800588e:	4649      	mov	r1, r9
 8005890:	eb63 0b01 	sbc.w	fp, r3, r1
 8005894:	f04f 0200 	mov.w	r2, #0
 8005898:	f04f 0300 	mov.w	r3, #0
 800589c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80058a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80058a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80058a8:	ebb2 040a 	subs.w	r4, r2, sl
 80058ac:	eb63 050b 	sbc.w	r5, r3, fp
 80058b0:	f04f 0200 	mov.w	r2, #0
 80058b4:	f04f 0300 	mov.w	r3, #0
 80058b8:	00eb      	lsls	r3, r5, #3
 80058ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058be:	00e2      	lsls	r2, r4, #3
 80058c0:	4614      	mov	r4, r2
 80058c2:	461d      	mov	r5, r3
 80058c4:	4643      	mov	r3, r8
 80058c6:	18e3      	adds	r3, r4, r3
 80058c8:	603b      	str	r3, [r7, #0]
 80058ca:	464b      	mov	r3, r9
 80058cc:	eb45 0303 	adc.w	r3, r5, r3
 80058d0:	607b      	str	r3, [r7, #4]
 80058d2:	f04f 0200 	mov.w	r2, #0
 80058d6:	f04f 0300 	mov.w	r3, #0
 80058da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058de:	4629      	mov	r1, r5
 80058e0:	028b      	lsls	r3, r1, #10
 80058e2:	4621      	mov	r1, r4
 80058e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058e8:	4621      	mov	r1, r4
 80058ea:	028a      	lsls	r2, r1, #10
 80058ec:	4610      	mov	r0, r2
 80058ee:	4619      	mov	r1, r3
 80058f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058f2:	2200      	movs	r2, #0
 80058f4:	61bb      	str	r3, [r7, #24]
 80058f6:	61fa      	str	r2, [r7, #28]
 80058f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058fc:	f7fb f8be 	bl	8000a7c <__aeabi_uldivmod>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4613      	mov	r3, r2
 8005906:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005908:	4b0b      	ldr	r3, [pc, #44]	; (8005938 <HAL_RCC_GetSysClockFreq+0x200>)
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	0c1b      	lsrs	r3, r3, #16
 800590e:	f003 0303 	and.w	r3, r3, #3
 8005912:	3301      	adds	r3, #1
 8005914:	005b      	lsls	r3, r3, #1
 8005916:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005918:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800591a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800591c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005920:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005922:	e002      	b.n	800592a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005924:	4b05      	ldr	r3, [pc, #20]	; (800593c <HAL_RCC_GetSysClockFreq+0x204>)
 8005926:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005928:	bf00      	nop
    }
  }
  return sysclockfreq;
 800592a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800592c:	4618      	mov	r0, r3
 800592e:	3750      	adds	r7, #80	; 0x50
 8005930:	46bd      	mov	sp, r7
 8005932:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005936:	bf00      	nop
 8005938:	40023800 	.word	0x40023800
 800593c:	00f42400 	.word	0x00f42400
 8005940:	007a1200 	.word	0x007a1200

08005944 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005944:	b480      	push	{r7}
 8005946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005948:	4b03      	ldr	r3, [pc, #12]	; (8005958 <HAL_RCC_GetHCLKFreq+0x14>)
 800594a:	681b      	ldr	r3, [r3, #0]
}
 800594c:	4618      	mov	r0, r3
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	2000004c 	.word	0x2000004c

0800595c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005960:	f7ff fff0 	bl	8005944 <HAL_RCC_GetHCLKFreq>
 8005964:	4602      	mov	r2, r0
 8005966:	4b05      	ldr	r3, [pc, #20]	; (800597c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	0a9b      	lsrs	r3, r3, #10
 800596c:	f003 0307 	and.w	r3, r3, #7
 8005970:	4903      	ldr	r1, [pc, #12]	; (8005980 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005972:	5ccb      	ldrb	r3, [r1, r3]
 8005974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005978:	4618      	mov	r0, r3
 800597a:	bd80      	pop	{r7, pc}
 800597c:	40023800 	.word	0x40023800
 8005980:	0800a524 	.word	0x0800a524

08005984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005988:	f7ff ffdc 	bl	8005944 <HAL_RCC_GetHCLKFreq>
 800598c:	4602      	mov	r2, r0
 800598e:	4b05      	ldr	r3, [pc, #20]	; (80059a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	0b5b      	lsrs	r3, r3, #13
 8005994:	f003 0307 	and.w	r3, r3, #7
 8005998:	4903      	ldr	r1, [pc, #12]	; (80059a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800599a:	5ccb      	ldrb	r3, [r1, r3]
 800599c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	40023800 	.word	0x40023800
 80059a8:	0800a524 	.word	0x0800a524

080059ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059b4:	2300      	movs	r3, #0
 80059b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80059b8:	2300      	movs	r3, #0
 80059ba:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d10b      	bne.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d105      	bne.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d075      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80059e0:	4b91      	ldr	r3, [pc, #580]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059e6:	f7fd fe8b 	bl	8003700 <HAL_GetTick>
 80059ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059ec:	e008      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80059ee:	f7fd fe87 	bl	8003700 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d901      	bls.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e189      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a00:	4b8a      	ldr	r3, [pc, #552]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1f0      	bne.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d009      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	019a      	lsls	r2, r3, #6
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	071b      	lsls	r3, r3, #28
 8005a24:	4981      	ldr	r1, [pc, #516]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0302 	and.w	r3, r3, #2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d01f      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005a38:	4b7c      	ldr	r3, [pc, #496]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a3e:	0f1b      	lsrs	r3, r3, #28
 8005a40:	f003 0307 	and.w	r3, r3, #7
 8005a44:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	019a      	lsls	r2, r3, #6
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	061b      	lsls	r3, r3, #24
 8005a52:	431a      	orrs	r2, r3
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	071b      	lsls	r3, r3, #28
 8005a58:	4974      	ldr	r1, [pc, #464]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005a60:	4b72      	ldr	r3, [pc, #456]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a66:	f023 021f 	bic.w	r2, r3, #31
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69db      	ldr	r3, [r3, #28]
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	496e      	ldr	r1, [pc, #440]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d00d      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	019a      	lsls	r2, r3, #6
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	061b      	lsls	r3, r3, #24
 8005a90:	431a      	orrs	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	071b      	lsls	r3, r3, #28
 8005a98:	4964      	ldr	r1, [pc, #400]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005aa0:	4b61      	ldr	r3, [pc, #388]	; (8005c28 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005aa6:	f7fd fe2b 	bl	8003700 <HAL_GetTick>
 8005aaa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005aac:	e008      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005aae:	f7fd fe27 	bl	8003700 <HAL_GetTick>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	1ad3      	subs	r3, r2, r3
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	d901      	bls.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005abc:	2303      	movs	r3, #3
 8005abe:	e129      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ac0:	4b5a      	ldr	r3, [pc, #360]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d0f0      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0304 	and.w	r3, r3, #4
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d105      	bne.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d079      	beq.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005ae4:	4b52      	ldr	r3, [pc, #328]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005aea:	f7fd fe09 	bl	8003700 <HAL_GetTick>
 8005aee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005af0:	e008      	b.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005af2:	f7fd fe05 	bl	8003700 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d901      	bls.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e107      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b04:	4b49      	ldr	r3, [pc, #292]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b10:	d0ef      	beq.n	8005af2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d020      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005b1e:	4b43      	ldr	r3, [pc, #268]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b24:	0f1b      	lsrs	r3, r3, #28
 8005b26:	f003 0307 	and.w	r3, r3, #7
 8005b2a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	691b      	ldr	r3, [r3, #16]
 8005b30:	019a      	lsls	r2, r3, #6
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	061b      	lsls	r3, r3, #24
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	071b      	lsls	r3, r3, #28
 8005b3e:	493b      	ldr	r1, [pc, #236]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005b46:	4b39      	ldr	r3, [pc, #228]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b4c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a1b      	ldr	r3, [r3, #32]
 8005b54:	3b01      	subs	r3, #1
 8005b56:	021b      	lsls	r3, r3, #8
 8005b58:	4934      	ldr	r1, [pc, #208]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0308 	and.w	r3, r3, #8
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d01e      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005b6c:	4b2f      	ldr	r3, [pc, #188]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b72:	0e1b      	lsrs	r3, r3, #24
 8005b74:	f003 030f 	and.w	r3, r3, #15
 8005b78:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	019a      	lsls	r2, r3, #6
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	061b      	lsls	r3, r3, #24
 8005b84:	431a      	orrs	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	071b      	lsls	r3, r3, #28
 8005b8c:	4927      	ldr	r1, [pc, #156]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005b94:	4b25      	ldr	r3, [pc, #148]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b9a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba2:	4922      	ldr	r1, [pc, #136]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005baa:	4b21      	ldr	r3, [pc, #132]	; (8005c30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005bac:	2201      	movs	r2, #1
 8005bae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005bb0:	f7fd fda6 	bl	8003700 <HAL_GetTick>
 8005bb4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005bb6:	e008      	b.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005bb8:	f7fd fda2 	bl	8003700 <HAL_GetTick>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d901      	bls.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e0a4      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005bca:	4b18      	ldr	r3, [pc, #96]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bd6:	d1ef      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0320 	and.w	r3, r3, #32
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 808b 	beq.w	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005be6:	2300      	movs	r3, #0
 8005be8:	60fb      	str	r3, [r7, #12]
 8005bea:	4b10      	ldr	r3, [pc, #64]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bee:	4a0f      	ldr	r2, [pc, #60]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8005bf6:	4b0d      	ldr	r3, [pc, #52]	; (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bfe:	60fb      	str	r3, [r7, #12]
 8005c00:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005c02:	4b0c      	ldr	r3, [pc, #48]	; (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a0b      	ldr	r2, [pc, #44]	; (8005c34 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c0c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c0e:	f7fd fd77 	bl	8003700 <HAL_GetTick>
 8005c12:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c14:	e010      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005c16:	f7fd fd73 	bl	8003700 <HAL_GetTick>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d909      	bls.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005c24:	2303      	movs	r3, #3
 8005c26:	e075      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005c28:	42470068 	.word	0x42470068
 8005c2c:	40023800 	.word	0x40023800
 8005c30:	42470070 	.word	0x42470070
 8005c34:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c38:	4b38      	ldr	r3, [pc, #224]	; (8005d1c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d0e8      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c44:	4b36      	ldr	r3, [pc, #216]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c4c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d02f      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d028      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c62:	4b2f      	ldr	r3, [pc, #188]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c6a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c6c:	4b2d      	ldr	r3, [pc, #180]	; (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005c6e:	2201      	movs	r2, #1
 8005c70:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c72:	4b2c      	ldr	r3, [pc, #176]	; (8005d24 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005c74:	2200      	movs	r2, #0
 8005c76:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005c78:	4a29      	ldr	r2, [pc, #164]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005c7e:	4b28      	ldr	r3, [pc, #160]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c82:	f003 0301 	and.w	r3, r3, #1
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d114      	bne.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005c8a:	f7fd fd39 	bl	8003700 <HAL_GetTick>
 8005c8e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c90:	e00a      	b.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c92:	f7fd fd35 	bl	8003700 <HAL_GetTick>
 8005c96:	4602      	mov	r2, r0
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d901      	bls.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e035      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ca8:	4b1d      	ldr	r3, [pc, #116]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d0ee      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cc0:	d10d      	bne.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005cc2:	4b17      	ldr	r3, [pc, #92]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005cd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cd6:	4912      	ldr	r1, [pc, #72]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	608b      	str	r3, [r1, #8]
 8005cdc:	e005      	b.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005cde:	4b10      	ldr	r3, [pc, #64]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	4a0f      	ldr	r2, [pc, #60]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ce4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005ce8:	6093      	str	r3, [r2, #8]
 8005cea:	4b0d      	ldr	r3, [pc, #52]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cf6:	490a      	ldr	r1, [pc, #40]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0310 	and.w	r3, r3, #16
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d004      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005d0e:	4b06      	ldr	r3, [pc, #24]	; (8005d28 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005d10:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3718      	adds	r7, #24
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	40007000 	.word	0x40007000
 8005d20:	40023800 	.word	0x40023800
 8005d24:	42470e40 	.word	0x42470e40
 8005d28:	424711e0 	.word	0x424711e0

08005d2c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d101      	bne.n	8005d42 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e066      	b.n	8005e10 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	7f5b      	ldrb	r3, [r3, #29]
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d105      	bne.n	8005d58 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7fc f816 	bl	8001d84 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	22ca      	movs	r2, #202	; 0xca
 8005d64:	625a      	str	r2, [r3, #36]	; 0x24
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2253      	movs	r2, #83	; 0x53
 8005d6c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 f998 	bl	80060a4 <RTC_EnterInitMode>
 8005d74:	4603      	mov	r3, r0
 8005d76:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005d78:	7bfb      	ldrb	r3, [r7, #15]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d12c      	bne.n	8005dd8 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	6812      	ldr	r2, [r2, #0]
 8005d88:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d90:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	6899      	ldr	r1, [r3, #8]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685a      	ldr	r2, [r3, #4]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	431a      	orrs	r2, r3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	695b      	ldr	r3, [r3, #20]
 8005da6:	431a      	orrs	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	430a      	orrs	r2, r1
 8005dae:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	68d2      	ldr	r2, [r2, #12]
 8005db8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	6919      	ldr	r1, [r3, #16]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	041a      	lsls	r2, r3, #16
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f99f 	bl	8006112 <RTC_ExitInitMode>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005dd8:	7bfb      	ldrb	r3, [r7, #15]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d113      	bne.n	8005e06 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005dec:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	699a      	ldr	r2, [r3, #24]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	22ff      	movs	r2, #255	; 0xff
 8005e0c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005e18:	b590      	push	{r4, r7, lr}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005e24:	2300      	movs	r3, #0
 8005e26:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	7f1b      	ldrb	r3, [r3, #28]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d101      	bne.n	8005e34 <HAL_RTC_SetTime+0x1c>
 8005e30:	2302      	movs	r3, #2
 8005e32:	e087      	b.n	8005f44 <HAL_RTC_SetTime+0x12c>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2201      	movs	r2, #1
 8005e38:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2202      	movs	r2, #2
 8005e3e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d126      	bne.n	8005e94 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d102      	bne.n	8005e5a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	2200      	movs	r2, #0
 8005e58:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f000 f97c 	bl	800615c <RTC_ByteToBcd2>
 8005e64:	4603      	mov	r3, r0
 8005e66:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	785b      	ldrb	r3, [r3, #1]
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f000 f975 	bl	800615c <RTC_ByteToBcd2>
 8005e72:	4603      	mov	r3, r0
 8005e74:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005e76:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	789b      	ldrb	r3, [r3, #2]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f000 f96d 	bl	800615c <RTC_ByteToBcd2>
 8005e82:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005e84:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	78db      	ldrb	r3, [r3, #3]
 8005e8c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	617b      	str	r3, [r7, #20]
 8005e92:	e018      	b.n	8005ec6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d102      	bne.n	8005ea8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	785b      	ldrb	r3, [r3, #1]
 8005eb2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005eb4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005eb6:	68ba      	ldr	r2, [r7, #8]
 8005eb8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005eba:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	78db      	ldrb	r3, [r3, #3]
 8005ec0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	22ca      	movs	r2, #202	; 0xca
 8005ecc:	625a      	str	r2, [r3, #36]	; 0x24
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2253      	movs	r2, #83	; 0x53
 8005ed4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005ed6:	68f8      	ldr	r0, [r7, #12]
 8005ed8:	f000 f8e4 	bl	80060a4 <RTC_EnterInitMode>
 8005edc:	4603      	mov	r3, r0
 8005ede:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005ee0:	7cfb      	ldrb	r3, [r7, #19]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d120      	bne.n	8005f28 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005ef0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005ef4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	689a      	ldr	r2, [r3, #8]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005f04:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	6899      	ldr	r1, [r3, #8]
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	68da      	ldr	r2, [r3, #12]
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	431a      	orrs	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f000 f8f7 	bl	8006112 <RTC_ExitInitMode>
 8005f24:	4603      	mov	r3, r0
 8005f26:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005f28:	7cfb      	ldrb	r3, [r7, #19]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d102      	bne.n	8005f34 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2201      	movs	r2, #1
 8005f32:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	22ff      	movs	r2, #255	; 0xff
 8005f3a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	771a      	strb	r2, [r3, #28]

  return status;
 8005f42:	7cfb      	ldrb	r3, [r7, #19]
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	371c      	adds	r7, #28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd90      	pop	{r4, r7, pc}

08005f4c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005f4c:	b590      	push	{r4, r7, lr}
 8005f4e:	b087      	sub	sp, #28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	7f1b      	ldrb	r3, [r3, #28]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d101      	bne.n	8005f68 <HAL_RTC_SetDate+0x1c>
 8005f64:	2302      	movs	r3, #2
 8005f66:	e071      	b.n	800604c <HAL_RTC_SetDate+0x100>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2202      	movs	r2, #2
 8005f72:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d10e      	bne.n	8005f98 <HAL_RTC_SetDate+0x4c>
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	785b      	ldrb	r3, [r3, #1]
 8005f7e:	f003 0310 	and.w	r3, r3, #16
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d008      	beq.n	8005f98 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	785b      	ldrb	r3, [r3, #1]
 8005f8a:	f023 0310 	bic.w	r3, r3, #16
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	330a      	adds	r3, #10
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d11c      	bne.n	8005fd8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	78db      	ldrb	r3, [r3, #3]
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f000 f8da 	bl	800615c <RTC_ByteToBcd2>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	785b      	ldrb	r3, [r3, #1]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f000 f8d3 	bl	800615c <RTC_ByteToBcd2>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005fba:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	789b      	ldrb	r3, [r3, #2]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f000 f8cb 	bl	800615c <RTC_ByteToBcd2>
 8005fc6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005fc8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	617b      	str	r3, [r7, #20]
 8005fd6:	e00e      	b.n	8005ff6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	78db      	ldrb	r3, [r3, #3]
 8005fdc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	785b      	ldrb	r3, [r3, #1]
 8005fe2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005fe4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005fea:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	22ca      	movs	r2, #202	; 0xca
 8005ffc:	625a      	str	r2, [r3, #36]	; 0x24
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2253      	movs	r2, #83	; 0x53
 8006004:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 f84c 	bl	80060a4 <RTC_EnterInitMode>
 800600c:	4603      	mov	r3, r0
 800600e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006010:	7cfb      	ldrb	r3, [r7, #19]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10c      	bne.n	8006030 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006020:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006024:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f873 	bl	8006112 <RTC_ExitInitMode>
 800602c:	4603      	mov	r3, r0
 800602e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006030:	7cfb      	ldrb	r3, [r7, #19]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d102      	bne.n	800603c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2201      	movs	r2, #1
 800603a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	22ff      	movs	r2, #255	; 0xff
 8006042:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	771a      	strb	r2, [r3, #28]

  return status;
 800604a:	7cfb      	ldrb	r3, [r7, #19]
}
 800604c:	4618      	mov	r0, r3
 800604e:	371c      	adds	r7, #28
 8006050:	46bd      	mov	sp, r7
 8006052:	bd90      	pop	{r4, r7, pc}

08006054 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68da      	ldr	r2, [r3, #12]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800606e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006070:	f7fd fb46 	bl	8003700 <HAL_GetTick>
 8006074:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006076:	e009      	b.n	800608c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006078:	f7fd fb42 	bl	8003700 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006086:	d901      	bls.n	800608c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e007      	b.n	800609c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	f003 0320 	and.w	r3, r3, #32
 8006096:	2b00      	cmp	r3, #0
 8006098:	d0ee      	beq.n	8006078 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80060b0:	2300      	movs	r3, #0
 80060b2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d122      	bne.n	8006108 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80060d0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060d2:	f7fd fb15 	bl	8003700 <HAL_GetTick>
 80060d6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80060d8:	e00c      	b.n	80060f4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80060da:	f7fd fb11 	bl	8003700 <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060e8:	d904      	bls.n	80060f4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2204      	movs	r2, #4
 80060ee:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d102      	bne.n	8006108 <RTC_EnterInitMode+0x64>
 8006102:	7bfb      	ldrb	r3, [r7, #15]
 8006104:	2b01      	cmp	r3, #1
 8006106:	d1e8      	bne.n	80060da <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006108:	7bfb      	ldrb	r3, [r7, #15]
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b084      	sub	sp, #16
 8006116:	af00      	add	r7, sp, #0
 8006118:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800611a:	2300      	movs	r3, #0
 800611c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	68da      	ldr	r2, [r3, #12]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800612c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f003 0320 	and.w	r3, r3, #32
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10a      	bne.n	8006152 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7ff ff89 	bl	8006054 <HAL_RTC_WaitForSynchro>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d004      	beq.n	8006152 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2204      	movs	r2, #4
 800614c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006152:	7bfb      	ldrb	r3, [r7, #15]
}
 8006154:	4618      	mov	r0, r3
 8006156:	3710      	adds	r7, #16
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
 8006162:	4603      	mov	r3, r0
 8006164:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8006166:	2300      	movs	r3, #0
 8006168:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 800616a:	e005      	b.n	8006178 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800616c:	7bfb      	ldrb	r3, [r7, #15]
 800616e:	3301      	adds	r3, #1
 8006170:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006172:	79fb      	ldrb	r3, [r7, #7]
 8006174:	3b0a      	subs	r3, #10
 8006176:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006178:	79fb      	ldrb	r3, [r7, #7]
 800617a:	2b09      	cmp	r3, #9
 800617c:	d8f6      	bhi.n	800616c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800617e:	7bfb      	ldrb	r3, [r7, #15]
 8006180:	011b      	lsls	r3, r3, #4
 8006182:	b2da      	uxtb	r2, r3
 8006184:	79fb      	ldrb	r3, [r7, #7]
 8006186:	4313      	orrs	r3, r2
 8006188:	b2db      	uxtb	r3, r3
}
 800618a:	4618      	mov	r0, r3
 800618c:	3714      	adds	r7, #20
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006196:	b580      	push	{r7, lr}
 8006198:	b082      	sub	sp, #8
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d101      	bne.n	80061a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e041      	b.n	800622c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d106      	bne.n	80061c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f7fb fe81 	bl	8001ec4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2202      	movs	r2, #2
 80061c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	3304      	adds	r3, #4
 80061d2:	4619      	mov	r1, r3
 80061d4:	4610      	mov	r0, r2
 80061d6:	f000 ffd3 	bl	8007180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2201      	movs	r2, #1
 800620e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2201      	movs	r2, #1
 8006226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3708      	adds	r7, #8
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006234:	b480      	push	{r7}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b01      	cmp	r3, #1
 8006246:	d001      	beq.n	800624c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e04e      	b.n	80062ea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f042 0201 	orr.w	r2, r2, #1
 8006262:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a23      	ldr	r2, [pc, #140]	; (80062f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d022      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x80>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006276:	d01d      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x80>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a1f      	ldr	r2, [pc, #124]	; (80062fc <HAL_TIM_Base_Start_IT+0xc8>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d018      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x80>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a1e      	ldr	r2, [pc, #120]	; (8006300 <HAL_TIM_Base_Start_IT+0xcc>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d013      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x80>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a1c      	ldr	r2, [pc, #112]	; (8006304 <HAL_TIM_Base_Start_IT+0xd0>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d00e      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x80>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a1b      	ldr	r2, [pc, #108]	; (8006308 <HAL_TIM_Base_Start_IT+0xd4>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d009      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x80>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a19      	ldr	r2, [pc, #100]	; (800630c <HAL_TIM_Base_Start_IT+0xd8>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d004      	beq.n	80062b4 <HAL_TIM_Base_Start_IT+0x80>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a18      	ldr	r2, [pc, #96]	; (8006310 <HAL_TIM_Base_Start_IT+0xdc>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d111      	bne.n	80062d8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	f003 0307 	and.w	r3, r3, #7
 80062be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2b06      	cmp	r3, #6
 80062c4:	d010      	beq.n	80062e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f042 0201 	orr.w	r2, r2, #1
 80062d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d6:	e007      	b.n	80062e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f042 0201 	orr.w	r2, r2, #1
 80062e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062e8:	2300      	movs	r3, #0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3714      	adds	r7, #20
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	40010000 	.word	0x40010000
 80062fc:	40000400 	.word	0x40000400
 8006300:	40000800 	.word	0x40000800
 8006304:	40000c00 	.word	0x40000c00
 8006308:	40010400 	.word	0x40010400
 800630c:	40014000 	.word	0x40014000
 8006310:	40001800 	.word	0x40001800

08006314 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b082      	sub	sp, #8
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d101      	bne.n	8006326 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e041      	b.n	80063aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b00      	cmp	r3, #0
 8006330:	d106      	bne.n	8006340 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f7fb fd4c 	bl	8001dd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2202      	movs	r2, #2
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	3304      	adds	r3, #4
 8006350:	4619      	mov	r1, r3
 8006352:	4610      	mov	r0, r2
 8006354:	f000 ff14 	bl	8007180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3708      	adds	r7, #8
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
	...

080063b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
 80063bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d109      	bne.n	80063d8 <HAL_TIM_PWM_Start+0x24>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	bf14      	ite	ne
 80063d0:	2301      	movne	r3, #1
 80063d2:	2300      	moveq	r3, #0
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	e022      	b.n	800641e <HAL_TIM_PWM_Start+0x6a>
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	2b04      	cmp	r3, #4
 80063dc:	d109      	bne.n	80063f2 <HAL_TIM_PWM_Start+0x3e>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	bf14      	ite	ne
 80063ea:	2301      	movne	r3, #1
 80063ec:	2300      	moveq	r3, #0
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	e015      	b.n	800641e <HAL_TIM_PWM_Start+0x6a>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b08      	cmp	r3, #8
 80063f6:	d109      	bne.n	800640c <HAL_TIM_PWM_Start+0x58>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b01      	cmp	r3, #1
 8006402:	bf14      	ite	ne
 8006404:	2301      	movne	r3, #1
 8006406:	2300      	moveq	r3, #0
 8006408:	b2db      	uxtb	r3, r3
 800640a:	e008      	b.n	800641e <HAL_TIM_PWM_Start+0x6a>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b01      	cmp	r3, #1
 8006416:	bf14      	ite	ne
 8006418:	2301      	movne	r3, #1
 800641a:	2300      	moveq	r3, #0
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d001      	beq.n	8006426 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e07c      	b.n	8006520 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d104      	bne.n	8006436 <HAL_TIM_PWM_Start+0x82>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2202      	movs	r2, #2
 8006430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006434:	e013      	b.n	800645e <HAL_TIM_PWM_Start+0xaa>
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b04      	cmp	r3, #4
 800643a:	d104      	bne.n	8006446 <HAL_TIM_PWM_Start+0x92>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006444:	e00b      	b.n	800645e <HAL_TIM_PWM_Start+0xaa>
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	2b08      	cmp	r3, #8
 800644a:	d104      	bne.n	8006456 <HAL_TIM_PWM_Start+0xa2>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006454:	e003      	b.n	800645e <HAL_TIM_PWM_Start+0xaa>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2202      	movs	r2, #2
 800645a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2201      	movs	r2, #1
 8006464:	6839      	ldr	r1, [r7, #0]
 8006466:	4618      	mov	r0, r3
 8006468:	f001 fa9e 	bl	80079a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a2d      	ldr	r2, [pc, #180]	; (8006528 <HAL_TIM_PWM_Start+0x174>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d004      	beq.n	8006480 <HAL_TIM_PWM_Start+0xcc>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a2c      	ldr	r2, [pc, #176]	; (800652c <HAL_TIM_PWM_Start+0x178>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d101      	bne.n	8006484 <HAL_TIM_PWM_Start+0xd0>
 8006480:	2301      	movs	r3, #1
 8006482:	e000      	b.n	8006486 <HAL_TIM_PWM_Start+0xd2>
 8006484:	2300      	movs	r3, #0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d007      	beq.n	800649a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006498:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a22      	ldr	r2, [pc, #136]	; (8006528 <HAL_TIM_PWM_Start+0x174>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d022      	beq.n	80064ea <HAL_TIM_PWM_Start+0x136>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ac:	d01d      	beq.n	80064ea <HAL_TIM_PWM_Start+0x136>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a1f      	ldr	r2, [pc, #124]	; (8006530 <HAL_TIM_PWM_Start+0x17c>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d018      	beq.n	80064ea <HAL_TIM_PWM_Start+0x136>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a1d      	ldr	r2, [pc, #116]	; (8006534 <HAL_TIM_PWM_Start+0x180>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d013      	beq.n	80064ea <HAL_TIM_PWM_Start+0x136>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a1c      	ldr	r2, [pc, #112]	; (8006538 <HAL_TIM_PWM_Start+0x184>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d00e      	beq.n	80064ea <HAL_TIM_PWM_Start+0x136>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a16      	ldr	r2, [pc, #88]	; (800652c <HAL_TIM_PWM_Start+0x178>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d009      	beq.n	80064ea <HAL_TIM_PWM_Start+0x136>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a18      	ldr	r2, [pc, #96]	; (800653c <HAL_TIM_PWM_Start+0x188>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d004      	beq.n	80064ea <HAL_TIM_PWM_Start+0x136>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a16      	ldr	r2, [pc, #88]	; (8006540 <HAL_TIM_PWM_Start+0x18c>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d111      	bne.n	800650e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f003 0307 	and.w	r3, r3, #7
 80064f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2b06      	cmp	r3, #6
 80064fa:	d010      	beq.n	800651e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f042 0201 	orr.w	r2, r2, #1
 800650a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800650c:	e007      	b.n	800651e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f042 0201 	orr.w	r2, r2, #1
 800651c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	3710      	adds	r7, #16
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}
 8006528:	40010000 	.word	0x40010000
 800652c:	40010400 	.word	0x40010400
 8006530:	40000400 	.word	0x40000400
 8006534:	40000800 	.word	0x40000800
 8006538:	40000c00 	.word	0x40000c00
 800653c:	40014000 	.word	0x40014000
 8006540:	40001800 	.word	0x40001800

08006544 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800654e:	2300      	movs	r3, #0
 8006550:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d109      	bne.n	800656c <HAL_TIM_PWM_Start_IT+0x28>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b01      	cmp	r3, #1
 8006562:	bf14      	ite	ne
 8006564:	2301      	movne	r3, #1
 8006566:	2300      	moveq	r3, #0
 8006568:	b2db      	uxtb	r3, r3
 800656a:	e022      	b.n	80065b2 <HAL_TIM_PWM_Start_IT+0x6e>
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	2b04      	cmp	r3, #4
 8006570:	d109      	bne.n	8006586 <HAL_TIM_PWM_Start_IT+0x42>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b01      	cmp	r3, #1
 800657c:	bf14      	ite	ne
 800657e:	2301      	movne	r3, #1
 8006580:	2300      	moveq	r3, #0
 8006582:	b2db      	uxtb	r3, r3
 8006584:	e015      	b.n	80065b2 <HAL_TIM_PWM_Start_IT+0x6e>
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b08      	cmp	r3, #8
 800658a:	d109      	bne.n	80065a0 <HAL_TIM_PWM_Start_IT+0x5c>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b01      	cmp	r3, #1
 8006596:	bf14      	ite	ne
 8006598:	2301      	movne	r3, #1
 800659a:	2300      	moveq	r3, #0
 800659c:	b2db      	uxtb	r3, r3
 800659e:	e008      	b.n	80065b2 <HAL_TIM_PWM_Start_IT+0x6e>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	bf14      	ite	ne
 80065ac:	2301      	movne	r3, #1
 80065ae:	2300      	moveq	r3, #0
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d001      	beq.n	80065ba <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e0c7      	b.n	800674a <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d104      	bne.n	80065ca <HAL_TIM_PWM_Start_IT+0x86>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2202      	movs	r2, #2
 80065c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065c8:	e013      	b.n	80065f2 <HAL_TIM_PWM_Start_IT+0xae>
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	2b04      	cmp	r3, #4
 80065ce:	d104      	bne.n	80065da <HAL_TIM_PWM_Start_IT+0x96>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2202      	movs	r2, #2
 80065d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065d8:	e00b      	b.n	80065f2 <HAL_TIM_PWM_Start_IT+0xae>
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	2b08      	cmp	r3, #8
 80065de:	d104      	bne.n	80065ea <HAL_TIM_PWM_Start_IT+0xa6>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2202      	movs	r2, #2
 80065e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065e8:	e003      	b.n	80065f2 <HAL_TIM_PWM_Start_IT+0xae>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2202      	movs	r2, #2
 80065ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	2b0c      	cmp	r3, #12
 80065f6:	d841      	bhi.n	800667c <HAL_TIM_PWM_Start_IT+0x138>
 80065f8:	a201      	add	r2, pc, #4	; (adr r2, 8006600 <HAL_TIM_PWM_Start_IT+0xbc>)
 80065fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065fe:	bf00      	nop
 8006600:	08006635 	.word	0x08006635
 8006604:	0800667d 	.word	0x0800667d
 8006608:	0800667d 	.word	0x0800667d
 800660c:	0800667d 	.word	0x0800667d
 8006610:	08006647 	.word	0x08006647
 8006614:	0800667d 	.word	0x0800667d
 8006618:	0800667d 	.word	0x0800667d
 800661c:	0800667d 	.word	0x0800667d
 8006620:	08006659 	.word	0x08006659
 8006624:	0800667d 	.word	0x0800667d
 8006628:	0800667d 	.word	0x0800667d
 800662c:	0800667d 	.word	0x0800667d
 8006630:	0800666b 	.word	0x0800666b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68da      	ldr	r2, [r3, #12]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f042 0202 	orr.w	r2, r2, #2
 8006642:	60da      	str	r2, [r3, #12]
      break;
 8006644:	e01d      	b.n	8006682 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68da      	ldr	r2, [r3, #12]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f042 0204 	orr.w	r2, r2, #4
 8006654:	60da      	str	r2, [r3, #12]
      break;
 8006656:	e014      	b.n	8006682 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68da      	ldr	r2, [r3, #12]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f042 0208 	orr.w	r2, r2, #8
 8006666:	60da      	str	r2, [r3, #12]
      break;
 8006668:	e00b      	b.n	8006682 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68da      	ldr	r2, [r3, #12]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f042 0210 	orr.w	r2, r2, #16
 8006678:	60da      	str	r2, [r3, #12]
      break;
 800667a:	e002      	b.n	8006682 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	73fb      	strb	r3, [r7, #15]
      break;
 8006680:	bf00      	nop
  }

  if (status == HAL_OK)
 8006682:	7bfb      	ldrb	r3, [r7, #15]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d15f      	bne.n	8006748 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	2201      	movs	r2, #1
 800668e:	6839      	ldr	r1, [r7, #0]
 8006690:	4618      	mov	r0, r3
 8006692:	f001 f989 	bl	80079a8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a2e      	ldr	r2, [pc, #184]	; (8006754 <HAL_TIM_PWM_Start_IT+0x210>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d004      	beq.n	80066aa <HAL_TIM_PWM_Start_IT+0x166>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a2c      	ldr	r2, [pc, #176]	; (8006758 <HAL_TIM_PWM_Start_IT+0x214>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d101      	bne.n	80066ae <HAL_TIM_PWM_Start_IT+0x16a>
 80066aa:	2301      	movs	r3, #1
 80066ac:	e000      	b.n	80066b0 <HAL_TIM_PWM_Start_IT+0x16c>
 80066ae:	2300      	movs	r3, #0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d007      	beq.n	80066c4 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066c2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a22      	ldr	r2, [pc, #136]	; (8006754 <HAL_TIM_PWM_Start_IT+0x210>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d022      	beq.n	8006714 <HAL_TIM_PWM_Start_IT+0x1d0>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066d6:	d01d      	beq.n	8006714 <HAL_TIM_PWM_Start_IT+0x1d0>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a1f      	ldr	r2, [pc, #124]	; (800675c <HAL_TIM_PWM_Start_IT+0x218>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d018      	beq.n	8006714 <HAL_TIM_PWM_Start_IT+0x1d0>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a1e      	ldr	r2, [pc, #120]	; (8006760 <HAL_TIM_PWM_Start_IT+0x21c>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d013      	beq.n	8006714 <HAL_TIM_PWM_Start_IT+0x1d0>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a1c      	ldr	r2, [pc, #112]	; (8006764 <HAL_TIM_PWM_Start_IT+0x220>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00e      	beq.n	8006714 <HAL_TIM_PWM_Start_IT+0x1d0>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a17      	ldr	r2, [pc, #92]	; (8006758 <HAL_TIM_PWM_Start_IT+0x214>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d009      	beq.n	8006714 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a18      	ldr	r2, [pc, #96]	; (8006768 <HAL_TIM_PWM_Start_IT+0x224>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d004      	beq.n	8006714 <HAL_TIM_PWM_Start_IT+0x1d0>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a17      	ldr	r2, [pc, #92]	; (800676c <HAL_TIM_PWM_Start_IT+0x228>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d111      	bne.n	8006738 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f003 0307 	and.w	r3, r3, #7
 800671e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	2b06      	cmp	r3, #6
 8006724:	d010      	beq.n	8006748 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f042 0201 	orr.w	r2, r2, #1
 8006734:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006736:	e007      	b.n	8006748 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0201 	orr.w	r2, r2, #1
 8006746:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006748:	7bfb      	ldrb	r3, [r7, #15]
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	40010000 	.word	0x40010000
 8006758:	40010400 	.word	0x40010400
 800675c:	40000400 	.word	0x40000400
 8006760:	40000800 	.word	0x40000800
 8006764:	40000c00 	.word	0x40000c00
 8006768:	40014000 	.word	0x40014000
 800676c:	40001800 	.word	0x40001800

08006770 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d101      	bne.n	8006782 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e041      	b.n	8006806 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006788:	b2db      	uxtb	r3, r3
 800678a:	2b00      	cmp	r3, #0
 800678c:	d106      	bne.n	800679c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f7fb fb44 	bl	8001e24 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2202      	movs	r2, #2
 80067a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	3304      	adds	r3, #4
 80067ac:	4619      	mov	r1, r3
 80067ae:	4610      	mov	r0, r2
 80067b0:	f000 fce6 	bl	8007180 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3708      	adds	r7, #8
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
	...

08006810 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800681a:	2300      	movs	r3, #0
 800681c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d104      	bne.n	800682e <HAL_TIM_IC_Start_IT+0x1e>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800682a:	b2db      	uxtb	r3, r3
 800682c:	e013      	b.n	8006856 <HAL_TIM_IC_Start_IT+0x46>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b04      	cmp	r3, #4
 8006832:	d104      	bne.n	800683e <HAL_TIM_IC_Start_IT+0x2e>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800683a:	b2db      	uxtb	r3, r3
 800683c:	e00b      	b.n	8006856 <HAL_TIM_IC_Start_IT+0x46>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b08      	cmp	r3, #8
 8006842:	d104      	bne.n	800684e <HAL_TIM_IC_Start_IT+0x3e>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800684a:	b2db      	uxtb	r3, r3
 800684c:	e003      	b.n	8006856 <HAL_TIM_IC_Start_IT+0x46>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006854:	b2db      	uxtb	r3, r3
 8006856:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d104      	bne.n	8006868 <HAL_TIM_IC_Start_IT+0x58>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006864:	b2db      	uxtb	r3, r3
 8006866:	e013      	b.n	8006890 <HAL_TIM_IC_Start_IT+0x80>
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	2b04      	cmp	r3, #4
 800686c:	d104      	bne.n	8006878 <HAL_TIM_IC_Start_IT+0x68>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006874:	b2db      	uxtb	r3, r3
 8006876:	e00b      	b.n	8006890 <HAL_TIM_IC_Start_IT+0x80>
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	2b08      	cmp	r3, #8
 800687c:	d104      	bne.n	8006888 <HAL_TIM_IC_Start_IT+0x78>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006884:	b2db      	uxtb	r3, r3
 8006886:	e003      	b.n	8006890 <HAL_TIM_IC_Start_IT+0x80>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800688e:	b2db      	uxtb	r3, r3
 8006890:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006892:	7bbb      	ldrb	r3, [r7, #14]
 8006894:	2b01      	cmp	r3, #1
 8006896:	d102      	bne.n	800689e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006898:	7b7b      	ldrb	r3, [r7, #13]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d001      	beq.n	80068a2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e0cc      	b.n	8006a3c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d104      	bne.n	80068b2 <HAL_TIM_IC_Start_IT+0xa2>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2202      	movs	r2, #2
 80068ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068b0:	e013      	b.n	80068da <HAL_TIM_IC_Start_IT+0xca>
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	2b04      	cmp	r3, #4
 80068b6:	d104      	bne.n	80068c2 <HAL_TIM_IC_Start_IT+0xb2>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2202      	movs	r2, #2
 80068bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068c0:	e00b      	b.n	80068da <HAL_TIM_IC_Start_IT+0xca>
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	2b08      	cmp	r3, #8
 80068c6:	d104      	bne.n	80068d2 <HAL_TIM_IC_Start_IT+0xc2>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068d0:	e003      	b.n	80068da <HAL_TIM_IC_Start_IT+0xca>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2202      	movs	r2, #2
 80068d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d104      	bne.n	80068ea <HAL_TIM_IC_Start_IT+0xda>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068e8:	e013      	b.n	8006912 <HAL_TIM_IC_Start_IT+0x102>
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d104      	bne.n	80068fa <HAL_TIM_IC_Start_IT+0xea>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068f8:	e00b      	b.n	8006912 <HAL_TIM_IC_Start_IT+0x102>
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d104      	bne.n	800690a <HAL_TIM_IC_Start_IT+0xfa>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2202      	movs	r2, #2
 8006904:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006908:	e003      	b.n	8006912 <HAL_TIM_IC_Start_IT+0x102>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2202      	movs	r2, #2
 800690e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	2b0c      	cmp	r3, #12
 8006916:	d841      	bhi.n	800699c <HAL_TIM_IC_Start_IT+0x18c>
 8006918:	a201      	add	r2, pc, #4	; (adr r2, 8006920 <HAL_TIM_IC_Start_IT+0x110>)
 800691a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691e:	bf00      	nop
 8006920:	08006955 	.word	0x08006955
 8006924:	0800699d 	.word	0x0800699d
 8006928:	0800699d 	.word	0x0800699d
 800692c:	0800699d 	.word	0x0800699d
 8006930:	08006967 	.word	0x08006967
 8006934:	0800699d 	.word	0x0800699d
 8006938:	0800699d 	.word	0x0800699d
 800693c:	0800699d 	.word	0x0800699d
 8006940:	08006979 	.word	0x08006979
 8006944:	0800699d 	.word	0x0800699d
 8006948:	0800699d 	.word	0x0800699d
 800694c:	0800699d 	.word	0x0800699d
 8006950:	0800698b 	.word	0x0800698b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68da      	ldr	r2, [r3, #12]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f042 0202 	orr.w	r2, r2, #2
 8006962:	60da      	str	r2, [r3, #12]
      break;
 8006964:	e01d      	b.n	80069a2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	68da      	ldr	r2, [r3, #12]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f042 0204 	orr.w	r2, r2, #4
 8006974:	60da      	str	r2, [r3, #12]
      break;
 8006976:	e014      	b.n	80069a2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68da      	ldr	r2, [r3, #12]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0208 	orr.w	r2, r2, #8
 8006986:	60da      	str	r2, [r3, #12]
      break;
 8006988:	e00b      	b.n	80069a2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68da      	ldr	r2, [r3, #12]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0210 	orr.w	r2, r2, #16
 8006998:	60da      	str	r2, [r3, #12]
      break;
 800699a:	e002      	b.n	80069a2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
      break;
 80069a0:	bf00      	nop
  }

  if (status == HAL_OK)
 80069a2:	7bfb      	ldrb	r3, [r7, #15]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d148      	bne.n	8006a3a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2201      	movs	r2, #1
 80069ae:	6839      	ldr	r1, [r7, #0]
 80069b0:	4618      	mov	r0, r3
 80069b2:	f000 fff9 	bl	80079a8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a22      	ldr	r2, [pc, #136]	; (8006a44 <HAL_TIM_IC_Start_IT+0x234>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d022      	beq.n	8006a06 <HAL_TIM_IC_Start_IT+0x1f6>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069c8:	d01d      	beq.n	8006a06 <HAL_TIM_IC_Start_IT+0x1f6>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a1e      	ldr	r2, [pc, #120]	; (8006a48 <HAL_TIM_IC_Start_IT+0x238>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d018      	beq.n	8006a06 <HAL_TIM_IC_Start_IT+0x1f6>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a1c      	ldr	r2, [pc, #112]	; (8006a4c <HAL_TIM_IC_Start_IT+0x23c>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d013      	beq.n	8006a06 <HAL_TIM_IC_Start_IT+0x1f6>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a1b      	ldr	r2, [pc, #108]	; (8006a50 <HAL_TIM_IC_Start_IT+0x240>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d00e      	beq.n	8006a06 <HAL_TIM_IC_Start_IT+0x1f6>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a19      	ldr	r2, [pc, #100]	; (8006a54 <HAL_TIM_IC_Start_IT+0x244>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d009      	beq.n	8006a06 <HAL_TIM_IC_Start_IT+0x1f6>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a18      	ldr	r2, [pc, #96]	; (8006a58 <HAL_TIM_IC_Start_IT+0x248>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d004      	beq.n	8006a06 <HAL_TIM_IC_Start_IT+0x1f6>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a16      	ldr	r2, [pc, #88]	; (8006a5c <HAL_TIM_IC_Start_IT+0x24c>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d111      	bne.n	8006a2a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	2b06      	cmp	r3, #6
 8006a16:	d010      	beq.n	8006a3a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f042 0201 	orr.w	r2, r2, #1
 8006a26:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a28:	e007      	b.n	8006a3a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f042 0201 	orr.w	r2, r2, #1
 8006a38:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	40010000 	.word	0x40010000
 8006a48:	40000400 	.word	0x40000400
 8006a4c:	40000800 	.word	0x40000800
 8006a50:	40000c00 	.word	0x40000c00
 8006a54:	40010400 	.word	0x40010400
 8006a58:	40014000 	.word	0x40014000
 8006a5c:	40001800 	.word	0x40001800

08006a60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d122      	bne.n	8006abc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	f003 0302 	and.w	r3, r3, #2
 8006a80:	2b02      	cmp	r3, #2
 8006a82:	d11b      	bne.n	8006abc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f06f 0202 	mvn.w	r2, #2
 8006a8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	f003 0303 	and.w	r3, r3, #3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d003      	beq.n	8006aaa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f7fb fce8 	bl	8002478 <HAL_TIM_IC_CaptureCallback>
 8006aa8:	e005      	b.n	8006ab6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 fb4a 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 fb51 	bl	8007158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	f003 0304 	and.w	r3, r3, #4
 8006ac6:	2b04      	cmp	r3, #4
 8006ac8:	d122      	bne.n	8006b10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	f003 0304 	and.w	r3, r3, #4
 8006ad4:	2b04      	cmp	r3, #4
 8006ad6:	d11b      	bne.n	8006b10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f06f 0204 	mvn.w	r2, #4
 8006ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d003      	beq.n	8006afe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7fb fcbe 	bl	8002478 <HAL_TIM_IC_CaptureCallback>
 8006afc:	e005      	b.n	8006b0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 fb20 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fb27 	bl	8007158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	f003 0308 	and.w	r3, r3, #8
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d122      	bne.n	8006b64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	f003 0308 	and.w	r3, r3, #8
 8006b28:	2b08      	cmp	r3, #8
 8006b2a:	d11b      	bne.n	8006b64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f06f 0208 	mvn.w	r2, #8
 8006b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2204      	movs	r2, #4
 8006b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	69db      	ldr	r3, [r3, #28]
 8006b42:	f003 0303 	and.w	r3, r3, #3
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d003      	beq.n	8006b52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fb fc94 	bl	8002478 <HAL_TIM_IC_CaptureCallback>
 8006b50:	e005      	b.n	8006b5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 faf6 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 fafd 	bl	8007158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	f003 0310 	and.w	r3, r3, #16
 8006b6e:	2b10      	cmp	r3, #16
 8006b70:	d122      	bne.n	8006bb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	f003 0310 	and.w	r3, r3, #16
 8006b7c:	2b10      	cmp	r3, #16
 8006b7e:	d11b      	bne.n	8006bb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f06f 0210 	mvn.w	r2, #16
 8006b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2208      	movs	r2, #8
 8006b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	69db      	ldr	r3, [r3, #28]
 8006b96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d003      	beq.n	8006ba6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7fb fc6a 	bl	8002478 <HAL_TIM_IC_CaptureCallback>
 8006ba4:	e005      	b.n	8006bb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 facc 	bl	8007144 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 fad3 	bl	8007158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d10e      	bne.n	8006be4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	f003 0301 	and.w	r3, r3, #1
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d107      	bne.n	8006be4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f06f 0201 	mvn.w	r2, #1
 8006bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f7fa fa28 	bl	8001034 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bee:	2b80      	cmp	r3, #128	; 0x80
 8006bf0:	d10e      	bne.n	8006c10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bfc:	2b80      	cmp	r3, #128	; 0x80
 8006bfe:	d107      	bne.n	8006c10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 ff78 	bl	8007b00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c1a:	2b40      	cmp	r3, #64	; 0x40
 8006c1c:	d10e      	bne.n	8006c3c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c28:	2b40      	cmp	r3, #64	; 0x40
 8006c2a:	d107      	bne.n	8006c3c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 fa98 	bl	800716c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	f003 0320 	and.w	r3, r3, #32
 8006c46:	2b20      	cmp	r3, #32
 8006c48:	d10e      	bne.n	8006c68 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	f003 0320 	and.w	r3, r3, #32
 8006c54:	2b20      	cmp	r3, #32
 8006c56:	d107      	bne.n	8006c68 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f06f 0220 	mvn.w	r2, #32
 8006c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 ff42 	bl	8007aec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c68:	bf00      	nop
 8006c6a:	3708      	adds	r7, #8
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d101      	bne.n	8006c8e <HAL_TIM_IC_ConfigChannel+0x1e>
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	e088      	b.n	8006da0 <HAL_TIM_IC_ConfigChannel+0x130>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d11b      	bne.n	8006cd4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6818      	ldr	r0, [r3, #0]
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	6819      	ldr	r1, [r3, #0]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	f000 fcb8 	bl	8007620 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	699a      	ldr	r2, [r3, #24]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f022 020c 	bic.w	r2, r2, #12
 8006cbe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	6999      	ldr	r1, [r3, #24]
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	689a      	ldr	r2, [r3, #8]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	430a      	orrs	r2, r1
 8006cd0:	619a      	str	r2, [r3, #24]
 8006cd2:	e060      	b.n	8006d96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b04      	cmp	r3, #4
 8006cd8:	d11c      	bne.n	8006d14 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6818      	ldr	r0, [r3, #0]
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	6819      	ldr	r1, [r3, #0]
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	685a      	ldr	r2, [r3, #4]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	f000 fd3c 	bl	8007766 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	699a      	ldr	r2, [r3, #24]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006cfc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	6999      	ldr	r1, [r3, #24]
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	021a      	lsls	r2, r3, #8
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	430a      	orrs	r2, r1
 8006d10:	619a      	str	r2, [r3, #24]
 8006d12:	e040      	b.n	8006d96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2b08      	cmp	r3, #8
 8006d18:	d11b      	bne.n	8006d52 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6818      	ldr	r0, [r3, #0]
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	6819      	ldr	r1, [r3, #0]
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	f000 fd89 	bl	8007840 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	69da      	ldr	r2, [r3, #28]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f022 020c 	bic.w	r2, r2, #12
 8006d3c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	69d9      	ldr	r1, [r3, #28]
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	689a      	ldr	r2, [r3, #8]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	430a      	orrs	r2, r1
 8006d4e:	61da      	str	r2, [r3, #28]
 8006d50:	e021      	b.n	8006d96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2b0c      	cmp	r3, #12
 8006d56:	d11c      	bne.n	8006d92 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6818      	ldr	r0, [r3, #0]
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	6819      	ldr	r1, [r3, #0]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	685a      	ldr	r2, [r3, #4]
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	f000 fda6 	bl	80078b8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	69da      	ldr	r2, [r3, #28]
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d7a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	69d9      	ldr	r1, [r3, #28]
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	021a      	lsls	r2, r3, #8
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	61da      	str	r2, [r3, #28]
 8006d90:	e001      	b.n	8006d96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3718      	adds	r7, #24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	60b9      	str	r1, [r7, #8]
 8006db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d101      	bne.n	8006dc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	e0ae      	b.n	8006f24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2b0c      	cmp	r3, #12
 8006dd2:	f200 809f 	bhi.w	8006f14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006dd6:	a201      	add	r2, pc, #4	; (adr r2, 8006ddc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ddc:	08006e11 	.word	0x08006e11
 8006de0:	08006f15 	.word	0x08006f15
 8006de4:	08006f15 	.word	0x08006f15
 8006de8:	08006f15 	.word	0x08006f15
 8006dec:	08006e51 	.word	0x08006e51
 8006df0:	08006f15 	.word	0x08006f15
 8006df4:	08006f15 	.word	0x08006f15
 8006df8:	08006f15 	.word	0x08006f15
 8006dfc:	08006e93 	.word	0x08006e93
 8006e00:	08006f15 	.word	0x08006f15
 8006e04:	08006f15 	.word	0x08006f15
 8006e08:	08006f15 	.word	0x08006f15
 8006e0c:	08006ed3 	.word	0x08006ed3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68b9      	ldr	r1, [r7, #8]
 8006e16:	4618      	mov	r0, r3
 8006e18:	f000 fa52 	bl	80072c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	699a      	ldr	r2, [r3, #24]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f042 0208 	orr.w	r2, r2, #8
 8006e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	699a      	ldr	r2, [r3, #24]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f022 0204 	bic.w	r2, r2, #4
 8006e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6999      	ldr	r1, [r3, #24]
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	691a      	ldr	r2, [r3, #16]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	619a      	str	r2, [r3, #24]
      break;
 8006e4e:	e064      	b.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	68b9      	ldr	r1, [r7, #8]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f000 faa2 	bl	80073a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	699a      	ldr	r2, [r3, #24]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	699a      	ldr	r2, [r3, #24]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	6999      	ldr	r1, [r3, #24]
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	021a      	lsls	r2, r3, #8
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	430a      	orrs	r2, r1
 8006e8e:	619a      	str	r2, [r3, #24]
      break;
 8006e90:	e043      	b.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68b9      	ldr	r1, [r7, #8]
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f000 faf7 	bl	800748c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	69da      	ldr	r2, [r3, #28]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f042 0208 	orr.w	r2, r2, #8
 8006eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	69da      	ldr	r2, [r3, #28]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f022 0204 	bic.w	r2, r2, #4
 8006ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	69d9      	ldr	r1, [r3, #28]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	691a      	ldr	r2, [r3, #16]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	430a      	orrs	r2, r1
 8006ece:	61da      	str	r2, [r3, #28]
      break;
 8006ed0:	e023      	b.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	68b9      	ldr	r1, [r7, #8]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f000 fb4b 	bl	8007574 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	69da      	ldr	r2, [r3, #28]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006eec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	69da      	ldr	r2, [r3, #28]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006efc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	69d9      	ldr	r1, [r3, #28]
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	021a      	lsls	r2, r3, #8
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	430a      	orrs	r2, r1
 8006f10:	61da      	str	r2, [r3, #28]
      break;
 8006f12:	e002      	b.n	8006f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	75fb      	strb	r3, [r7, #23]
      break;
 8006f18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3718      	adds	r7, #24
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}

08006f2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b084      	sub	sp, #16
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f36:	2300      	movs	r3, #0
 8006f38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d101      	bne.n	8006f48 <HAL_TIM_ConfigClockSource+0x1c>
 8006f44:	2302      	movs	r3, #2
 8006f46:	e0b4      	b.n	80070b2 <HAL_TIM_ConfigClockSource+0x186>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2202      	movs	r2, #2
 8006f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006f66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68ba      	ldr	r2, [r7, #8]
 8006f76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f80:	d03e      	beq.n	8007000 <HAL_TIM_ConfigClockSource+0xd4>
 8006f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f86:	f200 8087 	bhi.w	8007098 <HAL_TIM_ConfigClockSource+0x16c>
 8006f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f8e:	f000 8086 	beq.w	800709e <HAL_TIM_ConfigClockSource+0x172>
 8006f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f96:	d87f      	bhi.n	8007098 <HAL_TIM_ConfigClockSource+0x16c>
 8006f98:	2b70      	cmp	r3, #112	; 0x70
 8006f9a:	d01a      	beq.n	8006fd2 <HAL_TIM_ConfigClockSource+0xa6>
 8006f9c:	2b70      	cmp	r3, #112	; 0x70
 8006f9e:	d87b      	bhi.n	8007098 <HAL_TIM_ConfigClockSource+0x16c>
 8006fa0:	2b60      	cmp	r3, #96	; 0x60
 8006fa2:	d050      	beq.n	8007046 <HAL_TIM_ConfigClockSource+0x11a>
 8006fa4:	2b60      	cmp	r3, #96	; 0x60
 8006fa6:	d877      	bhi.n	8007098 <HAL_TIM_ConfigClockSource+0x16c>
 8006fa8:	2b50      	cmp	r3, #80	; 0x50
 8006faa:	d03c      	beq.n	8007026 <HAL_TIM_ConfigClockSource+0xfa>
 8006fac:	2b50      	cmp	r3, #80	; 0x50
 8006fae:	d873      	bhi.n	8007098 <HAL_TIM_ConfigClockSource+0x16c>
 8006fb0:	2b40      	cmp	r3, #64	; 0x40
 8006fb2:	d058      	beq.n	8007066 <HAL_TIM_ConfigClockSource+0x13a>
 8006fb4:	2b40      	cmp	r3, #64	; 0x40
 8006fb6:	d86f      	bhi.n	8007098 <HAL_TIM_ConfigClockSource+0x16c>
 8006fb8:	2b30      	cmp	r3, #48	; 0x30
 8006fba:	d064      	beq.n	8007086 <HAL_TIM_ConfigClockSource+0x15a>
 8006fbc:	2b30      	cmp	r3, #48	; 0x30
 8006fbe:	d86b      	bhi.n	8007098 <HAL_TIM_ConfigClockSource+0x16c>
 8006fc0:	2b20      	cmp	r3, #32
 8006fc2:	d060      	beq.n	8007086 <HAL_TIM_ConfigClockSource+0x15a>
 8006fc4:	2b20      	cmp	r3, #32
 8006fc6:	d867      	bhi.n	8007098 <HAL_TIM_ConfigClockSource+0x16c>
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d05c      	beq.n	8007086 <HAL_TIM_ConfigClockSource+0x15a>
 8006fcc:	2b10      	cmp	r3, #16
 8006fce:	d05a      	beq.n	8007086 <HAL_TIM_ConfigClockSource+0x15a>
 8006fd0:	e062      	b.n	8007098 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6818      	ldr	r0, [r3, #0]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	6899      	ldr	r1, [r3, #8]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	f000 fcc1 	bl	8007968 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ff4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68ba      	ldr	r2, [r7, #8]
 8006ffc:	609a      	str	r2, [r3, #8]
      break;
 8006ffe:	e04f      	b.n	80070a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6818      	ldr	r0, [r3, #0]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	6899      	ldr	r1, [r3, #8]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	685a      	ldr	r2, [r3, #4]
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	68db      	ldr	r3, [r3, #12]
 8007010:	f000 fcaa 	bl	8007968 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007022:	609a      	str	r2, [r3, #8]
      break;
 8007024:	e03c      	b.n	80070a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6818      	ldr	r0, [r3, #0]
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	6859      	ldr	r1, [r3, #4]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	461a      	mov	r2, r3
 8007034:	f000 fb68 	bl	8007708 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2150      	movs	r1, #80	; 0x50
 800703e:	4618      	mov	r0, r3
 8007040:	f000 fc77 	bl	8007932 <TIM_ITRx_SetConfig>
      break;
 8007044:	e02c      	b.n	80070a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6818      	ldr	r0, [r3, #0]
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	6859      	ldr	r1, [r3, #4]
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	461a      	mov	r2, r3
 8007054:	f000 fbc4 	bl	80077e0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	2160      	movs	r1, #96	; 0x60
 800705e:	4618      	mov	r0, r3
 8007060:	f000 fc67 	bl	8007932 <TIM_ITRx_SetConfig>
      break;
 8007064:	e01c      	b.n	80070a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6818      	ldr	r0, [r3, #0]
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	6859      	ldr	r1, [r3, #4]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	461a      	mov	r2, r3
 8007074:	f000 fb48 	bl	8007708 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2140      	movs	r1, #64	; 0x40
 800707e:	4618      	mov	r0, r3
 8007080:	f000 fc57 	bl	8007932 <TIM_ITRx_SetConfig>
      break;
 8007084:	e00c      	b.n	80070a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4619      	mov	r1, r3
 8007090:	4610      	mov	r0, r2
 8007092:	f000 fc4e 	bl	8007932 <TIM_ITRx_SetConfig>
      break;
 8007096:	e003      	b.n	80070a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	73fb      	strb	r3, [r7, #15]
      break;
 800709c:	e000      	b.n	80070a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800709e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80070b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
	...

080070bc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070bc:	b480      	push	{r7}
 80070be:	b085      	sub	sp, #20
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80070c6:	2300      	movs	r3, #0
 80070c8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2b0c      	cmp	r3, #12
 80070ce:	d831      	bhi.n	8007134 <HAL_TIM_ReadCapturedValue+0x78>
 80070d0:	a201      	add	r2, pc, #4	; (adr r2, 80070d8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80070d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d6:	bf00      	nop
 80070d8:	0800710d 	.word	0x0800710d
 80070dc:	08007135 	.word	0x08007135
 80070e0:	08007135 	.word	0x08007135
 80070e4:	08007135 	.word	0x08007135
 80070e8:	08007117 	.word	0x08007117
 80070ec:	08007135 	.word	0x08007135
 80070f0:	08007135 	.word	0x08007135
 80070f4:	08007135 	.word	0x08007135
 80070f8:	08007121 	.word	0x08007121
 80070fc:	08007135 	.word	0x08007135
 8007100:	08007135 	.word	0x08007135
 8007104:	08007135 	.word	0x08007135
 8007108:	0800712b 	.word	0x0800712b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007112:	60fb      	str	r3, [r7, #12]

      break;
 8007114:	e00f      	b.n	8007136 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800711c:	60fb      	str	r3, [r7, #12]

      break;
 800711e:	e00a      	b.n	8007136 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007126:	60fb      	str	r3, [r7, #12]

      break;
 8007128:	e005      	b.n	8007136 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007130:	60fb      	str	r3, [r7, #12]

      break;
 8007132:	e000      	b.n	8007136 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007134:	bf00      	nop
  }

  return tmpreg;
 8007136:	68fb      	ldr	r3, [r7, #12]
}
 8007138:	4618      	mov	r0, r3
 800713a:	3714      	adds	r7, #20
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800714c:	bf00      	nop
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr

0800716c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007174:	bf00      	nop
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a40      	ldr	r2, [pc, #256]	; (8007294 <TIM_Base_SetConfig+0x114>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d013      	beq.n	80071c0 <TIM_Base_SetConfig+0x40>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800719e:	d00f      	beq.n	80071c0 <TIM_Base_SetConfig+0x40>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a3d      	ldr	r2, [pc, #244]	; (8007298 <TIM_Base_SetConfig+0x118>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d00b      	beq.n	80071c0 <TIM_Base_SetConfig+0x40>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a3c      	ldr	r2, [pc, #240]	; (800729c <TIM_Base_SetConfig+0x11c>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d007      	beq.n	80071c0 <TIM_Base_SetConfig+0x40>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a3b      	ldr	r2, [pc, #236]	; (80072a0 <TIM_Base_SetConfig+0x120>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d003      	beq.n	80071c0 <TIM_Base_SetConfig+0x40>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4a3a      	ldr	r2, [pc, #232]	; (80072a4 <TIM_Base_SetConfig+0x124>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d108      	bne.n	80071d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a2f      	ldr	r2, [pc, #188]	; (8007294 <TIM_Base_SetConfig+0x114>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d02b      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071e0:	d027      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a2c      	ldr	r2, [pc, #176]	; (8007298 <TIM_Base_SetConfig+0x118>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d023      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a2b      	ldr	r2, [pc, #172]	; (800729c <TIM_Base_SetConfig+0x11c>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d01f      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a2a      	ldr	r2, [pc, #168]	; (80072a0 <TIM_Base_SetConfig+0x120>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d01b      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a29      	ldr	r2, [pc, #164]	; (80072a4 <TIM_Base_SetConfig+0x124>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d017      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a28      	ldr	r2, [pc, #160]	; (80072a8 <TIM_Base_SetConfig+0x128>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d013      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a27      	ldr	r2, [pc, #156]	; (80072ac <TIM_Base_SetConfig+0x12c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d00f      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a26      	ldr	r2, [pc, #152]	; (80072b0 <TIM_Base_SetConfig+0x130>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d00b      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a25      	ldr	r2, [pc, #148]	; (80072b4 <TIM_Base_SetConfig+0x134>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d007      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a24      	ldr	r2, [pc, #144]	; (80072b8 <TIM_Base_SetConfig+0x138>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d003      	beq.n	8007232 <TIM_Base_SetConfig+0xb2>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a23      	ldr	r2, [pc, #140]	; (80072bc <TIM_Base_SetConfig+0x13c>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d108      	bne.n	8007244 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007238:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	4313      	orrs	r3, r2
 8007242:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	695b      	ldr	r3, [r3, #20]
 800724e:	4313      	orrs	r3, r2
 8007250:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	689a      	ldr	r2, [r3, #8]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a0a      	ldr	r2, [pc, #40]	; (8007294 <TIM_Base_SetConfig+0x114>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d003      	beq.n	8007278 <TIM_Base_SetConfig+0xf8>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a0c      	ldr	r2, [pc, #48]	; (80072a4 <TIM_Base_SetConfig+0x124>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d103      	bne.n	8007280 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	691a      	ldr	r2, [r3, #16]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	615a      	str	r2, [r3, #20]
}
 8007286:	bf00      	nop
 8007288:	3714      	adds	r7, #20
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr
 8007292:	bf00      	nop
 8007294:	40010000 	.word	0x40010000
 8007298:	40000400 	.word	0x40000400
 800729c:	40000800 	.word	0x40000800
 80072a0:	40000c00 	.word	0x40000c00
 80072a4:	40010400 	.word	0x40010400
 80072a8:	40014000 	.word	0x40014000
 80072ac:	40014400 	.word	0x40014400
 80072b0:	40014800 	.word	0x40014800
 80072b4:	40001800 	.word	0x40001800
 80072b8:	40001c00 	.word	0x40001c00
 80072bc:	40002000 	.word	0x40002000

080072c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b087      	sub	sp, #28
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	f023 0201 	bic.w	r2, r3, #1
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f023 0303 	bic.w	r3, r3, #3
 80072f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	4313      	orrs	r3, r2
 8007300:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	f023 0302 	bic.w	r3, r3, #2
 8007308:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	697a      	ldr	r2, [r7, #20]
 8007310:	4313      	orrs	r3, r2
 8007312:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a20      	ldr	r2, [pc, #128]	; (8007398 <TIM_OC1_SetConfig+0xd8>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d003      	beq.n	8007324 <TIM_OC1_SetConfig+0x64>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a1f      	ldr	r2, [pc, #124]	; (800739c <TIM_OC1_SetConfig+0xdc>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d10c      	bne.n	800733e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	f023 0308 	bic.w	r3, r3, #8
 800732a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	697a      	ldr	r2, [r7, #20]
 8007332:	4313      	orrs	r3, r2
 8007334:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	f023 0304 	bic.w	r3, r3, #4
 800733c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a15      	ldr	r2, [pc, #84]	; (8007398 <TIM_OC1_SetConfig+0xd8>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d003      	beq.n	800734e <TIM_OC1_SetConfig+0x8e>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a14      	ldr	r2, [pc, #80]	; (800739c <TIM_OC1_SetConfig+0xdc>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d111      	bne.n	8007372 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007354:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800735c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	695b      	ldr	r3, [r3, #20]
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	4313      	orrs	r3, r2
 8007366:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	699b      	ldr	r3, [r3, #24]
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	4313      	orrs	r3, r2
 8007370:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	685a      	ldr	r2, [r3, #4]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	697a      	ldr	r2, [r7, #20]
 800738a:	621a      	str	r2, [r3, #32]
}
 800738c:	bf00      	nop
 800738e:	371c      	adds	r7, #28
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	40010000 	.word	0x40010000
 800739c:	40010400 	.word	0x40010400

080073a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b087      	sub	sp, #28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	f023 0210 	bic.w	r2, r3, #16
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a1b      	ldr	r3, [r3, #32]
 80073ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	021b      	lsls	r3, r3, #8
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	f023 0320 	bic.w	r3, r3, #32
 80073ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	689b      	ldr	r3, [r3, #8]
 80073f0:	011b      	lsls	r3, r3, #4
 80073f2:	697a      	ldr	r2, [r7, #20]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a22      	ldr	r2, [pc, #136]	; (8007484 <TIM_OC2_SetConfig+0xe4>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d003      	beq.n	8007408 <TIM_OC2_SetConfig+0x68>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a21      	ldr	r2, [pc, #132]	; (8007488 <TIM_OC2_SetConfig+0xe8>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d10d      	bne.n	8007424 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800740e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	68db      	ldr	r3, [r3, #12]
 8007414:	011b      	lsls	r3, r3, #4
 8007416:	697a      	ldr	r2, [r7, #20]
 8007418:	4313      	orrs	r3, r2
 800741a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007422:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a17      	ldr	r2, [pc, #92]	; (8007484 <TIM_OC2_SetConfig+0xe4>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d003      	beq.n	8007434 <TIM_OC2_SetConfig+0x94>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a16      	ldr	r2, [pc, #88]	; (8007488 <TIM_OC2_SetConfig+0xe8>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d113      	bne.n	800745c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800743a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007442:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	695b      	ldr	r3, [r3, #20]
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4313      	orrs	r3, r2
 800744e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	699b      	ldr	r3, [r3, #24]
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	693a      	ldr	r2, [r7, #16]
 8007458:	4313      	orrs	r3, r2
 800745a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	693a      	ldr	r2, [r7, #16]
 8007460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	621a      	str	r2, [r3, #32]
}
 8007476:	bf00      	nop
 8007478:	371c      	adds	r7, #28
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	40010000 	.word	0x40010000
 8007488:	40010400 	.word	0x40010400

0800748c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800748c:	b480      	push	{r7}
 800748e:	b087      	sub	sp, #28
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6a1b      	ldr	r3, [r3, #32]
 800749a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a1b      	ldr	r3, [r3, #32]
 80074a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	69db      	ldr	r3, [r3, #28]
 80074b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 0303 	bic.w	r3, r3, #3
 80074c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	021b      	lsls	r3, r3, #8
 80074dc:	697a      	ldr	r2, [r7, #20]
 80074de:	4313      	orrs	r3, r2
 80074e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a21      	ldr	r2, [pc, #132]	; (800756c <TIM_OC3_SetConfig+0xe0>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d003      	beq.n	80074f2 <TIM_OC3_SetConfig+0x66>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a20      	ldr	r2, [pc, #128]	; (8007570 <TIM_OC3_SetConfig+0xe4>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d10d      	bne.n	800750e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	021b      	lsls	r3, r3, #8
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	4313      	orrs	r3, r2
 8007504:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800750c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a16      	ldr	r2, [pc, #88]	; (800756c <TIM_OC3_SetConfig+0xe0>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d003      	beq.n	800751e <TIM_OC3_SetConfig+0x92>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a15      	ldr	r2, [pc, #84]	; (8007570 <TIM_OC3_SetConfig+0xe4>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d113      	bne.n	8007546 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800752c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	695b      	ldr	r3, [r3, #20]
 8007532:	011b      	lsls	r3, r3, #4
 8007534:	693a      	ldr	r2, [r7, #16]
 8007536:	4313      	orrs	r3, r2
 8007538:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	011b      	lsls	r3, r3, #4
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	4313      	orrs	r3, r2
 8007544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	68fa      	ldr	r2, [r7, #12]
 8007550:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	685a      	ldr	r2, [r3, #4]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	697a      	ldr	r2, [r7, #20]
 800755e:	621a      	str	r2, [r3, #32]
}
 8007560:	bf00      	nop
 8007562:	371c      	adds	r7, #28
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	40010000 	.word	0x40010000
 8007570:	40010400 	.word	0x40010400

08007574 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007574:	b480      	push	{r7}
 8007576:	b087      	sub	sp, #28
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a1b      	ldr	r3, [r3, #32]
 8007582:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	69db      	ldr	r3, [r3, #28]
 800759a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	021b      	lsls	r3, r3, #8
 80075b2:	68fa      	ldr	r2, [r7, #12]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	031b      	lsls	r3, r3, #12
 80075c6:	693a      	ldr	r2, [r7, #16]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4a12      	ldr	r2, [pc, #72]	; (8007618 <TIM_OC4_SetConfig+0xa4>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d003      	beq.n	80075dc <TIM_OC4_SetConfig+0x68>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a11      	ldr	r2, [pc, #68]	; (800761c <TIM_OC4_SetConfig+0xa8>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d109      	bne.n	80075f0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	695b      	ldr	r3, [r3, #20]
 80075e8:	019b      	lsls	r3, r3, #6
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	4313      	orrs	r3, r2
 80075ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	68fa      	ldr	r2, [r7, #12]
 80075fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	685a      	ldr	r2, [r3, #4]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	693a      	ldr	r2, [r7, #16]
 8007608:	621a      	str	r2, [r3, #32]
}
 800760a:	bf00      	nop
 800760c:	371c      	adds	r7, #28
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr
 8007616:	bf00      	nop
 8007618:	40010000 	.word	0x40010000
 800761c:	40010400 	.word	0x40010400

08007620 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007620:	b480      	push	{r7}
 8007622:	b087      	sub	sp, #28
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
 800762c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6a1b      	ldr	r3, [r3, #32]
 8007632:	f023 0201 	bic.w	r2, r3, #1
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	699b      	ldr	r3, [r3, #24]
 800763e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6a1b      	ldr	r3, [r3, #32]
 8007644:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	4a28      	ldr	r2, [pc, #160]	; (80076ec <TIM_TI1_SetConfig+0xcc>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d01b      	beq.n	8007686 <TIM_TI1_SetConfig+0x66>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007654:	d017      	beq.n	8007686 <TIM_TI1_SetConfig+0x66>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	4a25      	ldr	r2, [pc, #148]	; (80076f0 <TIM_TI1_SetConfig+0xd0>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d013      	beq.n	8007686 <TIM_TI1_SetConfig+0x66>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	4a24      	ldr	r2, [pc, #144]	; (80076f4 <TIM_TI1_SetConfig+0xd4>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d00f      	beq.n	8007686 <TIM_TI1_SetConfig+0x66>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	4a23      	ldr	r2, [pc, #140]	; (80076f8 <TIM_TI1_SetConfig+0xd8>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d00b      	beq.n	8007686 <TIM_TI1_SetConfig+0x66>
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	4a22      	ldr	r2, [pc, #136]	; (80076fc <TIM_TI1_SetConfig+0xdc>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d007      	beq.n	8007686 <TIM_TI1_SetConfig+0x66>
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	4a21      	ldr	r2, [pc, #132]	; (8007700 <TIM_TI1_SetConfig+0xe0>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d003      	beq.n	8007686 <TIM_TI1_SetConfig+0x66>
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	4a20      	ldr	r2, [pc, #128]	; (8007704 <TIM_TI1_SetConfig+0xe4>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d101      	bne.n	800768a <TIM_TI1_SetConfig+0x6a>
 8007686:	2301      	movs	r3, #1
 8007688:	e000      	b.n	800768c <TIM_TI1_SetConfig+0x6c>
 800768a:	2300      	movs	r3, #0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d008      	beq.n	80076a2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	f023 0303 	bic.w	r3, r3, #3
 8007696:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007698:	697a      	ldr	r2, [r7, #20]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4313      	orrs	r3, r2
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	e003      	b.n	80076aa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	f043 0301 	orr.w	r3, r3, #1
 80076a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	011b      	lsls	r3, r3, #4
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	f023 030a 	bic.w	r3, r3, #10
 80076c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	f003 030a 	and.w	r3, r3, #10
 80076cc:	693a      	ldr	r2, [r7, #16]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	697a      	ldr	r2, [r7, #20]
 80076d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	693a      	ldr	r2, [r7, #16]
 80076dc:	621a      	str	r2, [r3, #32]
}
 80076de:	bf00      	nop
 80076e0:	371c      	adds	r7, #28
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	40010000 	.word	0x40010000
 80076f0:	40000400 	.word	0x40000400
 80076f4:	40000800 	.word	0x40000800
 80076f8:	40000c00 	.word	0x40000c00
 80076fc:	40010400 	.word	0x40010400
 8007700:	40014000 	.word	0x40014000
 8007704:	40001800 	.word	0x40001800

08007708 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007708:	b480      	push	{r7}
 800770a:	b087      	sub	sp, #28
 800770c:	af00      	add	r7, sp, #0
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	60b9      	str	r1, [r7, #8]
 8007712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6a1b      	ldr	r3, [r3, #32]
 8007718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6a1b      	ldr	r3, [r3, #32]
 800771e:	f023 0201 	bic.w	r2, r3, #1
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	699b      	ldr	r3, [r3, #24]
 800772a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800772c:	693b      	ldr	r3, [r7, #16]
 800772e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	011b      	lsls	r3, r3, #4
 8007738:	693a      	ldr	r2, [r7, #16]
 800773a:	4313      	orrs	r3, r2
 800773c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	f023 030a 	bic.w	r3, r3, #10
 8007744:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007746:	697a      	ldr	r2, [r7, #20]
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	4313      	orrs	r3, r2
 800774c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	693a      	ldr	r2, [r7, #16]
 8007752:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	697a      	ldr	r2, [r7, #20]
 8007758:	621a      	str	r2, [r3, #32]
}
 800775a:	bf00      	nop
 800775c:	371c      	adds	r7, #28
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr

08007766 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007766:	b480      	push	{r7}
 8007768:	b087      	sub	sp, #28
 800776a:	af00      	add	r7, sp, #0
 800776c:	60f8      	str	r0, [r7, #12]
 800776e:	60b9      	str	r1, [r7, #8]
 8007770:	607a      	str	r2, [r7, #4]
 8007772:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a1b      	ldr	r3, [r3, #32]
 8007778:	f023 0210 	bic.w	r2, r3, #16
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	699b      	ldr	r3, [r3, #24]
 8007784:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007792:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	021b      	lsls	r3, r3, #8
 8007798:	697a      	ldr	r2, [r7, #20]
 800779a:	4313      	orrs	r3, r2
 800779c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80077a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	031b      	lsls	r3, r3, #12
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	697a      	ldr	r2, [r7, #20]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80077b8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	011b      	lsls	r3, r3, #4
 80077be:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80077c2:	693a      	ldr	r2, [r7, #16]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	693a      	ldr	r2, [r7, #16]
 80077d2:	621a      	str	r2, [r3, #32]
}
 80077d4:	bf00      	nop
 80077d6:	371c      	adds	r7, #28
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b087      	sub	sp, #28
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6a1b      	ldr	r3, [r3, #32]
 80077f0:	f023 0210 	bic.w	r2, r3, #16
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	699b      	ldr	r3, [r3, #24]
 80077fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6a1b      	ldr	r3, [r3, #32]
 8007802:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800780a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	031b      	lsls	r3, r3, #12
 8007810:	697a      	ldr	r2, [r7, #20]
 8007812:	4313      	orrs	r3, r2
 8007814:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800781c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	011b      	lsls	r3, r3, #4
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	4313      	orrs	r3, r2
 8007826:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	621a      	str	r2, [r3, #32]
}
 8007834:	bf00      	nop
 8007836:	371c      	adds	r7, #28
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007840:	b480      	push	{r7}
 8007842:	b087      	sub	sp, #28
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	60b9      	str	r1, [r7, #8]
 800784a:	607a      	str	r2, [r7, #4]
 800784c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6a1b      	ldr	r3, [r3, #32]
 8007852:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	69db      	ldr	r3, [r3, #28]
 800785e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6a1b      	ldr	r3, [r3, #32]
 8007864:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	f023 0303 	bic.w	r3, r3, #3
 800786c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800786e:	697a      	ldr	r2, [r7, #20]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4313      	orrs	r3, r2
 8007874:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800787c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	011b      	lsls	r3, r3, #4
 8007882:	b2db      	uxtb	r3, r3
 8007884:	697a      	ldr	r2, [r7, #20]
 8007886:	4313      	orrs	r3, r2
 8007888:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007890:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	021b      	lsls	r3, r3, #8
 8007896:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800789a:	693a      	ldr	r2, [r7, #16]
 800789c:	4313      	orrs	r3, r2
 800789e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	621a      	str	r2, [r3, #32]
}
 80078ac:	bf00      	nop
 80078ae:	371c      	adds	r7, #28
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b087      	sub	sp, #28
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
 80078c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6a1b      	ldr	r3, [r3, #32]
 80078ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	69db      	ldr	r3, [r3, #28]
 80078d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	021b      	lsls	r3, r3, #8
 80078ea:	697a      	ldr	r2, [r7, #20]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078f6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	031b      	lsls	r3, r3, #12
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	697a      	ldr	r2, [r7, #20]
 8007900:	4313      	orrs	r3, r2
 8007902:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800790a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	031b      	lsls	r3, r3, #12
 8007910:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007914:	693a      	ldr	r2, [r7, #16]
 8007916:	4313      	orrs	r3, r2
 8007918:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	621a      	str	r2, [r3, #32]
}
 8007926:	bf00      	nop
 8007928:	371c      	adds	r7, #28
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr

08007932 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007932:	b480      	push	{r7}
 8007934:	b085      	sub	sp, #20
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
 800793a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007948:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	4313      	orrs	r3, r2
 8007950:	f043 0307 	orr.w	r3, r3, #7
 8007954:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	609a      	str	r2, [r3, #8]
}
 800795c:	bf00      	nop
 800795e:	3714      	adds	r7, #20
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007968:	b480      	push	{r7}
 800796a:	b087      	sub	sp, #28
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
 8007974:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007982:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	021a      	lsls	r2, r3, #8
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	431a      	orrs	r2, r3
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	4313      	orrs	r3, r2
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	4313      	orrs	r3, r2
 8007994:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	609a      	str	r2, [r3, #8]
}
 800799c:	bf00      	nop
 800799e:	371c      	adds	r7, #28
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b087      	sub	sp, #28
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	f003 031f 	and.w	r3, r3, #31
 80079ba:	2201      	movs	r2, #1
 80079bc:	fa02 f303 	lsl.w	r3, r2, r3
 80079c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6a1a      	ldr	r2, [r3, #32]
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	43db      	mvns	r3, r3
 80079ca:	401a      	ands	r2, r3
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6a1a      	ldr	r2, [r3, #32]
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	f003 031f 	and.w	r3, r3, #31
 80079da:	6879      	ldr	r1, [r7, #4]
 80079dc:	fa01 f303 	lsl.w	r3, r1, r3
 80079e0:	431a      	orrs	r2, r3
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	621a      	str	r2, [r3, #32]
}
 80079e6:	bf00      	nop
 80079e8:	371c      	adds	r7, #28
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr
	...

080079f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d101      	bne.n	8007a0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a08:	2302      	movs	r3, #2
 8007a0a:	e05a      	b.n	8007ac2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2202      	movs	r2, #2
 8007a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a21      	ldr	r2, [pc, #132]	; (8007ad0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d022      	beq.n	8007a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a58:	d01d      	beq.n	8007a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a1d      	ldr	r2, [pc, #116]	; (8007ad4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d018      	beq.n	8007a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a1b      	ldr	r2, [pc, #108]	; (8007ad8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d013      	beq.n	8007a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a1a      	ldr	r2, [pc, #104]	; (8007adc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d00e      	beq.n	8007a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a18      	ldr	r2, [pc, #96]	; (8007ae0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d009      	beq.n	8007a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a17      	ldr	r2, [pc, #92]	; (8007ae4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d004      	beq.n	8007a96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a15      	ldr	r2, [pc, #84]	; (8007ae8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d10c      	bne.n	8007ab0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	68ba      	ldr	r2, [r7, #8]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68ba      	ldr	r2, [r7, #8]
 8007aae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3714      	adds	r7, #20
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	40010000 	.word	0x40010000
 8007ad4:	40000400 	.word	0x40000400
 8007ad8:	40000800 	.word	0x40000800
 8007adc:	40000c00 	.word	0x40000c00
 8007ae0:	40010400 	.word	0x40010400
 8007ae4:	40014000 	.word	0x40014000
 8007ae8:	40001800 	.word	0x40001800

08007aec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b083      	sub	sp, #12
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007af4:	bf00      	nop
 8007af6:	370c      	adds	r7, #12
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b08:	bf00      	nop
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d101      	bne.n	8007b26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	e03f      	b.n	8007ba6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d106      	bne.n	8007b40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f7fa faca 	bl	80020d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2224      	movs	r2, #36	; 0x24
 8007b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	68da      	ldr	r2, [r3, #12]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f000 fd7b 	bl	8008654 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	691a      	ldr	r2, [r3, #16]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	695a      	ldr	r2, [r3, #20]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	68da      	ldr	r2, [r3, #12]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2220      	movs	r2, #32
 8007b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2220      	movs	r2, #32
 8007ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3708      	adds	r7, #8
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}

08007bae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bae:	b580      	push	{r7, lr}
 8007bb0:	b08a      	sub	sp, #40	; 0x28
 8007bb2:	af02      	add	r7, sp, #8
 8007bb4:	60f8      	str	r0, [r7, #12]
 8007bb6:	60b9      	str	r1, [r7, #8]
 8007bb8:	603b      	str	r3, [r7, #0]
 8007bba:	4613      	mov	r3, r2
 8007bbc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	2b20      	cmp	r3, #32
 8007bcc:	d17c      	bne.n	8007cc8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d002      	beq.n	8007bda <HAL_UART_Transmit+0x2c>
 8007bd4:	88fb      	ldrh	r3, [r7, #6]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d101      	bne.n	8007bde <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e075      	b.n	8007cca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d101      	bne.n	8007bec <HAL_UART_Transmit+0x3e>
 8007be8:	2302      	movs	r3, #2
 8007bea:	e06e      	b.n	8007cca <HAL_UART_Transmit+0x11c>
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2221      	movs	r2, #33	; 0x21
 8007bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c02:	f7fb fd7d 	bl	8003700 <HAL_GetTick>
 8007c06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	88fa      	ldrh	r2, [r7, #6]
 8007c0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	88fa      	ldrh	r2, [r7, #6]
 8007c12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c1c:	d108      	bne.n	8007c30 <HAL_UART_Transmit+0x82>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d104      	bne.n	8007c30 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007c26:	2300      	movs	r3, #0
 8007c28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	61bb      	str	r3, [r7, #24]
 8007c2e:	e003      	b.n	8007c38 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c34:	2300      	movs	r3, #0
 8007c36:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007c40:	e02a      	b.n	8007c98 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	9300      	str	r3, [sp, #0]
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	2180      	movs	r1, #128	; 0x80
 8007c4c:	68f8      	ldr	r0, [r7, #12]
 8007c4e:	f000 faf9 	bl	8008244 <UART_WaitOnFlagUntilTimeout>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d001      	beq.n	8007c5c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007c58:	2303      	movs	r3, #3
 8007c5a:	e036      	b.n	8007cca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d10b      	bne.n	8007c7a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c62:	69bb      	ldr	r3, [r7, #24]
 8007c64:	881b      	ldrh	r3, [r3, #0]
 8007c66:	461a      	mov	r2, r3
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	3302      	adds	r3, #2
 8007c76:	61bb      	str	r3, [r7, #24]
 8007c78:	e007      	b.n	8007c8a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c7a:	69fb      	ldr	r3, [r7, #28]
 8007c7c:	781a      	ldrb	r2, [r3, #0]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	3301      	adds	r3, #1
 8007c88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	3b01      	subs	r3, #1
 8007c92:	b29a      	uxth	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1cf      	bne.n	8007c42 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	9300      	str	r3, [sp, #0]
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	2140      	movs	r1, #64	; 0x40
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	f000 fac9 	bl	8008244 <UART_WaitOnFlagUntilTimeout>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d001      	beq.n	8007cbc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007cb8:	2303      	movs	r3, #3
 8007cba:	e006      	b.n	8007cca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2220      	movs	r2, #32
 8007cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	e000      	b.n	8007cca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007cc8:	2302      	movs	r3, #2
  }
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3720      	adds	r7, #32
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
	...

08007cd4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b0ba      	sub	sp, #232	; 0xe8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	695b      	ldr	r3, [r3, #20]
 8007cf6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007d00:	2300      	movs	r3, #0
 8007d02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d0a:	f003 030f 	and.w	r3, r3, #15
 8007d0e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007d12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d10f      	bne.n	8007d3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d1e:	f003 0320 	and.w	r3, r3, #32
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d009      	beq.n	8007d3a <HAL_UART_IRQHandler+0x66>
 8007d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d2a:	f003 0320 	and.w	r3, r3, #32
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d003      	beq.n	8007d3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 fbd3 	bl	80084de <UART_Receive_IT>
      return;
 8007d38:	e256      	b.n	80081e8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007d3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	f000 80de 	beq.w	8007f00 <HAL_UART_IRQHandler+0x22c>
 8007d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d48:	f003 0301 	and.w	r3, r3, #1
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d106      	bne.n	8007d5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d54:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f000 80d1 	beq.w	8007f00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d62:	f003 0301 	and.w	r3, r3, #1
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d00b      	beq.n	8007d82 <HAL_UART_IRQHandler+0xae>
 8007d6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d005      	beq.n	8007d82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d7a:	f043 0201 	orr.w	r2, r3, #1
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d86:	f003 0304 	and.w	r3, r3, #4
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d00b      	beq.n	8007da6 <HAL_UART_IRQHandler+0xd2>
 8007d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d005      	beq.n	8007da6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d9e:	f043 0202 	orr.w	r2, r3, #2
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007daa:	f003 0302 	and.w	r3, r3, #2
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00b      	beq.n	8007dca <HAL_UART_IRQHandler+0xf6>
 8007db2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007db6:	f003 0301 	and.w	r3, r3, #1
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d005      	beq.n	8007dca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc2:	f043 0204 	orr.w	r2, r3, #4
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dce:	f003 0308 	and.w	r3, r3, #8
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d011      	beq.n	8007dfa <HAL_UART_IRQHandler+0x126>
 8007dd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dda:	f003 0320 	and.w	r3, r3, #32
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d105      	bne.n	8007dee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007de2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007de6:	f003 0301 	and.w	r3, r3, #1
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d005      	beq.n	8007dfa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007df2:	f043 0208 	orr.w	r2, r3, #8
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f000 81ed 	beq.w	80081de <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e08:	f003 0320 	and.w	r3, r3, #32
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d008      	beq.n	8007e22 <HAL_UART_IRQHandler+0x14e>
 8007e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e14:	f003 0320 	and.w	r3, r3, #32
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d002      	beq.n	8007e22 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f000 fb5e 	bl	80084de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	695b      	ldr	r3, [r3, #20]
 8007e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e2c:	2b40      	cmp	r3, #64	; 0x40
 8007e2e:	bf0c      	ite	eq
 8007e30:	2301      	moveq	r3, #1
 8007e32:	2300      	movne	r3, #0
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e3e:	f003 0308 	and.w	r3, r3, #8
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d103      	bne.n	8007e4e <HAL_UART_IRQHandler+0x17a>
 8007e46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d04f      	beq.n	8007eee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 fa66 	bl	8008320 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	695b      	ldr	r3, [r3, #20]
 8007e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e5e:	2b40      	cmp	r3, #64	; 0x40
 8007e60:	d141      	bne.n	8007ee6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3314      	adds	r3, #20
 8007e68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007e70:	e853 3f00 	ldrex	r3, [r3]
 8007e74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007e78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007e7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3314      	adds	r3, #20
 8007e8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007e8e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007e92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007e9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007e9e:	e841 2300 	strex	r3, r2, [r1]
 8007ea2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007ea6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1d9      	bne.n	8007e62 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d013      	beq.n	8007ede <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eba:	4a7d      	ldr	r2, [pc, #500]	; (80080b0 <HAL_UART_IRQHandler+0x3dc>)
 8007ebc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f7fb fdcd 	bl	8003a62 <HAL_DMA_Abort_IT>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d016      	beq.n	8007efc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007ed8:	4610      	mov	r0, r2
 8007eda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007edc:	e00e      	b.n	8007efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f000 f99a 	bl	8008218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee4:	e00a      	b.n	8007efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 f996 	bl	8008218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eec:	e006      	b.n	8007efc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 f992 	bl	8008218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007efa:	e170      	b.n	80081de <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007efc:	bf00      	nop
    return;
 8007efe:	e16e      	b.n	80081de <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	f040 814a 	bne.w	800819e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f0e:	f003 0310 	and.w	r3, r3, #16
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f000 8143 	beq.w	800819e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f1c:	f003 0310 	and.w	r3, r3, #16
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f000 813c 	beq.w	800819e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f26:	2300      	movs	r3, #0
 8007f28:	60bb      	str	r3, [r7, #8]
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	60bb      	str	r3, [r7, #8]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	60bb      	str	r3, [r7, #8]
 8007f3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	695b      	ldr	r3, [r3, #20]
 8007f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f46:	2b40      	cmp	r3, #64	; 0x40
 8007f48:	f040 80b4 	bne.w	80080b4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 8140 	beq.w	80081e2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	f080 8139 	bcs.w	80081e2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f76:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f7c:	69db      	ldr	r3, [r3, #28]
 8007f7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f82:	f000 8088 	beq.w	8008096 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	330c      	adds	r3, #12
 8007f8c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f90:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f94:	e853 3f00 	ldrex	r3, [r3]
 8007f98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007f9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007fa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fa4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	330c      	adds	r3, #12
 8007fae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007fb2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007fb6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007fbe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007fc2:	e841 2300 	strex	r3, r2, [r1]
 8007fc6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007fca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d1d9      	bne.n	8007f86 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3314      	adds	r3, #20
 8007fd8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fdc:	e853 3f00 	ldrex	r3, [r3]
 8007fe0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007fe2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007fe4:	f023 0301 	bic.w	r3, r3, #1
 8007fe8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	3314      	adds	r3, #20
 8007ff2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007ff6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007ffa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007ffe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008002:	e841 2300 	strex	r3, r2, [r1]
 8008006:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008008:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800800a:	2b00      	cmp	r3, #0
 800800c:	d1e1      	bne.n	8007fd2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	3314      	adds	r3, #20
 8008014:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008016:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008018:	e853 3f00 	ldrex	r3, [r3]
 800801c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800801e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008020:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008024:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	3314      	adds	r3, #20
 800802e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008032:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008034:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008036:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008038:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800803a:	e841 2300 	strex	r3, r2, [r1]
 800803e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008040:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008042:	2b00      	cmp	r3, #0
 8008044:	d1e3      	bne.n	800800e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2220      	movs	r2, #32
 800804a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	330c      	adds	r3, #12
 800805a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800805e:	e853 3f00 	ldrex	r3, [r3]
 8008062:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008064:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008066:	f023 0310 	bic.w	r3, r3, #16
 800806a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	330c      	adds	r3, #12
 8008074:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008078:	65ba      	str	r2, [r7, #88]	; 0x58
 800807a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800807c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800807e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008080:	e841 2300 	strex	r3, r2, [r1]
 8008084:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008086:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008088:	2b00      	cmp	r3, #0
 800808a:	d1e3      	bne.n	8008054 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008090:	4618      	mov	r0, r3
 8008092:	f7fb fc76 	bl	8003982 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800809e:	b29b      	uxth	r3, r3
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	b29b      	uxth	r3, r3
 80080a4:	4619      	mov	r1, r3
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 f8c0 	bl	800822c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80080ac:	e099      	b.n	80081e2 <HAL_UART_IRQHandler+0x50e>
 80080ae:	bf00      	nop
 80080b0:	080083e7 	.word	0x080083e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080bc:	b29b      	uxth	r3, r3
 80080be:	1ad3      	subs	r3, r2, r3
 80080c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 808b 	beq.w	80081e6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80080d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	f000 8086 	beq.w	80081e6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	330c      	adds	r3, #12
 80080e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e4:	e853 3f00 	ldrex	r3, [r3]
 80080e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80080ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80080f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	330c      	adds	r3, #12
 80080fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80080fe:	647a      	str	r2, [r7, #68]	; 0x44
 8008100:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008102:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008104:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008106:	e841 2300 	strex	r3, r2, [r1]
 800810a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800810c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1e3      	bne.n	80080da <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	3314      	adds	r3, #20
 8008118:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811c:	e853 3f00 	ldrex	r3, [r3]
 8008120:	623b      	str	r3, [r7, #32]
   return(result);
 8008122:	6a3b      	ldr	r3, [r7, #32]
 8008124:	f023 0301 	bic.w	r3, r3, #1
 8008128:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	3314      	adds	r3, #20
 8008132:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008136:	633a      	str	r2, [r7, #48]	; 0x30
 8008138:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800813c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800813e:	e841 2300 	strex	r3, r2, [r1]
 8008142:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1e3      	bne.n	8008112 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2220      	movs	r2, #32
 800814e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	330c      	adds	r3, #12
 800815e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	e853 3f00 	ldrex	r3, [r3]
 8008166:	60fb      	str	r3, [r7, #12]
   return(result);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f023 0310 	bic.w	r3, r3, #16
 800816e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	330c      	adds	r3, #12
 8008178:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800817c:	61fa      	str	r2, [r7, #28]
 800817e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008180:	69b9      	ldr	r1, [r7, #24]
 8008182:	69fa      	ldr	r2, [r7, #28]
 8008184:	e841 2300 	strex	r3, r2, [r1]
 8008188:	617b      	str	r3, [r7, #20]
   return(result);
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1e3      	bne.n	8008158 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008190:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008194:	4619      	mov	r1, r3
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f848 	bl	800822c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800819c:	e023      	b.n	80081e6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800819e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d009      	beq.n	80081be <HAL_UART_IRQHandler+0x4ea>
 80081aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d003      	beq.n	80081be <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 f929 	bl	800840e <UART_Transmit_IT>
    return;
 80081bc:	e014      	b.n	80081e8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80081be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00e      	beq.n	80081e8 <HAL_UART_IRQHandler+0x514>
 80081ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d008      	beq.n	80081e8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f000 f969 	bl	80084ae <UART_EndTransmit_IT>
    return;
 80081dc:	e004      	b.n	80081e8 <HAL_UART_IRQHandler+0x514>
    return;
 80081de:	bf00      	nop
 80081e0:	e002      	b.n	80081e8 <HAL_UART_IRQHandler+0x514>
      return;
 80081e2:	bf00      	nop
 80081e4:	e000      	b.n	80081e8 <HAL_UART_IRQHandler+0x514>
      return;
 80081e6:	bf00      	nop
  }
}
 80081e8:	37e8      	adds	r7, #232	; 0xe8
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop

080081f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80081f8:	bf00      	nop
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800820c:	bf00      	nop
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008218:	b480      	push	{r7}
 800821a:	b083      	sub	sp, #12
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008220:	bf00      	nop
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr

0800822c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	460b      	mov	r3, r1
 8008236:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008238:	bf00      	nop
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b090      	sub	sp, #64	; 0x40
 8008248:	af00      	add	r7, sp, #0
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	60b9      	str	r1, [r7, #8]
 800824e:	603b      	str	r3, [r7, #0]
 8008250:	4613      	mov	r3, r2
 8008252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008254:	e050      	b.n	80082f8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008256:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800825c:	d04c      	beq.n	80082f8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800825e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008260:	2b00      	cmp	r3, #0
 8008262:	d007      	beq.n	8008274 <UART_WaitOnFlagUntilTimeout+0x30>
 8008264:	f7fb fa4c 	bl	8003700 <HAL_GetTick>
 8008268:	4602      	mov	r2, r0
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	1ad3      	subs	r3, r2, r3
 800826e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008270:	429a      	cmp	r2, r3
 8008272:	d241      	bcs.n	80082f8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	330c      	adds	r3, #12
 800827a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800827e:	e853 3f00 	ldrex	r3, [r3]
 8008282:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008286:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800828a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	330c      	adds	r3, #12
 8008292:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008294:	637a      	str	r2, [r7, #52]	; 0x34
 8008296:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008298:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800829a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800829c:	e841 2300 	strex	r3, r2, [r1]
 80082a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d1e5      	bne.n	8008274 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	3314      	adds	r3, #20
 80082ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	e853 3f00 	ldrex	r3, [r3]
 80082b6:	613b      	str	r3, [r7, #16]
   return(result);
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	f023 0301 	bic.w	r3, r3, #1
 80082be:	63bb      	str	r3, [r7, #56]	; 0x38
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	3314      	adds	r3, #20
 80082c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80082c8:	623a      	str	r2, [r7, #32]
 80082ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082cc:	69f9      	ldr	r1, [r7, #28]
 80082ce:	6a3a      	ldr	r2, [r7, #32]
 80082d0:	e841 2300 	strex	r3, r2, [r1]
 80082d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1e5      	bne.n	80082a8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2220      	movs	r2, #32
 80082e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2220      	movs	r2, #32
 80082e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80082f4:	2303      	movs	r3, #3
 80082f6:	e00f      	b.n	8008318 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	4013      	ands	r3, r2
 8008302:	68ba      	ldr	r2, [r7, #8]
 8008304:	429a      	cmp	r2, r3
 8008306:	bf0c      	ite	eq
 8008308:	2301      	moveq	r3, #1
 800830a:	2300      	movne	r3, #0
 800830c:	b2db      	uxtb	r3, r3
 800830e:	461a      	mov	r2, r3
 8008310:	79fb      	ldrb	r3, [r7, #7]
 8008312:	429a      	cmp	r2, r3
 8008314:	d09f      	beq.n	8008256 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	3740      	adds	r7, #64	; 0x40
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008320:	b480      	push	{r7}
 8008322:	b095      	sub	sp, #84	; 0x54
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	330c      	adds	r3, #12
 800832e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008330:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008332:	e853 3f00 	ldrex	r3, [r3]
 8008336:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800833e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	330c      	adds	r3, #12
 8008346:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008348:	643a      	str	r2, [r7, #64]	; 0x40
 800834a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800834e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008350:	e841 2300 	strex	r3, r2, [r1]
 8008354:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008358:	2b00      	cmp	r3, #0
 800835a:	d1e5      	bne.n	8008328 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	3314      	adds	r3, #20
 8008362:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008364:	6a3b      	ldr	r3, [r7, #32]
 8008366:	e853 3f00 	ldrex	r3, [r3]
 800836a:	61fb      	str	r3, [r7, #28]
   return(result);
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	f023 0301 	bic.w	r3, r3, #1
 8008372:	64bb      	str	r3, [r7, #72]	; 0x48
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	3314      	adds	r3, #20
 800837a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800837c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800837e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008380:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008382:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008384:	e841 2300 	strex	r3, r2, [r1]
 8008388:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800838a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1e5      	bne.n	800835c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008394:	2b01      	cmp	r3, #1
 8008396:	d119      	bne.n	80083cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	330c      	adds	r3, #12
 800839e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	e853 3f00 	ldrex	r3, [r3]
 80083a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	f023 0310 	bic.w	r3, r3, #16
 80083ae:	647b      	str	r3, [r7, #68]	; 0x44
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	330c      	adds	r3, #12
 80083b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083b8:	61ba      	str	r2, [r7, #24]
 80083ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083bc:	6979      	ldr	r1, [r7, #20]
 80083be:	69ba      	ldr	r2, [r7, #24]
 80083c0:	e841 2300 	strex	r3, r2, [r1]
 80083c4:	613b      	str	r3, [r7, #16]
   return(result);
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1e5      	bne.n	8008398 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2220      	movs	r2, #32
 80083d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80083da:	bf00      	nop
 80083dc:	3754      	adds	r7, #84	; 0x54
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr

080083e6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b084      	sub	sp, #16
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2200      	movs	r2, #0
 80083f8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2200      	movs	r2, #0
 80083fe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	f7ff ff09 	bl	8008218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008406:	bf00      	nop
 8008408:	3710      	adds	r7, #16
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800840e:	b480      	push	{r7}
 8008410:	b085      	sub	sp, #20
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800841c:	b2db      	uxtb	r3, r3
 800841e:	2b21      	cmp	r3, #33	; 0x21
 8008420:	d13e      	bne.n	80084a0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800842a:	d114      	bne.n	8008456 <UART_Transmit_IT+0x48>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d110      	bne.n	8008456 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a1b      	ldr	r3, [r3, #32]
 8008438:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	881b      	ldrh	r3, [r3, #0]
 800843e:	461a      	mov	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008448:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6a1b      	ldr	r3, [r3, #32]
 800844e:	1c9a      	adds	r2, r3, #2
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	621a      	str	r2, [r3, #32]
 8008454:	e008      	b.n	8008468 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a1b      	ldr	r3, [r3, #32]
 800845a:	1c59      	adds	r1, r3, #1
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	6211      	str	r1, [r2, #32]
 8008460:	781a      	ldrb	r2, [r3, #0]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800846c:	b29b      	uxth	r3, r3
 800846e:	3b01      	subs	r3, #1
 8008470:	b29b      	uxth	r3, r3
 8008472:	687a      	ldr	r2, [r7, #4]
 8008474:	4619      	mov	r1, r3
 8008476:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008478:	2b00      	cmp	r3, #0
 800847a:	d10f      	bne.n	800849c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	68da      	ldr	r2, [r3, #12]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800848a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68da      	ldr	r2, [r3, #12]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800849a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800849c:	2300      	movs	r3, #0
 800849e:	e000      	b.n	80084a2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80084a0:	2302      	movs	r3, #2
  }
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3714      	adds	r7, #20
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr

080084ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084ae:	b580      	push	{r7, lr}
 80084b0:	b082      	sub	sp, #8
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	68da      	ldr	r2, [r3, #12]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2220      	movs	r2, #32
 80084ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f7ff fe8e 	bl	80081f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80084d4:	2300      	movs	r3, #0
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3708      	adds	r7, #8
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}

080084de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80084de:	b580      	push	{r7, lr}
 80084e0:	b08c      	sub	sp, #48	; 0x30
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	2b22      	cmp	r3, #34	; 0x22
 80084f0:	f040 80ab 	bne.w	800864a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084fc:	d117      	bne.n	800852e <UART_Receive_IT+0x50>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	691b      	ldr	r3, [r3, #16]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d113      	bne.n	800852e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008506:	2300      	movs	r3, #0
 8008508:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800850e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	b29b      	uxth	r3, r3
 8008518:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800851c:	b29a      	uxth	r2, r3
 800851e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008520:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008526:	1c9a      	adds	r2, r3, #2
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	629a      	str	r2, [r3, #40]	; 0x28
 800852c:	e026      	b.n	800857c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008532:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008534:	2300      	movs	r3, #0
 8008536:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	689b      	ldr	r3, [r3, #8]
 800853c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008540:	d007      	beq.n	8008552 <UART_Receive_IT+0x74>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d10a      	bne.n	8008560 <UART_Receive_IT+0x82>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d106      	bne.n	8008560 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	b2da      	uxtb	r2, r3
 800855a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800855c:	701a      	strb	r2, [r3, #0]
 800855e:	e008      	b.n	8008572 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	b2db      	uxtb	r3, r3
 8008568:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800856c:	b2da      	uxtb	r2, r3
 800856e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008570:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008576:	1c5a      	adds	r2, r3, #1
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008580:	b29b      	uxth	r3, r3
 8008582:	3b01      	subs	r3, #1
 8008584:	b29b      	uxth	r3, r3
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	4619      	mov	r1, r3
 800858a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800858c:	2b00      	cmp	r3, #0
 800858e:	d15a      	bne.n	8008646 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	68da      	ldr	r2, [r3, #12]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f022 0220 	bic.w	r2, r2, #32
 800859e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	68da      	ldr	r2, [r3, #12]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80085ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	695a      	ldr	r2, [r3, #20]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f022 0201 	bic.w	r2, r2, #1
 80085be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2220      	movs	r2, #32
 80085c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d135      	bne.n	800863c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	330c      	adds	r3, #12
 80085dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	e853 3f00 	ldrex	r3, [r3]
 80085e4:	613b      	str	r3, [r7, #16]
   return(result);
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	f023 0310 	bic.w	r3, r3, #16
 80085ec:	627b      	str	r3, [r7, #36]	; 0x24
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	330c      	adds	r3, #12
 80085f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085f6:	623a      	str	r2, [r7, #32]
 80085f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fa:	69f9      	ldr	r1, [r7, #28]
 80085fc:	6a3a      	ldr	r2, [r7, #32]
 80085fe:	e841 2300 	strex	r3, r2, [r1]
 8008602:	61bb      	str	r3, [r7, #24]
   return(result);
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1e5      	bne.n	80085d6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f003 0310 	and.w	r3, r3, #16
 8008614:	2b10      	cmp	r3, #16
 8008616:	d10a      	bne.n	800862e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008618:	2300      	movs	r3, #0
 800861a:	60fb      	str	r3, [r7, #12]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	60fb      	str	r3, [r7, #12]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	60fb      	str	r3, [r7, #12]
 800862c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008632:	4619      	mov	r1, r3
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f7ff fdf9 	bl	800822c <HAL_UARTEx_RxEventCallback>
 800863a:	e002      	b.n	8008642 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f7ff fde1 	bl	8008204 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008642:	2300      	movs	r3, #0
 8008644:	e002      	b.n	800864c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008646:	2300      	movs	r3, #0
 8008648:	e000      	b.n	800864c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800864a:	2302      	movs	r3, #2
  }
}
 800864c:	4618      	mov	r0, r3
 800864e:	3730      	adds	r7, #48	; 0x30
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008658:	b0c0      	sub	sp, #256	; 0x100
 800865a:	af00      	add	r7, sp, #0
 800865c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	691b      	ldr	r3, [r3, #16]
 8008668:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800866c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008670:	68d9      	ldr	r1, [r3, #12]
 8008672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	ea40 0301 	orr.w	r3, r0, r1
 800867c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800867e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008682:	689a      	ldr	r2, [r3, #8]
 8008684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	431a      	orrs	r2, r3
 800868c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008690:	695b      	ldr	r3, [r3, #20]
 8008692:	431a      	orrs	r2, r3
 8008694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008698:	69db      	ldr	r3, [r3, #28]
 800869a:	4313      	orrs	r3, r2
 800869c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80086a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	68db      	ldr	r3, [r3, #12]
 80086a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80086ac:	f021 010c 	bic.w	r1, r1, #12
 80086b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086b4:	681a      	ldr	r2, [r3, #0]
 80086b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80086ba:	430b      	orrs	r3, r1
 80086bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80086be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	695b      	ldr	r3, [r3, #20]
 80086c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80086ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086ce:	6999      	ldr	r1, [r3, #24]
 80086d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	ea40 0301 	orr.w	r3, r0, r1
 80086da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80086dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	4b8f      	ldr	r3, [pc, #572]	; (8008920 <UART_SetConfig+0x2cc>)
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d005      	beq.n	80086f4 <UART_SetConfig+0xa0>
 80086e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	4b8d      	ldr	r3, [pc, #564]	; (8008924 <UART_SetConfig+0x2d0>)
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d104      	bne.n	80086fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80086f4:	f7fd f946 	bl	8005984 <HAL_RCC_GetPCLK2Freq>
 80086f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80086fc:	e003      	b.n	8008706 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80086fe:	f7fd f92d 	bl	800595c <HAL_RCC_GetPCLK1Freq>
 8008702:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800870a:	69db      	ldr	r3, [r3, #28]
 800870c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008710:	f040 810c 	bne.w	800892c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008714:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008718:	2200      	movs	r2, #0
 800871a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800871e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008722:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008726:	4622      	mov	r2, r4
 8008728:	462b      	mov	r3, r5
 800872a:	1891      	adds	r1, r2, r2
 800872c:	65b9      	str	r1, [r7, #88]	; 0x58
 800872e:	415b      	adcs	r3, r3
 8008730:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008732:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008736:	4621      	mov	r1, r4
 8008738:	eb12 0801 	adds.w	r8, r2, r1
 800873c:	4629      	mov	r1, r5
 800873e:	eb43 0901 	adc.w	r9, r3, r1
 8008742:	f04f 0200 	mov.w	r2, #0
 8008746:	f04f 0300 	mov.w	r3, #0
 800874a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800874e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008752:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008756:	4690      	mov	r8, r2
 8008758:	4699      	mov	r9, r3
 800875a:	4623      	mov	r3, r4
 800875c:	eb18 0303 	adds.w	r3, r8, r3
 8008760:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008764:	462b      	mov	r3, r5
 8008766:	eb49 0303 	adc.w	r3, r9, r3
 800876a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800876e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800877a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800877e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008782:	460b      	mov	r3, r1
 8008784:	18db      	adds	r3, r3, r3
 8008786:	653b      	str	r3, [r7, #80]	; 0x50
 8008788:	4613      	mov	r3, r2
 800878a:	eb42 0303 	adc.w	r3, r2, r3
 800878e:	657b      	str	r3, [r7, #84]	; 0x54
 8008790:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008794:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008798:	f7f8 f970 	bl	8000a7c <__aeabi_uldivmod>
 800879c:	4602      	mov	r2, r0
 800879e:	460b      	mov	r3, r1
 80087a0:	4b61      	ldr	r3, [pc, #388]	; (8008928 <UART_SetConfig+0x2d4>)
 80087a2:	fba3 2302 	umull	r2, r3, r3, r2
 80087a6:	095b      	lsrs	r3, r3, #5
 80087a8:	011c      	lsls	r4, r3, #4
 80087aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087ae:	2200      	movs	r2, #0
 80087b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80087b4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80087b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80087bc:	4642      	mov	r2, r8
 80087be:	464b      	mov	r3, r9
 80087c0:	1891      	adds	r1, r2, r2
 80087c2:	64b9      	str	r1, [r7, #72]	; 0x48
 80087c4:	415b      	adcs	r3, r3
 80087c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80087cc:	4641      	mov	r1, r8
 80087ce:	eb12 0a01 	adds.w	sl, r2, r1
 80087d2:	4649      	mov	r1, r9
 80087d4:	eb43 0b01 	adc.w	fp, r3, r1
 80087d8:	f04f 0200 	mov.w	r2, #0
 80087dc:	f04f 0300 	mov.w	r3, #0
 80087e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80087e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80087e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80087ec:	4692      	mov	sl, r2
 80087ee:	469b      	mov	fp, r3
 80087f0:	4643      	mov	r3, r8
 80087f2:	eb1a 0303 	adds.w	r3, sl, r3
 80087f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80087fa:	464b      	mov	r3, r9
 80087fc:	eb4b 0303 	adc.w	r3, fp, r3
 8008800:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008810:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008814:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008818:	460b      	mov	r3, r1
 800881a:	18db      	adds	r3, r3, r3
 800881c:	643b      	str	r3, [r7, #64]	; 0x40
 800881e:	4613      	mov	r3, r2
 8008820:	eb42 0303 	adc.w	r3, r2, r3
 8008824:	647b      	str	r3, [r7, #68]	; 0x44
 8008826:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800882a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800882e:	f7f8 f925 	bl	8000a7c <__aeabi_uldivmod>
 8008832:	4602      	mov	r2, r0
 8008834:	460b      	mov	r3, r1
 8008836:	4611      	mov	r1, r2
 8008838:	4b3b      	ldr	r3, [pc, #236]	; (8008928 <UART_SetConfig+0x2d4>)
 800883a:	fba3 2301 	umull	r2, r3, r3, r1
 800883e:	095b      	lsrs	r3, r3, #5
 8008840:	2264      	movs	r2, #100	; 0x64
 8008842:	fb02 f303 	mul.w	r3, r2, r3
 8008846:	1acb      	subs	r3, r1, r3
 8008848:	00db      	lsls	r3, r3, #3
 800884a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800884e:	4b36      	ldr	r3, [pc, #216]	; (8008928 <UART_SetConfig+0x2d4>)
 8008850:	fba3 2302 	umull	r2, r3, r3, r2
 8008854:	095b      	lsrs	r3, r3, #5
 8008856:	005b      	lsls	r3, r3, #1
 8008858:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800885c:	441c      	add	r4, r3
 800885e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008862:	2200      	movs	r2, #0
 8008864:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008868:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800886c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008870:	4642      	mov	r2, r8
 8008872:	464b      	mov	r3, r9
 8008874:	1891      	adds	r1, r2, r2
 8008876:	63b9      	str	r1, [r7, #56]	; 0x38
 8008878:	415b      	adcs	r3, r3
 800887a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800887c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008880:	4641      	mov	r1, r8
 8008882:	1851      	adds	r1, r2, r1
 8008884:	6339      	str	r1, [r7, #48]	; 0x30
 8008886:	4649      	mov	r1, r9
 8008888:	414b      	adcs	r3, r1
 800888a:	637b      	str	r3, [r7, #52]	; 0x34
 800888c:	f04f 0200 	mov.w	r2, #0
 8008890:	f04f 0300 	mov.w	r3, #0
 8008894:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008898:	4659      	mov	r1, fp
 800889a:	00cb      	lsls	r3, r1, #3
 800889c:	4651      	mov	r1, sl
 800889e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088a2:	4651      	mov	r1, sl
 80088a4:	00ca      	lsls	r2, r1, #3
 80088a6:	4610      	mov	r0, r2
 80088a8:	4619      	mov	r1, r3
 80088aa:	4603      	mov	r3, r0
 80088ac:	4642      	mov	r2, r8
 80088ae:	189b      	adds	r3, r3, r2
 80088b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80088b4:	464b      	mov	r3, r9
 80088b6:	460a      	mov	r2, r1
 80088b8:	eb42 0303 	adc.w	r3, r2, r3
 80088bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80088c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80088c4:	685b      	ldr	r3, [r3, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80088cc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80088d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80088d4:	460b      	mov	r3, r1
 80088d6:	18db      	adds	r3, r3, r3
 80088d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80088da:	4613      	mov	r3, r2
 80088dc:	eb42 0303 	adc.w	r3, r2, r3
 80088e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80088e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80088e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80088ea:	f7f8 f8c7 	bl	8000a7c <__aeabi_uldivmod>
 80088ee:	4602      	mov	r2, r0
 80088f0:	460b      	mov	r3, r1
 80088f2:	4b0d      	ldr	r3, [pc, #52]	; (8008928 <UART_SetConfig+0x2d4>)
 80088f4:	fba3 1302 	umull	r1, r3, r3, r2
 80088f8:	095b      	lsrs	r3, r3, #5
 80088fa:	2164      	movs	r1, #100	; 0x64
 80088fc:	fb01 f303 	mul.w	r3, r1, r3
 8008900:	1ad3      	subs	r3, r2, r3
 8008902:	00db      	lsls	r3, r3, #3
 8008904:	3332      	adds	r3, #50	; 0x32
 8008906:	4a08      	ldr	r2, [pc, #32]	; (8008928 <UART_SetConfig+0x2d4>)
 8008908:	fba2 2303 	umull	r2, r3, r2, r3
 800890c:	095b      	lsrs	r3, r3, #5
 800890e:	f003 0207 	and.w	r2, r3, #7
 8008912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4422      	add	r2, r4
 800891a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800891c:	e105      	b.n	8008b2a <UART_SetConfig+0x4d6>
 800891e:	bf00      	nop
 8008920:	40011000 	.word	0x40011000
 8008924:	40011400 	.word	0x40011400
 8008928:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800892c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008930:	2200      	movs	r2, #0
 8008932:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008936:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800893a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800893e:	4642      	mov	r2, r8
 8008940:	464b      	mov	r3, r9
 8008942:	1891      	adds	r1, r2, r2
 8008944:	6239      	str	r1, [r7, #32]
 8008946:	415b      	adcs	r3, r3
 8008948:	627b      	str	r3, [r7, #36]	; 0x24
 800894a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800894e:	4641      	mov	r1, r8
 8008950:	1854      	adds	r4, r2, r1
 8008952:	4649      	mov	r1, r9
 8008954:	eb43 0501 	adc.w	r5, r3, r1
 8008958:	f04f 0200 	mov.w	r2, #0
 800895c:	f04f 0300 	mov.w	r3, #0
 8008960:	00eb      	lsls	r3, r5, #3
 8008962:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008966:	00e2      	lsls	r2, r4, #3
 8008968:	4614      	mov	r4, r2
 800896a:	461d      	mov	r5, r3
 800896c:	4643      	mov	r3, r8
 800896e:	18e3      	adds	r3, r4, r3
 8008970:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008974:	464b      	mov	r3, r9
 8008976:	eb45 0303 	adc.w	r3, r5, r3
 800897a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800897e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800898a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800898e:	f04f 0200 	mov.w	r2, #0
 8008992:	f04f 0300 	mov.w	r3, #0
 8008996:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800899a:	4629      	mov	r1, r5
 800899c:	008b      	lsls	r3, r1, #2
 800899e:	4621      	mov	r1, r4
 80089a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089a4:	4621      	mov	r1, r4
 80089a6:	008a      	lsls	r2, r1, #2
 80089a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80089ac:	f7f8 f866 	bl	8000a7c <__aeabi_uldivmod>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4b60      	ldr	r3, [pc, #384]	; (8008b38 <UART_SetConfig+0x4e4>)
 80089b6:	fba3 2302 	umull	r2, r3, r3, r2
 80089ba:	095b      	lsrs	r3, r3, #5
 80089bc:	011c      	lsls	r4, r3, #4
 80089be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80089c2:	2200      	movs	r2, #0
 80089c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80089c8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80089cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80089d0:	4642      	mov	r2, r8
 80089d2:	464b      	mov	r3, r9
 80089d4:	1891      	adds	r1, r2, r2
 80089d6:	61b9      	str	r1, [r7, #24]
 80089d8:	415b      	adcs	r3, r3
 80089da:	61fb      	str	r3, [r7, #28]
 80089dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80089e0:	4641      	mov	r1, r8
 80089e2:	1851      	adds	r1, r2, r1
 80089e4:	6139      	str	r1, [r7, #16]
 80089e6:	4649      	mov	r1, r9
 80089e8:	414b      	adcs	r3, r1
 80089ea:	617b      	str	r3, [r7, #20]
 80089ec:	f04f 0200 	mov.w	r2, #0
 80089f0:	f04f 0300 	mov.w	r3, #0
 80089f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80089f8:	4659      	mov	r1, fp
 80089fa:	00cb      	lsls	r3, r1, #3
 80089fc:	4651      	mov	r1, sl
 80089fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a02:	4651      	mov	r1, sl
 8008a04:	00ca      	lsls	r2, r1, #3
 8008a06:	4610      	mov	r0, r2
 8008a08:	4619      	mov	r1, r3
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	4642      	mov	r2, r8
 8008a0e:	189b      	adds	r3, r3, r2
 8008a10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008a14:	464b      	mov	r3, r9
 8008a16:	460a      	mov	r2, r1
 8008a18:	eb42 0303 	adc.w	r3, r2, r3
 8008a1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	67bb      	str	r3, [r7, #120]	; 0x78
 8008a2a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008a2c:	f04f 0200 	mov.w	r2, #0
 8008a30:	f04f 0300 	mov.w	r3, #0
 8008a34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008a38:	4649      	mov	r1, r9
 8008a3a:	008b      	lsls	r3, r1, #2
 8008a3c:	4641      	mov	r1, r8
 8008a3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a42:	4641      	mov	r1, r8
 8008a44:	008a      	lsls	r2, r1, #2
 8008a46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008a4a:	f7f8 f817 	bl	8000a7c <__aeabi_uldivmod>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	460b      	mov	r3, r1
 8008a52:	4b39      	ldr	r3, [pc, #228]	; (8008b38 <UART_SetConfig+0x4e4>)
 8008a54:	fba3 1302 	umull	r1, r3, r3, r2
 8008a58:	095b      	lsrs	r3, r3, #5
 8008a5a:	2164      	movs	r1, #100	; 0x64
 8008a5c:	fb01 f303 	mul.w	r3, r1, r3
 8008a60:	1ad3      	subs	r3, r2, r3
 8008a62:	011b      	lsls	r3, r3, #4
 8008a64:	3332      	adds	r3, #50	; 0x32
 8008a66:	4a34      	ldr	r2, [pc, #208]	; (8008b38 <UART_SetConfig+0x4e4>)
 8008a68:	fba2 2303 	umull	r2, r3, r2, r3
 8008a6c:	095b      	lsrs	r3, r3, #5
 8008a6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a72:	441c      	add	r4, r3
 8008a74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008a78:	2200      	movs	r2, #0
 8008a7a:	673b      	str	r3, [r7, #112]	; 0x70
 8008a7c:	677a      	str	r2, [r7, #116]	; 0x74
 8008a7e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008a82:	4642      	mov	r2, r8
 8008a84:	464b      	mov	r3, r9
 8008a86:	1891      	adds	r1, r2, r2
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	415b      	adcs	r3, r3
 8008a8c:	60fb      	str	r3, [r7, #12]
 8008a8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008a92:	4641      	mov	r1, r8
 8008a94:	1851      	adds	r1, r2, r1
 8008a96:	6039      	str	r1, [r7, #0]
 8008a98:	4649      	mov	r1, r9
 8008a9a:	414b      	adcs	r3, r1
 8008a9c:	607b      	str	r3, [r7, #4]
 8008a9e:	f04f 0200 	mov.w	r2, #0
 8008aa2:	f04f 0300 	mov.w	r3, #0
 8008aa6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008aaa:	4659      	mov	r1, fp
 8008aac:	00cb      	lsls	r3, r1, #3
 8008aae:	4651      	mov	r1, sl
 8008ab0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ab4:	4651      	mov	r1, sl
 8008ab6:	00ca      	lsls	r2, r1, #3
 8008ab8:	4610      	mov	r0, r2
 8008aba:	4619      	mov	r1, r3
 8008abc:	4603      	mov	r3, r0
 8008abe:	4642      	mov	r2, r8
 8008ac0:	189b      	adds	r3, r3, r2
 8008ac2:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ac4:	464b      	mov	r3, r9
 8008ac6:	460a      	mov	r2, r1
 8008ac8:	eb42 0303 	adc.w	r3, r2, r3
 8008acc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	663b      	str	r3, [r7, #96]	; 0x60
 8008ad8:	667a      	str	r2, [r7, #100]	; 0x64
 8008ada:	f04f 0200 	mov.w	r2, #0
 8008ade:	f04f 0300 	mov.w	r3, #0
 8008ae2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008ae6:	4649      	mov	r1, r9
 8008ae8:	008b      	lsls	r3, r1, #2
 8008aea:	4641      	mov	r1, r8
 8008aec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008af0:	4641      	mov	r1, r8
 8008af2:	008a      	lsls	r2, r1, #2
 8008af4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008af8:	f7f7 ffc0 	bl	8000a7c <__aeabi_uldivmod>
 8008afc:	4602      	mov	r2, r0
 8008afe:	460b      	mov	r3, r1
 8008b00:	4b0d      	ldr	r3, [pc, #52]	; (8008b38 <UART_SetConfig+0x4e4>)
 8008b02:	fba3 1302 	umull	r1, r3, r3, r2
 8008b06:	095b      	lsrs	r3, r3, #5
 8008b08:	2164      	movs	r1, #100	; 0x64
 8008b0a:	fb01 f303 	mul.w	r3, r1, r3
 8008b0e:	1ad3      	subs	r3, r2, r3
 8008b10:	011b      	lsls	r3, r3, #4
 8008b12:	3332      	adds	r3, #50	; 0x32
 8008b14:	4a08      	ldr	r2, [pc, #32]	; (8008b38 <UART_SetConfig+0x4e4>)
 8008b16:	fba2 2303 	umull	r2, r3, r2, r3
 8008b1a:	095b      	lsrs	r3, r3, #5
 8008b1c:	f003 020f 	and.w	r2, r3, #15
 8008b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4422      	add	r2, r4
 8008b28:	609a      	str	r2, [r3, #8]
}
 8008b2a:	bf00      	nop
 8008b2c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008b30:	46bd      	mov	sp, r7
 8008b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b36:	bf00      	nop
 8008b38:	51eb851f 	.word	0x51eb851f

08008b3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008b3c:	b084      	sub	sp, #16
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b084      	sub	sp, #16
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
 8008b46:	f107 001c 	add.w	r0, r7, #28
 8008b4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d122      	bne.n	8008b9a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b58:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008b68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	68db      	ldr	r3, [r3, #12]
 8008b74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008b7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b7e:	2b01      	cmp	r3, #1
 8008b80:	d105      	bne.n	8008b8e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	68db      	ldr	r3, [r3, #12]
 8008b86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 faa2 	bl	80090d8 <USB_CoreReset>
 8008b94:	4603      	mov	r3, r0
 8008b96:	73fb      	strb	r3, [r7, #15]
 8008b98:	e01a      	b.n	8008bd0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 fa96 	bl	80090d8 <USB_CoreReset>
 8008bac:	4603      	mov	r3, r0
 8008bae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008bb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d106      	bne.n	8008bc4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	639a      	str	r2, [r3, #56]	; 0x38
 8008bc2:	e005      	b.n	8008bd0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d10b      	bne.n	8008bee <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	689b      	ldr	r3, [r3, #8]
 8008bda:	f043 0206 	orr.w	r2, r3, #6
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f043 0220 	orr.w	r2, r3, #32
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008bfa:	b004      	add	sp, #16
 8008bfc:	4770      	bx	lr

08008bfe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bfe:	b480      	push	{r7}
 8008c00:	b083      	sub	sp, #12
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	f023 0201 	bic.w	r2, r3, #1
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c12:	2300      	movs	r3, #0
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	370c      	adds	r7, #12
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr

08008c20 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008c3c:	78fb      	ldrb	r3, [r7, #3]
 8008c3e:	2b01      	cmp	r3, #1
 8008c40:	d115      	bne.n	8008c6e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	68db      	ldr	r3, [r3, #12]
 8008c46:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008c4e:	2001      	movs	r0, #1
 8008c50:	f7fa fd62 	bl	8003718 <HAL_Delay>
      ms++;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	3301      	adds	r3, #1
 8008c58:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 fa2e 	bl	80090bc <USB_GetMode>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d01e      	beq.n	8008ca4 <USB_SetCurrentMode+0x84>
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2b31      	cmp	r3, #49	; 0x31
 8008c6a:	d9f0      	bls.n	8008c4e <USB_SetCurrentMode+0x2e>
 8008c6c:	e01a      	b.n	8008ca4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008c6e:	78fb      	ldrb	r3, [r7, #3]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d115      	bne.n	8008ca0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008c80:	2001      	movs	r0, #1
 8008c82:	f7fa fd49 	bl	8003718 <HAL_Delay>
      ms++;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	3301      	adds	r3, #1
 8008c8a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 fa15 	bl	80090bc <USB_GetMode>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d005      	beq.n	8008ca4 <USB_SetCurrentMode+0x84>
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2b31      	cmp	r3, #49	; 0x31
 8008c9c:	d9f0      	bls.n	8008c80 <USB_SetCurrentMode+0x60>
 8008c9e:	e001      	b.n	8008ca4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	e005      	b.n	8008cb0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2b32      	cmp	r3, #50	; 0x32
 8008ca8:	d101      	bne.n	8008cae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008caa:	2301      	movs	r3, #1
 8008cac:	e000      	b.n	8008cb0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008cae:	2300      	movs	r3, #0
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3710      	adds	r7, #16
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008cb8:	b084      	sub	sp, #16
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b086      	sub	sp, #24
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
 8008cc2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008cc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	613b      	str	r3, [r7, #16]
 8008cd6:	e009      	b.n	8008cec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	3340      	adds	r3, #64	; 0x40
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4413      	add	r3, r2
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	3301      	adds	r3, #1
 8008cea:	613b      	str	r3, [r7, #16]
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	2b0e      	cmp	r3, #14
 8008cf0:	d9f2      	bls.n	8008cd8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008cf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d11c      	bne.n	8008d32 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	68fa      	ldr	r2, [r7, #12]
 8008d02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d06:	f043 0302 	orr.w	r3, r3, #2
 8008d0a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d10:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d1c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d28:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	639a      	str	r2, [r3, #56]	; 0x38
 8008d30:	e00b      	b.n	8008d4a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d36:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d42:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008d50:	461a      	mov	r2, r3
 8008d52:	2300      	movs	r3, #0
 8008d54:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d64:	461a      	mov	r2, r3
 8008d66:	680b      	ldr	r3, [r1, #0]
 8008d68:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d10c      	bne.n	8008d8a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d104      	bne.n	8008d80 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008d76:	2100      	movs	r1, #0
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f000 f965 	bl	8009048 <USB_SetDevSpeed>
 8008d7e:	e008      	b.n	8008d92 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008d80:	2101      	movs	r1, #1
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 f960 	bl	8009048 <USB_SetDevSpeed>
 8008d88:	e003      	b.n	8008d92 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008d8a:	2103      	movs	r1, #3
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 f95b 	bl	8009048 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008d92:	2110      	movs	r1, #16
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 f8f3 	bl	8008f80 <USB_FlushTxFifo>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d001      	beq.n	8008da4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
 8008da2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 f91f 	bl	8008fe8 <USB_FlushRxFifo>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d001      	beq.n	8008db4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008db0:	2301      	movs	r3, #1
 8008db2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dba:	461a      	mov	r2, r3
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	2300      	movs	r3, #0
 8008dca:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008dd8:	2300      	movs	r3, #0
 8008dda:	613b      	str	r3, [r7, #16]
 8008ddc:	e043      	b.n	8008e66 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	015a      	lsls	r2, r3, #5
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	4413      	add	r3, r2
 8008de6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008df0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008df4:	d118      	bne.n	8008e28 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d10a      	bne.n	8008e12 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	015a      	lsls	r2, r3, #5
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	4413      	add	r3, r2
 8008e04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e08:	461a      	mov	r2, r3
 8008e0a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008e0e:	6013      	str	r3, [r2, #0]
 8008e10:	e013      	b.n	8008e3a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	015a      	lsls	r2, r3, #5
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	4413      	add	r3, r2
 8008e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e1e:	461a      	mov	r2, r3
 8008e20:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008e24:	6013      	str	r3, [r2, #0]
 8008e26:	e008      	b.n	8008e3a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	015a      	lsls	r2, r3, #5
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	4413      	add	r3, r2
 8008e30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e34:	461a      	mov	r2, r3
 8008e36:	2300      	movs	r3, #0
 8008e38:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	015a      	lsls	r2, r3, #5
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	4413      	add	r3, r2
 8008e42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e46:	461a      	mov	r2, r3
 8008e48:	2300      	movs	r3, #0
 8008e4a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	015a      	lsls	r2, r3, #5
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	4413      	add	r3, r2
 8008e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e58:	461a      	mov	r2, r3
 8008e5a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008e5e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	3301      	adds	r3, #1
 8008e64:	613b      	str	r3, [r7, #16]
 8008e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e68:	693a      	ldr	r2, [r7, #16]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d3b7      	bcc.n	8008dde <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e6e:	2300      	movs	r3, #0
 8008e70:	613b      	str	r3, [r7, #16]
 8008e72:	e043      	b.n	8008efc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	015a      	lsls	r2, r3, #5
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e8a:	d118      	bne.n	8008ebe <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d10a      	bne.n	8008ea8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	015a      	lsls	r2, r3, #5
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	4413      	add	r3, r2
 8008e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008ea4:	6013      	str	r3, [r2, #0]
 8008ea6:	e013      	b.n	8008ed0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	015a      	lsls	r2, r3, #5
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	4413      	add	r3, r2
 8008eb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008eba:	6013      	str	r3, [r2, #0]
 8008ebc:	e008      	b.n	8008ed0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	015a      	lsls	r2, r3, #5
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	4413      	add	r3, r2
 8008ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eca:	461a      	mov	r2, r3
 8008ecc:	2300      	movs	r3, #0
 8008ece:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	015a      	lsls	r2, r3, #5
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008edc:	461a      	mov	r2, r3
 8008ede:	2300      	movs	r3, #0
 8008ee0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	015a      	lsls	r2, r3, #5
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	4413      	add	r3, r2
 8008eea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eee:	461a      	mov	r2, r3
 8008ef0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ef4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	613b      	str	r3, [r7, #16]
 8008efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008efe:	693a      	ldr	r2, [r7, #16]
 8008f00:	429a      	cmp	r2, r3
 8008f02:	d3b7      	bcc.n	8008e74 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f0a:	691b      	ldr	r3, [r3, #16]
 8008f0c:	68fa      	ldr	r2, [r7, #12]
 8008f0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f16:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008f24:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d105      	bne.n	8008f38 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	699b      	ldr	r3, [r3, #24]
 8008f30:	f043 0210 	orr.w	r2, r3, #16
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	699a      	ldr	r2, [r3, #24]
 8008f3c:	4b0f      	ldr	r3, [pc, #60]	; (8008f7c <USB_DevInit+0x2c4>)
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008f44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d005      	beq.n	8008f56 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	f043 0208 	orr.w	r2, r3, #8
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008f56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d107      	bne.n	8008f6c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	699b      	ldr	r3, [r3, #24]
 8008f60:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f64:	f043 0304 	orr.w	r3, r3, #4
 8008f68:	687a      	ldr	r2, [r7, #4]
 8008f6a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008f6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3718      	adds	r7, #24
 8008f72:	46bd      	mov	sp, r7
 8008f74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008f78:	b004      	add	sp, #16
 8008f7a:	4770      	bx	lr
 8008f7c:	803c3800 	.word	0x803c3800

08008f80 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b085      	sub	sp, #20
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	3301      	adds	r3, #1
 8008f92:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	4a13      	ldr	r2, [pc, #76]	; (8008fe4 <USB_FlushTxFifo+0x64>)
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	d901      	bls.n	8008fa0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008f9c:	2303      	movs	r3, #3
 8008f9e:	e01b      	b.n	8008fd8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	691b      	ldr	r3, [r3, #16]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	daf2      	bge.n	8008f8e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	019b      	lsls	r3, r3, #6
 8008fb0:	f043 0220 	orr.w	r2, r3, #32
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	3301      	adds	r3, #1
 8008fbc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	4a08      	ldr	r2, [pc, #32]	; (8008fe4 <USB_FlushTxFifo+0x64>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d901      	bls.n	8008fca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008fc6:	2303      	movs	r3, #3
 8008fc8:	e006      	b.n	8008fd8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	691b      	ldr	r3, [r3, #16]
 8008fce:	f003 0320 	and.w	r3, r3, #32
 8008fd2:	2b20      	cmp	r3, #32
 8008fd4:	d0f0      	beq.n	8008fb8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3714      	adds	r7, #20
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr
 8008fe4:	00030d40 	.word	0x00030d40

08008fe8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b085      	sub	sp, #20
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	3301      	adds	r3, #1
 8008ff8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	4a11      	ldr	r2, [pc, #68]	; (8009044 <USB_FlushRxFifo+0x5c>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d901      	bls.n	8009006 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009002:	2303      	movs	r3, #3
 8009004:	e018      	b.n	8009038 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	691b      	ldr	r3, [r3, #16]
 800900a:	2b00      	cmp	r3, #0
 800900c:	daf2      	bge.n	8008ff4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800900e:	2300      	movs	r3, #0
 8009010:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2210      	movs	r2, #16
 8009016:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	3301      	adds	r3, #1
 800901c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	4a08      	ldr	r2, [pc, #32]	; (8009044 <USB_FlushRxFifo+0x5c>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d901      	bls.n	800902a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009026:	2303      	movs	r3, #3
 8009028:	e006      	b.n	8009038 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	691b      	ldr	r3, [r3, #16]
 800902e:	f003 0310 	and.w	r3, r3, #16
 8009032:	2b10      	cmp	r3, #16
 8009034:	d0f0      	beq.n	8009018 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009036:	2300      	movs	r3, #0
}
 8009038:	4618      	mov	r0, r3
 800903a:	3714      	adds	r7, #20
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr
 8009044:	00030d40 	.word	0x00030d40

08009048 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009048:	b480      	push	{r7}
 800904a:	b085      	sub	sp, #20
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	460b      	mov	r3, r1
 8009052:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800905e:	681a      	ldr	r2, [r3, #0]
 8009060:	78fb      	ldrb	r3, [r7, #3]
 8009062:	68f9      	ldr	r1, [r7, #12]
 8009064:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009068:	4313      	orrs	r3, r2
 800906a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800906c:	2300      	movs	r3, #0
}
 800906e:	4618      	mov	r0, r3
 8009070:	3714      	adds	r7, #20
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr

0800907a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800907a:	b480      	push	{r7}
 800907c:	b085      	sub	sp, #20
 800907e:	af00      	add	r7, sp, #0
 8009080:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	68fa      	ldr	r2, [r7, #12]
 8009090:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009094:	f023 0303 	bic.w	r3, r3, #3
 8009098:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	68fa      	ldr	r2, [r7, #12]
 80090a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090a8:	f043 0302 	orr.w	r3, r3, #2
 80090ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80090ae:	2300      	movs	r3, #0
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3714      	adds	r7, #20
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80090bc:	b480      	push	{r7}
 80090be:	b083      	sub	sp, #12
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	695b      	ldr	r3, [r3, #20]
 80090c8:	f003 0301 	and.w	r3, r3, #1
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	370c      	adds	r7, #12
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr

080090d8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80090d8:	b480      	push	{r7}
 80090da:	b085      	sub	sp, #20
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090e0:	2300      	movs	r3, #0
 80090e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	3301      	adds	r3, #1
 80090e8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	4a13      	ldr	r2, [pc, #76]	; (800913c <USB_CoreReset+0x64>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d901      	bls.n	80090f6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80090f2:	2303      	movs	r3, #3
 80090f4:	e01b      	b.n	800912e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	691b      	ldr	r3, [r3, #16]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	daf2      	bge.n	80090e4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80090fe:	2300      	movs	r3, #0
 8009100:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	f043 0201 	orr.w	r2, r3, #1
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	3301      	adds	r3, #1
 8009112:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	4a09      	ldr	r2, [pc, #36]	; (800913c <USB_CoreReset+0x64>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d901      	bls.n	8009120 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800911c:	2303      	movs	r3, #3
 800911e:	e006      	b.n	800912e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	691b      	ldr	r3, [r3, #16]
 8009124:	f003 0301 	and.w	r3, r3, #1
 8009128:	2b01      	cmp	r3, #1
 800912a:	d0f0      	beq.n	800910e <USB_CoreReset+0x36>

  return HAL_OK;
 800912c:	2300      	movs	r3, #0
}
 800912e:	4618      	mov	r0, r3
 8009130:	3714      	adds	r7, #20
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr
 800913a:	bf00      	nop
 800913c:	00030d40 	.word	0x00030d40

08009140 <__errno>:
 8009140:	4b01      	ldr	r3, [pc, #4]	; (8009148 <__errno+0x8>)
 8009142:	6818      	ldr	r0, [r3, #0]
 8009144:	4770      	bx	lr
 8009146:	bf00      	nop
 8009148:	20000088 	.word	0x20000088

0800914c <__libc_init_array>:
 800914c:	b570      	push	{r4, r5, r6, lr}
 800914e:	4d0d      	ldr	r5, [pc, #52]	; (8009184 <__libc_init_array+0x38>)
 8009150:	4c0d      	ldr	r4, [pc, #52]	; (8009188 <__libc_init_array+0x3c>)
 8009152:	1b64      	subs	r4, r4, r5
 8009154:	10a4      	asrs	r4, r4, #2
 8009156:	2600      	movs	r6, #0
 8009158:	42a6      	cmp	r6, r4
 800915a:	d109      	bne.n	8009170 <__libc_init_array+0x24>
 800915c:	4d0b      	ldr	r5, [pc, #44]	; (800918c <__libc_init_array+0x40>)
 800915e:	4c0c      	ldr	r4, [pc, #48]	; (8009190 <__libc_init_array+0x44>)
 8009160:	f001 f88e 	bl	800a280 <_init>
 8009164:	1b64      	subs	r4, r4, r5
 8009166:	10a4      	asrs	r4, r4, #2
 8009168:	2600      	movs	r6, #0
 800916a:	42a6      	cmp	r6, r4
 800916c:	d105      	bne.n	800917a <__libc_init_array+0x2e>
 800916e:	bd70      	pop	{r4, r5, r6, pc}
 8009170:	f855 3b04 	ldr.w	r3, [r5], #4
 8009174:	4798      	blx	r3
 8009176:	3601      	adds	r6, #1
 8009178:	e7ee      	b.n	8009158 <__libc_init_array+0xc>
 800917a:	f855 3b04 	ldr.w	r3, [r5], #4
 800917e:	4798      	blx	r3
 8009180:	3601      	adds	r6, #1
 8009182:	e7f2      	b.n	800916a <__libc_init_array+0x1e>
 8009184:	0800a5cc 	.word	0x0800a5cc
 8009188:	0800a5cc 	.word	0x0800a5cc
 800918c:	0800a5cc 	.word	0x0800a5cc
 8009190:	0800a5d0 	.word	0x0800a5d0

08009194 <memset>:
 8009194:	4402      	add	r2, r0
 8009196:	4603      	mov	r3, r0
 8009198:	4293      	cmp	r3, r2
 800919a:	d100      	bne.n	800919e <memset+0xa>
 800919c:	4770      	bx	lr
 800919e:	f803 1b01 	strb.w	r1, [r3], #1
 80091a2:	e7f9      	b.n	8009198 <memset+0x4>

080091a4 <_puts_r>:
 80091a4:	b570      	push	{r4, r5, r6, lr}
 80091a6:	460e      	mov	r6, r1
 80091a8:	4605      	mov	r5, r0
 80091aa:	b118      	cbz	r0, 80091b4 <_puts_r+0x10>
 80091ac:	6983      	ldr	r3, [r0, #24]
 80091ae:	b90b      	cbnz	r3, 80091b4 <_puts_r+0x10>
 80091b0:	f000 fa68 	bl	8009684 <__sinit>
 80091b4:	69ab      	ldr	r3, [r5, #24]
 80091b6:	68ac      	ldr	r4, [r5, #8]
 80091b8:	b913      	cbnz	r3, 80091c0 <_puts_r+0x1c>
 80091ba:	4628      	mov	r0, r5
 80091bc:	f000 fa62 	bl	8009684 <__sinit>
 80091c0:	4b2c      	ldr	r3, [pc, #176]	; (8009274 <_puts_r+0xd0>)
 80091c2:	429c      	cmp	r4, r3
 80091c4:	d120      	bne.n	8009208 <_puts_r+0x64>
 80091c6:	686c      	ldr	r4, [r5, #4]
 80091c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80091ca:	07db      	lsls	r3, r3, #31
 80091cc:	d405      	bmi.n	80091da <_puts_r+0x36>
 80091ce:	89a3      	ldrh	r3, [r4, #12]
 80091d0:	0598      	lsls	r0, r3, #22
 80091d2:	d402      	bmi.n	80091da <_puts_r+0x36>
 80091d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091d6:	f000 faf3 	bl	80097c0 <__retarget_lock_acquire_recursive>
 80091da:	89a3      	ldrh	r3, [r4, #12]
 80091dc:	0719      	lsls	r1, r3, #28
 80091de:	d51d      	bpl.n	800921c <_puts_r+0x78>
 80091e0:	6923      	ldr	r3, [r4, #16]
 80091e2:	b1db      	cbz	r3, 800921c <_puts_r+0x78>
 80091e4:	3e01      	subs	r6, #1
 80091e6:	68a3      	ldr	r3, [r4, #8]
 80091e8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80091ec:	3b01      	subs	r3, #1
 80091ee:	60a3      	str	r3, [r4, #8]
 80091f0:	bb39      	cbnz	r1, 8009242 <_puts_r+0x9e>
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	da38      	bge.n	8009268 <_puts_r+0xc4>
 80091f6:	4622      	mov	r2, r4
 80091f8:	210a      	movs	r1, #10
 80091fa:	4628      	mov	r0, r5
 80091fc:	f000 f868 	bl	80092d0 <__swbuf_r>
 8009200:	3001      	adds	r0, #1
 8009202:	d011      	beq.n	8009228 <_puts_r+0x84>
 8009204:	250a      	movs	r5, #10
 8009206:	e011      	b.n	800922c <_puts_r+0x88>
 8009208:	4b1b      	ldr	r3, [pc, #108]	; (8009278 <_puts_r+0xd4>)
 800920a:	429c      	cmp	r4, r3
 800920c:	d101      	bne.n	8009212 <_puts_r+0x6e>
 800920e:	68ac      	ldr	r4, [r5, #8]
 8009210:	e7da      	b.n	80091c8 <_puts_r+0x24>
 8009212:	4b1a      	ldr	r3, [pc, #104]	; (800927c <_puts_r+0xd8>)
 8009214:	429c      	cmp	r4, r3
 8009216:	bf08      	it	eq
 8009218:	68ec      	ldreq	r4, [r5, #12]
 800921a:	e7d5      	b.n	80091c8 <_puts_r+0x24>
 800921c:	4621      	mov	r1, r4
 800921e:	4628      	mov	r0, r5
 8009220:	f000 f8a8 	bl	8009374 <__swsetup_r>
 8009224:	2800      	cmp	r0, #0
 8009226:	d0dd      	beq.n	80091e4 <_puts_r+0x40>
 8009228:	f04f 35ff 	mov.w	r5, #4294967295
 800922c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800922e:	07da      	lsls	r2, r3, #31
 8009230:	d405      	bmi.n	800923e <_puts_r+0x9a>
 8009232:	89a3      	ldrh	r3, [r4, #12]
 8009234:	059b      	lsls	r3, r3, #22
 8009236:	d402      	bmi.n	800923e <_puts_r+0x9a>
 8009238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800923a:	f000 fac2 	bl	80097c2 <__retarget_lock_release_recursive>
 800923e:	4628      	mov	r0, r5
 8009240:	bd70      	pop	{r4, r5, r6, pc}
 8009242:	2b00      	cmp	r3, #0
 8009244:	da04      	bge.n	8009250 <_puts_r+0xac>
 8009246:	69a2      	ldr	r2, [r4, #24]
 8009248:	429a      	cmp	r2, r3
 800924a:	dc06      	bgt.n	800925a <_puts_r+0xb6>
 800924c:	290a      	cmp	r1, #10
 800924e:	d004      	beq.n	800925a <_puts_r+0xb6>
 8009250:	6823      	ldr	r3, [r4, #0]
 8009252:	1c5a      	adds	r2, r3, #1
 8009254:	6022      	str	r2, [r4, #0]
 8009256:	7019      	strb	r1, [r3, #0]
 8009258:	e7c5      	b.n	80091e6 <_puts_r+0x42>
 800925a:	4622      	mov	r2, r4
 800925c:	4628      	mov	r0, r5
 800925e:	f000 f837 	bl	80092d0 <__swbuf_r>
 8009262:	3001      	adds	r0, #1
 8009264:	d1bf      	bne.n	80091e6 <_puts_r+0x42>
 8009266:	e7df      	b.n	8009228 <_puts_r+0x84>
 8009268:	6823      	ldr	r3, [r4, #0]
 800926a:	250a      	movs	r5, #10
 800926c:	1c5a      	adds	r2, r3, #1
 800926e:	6022      	str	r2, [r4, #0]
 8009270:	701d      	strb	r5, [r3, #0]
 8009272:	e7db      	b.n	800922c <_puts_r+0x88>
 8009274:	0800a550 	.word	0x0800a550
 8009278:	0800a570 	.word	0x0800a570
 800927c:	0800a530 	.word	0x0800a530

08009280 <puts>:
 8009280:	4b02      	ldr	r3, [pc, #8]	; (800928c <puts+0xc>)
 8009282:	4601      	mov	r1, r0
 8009284:	6818      	ldr	r0, [r3, #0]
 8009286:	f7ff bf8d 	b.w	80091a4 <_puts_r>
 800928a:	bf00      	nop
 800928c:	20000088 	.word	0x20000088

08009290 <siprintf>:
 8009290:	b40e      	push	{r1, r2, r3}
 8009292:	b500      	push	{lr}
 8009294:	b09c      	sub	sp, #112	; 0x70
 8009296:	ab1d      	add	r3, sp, #116	; 0x74
 8009298:	9002      	str	r0, [sp, #8]
 800929a:	9006      	str	r0, [sp, #24]
 800929c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80092a0:	4809      	ldr	r0, [pc, #36]	; (80092c8 <siprintf+0x38>)
 80092a2:	9107      	str	r1, [sp, #28]
 80092a4:	9104      	str	r1, [sp, #16]
 80092a6:	4909      	ldr	r1, [pc, #36]	; (80092cc <siprintf+0x3c>)
 80092a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ac:	9105      	str	r1, [sp, #20]
 80092ae:	6800      	ldr	r0, [r0, #0]
 80092b0:	9301      	str	r3, [sp, #4]
 80092b2:	a902      	add	r1, sp, #8
 80092b4:	f000 fc28 	bl	8009b08 <_svfiprintf_r>
 80092b8:	9b02      	ldr	r3, [sp, #8]
 80092ba:	2200      	movs	r2, #0
 80092bc:	701a      	strb	r2, [r3, #0]
 80092be:	b01c      	add	sp, #112	; 0x70
 80092c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80092c4:	b003      	add	sp, #12
 80092c6:	4770      	bx	lr
 80092c8:	20000088 	.word	0x20000088
 80092cc:	ffff0208 	.word	0xffff0208

080092d0 <__swbuf_r>:
 80092d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d2:	460e      	mov	r6, r1
 80092d4:	4614      	mov	r4, r2
 80092d6:	4605      	mov	r5, r0
 80092d8:	b118      	cbz	r0, 80092e2 <__swbuf_r+0x12>
 80092da:	6983      	ldr	r3, [r0, #24]
 80092dc:	b90b      	cbnz	r3, 80092e2 <__swbuf_r+0x12>
 80092de:	f000 f9d1 	bl	8009684 <__sinit>
 80092e2:	4b21      	ldr	r3, [pc, #132]	; (8009368 <__swbuf_r+0x98>)
 80092e4:	429c      	cmp	r4, r3
 80092e6:	d12b      	bne.n	8009340 <__swbuf_r+0x70>
 80092e8:	686c      	ldr	r4, [r5, #4]
 80092ea:	69a3      	ldr	r3, [r4, #24]
 80092ec:	60a3      	str	r3, [r4, #8]
 80092ee:	89a3      	ldrh	r3, [r4, #12]
 80092f0:	071a      	lsls	r2, r3, #28
 80092f2:	d52f      	bpl.n	8009354 <__swbuf_r+0x84>
 80092f4:	6923      	ldr	r3, [r4, #16]
 80092f6:	b36b      	cbz	r3, 8009354 <__swbuf_r+0x84>
 80092f8:	6923      	ldr	r3, [r4, #16]
 80092fa:	6820      	ldr	r0, [r4, #0]
 80092fc:	1ac0      	subs	r0, r0, r3
 80092fe:	6963      	ldr	r3, [r4, #20]
 8009300:	b2f6      	uxtb	r6, r6
 8009302:	4283      	cmp	r3, r0
 8009304:	4637      	mov	r7, r6
 8009306:	dc04      	bgt.n	8009312 <__swbuf_r+0x42>
 8009308:	4621      	mov	r1, r4
 800930a:	4628      	mov	r0, r5
 800930c:	f000 f926 	bl	800955c <_fflush_r>
 8009310:	bb30      	cbnz	r0, 8009360 <__swbuf_r+0x90>
 8009312:	68a3      	ldr	r3, [r4, #8]
 8009314:	3b01      	subs	r3, #1
 8009316:	60a3      	str	r3, [r4, #8]
 8009318:	6823      	ldr	r3, [r4, #0]
 800931a:	1c5a      	adds	r2, r3, #1
 800931c:	6022      	str	r2, [r4, #0]
 800931e:	701e      	strb	r6, [r3, #0]
 8009320:	6963      	ldr	r3, [r4, #20]
 8009322:	3001      	adds	r0, #1
 8009324:	4283      	cmp	r3, r0
 8009326:	d004      	beq.n	8009332 <__swbuf_r+0x62>
 8009328:	89a3      	ldrh	r3, [r4, #12]
 800932a:	07db      	lsls	r3, r3, #31
 800932c:	d506      	bpl.n	800933c <__swbuf_r+0x6c>
 800932e:	2e0a      	cmp	r6, #10
 8009330:	d104      	bne.n	800933c <__swbuf_r+0x6c>
 8009332:	4621      	mov	r1, r4
 8009334:	4628      	mov	r0, r5
 8009336:	f000 f911 	bl	800955c <_fflush_r>
 800933a:	b988      	cbnz	r0, 8009360 <__swbuf_r+0x90>
 800933c:	4638      	mov	r0, r7
 800933e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009340:	4b0a      	ldr	r3, [pc, #40]	; (800936c <__swbuf_r+0x9c>)
 8009342:	429c      	cmp	r4, r3
 8009344:	d101      	bne.n	800934a <__swbuf_r+0x7a>
 8009346:	68ac      	ldr	r4, [r5, #8]
 8009348:	e7cf      	b.n	80092ea <__swbuf_r+0x1a>
 800934a:	4b09      	ldr	r3, [pc, #36]	; (8009370 <__swbuf_r+0xa0>)
 800934c:	429c      	cmp	r4, r3
 800934e:	bf08      	it	eq
 8009350:	68ec      	ldreq	r4, [r5, #12]
 8009352:	e7ca      	b.n	80092ea <__swbuf_r+0x1a>
 8009354:	4621      	mov	r1, r4
 8009356:	4628      	mov	r0, r5
 8009358:	f000 f80c 	bl	8009374 <__swsetup_r>
 800935c:	2800      	cmp	r0, #0
 800935e:	d0cb      	beq.n	80092f8 <__swbuf_r+0x28>
 8009360:	f04f 37ff 	mov.w	r7, #4294967295
 8009364:	e7ea      	b.n	800933c <__swbuf_r+0x6c>
 8009366:	bf00      	nop
 8009368:	0800a550 	.word	0x0800a550
 800936c:	0800a570 	.word	0x0800a570
 8009370:	0800a530 	.word	0x0800a530

08009374 <__swsetup_r>:
 8009374:	4b32      	ldr	r3, [pc, #200]	; (8009440 <__swsetup_r+0xcc>)
 8009376:	b570      	push	{r4, r5, r6, lr}
 8009378:	681d      	ldr	r5, [r3, #0]
 800937a:	4606      	mov	r6, r0
 800937c:	460c      	mov	r4, r1
 800937e:	b125      	cbz	r5, 800938a <__swsetup_r+0x16>
 8009380:	69ab      	ldr	r3, [r5, #24]
 8009382:	b913      	cbnz	r3, 800938a <__swsetup_r+0x16>
 8009384:	4628      	mov	r0, r5
 8009386:	f000 f97d 	bl	8009684 <__sinit>
 800938a:	4b2e      	ldr	r3, [pc, #184]	; (8009444 <__swsetup_r+0xd0>)
 800938c:	429c      	cmp	r4, r3
 800938e:	d10f      	bne.n	80093b0 <__swsetup_r+0x3c>
 8009390:	686c      	ldr	r4, [r5, #4]
 8009392:	89a3      	ldrh	r3, [r4, #12]
 8009394:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009398:	0719      	lsls	r1, r3, #28
 800939a:	d42c      	bmi.n	80093f6 <__swsetup_r+0x82>
 800939c:	06dd      	lsls	r5, r3, #27
 800939e:	d411      	bmi.n	80093c4 <__swsetup_r+0x50>
 80093a0:	2309      	movs	r3, #9
 80093a2:	6033      	str	r3, [r6, #0]
 80093a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80093a8:	81a3      	strh	r3, [r4, #12]
 80093aa:	f04f 30ff 	mov.w	r0, #4294967295
 80093ae:	e03e      	b.n	800942e <__swsetup_r+0xba>
 80093b0:	4b25      	ldr	r3, [pc, #148]	; (8009448 <__swsetup_r+0xd4>)
 80093b2:	429c      	cmp	r4, r3
 80093b4:	d101      	bne.n	80093ba <__swsetup_r+0x46>
 80093b6:	68ac      	ldr	r4, [r5, #8]
 80093b8:	e7eb      	b.n	8009392 <__swsetup_r+0x1e>
 80093ba:	4b24      	ldr	r3, [pc, #144]	; (800944c <__swsetup_r+0xd8>)
 80093bc:	429c      	cmp	r4, r3
 80093be:	bf08      	it	eq
 80093c0:	68ec      	ldreq	r4, [r5, #12]
 80093c2:	e7e6      	b.n	8009392 <__swsetup_r+0x1e>
 80093c4:	0758      	lsls	r0, r3, #29
 80093c6:	d512      	bpl.n	80093ee <__swsetup_r+0x7a>
 80093c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093ca:	b141      	cbz	r1, 80093de <__swsetup_r+0x6a>
 80093cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093d0:	4299      	cmp	r1, r3
 80093d2:	d002      	beq.n	80093da <__swsetup_r+0x66>
 80093d4:	4630      	mov	r0, r6
 80093d6:	f000 fa5b 	bl	8009890 <_free_r>
 80093da:	2300      	movs	r3, #0
 80093dc:	6363      	str	r3, [r4, #52]	; 0x34
 80093de:	89a3      	ldrh	r3, [r4, #12]
 80093e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093e4:	81a3      	strh	r3, [r4, #12]
 80093e6:	2300      	movs	r3, #0
 80093e8:	6063      	str	r3, [r4, #4]
 80093ea:	6923      	ldr	r3, [r4, #16]
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	89a3      	ldrh	r3, [r4, #12]
 80093f0:	f043 0308 	orr.w	r3, r3, #8
 80093f4:	81a3      	strh	r3, [r4, #12]
 80093f6:	6923      	ldr	r3, [r4, #16]
 80093f8:	b94b      	cbnz	r3, 800940e <__swsetup_r+0x9a>
 80093fa:	89a3      	ldrh	r3, [r4, #12]
 80093fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009400:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009404:	d003      	beq.n	800940e <__swsetup_r+0x9a>
 8009406:	4621      	mov	r1, r4
 8009408:	4630      	mov	r0, r6
 800940a:	f000 fa01 	bl	8009810 <__smakebuf_r>
 800940e:	89a0      	ldrh	r0, [r4, #12]
 8009410:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009414:	f010 0301 	ands.w	r3, r0, #1
 8009418:	d00a      	beq.n	8009430 <__swsetup_r+0xbc>
 800941a:	2300      	movs	r3, #0
 800941c:	60a3      	str	r3, [r4, #8]
 800941e:	6963      	ldr	r3, [r4, #20]
 8009420:	425b      	negs	r3, r3
 8009422:	61a3      	str	r3, [r4, #24]
 8009424:	6923      	ldr	r3, [r4, #16]
 8009426:	b943      	cbnz	r3, 800943a <__swsetup_r+0xc6>
 8009428:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800942c:	d1ba      	bne.n	80093a4 <__swsetup_r+0x30>
 800942e:	bd70      	pop	{r4, r5, r6, pc}
 8009430:	0781      	lsls	r1, r0, #30
 8009432:	bf58      	it	pl
 8009434:	6963      	ldrpl	r3, [r4, #20]
 8009436:	60a3      	str	r3, [r4, #8]
 8009438:	e7f4      	b.n	8009424 <__swsetup_r+0xb0>
 800943a:	2000      	movs	r0, #0
 800943c:	e7f7      	b.n	800942e <__swsetup_r+0xba>
 800943e:	bf00      	nop
 8009440:	20000088 	.word	0x20000088
 8009444:	0800a550 	.word	0x0800a550
 8009448:	0800a570 	.word	0x0800a570
 800944c:	0800a530 	.word	0x0800a530

08009450 <__sflush_r>:
 8009450:	898a      	ldrh	r2, [r1, #12]
 8009452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009456:	4605      	mov	r5, r0
 8009458:	0710      	lsls	r0, r2, #28
 800945a:	460c      	mov	r4, r1
 800945c:	d458      	bmi.n	8009510 <__sflush_r+0xc0>
 800945e:	684b      	ldr	r3, [r1, #4]
 8009460:	2b00      	cmp	r3, #0
 8009462:	dc05      	bgt.n	8009470 <__sflush_r+0x20>
 8009464:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009466:	2b00      	cmp	r3, #0
 8009468:	dc02      	bgt.n	8009470 <__sflush_r+0x20>
 800946a:	2000      	movs	r0, #0
 800946c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009470:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009472:	2e00      	cmp	r6, #0
 8009474:	d0f9      	beq.n	800946a <__sflush_r+0x1a>
 8009476:	2300      	movs	r3, #0
 8009478:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800947c:	682f      	ldr	r7, [r5, #0]
 800947e:	602b      	str	r3, [r5, #0]
 8009480:	d032      	beq.n	80094e8 <__sflush_r+0x98>
 8009482:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009484:	89a3      	ldrh	r3, [r4, #12]
 8009486:	075a      	lsls	r2, r3, #29
 8009488:	d505      	bpl.n	8009496 <__sflush_r+0x46>
 800948a:	6863      	ldr	r3, [r4, #4]
 800948c:	1ac0      	subs	r0, r0, r3
 800948e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009490:	b10b      	cbz	r3, 8009496 <__sflush_r+0x46>
 8009492:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009494:	1ac0      	subs	r0, r0, r3
 8009496:	2300      	movs	r3, #0
 8009498:	4602      	mov	r2, r0
 800949a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800949c:	6a21      	ldr	r1, [r4, #32]
 800949e:	4628      	mov	r0, r5
 80094a0:	47b0      	blx	r6
 80094a2:	1c43      	adds	r3, r0, #1
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	d106      	bne.n	80094b6 <__sflush_r+0x66>
 80094a8:	6829      	ldr	r1, [r5, #0]
 80094aa:	291d      	cmp	r1, #29
 80094ac:	d82c      	bhi.n	8009508 <__sflush_r+0xb8>
 80094ae:	4a2a      	ldr	r2, [pc, #168]	; (8009558 <__sflush_r+0x108>)
 80094b0:	40ca      	lsrs	r2, r1
 80094b2:	07d6      	lsls	r6, r2, #31
 80094b4:	d528      	bpl.n	8009508 <__sflush_r+0xb8>
 80094b6:	2200      	movs	r2, #0
 80094b8:	6062      	str	r2, [r4, #4]
 80094ba:	04d9      	lsls	r1, r3, #19
 80094bc:	6922      	ldr	r2, [r4, #16]
 80094be:	6022      	str	r2, [r4, #0]
 80094c0:	d504      	bpl.n	80094cc <__sflush_r+0x7c>
 80094c2:	1c42      	adds	r2, r0, #1
 80094c4:	d101      	bne.n	80094ca <__sflush_r+0x7a>
 80094c6:	682b      	ldr	r3, [r5, #0]
 80094c8:	b903      	cbnz	r3, 80094cc <__sflush_r+0x7c>
 80094ca:	6560      	str	r0, [r4, #84]	; 0x54
 80094cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094ce:	602f      	str	r7, [r5, #0]
 80094d0:	2900      	cmp	r1, #0
 80094d2:	d0ca      	beq.n	800946a <__sflush_r+0x1a>
 80094d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094d8:	4299      	cmp	r1, r3
 80094da:	d002      	beq.n	80094e2 <__sflush_r+0x92>
 80094dc:	4628      	mov	r0, r5
 80094de:	f000 f9d7 	bl	8009890 <_free_r>
 80094e2:	2000      	movs	r0, #0
 80094e4:	6360      	str	r0, [r4, #52]	; 0x34
 80094e6:	e7c1      	b.n	800946c <__sflush_r+0x1c>
 80094e8:	6a21      	ldr	r1, [r4, #32]
 80094ea:	2301      	movs	r3, #1
 80094ec:	4628      	mov	r0, r5
 80094ee:	47b0      	blx	r6
 80094f0:	1c41      	adds	r1, r0, #1
 80094f2:	d1c7      	bne.n	8009484 <__sflush_r+0x34>
 80094f4:	682b      	ldr	r3, [r5, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d0c4      	beq.n	8009484 <__sflush_r+0x34>
 80094fa:	2b1d      	cmp	r3, #29
 80094fc:	d001      	beq.n	8009502 <__sflush_r+0xb2>
 80094fe:	2b16      	cmp	r3, #22
 8009500:	d101      	bne.n	8009506 <__sflush_r+0xb6>
 8009502:	602f      	str	r7, [r5, #0]
 8009504:	e7b1      	b.n	800946a <__sflush_r+0x1a>
 8009506:	89a3      	ldrh	r3, [r4, #12]
 8009508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800950c:	81a3      	strh	r3, [r4, #12]
 800950e:	e7ad      	b.n	800946c <__sflush_r+0x1c>
 8009510:	690f      	ldr	r7, [r1, #16]
 8009512:	2f00      	cmp	r7, #0
 8009514:	d0a9      	beq.n	800946a <__sflush_r+0x1a>
 8009516:	0793      	lsls	r3, r2, #30
 8009518:	680e      	ldr	r6, [r1, #0]
 800951a:	bf08      	it	eq
 800951c:	694b      	ldreq	r3, [r1, #20]
 800951e:	600f      	str	r7, [r1, #0]
 8009520:	bf18      	it	ne
 8009522:	2300      	movne	r3, #0
 8009524:	eba6 0807 	sub.w	r8, r6, r7
 8009528:	608b      	str	r3, [r1, #8]
 800952a:	f1b8 0f00 	cmp.w	r8, #0
 800952e:	dd9c      	ble.n	800946a <__sflush_r+0x1a>
 8009530:	6a21      	ldr	r1, [r4, #32]
 8009532:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009534:	4643      	mov	r3, r8
 8009536:	463a      	mov	r2, r7
 8009538:	4628      	mov	r0, r5
 800953a:	47b0      	blx	r6
 800953c:	2800      	cmp	r0, #0
 800953e:	dc06      	bgt.n	800954e <__sflush_r+0xfe>
 8009540:	89a3      	ldrh	r3, [r4, #12]
 8009542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009546:	81a3      	strh	r3, [r4, #12]
 8009548:	f04f 30ff 	mov.w	r0, #4294967295
 800954c:	e78e      	b.n	800946c <__sflush_r+0x1c>
 800954e:	4407      	add	r7, r0
 8009550:	eba8 0800 	sub.w	r8, r8, r0
 8009554:	e7e9      	b.n	800952a <__sflush_r+0xda>
 8009556:	bf00      	nop
 8009558:	20400001 	.word	0x20400001

0800955c <_fflush_r>:
 800955c:	b538      	push	{r3, r4, r5, lr}
 800955e:	690b      	ldr	r3, [r1, #16]
 8009560:	4605      	mov	r5, r0
 8009562:	460c      	mov	r4, r1
 8009564:	b913      	cbnz	r3, 800956c <_fflush_r+0x10>
 8009566:	2500      	movs	r5, #0
 8009568:	4628      	mov	r0, r5
 800956a:	bd38      	pop	{r3, r4, r5, pc}
 800956c:	b118      	cbz	r0, 8009576 <_fflush_r+0x1a>
 800956e:	6983      	ldr	r3, [r0, #24]
 8009570:	b90b      	cbnz	r3, 8009576 <_fflush_r+0x1a>
 8009572:	f000 f887 	bl	8009684 <__sinit>
 8009576:	4b14      	ldr	r3, [pc, #80]	; (80095c8 <_fflush_r+0x6c>)
 8009578:	429c      	cmp	r4, r3
 800957a:	d11b      	bne.n	80095b4 <_fflush_r+0x58>
 800957c:	686c      	ldr	r4, [r5, #4]
 800957e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d0ef      	beq.n	8009566 <_fflush_r+0xa>
 8009586:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009588:	07d0      	lsls	r0, r2, #31
 800958a:	d404      	bmi.n	8009596 <_fflush_r+0x3a>
 800958c:	0599      	lsls	r1, r3, #22
 800958e:	d402      	bmi.n	8009596 <_fflush_r+0x3a>
 8009590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009592:	f000 f915 	bl	80097c0 <__retarget_lock_acquire_recursive>
 8009596:	4628      	mov	r0, r5
 8009598:	4621      	mov	r1, r4
 800959a:	f7ff ff59 	bl	8009450 <__sflush_r>
 800959e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095a0:	07da      	lsls	r2, r3, #31
 80095a2:	4605      	mov	r5, r0
 80095a4:	d4e0      	bmi.n	8009568 <_fflush_r+0xc>
 80095a6:	89a3      	ldrh	r3, [r4, #12]
 80095a8:	059b      	lsls	r3, r3, #22
 80095aa:	d4dd      	bmi.n	8009568 <_fflush_r+0xc>
 80095ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095ae:	f000 f908 	bl	80097c2 <__retarget_lock_release_recursive>
 80095b2:	e7d9      	b.n	8009568 <_fflush_r+0xc>
 80095b4:	4b05      	ldr	r3, [pc, #20]	; (80095cc <_fflush_r+0x70>)
 80095b6:	429c      	cmp	r4, r3
 80095b8:	d101      	bne.n	80095be <_fflush_r+0x62>
 80095ba:	68ac      	ldr	r4, [r5, #8]
 80095bc:	e7df      	b.n	800957e <_fflush_r+0x22>
 80095be:	4b04      	ldr	r3, [pc, #16]	; (80095d0 <_fflush_r+0x74>)
 80095c0:	429c      	cmp	r4, r3
 80095c2:	bf08      	it	eq
 80095c4:	68ec      	ldreq	r4, [r5, #12]
 80095c6:	e7da      	b.n	800957e <_fflush_r+0x22>
 80095c8:	0800a550 	.word	0x0800a550
 80095cc:	0800a570 	.word	0x0800a570
 80095d0:	0800a530 	.word	0x0800a530

080095d4 <std>:
 80095d4:	2300      	movs	r3, #0
 80095d6:	b510      	push	{r4, lr}
 80095d8:	4604      	mov	r4, r0
 80095da:	e9c0 3300 	strd	r3, r3, [r0]
 80095de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80095e2:	6083      	str	r3, [r0, #8]
 80095e4:	8181      	strh	r1, [r0, #12]
 80095e6:	6643      	str	r3, [r0, #100]	; 0x64
 80095e8:	81c2      	strh	r2, [r0, #14]
 80095ea:	6183      	str	r3, [r0, #24]
 80095ec:	4619      	mov	r1, r3
 80095ee:	2208      	movs	r2, #8
 80095f0:	305c      	adds	r0, #92	; 0x5c
 80095f2:	f7ff fdcf 	bl	8009194 <memset>
 80095f6:	4b05      	ldr	r3, [pc, #20]	; (800960c <std+0x38>)
 80095f8:	6263      	str	r3, [r4, #36]	; 0x24
 80095fa:	4b05      	ldr	r3, [pc, #20]	; (8009610 <std+0x3c>)
 80095fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80095fe:	4b05      	ldr	r3, [pc, #20]	; (8009614 <std+0x40>)
 8009600:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009602:	4b05      	ldr	r3, [pc, #20]	; (8009618 <std+0x44>)
 8009604:	6224      	str	r4, [r4, #32]
 8009606:	6323      	str	r3, [r4, #48]	; 0x30
 8009608:	bd10      	pop	{r4, pc}
 800960a:	bf00      	nop
 800960c:	0800a051 	.word	0x0800a051
 8009610:	0800a073 	.word	0x0800a073
 8009614:	0800a0ab 	.word	0x0800a0ab
 8009618:	0800a0cf 	.word	0x0800a0cf

0800961c <_cleanup_r>:
 800961c:	4901      	ldr	r1, [pc, #4]	; (8009624 <_cleanup_r+0x8>)
 800961e:	f000 b8af 	b.w	8009780 <_fwalk_reent>
 8009622:	bf00      	nop
 8009624:	0800955d 	.word	0x0800955d

08009628 <__sfmoreglue>:
 8009628:	b570      	push	{r4, r5, r6, lr}
 800962a:	2268      	movs	r2, #104	; 0x68
 800962c:	1e4d      	subs	r5, r1, #1
 800962e:	4355      	muls	r5, r2
 8009630:	460e      	mov	r6, r1
 8009632:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009636:	f000 f997 	bl	8009968 <_malloc_r>
 800963a:	4604      	mov	r4, r0
 800963c:	b140      	cbz	r0, 8009650 <__sfmoreglue+0x28>
 800963e:	2100      	movs	r1, #0
 8009640:	e9c0 1600 	strd	r1, r6, [r0]
 8009644:	300c      	adds	r0, #12
 8009646:	60a0      	str	r0, [r4, #8]
 8009648:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800964c:	f7ff fda2 	bl	8009194 <memset>
 8009650:	4620      	mov	r0, r4
 8009652:	bd70      	pop	{r4, r5, r6, pc}

08009654 <__sfp_lock_acquire>:
 8009654:	4801      	ldr	r0, [pc, #4]	; (800965c <__sfp_lock_acquire+0x8>)
 8009656:	f000 b8b3 	b.w	80097c0 <__retarget_lock_acquire_recursive>
 800965a:	bf00      	nop
 800965c:	20000b11 	.word	0x20000b11

08009660 <__sfp_lock_release>:
 8009660:	4801      	ldr	r0, [pc, #4]	; (8009668 <__sfp_lock_release+0x8>)
 8009662:	f000 b8ae 	b.w	80097c2 <__retarget_lock_release_recursive>
 8009666:	bf00      	nop
 8009668:	20000b11 	.word	0x20000b11

0800966c <__sinit_lock_acquire>:
 800966c:	4801      	ldr	r0, [pc, #4]	; (8009674 <__sinit_lock_acquire+0x8>)
 800966e:	f000 b8a7 	b.w	80097c0 <__retarget_lock_acquire_recursive>
 8009672:	bf00      	nop
 8009674:	20000b12 	.word	0x20000b12

08009678 <__sinit_lock_release>:
 8009678:	4801      	ldr	r0, [pc, #4]	; (8009680 <__sinit_lock_release+0x8>)
 800967a:	f000 b8a2 	b.w	80097c2 <__retarget_lock_release_recursive>
 800967e:	bf00      	nop
 8009680:	20000b12 	.word	0x20000b12

08009684 <__sinit>:
 8009684:	b510      	push	{r4, lr}
 8009686:	4604      	mov	r4, r0
 8009688:	f7ff fff0 	bl	800966c <__sinit_lock_acquire>
 800968c:	69a3      	ldr	r3, [r4, #24]
 800968e:	b11b      	cbz	r3, 8009698 <__sinit+0x14>
 8009690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009694:	f7ff bff0 	b.w	8009678 <__sinit_lock_release>
 8009698:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800969c:	6523      	str	r3, [r4, #80]	; 0x50
 800969e:	4b13      	ldr	r3, [pc, #76]	; (80096ec <__sinit+0x68>)
 80096a0:	4a13      	ldr	r2, [pc, #76]	; (80096f0 <__sinit+0x6c>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80096a6:	42a3      	cmp	r3, r4
 80096a8:	bf04      	itt	eq
 80096aa:	2301      	moveq	r3, #1
 80096ac:	61a3      	streq	r3, [r4, #24]
 80096ae:	4620      	mov	r0, r4
 80096b0:	f000 f820 	bl	80096f4 <__sfp>
 80096b4:	6060      	str	r0, [r4, #4]
 80096b6:	4620      	mov	r0, r4
 80096b8:	f000 f81c 	bl	80096f4 <__sfp>
 80096bc:	60a0      	str	r0, [r4, #8]
 80096be:	4620      	mov	r0, r4
 80096c0:	f000 f818 	bl	80096f4 <__sfp>
 80096c4:	2200      	movs	r2, #0
 80096c6:	60e0      	str	r0, [r4, #12]
 80096c8:	2104      	movs	r1, #4
 80096ca:	6860      	ldr	r0, [r4, #4]
 80096cc:	f7ff ff82 	bl	80095d4 <std>
 80096d0:	68a0      	ldr	r0, [r4, #8]
 80096d2:	2201      	movs	r2, #1
 80096d4:	2109      	movs	r1, #9
 80096d6:	f7ff ff7d 	bl	80095d4 <std>
 80096da:	68e0      	ldr	r0, [r4, #12]
 80096dc:	2202      	movs	r2, #2
 80096de:	2112      	movs	r1, #18
 80096e0:	f7ff ff78 	bl	80095d4 <std>
 80096e4:	2301      	movs	r3, #1
 80096e6:	61a3      	str	r3, [r4, #24]
 80096e8:	e7d2      	b.n	8009690 <__sinit+0xc>
 80096ea:	bf00      	nop
 80096ec:	0800a52c 	.word	0x0800a52c
 80096f0:	0800961d 	.word	0x0800961d

080096f4 <__sfp>:
 80096f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096f6:	4607      	mov	r7, r0
 80096f8:	f7ff ffac 	bl	8009654 <__sfp_lock_acquire>
 80096fc:	4b1e      	ldr	r3, [pc, #120]	; (8009778 <__sfp+0x84>)
 80096fe:	681e      	ldr	r6, [r3, #0]
 8009700:	69b3      	ldr	r3, [r6, #24]
 8009702:	b913      	cbnz	r3, 800970a <__sfp+0x16>
 8009704:	4630      	mov	r0, r6
 8009706:	f7ff ffbd 	bl	8009684 <__sinit>
 800970a:	3648      	adds	r6, #72	; 0x48
 800970c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009710:	3b01      	subs	r3, #1
 8009712:	d503      	bpl.n	800971c <__sfp+0x28>
 8009714:	6833      	ldr	r3, [r6, #0]
 8009716:	b30b      	cbz	r3, 800975c <__sfp+0x68>
 8009718:	6836      	ldr	r6, [r6, #0]
 800971a:	e7f7      	b.n	800970c <__sfp+0x18>
 800971c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009720:	b9d5      	cbnz	r5, 8009758 <__sfp+0x64>
 8009722:	4b16      	ldr	r3, [pc, #88]	; (800977c <__sfp+0x88>)
 8009724:	60e3      	str	r3, [r4, #12]
 8009726:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800972a:	6665      	str	r5, [r4, #100]	; 0x64
 800972c:	f000 f847 	bl	80097be <__retarget_lock_init_recursive>
 8009730:	f7ff ff96 	bl	8009660 <__sfp_lock_release>
 8009734:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009738:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800973c:	6025      	str	r5, [r4, #0]
 800973e:	61a5      	str	r5, [r4, #24]
 8009740:	2208      	movs	r2, #8
 8009742:	4629      	mov	r1, r5
 8009744:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009748:	f7ff fd24 	bl	8009194 <memset>
 800974c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009750:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009754:	4620      	mov	r0, r4
 8009756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009758:	3468      	adds	r4, #104	; 0x68
 800975a:	e7d9      	b.n	8009710 <__sfp+0x1c>
 800975c:	2104      	movs	r1, #4
 800975e:	4638      	mov	r0, r7
 8009760:	f7ff ff62 	bl	8009628 <__sfmoreglue>
 8009764:	4604      	mov	r4, r0
 8009766:	6030      	str	r0, [r6, #0]
 8009768:	2800      	cmp	r0, #0
 800976a:	d1d5      	bne.n	8009718 <__sfp+0x24>
 800976c:	f7ff ff78 	bl	8009660 <__sfp_lock_release>
 8009770:	230c      	movs	r3, #12
 8009772:	603b      	str	r3, [r7, #0]
 8009774:	e7ee      	b.n	8009754 <__sfp+0x60>
 8009776:	bf00      	nop
 8009778:	0800a52c 	.word	0x0800a52c
 800977c:	ffff0001 	.word	0xffff0001

08009780 <_fwalk_reent>:
 8009780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009784:	4606      	mov	r6, r0
 8009786:	4688      	mov	r8, r1
 8009788:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800978c:	2700      	movs	r7, #0
 800978e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009792:	f1b9 0901 	subs.w	r9, r9, #1
 8009796:	d505      	bpl.n	80097a4 <_fwalk_reent+0x24>
 8009798:	6824      	ldr	r4, [r4, #0]
 800979a:	2c00      	cmp	r4, #0
 800979c:	d1f7      	bne.n	800978e <_fwalk_reent+0xe>
 800979e:	4638      	mov	r0, r7
 80097a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097a4:	89ab      	ldrh	r3, [r5, #12]
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d907      	bls.n	80097ba <_fwalk_reent+0x3a>
 80097aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80097ae:	3301      	adds	r3, #1
 80097b0:	d003      	beq.n	80097ba <_fwalk_reent+0x3a>
 80097b2:	4629      	mov	r1, r5
 80097b4:	4630      	mov	r0, r6
 80097b6:	47c0      	blx	r8
 80097b8:	4307      	orrs	r7, r0
 80097ba:	3568      	adds	r5, #104	; 0x68
 80097bc:	e7e9      	b.n	8009792 <_fwalk_reent+0x12>

080097be <__retarget_lock_init_recursive>:
 80097be:	4770      	bx	lr

080097c0 <__retarget_lock_acquire_recursive>:
 80097c0:	4770      	bx	lr

080097c2 <__retarget_lock_release_recursive>:
 80097c2:	4770      	bx	lr

080097c4 <__swhatbuf_r>:
 80097c4:	b570      	push	{r4, r5, r6, lr}
 80097c6:	460e      	mov	r6, r1
 80097c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097cc:	2900      	cmp	r1, #0
 80097ce:	b096      	sub	sp, #88	; 0x58
 80097d0:	4614      	mov	r4, r2
 80097d2:	461d      	mov	r5, r3
 80097d4:	da08      	bge.n	80097e8 <__swhatbuf_r+0x24>
 80097d6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80097da:	2200      	movs	r2, #0
 80097dc:	602a      	str	r2, [r5, #0]
 80097de:	061a      	lsls	r2, r3, #24
 80097e0:	d410      	bmi.n	8009804 <__swhatbuf_r+0x40>
 80097e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097e6:	e00e      	b.n	8009806 <__swhatbuf_r+0x42>
 80097e8:	466a      	mov	r2, sp
 80097ea:	f000 fc97 	bl	800a11c <_fstat_r>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	dbf1      	blt.n	80097d6 <__swhatbuf_r+0x12>
 80097f2:	9a01      	ldr	r2, [sp, #4]
 80097f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80097f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80097fc:	425a      	negs	r2, r3
 80097fe:	415a      	adcs	r2, r3
 8009800:	602a      	str	r2, [r5, #0]
 8009802:	e7ee      	b.n	80097e2 <__swhatbuf_r+0x1e>
 8009804:	2340      	movs	r3, #64	; 0x40
 8009806:	2000      	movs	r0, #0
 8009808:	6023      	str	r3, [r4, #0]
 800980a:	b016      	add	sp, #88	; 0x58
 800980c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009810 <__smakebuf_r>:
 8009810:	898b      	ldrh	r3, [r1, #12]
 8009812:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009814:	079d      	lsls	r5, r3, #30
 8009816:	4606      	mov	r6, r0
 8009818:	460c      	mov	r4, r1
 800981a:	d507      	bpl.n	800982c <__smakebuf_r+0x1c>
 800981c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009820:	6023      	str	r3, [r4, #0]
 8009822:	6123      	str	r3, [r4, #16]
 8009824:	2301      	movs	r3, #1
 8009826:	6163      	str	r3, [r4, #20]
 8009828:	b002      	add	sp, #8
 800982a:	bd70      	pop	{r4, r5, r6, pc}
 800982c:	ab01      	add	r3, sp, #4
 800982e:	466a      	mov	r2, sp
 8009830:	f7ff ffc8 	bl	80097c4 <__swhatbuf_r>
 8009834:	9900      	ldr	r1, [sp, #0]
 8009836:	4605      	mov	r5, r0
 8009838:	4630      	mov	r0, r6
 800983a:	f000 f895 	bl	8009968 <_malloc_r>
 800983e:	b948      	cbnz	r0, 8009854 <__smakebuf_r+0x44>
 8009840:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009844:	059a      	lsls	r2, r3, #22
 8009846:	d4ef      	bmi.n	8009828 <__smakebuf_r+0x18>
 8009848:	f023 0303 	bic.w	r3, r3, #3
 800984c:	f043 0302 	orr.w	r3, r3, #2
 8009850:	81a3      	strh	r3, [r4, #12]
 8009852:	e7e3      	b.n	800981c <__smakebuf_r+0xc>
 8009854:	4b0d      	ldr	r3, [pc, #52]	; (800988c <__smakebuf_r+0x7c>)
 8009856:	62b3      	str	r3, [r6, #40]	; 0x28
 8009858:	89a3      	ldrh	r3, [r4, #12]
 800985a:	6020      	str	r0, [r4, #0]
 800985c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009860:	81a3      	strh	r3, [r4, #12]
 8009862:	9b00      	ldr	r3, [sp, #0]
 8009864:	6163      	str	r3, [r4, #20]
 8009866:	9b01      	ldr	r3, [sp, #4]
 8009868:	6120      	str	r0, [r4, #16]
 800986a:	b15b      	cbz	r3, 8009884 <__smakebuf_r+0x74>
 800986c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009870:	4630      	mov	r0, r6
 8009872:	f000 fc65 	bl	800a140 <_isatty_r>
 8009876:	b128      	cbz	r0, 8009884 <__smakebuf_r+0x74>
 8009878:	89a3      	ldrh	r3, [r4, #12]
 800987a:	f023 0303 	bic.w	r3, r3, #3
 800987e:	f043 0301 	orr.w	r3, r3, #1
 8009882:	81a3      	strh	r3, [r4, #12]
 8009884:	89a0      	ldrh	r0, [r4, #12]
 8009886:	4305      	orrs	r5, r0
 8009888:	81a5      	strh	r5, [r4, #12]
 800988a:	e7cd      	b.n	8009828 <__smakebuf_r+0x18>
 800988c:	0800961d 	.word	0x0800961d

08009890 <_free_r>:
 8009890:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009892:	2900      	cmp	r1, #0
 8009894:	d044      	beq.n	8009920 <_free_r+0x90>
 8009896:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800989a:	9001      	str	r0, [sp, #4]
 800989c:	2b00      	cmp	r3, #0
 800989e:	f1a1 0404 	sub.w	r4, r1, #4
 80098a2:	bfb8      	it	lt
 80098a4:	18e4      	addlt	r4, r4, r3
 80098a6:	f000 fc95 	bl	800a1d4 <__malloc_lock>
 80098aa:	4a1e      	ldr	r2, [pc, #120]	; (8009924 <_free_r+0x94>)
 80098ac:	9801      	ldr	r0, [sp, #4]
 80098ae:	6813      	ldr	r3, [r2, #0]
 80098b0:	b933      	cbnz	r3, 80098c0 <_free_r+0x30>
 80098b2:	6063      	str	r3, [r4, #4]
 80098b4:	6014      	str	r4, [r2, #0]
 80098b6:	b003      	add	sp, #12
 80098b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098bc:	f000 bc90 	b.w	800a1e0 <__malloc_unlock>
 80098c0:	42a3      	cmp	r3, r4
 80098c2:	d908      	bls.n	80098d6 <_free_r+0x46>
 80098c4:	6825      	ldr	r5, [r4, #0]
 80098c6:	1961      	adds	r1, r4, r5
 80098c8:	428b      	cmp	r3, r1
 80098ca:	bf01      	itttt	eq
 80098cc:	6819      	ldreq	r1, [r3, #0]
 80098ce:	685b      	ldreq	r3, [r3, #4]
 80098d0:	1949      	addeq	r1, r1, r5
 80098d2:	6021      	streq	r1, [r4, #0]
 80098d4:	e7ed      	b.n	80098b2 <_free_r+0x22>
 80098d6:	461a      	mov	r2, r3
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	b10b      	cbz	r3, 80098e0 <_free_r+0x50>
 80098dc:	42a3      	cmp	r3, r4
 80098de:	d9fa      	bls.n	80098d6 <_free_r+0x46>
 80098e0:	6811      	ldr	r1, [r2, #0]
 80098e2:	1855      	adds	r5, r2, r1
 80098e4:	42a5      	cmp	r5, r4
 80098e6:	d10b      	bne.n	8009900 <_free_r+0x70>
 80098e8:	6824      	ldr	r4, [r4, #0]
 80098ea:	4421      	add	r1, r4
 80098ec:	1854      	adds	r4, r2, r1
 80098ee:	42a3      	cmp	r3, r4
 80098f0:	6011      	str	r1, [r2, #0]
 80098f2:	d1e0      	bne.n	80098b6 <_free_r+0x26>
 80098f4:	681c      	ldr	r4, [r3, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	6053      	str	r3, [r2, #4]
 80098fa:	4421      	add	r1, r4
 80098fc:	6011      	str	r1, [r2, #0]
 80098fe:	e7da      	b.n	80098b6 <_free_r+0x26>
 8009900:	d902      	bls.n	8009908 <_free_r+0x78>
 8009902:	230c      	movs	r3, #12
 8009904:	6003      	str	r3, [r0, #0]
 8009906:	e7d6      	b.n	80098b6 <_free_r+0x26>
 8009908:	6825      	ldr	r5, [r4, #0]
 800990a:	1961      	adds	r1, r4, r5
 800990c:	428b      	cmp	r3, r1
 800990e:	bf04      	itt	eq
 8009910:	6819      	ldreq	r1, [r3, #0]
 8009912:	685b      	ldreq	r3, [r3, #4]
 8009914:	6063      	str	r3, [r4, #4]
 8009916:	bf04      	itt	eq
 8009918:	1949      	addeq	r1, r1, r5
 800991a:	6021      	streq	r1, [r4, #0]
 800991c:	6054      	str	r4, [r2, #4]
 800991e:	e7ca      	b.n	80098b6 <_free_r+0x26>
 8009920:	b003      	add	sp, #12
 8009922:	bd30      	pop	{r4, r5, pc}
 8009924:	20000b14 	.word	0x20000b14

08009928 <sbrk_aligned>:
 8009928:	b570      	push	{r4, r5, r6, lr}
 800992a:	4e0e      	ldr	r6, [pc, #56]	; (8009964 <sbrk_aligned+0x3c>)
 800992c:	460c      	mov	r4, r1
 800992e:	6831      	ldr	r1, [r6, #0]
 8009930:	4605      	mov	r5, r0
 8009932:	b911      	cbnz	r1, 800993a <sbrk_aligned+0x12>
 8009934:	f000 fb7c 	bl	800a030 <_sbrk_r>
 8009938:	6030      	str	r0, [r6, #0]
 800993a:	4621      	mov	r1, r4
 800993c:	4628      	mov	r0, r5
 800993e:	f000 fb77 	bl	800a030 <_sbrk_r>
 8009942:	1c43      	adds	r3, r0, #1
 8009944:	d00a      	beq.n	800995c <sbrk_aligned+0x34>
 8009946:	1cc4      	adds	r4, r0, #3
 8009948:	f024 0403 	bic.w	r4, r4, #3
 800994c:	42a0      	cmp	r0, r4
 800994e:	d007      	beq.n	8009960 <sbrk_aligned+0x38>
 8009950:	1a21      	subs	r1, r4, r0
 8009952:	4628      	mov	r0, r5
 8009954:	f000 fb6c 	bl	800a030 <_sbrk_r>
 8009958:	3001      	adds	r0, #1
 800995a:	d101      	bne.n	8009960 <sbrk_aligned+0x38>
 800995c:	f04f 34ff 	mov.w	r4, #4294967295
 8009960:	4620      	mov	r0, r4
 8009962:	bd70      	pop	{r4, r5, r6, pc}
 8009964:	20000b18 	.word	0x20000b18

08009968 <_malloc_r>:
 8009968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800996c:	1ccd      	adds	r5, r1, #3
 800996e:	f025 0503 	bic.w	r5, r5, #3
 8009972:	3508      	adds	r5, #8
 8009974:	2d0c      	cmp	r5, #12
 8009976:	bf38      	it	cc
 8009978:	250c      	movcc	r5, #12
 800997a:	2d00      	cmp	r5, #0
 800997c:	4607      	mov	r7, r0
 800997e:	db01      	blt.n	8009984 <_malloc_r+0x1c>
 8009980:	42a9      	cmp	r1, r5
 8009982:	d905      	bls.n	8009990 <_malloc_r+0x28>
 8009984:	230c      	movs	r3, #12
 8009986:	603b      	str	r3, [r7, #0]
 8009988:	2600      	movs	r6, #0
 800998a:	4630      	mov	r0, r6
 800998c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009990:	4e2e      	ldr	r6, [pc, #184]	; (8009a4c <_malloc_r+0xe4>)
 8009992:	f000 fc1f 	bl	800a1d4 <__malloc_lock>
 8009996:	6833      	ldr	r3, [r6, #0]
 8009998:	461c      	mov	r4, r3
 800999a:	bb34      	cbnz	r4, 80099ea <_malloc_r+0x82>
 800999c:	4629      	mov	r1, r5
 800999e:	4638      	mov	r0, r7
 80099a0:	f7ff ffc2 	bl	8009928 <sbrk_aligned>
 80099a4:	1c43      	adds	r3, r0, #1
 80099a6:	4604      	mov	r4, r0
 80099a8:	d14d      	bne.n	8009a46 <_malloc_r+0xde>
 80099aa:	6834      	ldr	r4, [r6, #0]
 80099ac:	4626      	mov	r6, r4
 80099ae:	2e00      	cmp	r6, #0
 80099b0:	d140      	bne.n	8009a34 <_malloc_r+0xcc>
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	4631      	mov	r1, r6
 80099b6:	4638      	mov	r0, r7
 80099b8:	eb04 0803 	add.w	r8, r4, r3
 80099bc:	f000 fb38 	bl	800a030 <_sbrk_r>
 80099c0:	4580      	cmp	r8, r0
 80099c2:	d13a      	bne.n	8009a3a <_malloc_r+0xd2>
 80099c4:	6821      	ldr	r1, [r4, #0]
 80099c6:	3503      	adds	r5, #3
 80099c8:	1a6d      	subs	r5, r5, r1
 80099ca:	f025 0503 	bic.w	r5, r5, #3
 80099ce:	3508      	adds	r5, #8
 80099d0:	2d0c      	cmp	r5, #12
 80099d2:	bf38      	it	cc
 80099d4:	250c      	movcc	r5, #12
 80099d6:	4629      	mov	r1, r5
 80099d8:	4638      	mov	r0, r7
 80099da:	f7ff ffa5 	bl	8009928 <sbrk_aligned>
 80099de:	3001      	adds	r0, #1
 80099e0:	d02b      	beq.n	8009a3a <_malloc_r+0xd2>
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	442b      	add	r3, r5
 80099e6:	6023      	str	r3, [r4, #0]
 80099e8:	e00e      	b.n	8009a08 <_malloc_r+0xa0>
 80099ea:	6822      	ldr	r2, [r4, #0]
 80099ec:	1b52      	subs	r2, r2, r5
 80099ee:	d41e      	bmi.n	8009a2e <_malloc_r+0xc6>
 80099f0:	2a0b      	cmp	r2, #11
 80099f2:	d916      	bls.n	8009a22 <_malloc_r+0xba>
 80099f4:	1961      	adds	r1, r4, r5
 80099f6:	42a3      	cmp	r3, r4
 80099f8:	6025      	str	r5, [r4, #0]
 80099fa:	bf18      	it	ne
 80099fc:	6059      	strne	r1, [r3, #4]
 80099fe:	6863      	ldr	r3, [r4, #4]
 8009a00:	bf08      	it	eq
 8009a02:	6031      	streq	r1, [r6, #0]
 8009a04:	5162      	str	r2, [r4, r5]
 8009a06:	604b      	str	r3, [r1, #4]
 8009a08:	4638      	mov	r0, r7
 8009a0a:	f104 060b 	add.w	r6, r4, #11
 8009a0e:	f000 fbe7 	bl	800a1e0 <__malloc_unlock>
 8009a12:	f026 0607 	bic.w	r6, r6, #7
 8009a16:	1d23      	adds	r3, r4, #4
 8009a18:	1af2      	subs	r2, r6, r3
 8009a1a:	d0b6      	beq.n	800998a <_malloc_r+0x22>
 8009a1c:	1b9b      	subs	r3, r3, r6
 8009a1e:	50a3      	str	r3, [r4, r2]
 8009a20:	e7b3      	b.n	800998a <_malloc_r+0x22>
 8009a22:	6862      	ldr	r2, [r4, #4]
 8009a24:	42a3      	cmp	r3, r4
 8009a26:	bf0c      	ite	eq
 8009a28:	6032      	streq	r2, [r6, #0]
 8009a2a:	605a      	strne	r2, [r3, #4]
 8009a2c:	e7ec      	b.n	8009a08 <_malloc_r+0xa0>
 8009a2e:	4623      	mov	r3, r4
 8009a30:	6864      	ldr	r4, [r4, #4]
 8009a32:	e7b2      	b.n	800999a <_malloc_r+0x32>
 8009a34:	4634      	mov	r4, r6
 8009a36:	6876      	ldr	r6, [r6, #4]
 8009a38:	e7b9      	b.n	80099ae <_malloc_r+0x46>
 8009a3a:	230c      	movs	r3, #12
 8009a3c:	603b      	str	r3, [r7, #0]
 8009a3e:	4638      	mov	r0, r7
 8009a40:	f000 fbce 	bl	800a1e0 <__malloc_unlock>
 8009a44:	e7a1      	b.n	800998a <_malloc_r+0x22>
 8009a46:	6025      	str	r5, [r4, #0]
 8009a48:	e7de      	b.n	8009a08 <_malloc_r+0xa0>
 8009a4a:	bf00      	nop
 8009a4c:	20000b14 	.word	0x20000b14

08009a50 <__ssputs_r>:
 8009a50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a54:	688e      	ldr	r6, [r1, #8]
 8009a56:	429e      	cmp	r6, r3
 8009a58:	4682      	mov	sl, r0
 8009a5a:	460c      	mov	r4, r1
 8009a5c:	4690      	mov	r8, r2
 8009a5e:	461f      	mov	r7, r3
 8009a60:	d838      	bhi.n	8009ad4 <__ssputs_r+0x84>
 8009a62:	898a      	ldrh	r2, [r1, #12]
 8009a64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009a68:	d032      	beq.n	8009ad0 <__ssputs_r+0x80>
 8009a6a:	6825      	ldr	r5, [r4, #0]
 8009a6c:	6909      	ldr	r1, [r1, #16]
 8009a6e:	eba5 0901 	sub.w	r9, r5, r1
 8009a72:	6965      	ldr	r5, [r4, #20]
 8009a74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	444b      	add	r3, r9
 8009a80:	106d      	asrs	r5, r5, #1
 8009a82:	429d      	cmp	r5, r3
 8009a84:	bf38      	it	cc
 8009a86:	461d      	movcc	r5, r3
 8009a88:	0553      	lsls	r3, r2, #21
 8009a8a:	d531      	bpl.n	8009af0 <__ssputs_r+0xa0>
 8009a8c:	4629      	mov	r1, r5
 8009a8e:	f7ff ff6b 	bl	8009968 <_malloc_r>
 8009a92:	4606      	mov	r6, r0
 8009a94:	b950      	cbnz	r0, 8009aac <__ssputs_r+0x5c>
 8009a96:	230c      	movs	r3, #12
 8009a98:	f8ca 3000 	str.w	r3, [sl]
 8009a9c:	89a3      	ldrh	r3, [r4, #12]
 8009a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009aa2:	81a3      	strh	r3, [r4, #12]
 8009aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8009aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aac:	6921      	ldr	r1, [r4, #16]
 8009aae:	464a      	mov	r2, r9
 8009ab0:	f000 fb68 	bl	800a184 <memcpy>
 8009ab4:	89a3      	ldrh	r3, [r4, #12]
 8009ab6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009aba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009abe:	81a3      	strh	r3, [r4, #12]
 8009ac0:	6126      	str	r6, [r4, #16]
 8009ac2:	6165      	str	r5, [r4, #20]
 8009ac4:	444e      	add	r6, r9
 8009ac6:	eba5 0509 	sub.w	r5, r5, r9
 8009aca:	6026      	str	r6, [r4, #0]
 8009acc:	60a5      	str	r5, [r4, #8]
 8009ace:	463e      	mov	r6, r7
 8009ad0:	42be      	cmp	r6, r7
 8009ad2:	d900      	bls.n	8009ad6 <__ssputs_r+0x86>
 8009ad4:	463e      	mov	r6, r7
 8009ad6:	6820      	ldr	r0, [r4, #0]
 8009ad8:	4632      	mov	r2, r6
 8009ada:	4641      	mov	r1, r8
 8009adc:	f000 fb60 	bl	800a1a0 <memmove>
 8009ae0:	68a3      	ldr	r3, [r4, #8]
 8009ae2:	1b9b      	subs	r3, r3, r6
 8009ae4:	60a3      	str	r3, [r4, #8]
 8009ae6:	6823      	ldr	r3, [r4, #0]
 8009ae8:	4433      	add	r3, r6
 8009aea:	6023      	str	r3, [r4, #0]
 8009aec:	2000      	movs	r0, #0
 8009aee:	e7db      	b.n	8009aa8 <__ssputs_r+0x58>
 8009af0:	462a      	mov	r2, r5
 8009af2:	f000 fb7b 	bl	800a1ec <_realloc_r>
 8009af6:	4606      	mov	r6, r0
 8009af8:	2800      	cmp	r0, #0
 8009afa:	d1e1      	bne.n	8009ac0 <__ssputs_r+0x70>
 8009afc:	6921      	ldr	r1, [r4, #16]
 8009afe:	4650      	mov	r0, sl
 8009b00:	f7ff fec6 	bl	8009890 <_free_r>
 8009b04:	e7c7      	b.n	8009a96 <__ssputs_r+0x46>
	...

08009b08 <_svfiprintf_r>:
 8009b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b0c:	4698      	mov	r8, r3
 8009b0e:	898b      	ldrh	r3, [r1, #12]
 8009b10:	061b      	lsls	r3, r3, #24
 8009b12:	b09d      	sub	sp, #116	; 0x74
 8009b14:	4607      	mov	r7, r0
 8009b16:	460d      	mov	r5, r1
 8009b18:	4614      	mov	r4, r2
 8009b1a:	d50e      	bpl.n	8009b3a <_svfiprintf_r+0x32>
 8009b1c:	690b      	ldr	r3, [r1, #16]
 8009b1e:	b963      	cbnz	r3, 8009b3a <_svfiprintf_r+0x32>
 8009b20:	2140      	movs	r1, #64	; 0x40
 8009b22:	f7ff ff21 	bl	8009968 <_malloc_r>
 8009b26:	6028      	str	r0, [r5, #0]
 8009b28:	6128      	str	r0, [r5, #16]
 8009b2a:	b920      	cbnz	r0, 8009b36 <_svfiprintf_r+0x2e>
 8009b2c:	230c      	movs	r3, #12
 8009b2e:	603b      	str	r3, [r7, #0]
 8009b30:	f04f 30ff 	mov.w	r0, #4294967295
 8009b34:	e0d1      	b.n	8009cda <_svfiprintf_r+0x1d2>
 8009b36:	2340      	movs	r3, #64	; 0x40
 8009b38:	616b      	str	r3, [r5, #20]
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8009b3e:	2320      	movs	r3, #32
 8009b40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b44:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b48:	2330      	movs	r3, #48	; 0x30
 8009b4a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009cf4 <_svfiprintf_r+0x1ec>
 8009b4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b52:	f04f 0901 	mov.w	r9, #1
 8009b56:	4623      	mov	r3, r4
 8009b58:	469a      	mov	sl, r3
 8009b5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b5e:	b10a      	cbz	r2, 8009b64 <_svfiprintf_r+0x5c>
 8009b60:	2a25      	cmp	r2, #37	; 0x25
 8009b62:	d1f9      	bne.n	8009b58 <_svfiprintf_r+0x50>
 8009b64:	ebba 0b04 	subs.w	fp, sl, r4
 8009b68:	d00b      	beq.n	8009b82 <_svfiprintf_r+0x7a>
 8009b6a:	465b      	mov	r3, fp
 8009b6c:	4622      	mov	r2, r4
 8009b6e:	4629      	mov	r1, r5
 8009b70:	4638      	mov	r0, r7
 8009b72:	f7ff ff6d 	bl	8009a50 <__ssputs_r>
 8009b76:	3001      	adds	r0, #1
 8009b78:	f000 80aa 	beq.w	8009cd0 <_svfiprintf_r+0x1c8>
 8009b7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b7e:	445a      	add	r2, fp
 8009b80:	9209      	str	r2, [sp, #36]	; 0x24
 8009b82:	f89a 3000 	ldrb.w	r3, [sl]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	f000 80a2 	beq.w	8009cd0 <_svfiprintf_r+0x1c8>
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b96:	f10a 0a01 	add.w	sl, sl, #1
 8009b9a:	9304      	str	r3, [sp, #16]
 8009b9c:	9307      	str	r3, [sp, #28]
 8009b9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ba2:	931a      	str	r3, [sp, #104]	; 0x68
 8009ba4:	4654      	mov	r4, sl
 8009ba6:	2205      	movs	r2, #5
 8009ba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bac:	4851      	ldr	r0, [pc, #324]	; (8009cf4 <_svfiprintf_r+0x1ec>)
 8009bae:	f7f6 fb1f 	bl	80001f0 <memchr>
 8009bb2:	9a04      	ldr	r2, [sp, #16]
 8009bb4:	b9d8      	cbnz	r0, 8009bee <_svfiprintf_r+0xe6>
 8009bb6:	06d0      	lsls	r0, r2, #27
 8009bb8:	bf44      	itt	mi
 8009bba:	2320      	movmi	r3, #32
 8009bbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009bc0:	0711      	lsls	r1, r2, #28
 8009bc2:	bf44      	itt	mi
 8009bc4:	232b      	movmi	r3, #43	; 0x2b
 8009bc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009bca:	f89a 3000 	ldrb.w	r3, [sl]
 8009bce:	2b2a      	cmp	r3, #42	; 0x2a
 8009bd0:	d015      	beq.n	8009bfe <_svfiprintf_r+0xf6>
 8009bd2:	9a07      	ldr	r2, [sp, #28]
 8009bd4:	4654      	mov	r4, sl
 8009bd6:	2000      	movs	r0, #0
 8009bd8:	f04f 0c0a 	mov.w	ip, #10
 8009bdc:	4621      	mov	r1, r4
 8009bde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009be2:	3b30      	subs	r3, #48	; 0x30
 8009be4:	2b09      	cmp	r3, #9
 8009be6:	d94e      	bls.n	8009c86 <_svfiprintf_r+0x17e>
 8009be8:	b1b0      	cbz	r0, 8009c18 <_svfiprintf_r+0x110>
 8009bea:	9207      	str	r2, [sp, #28]
 8009bec:	e014      	b.n	8009c18 <_svfiprintf_r+0x110>
 8009bee:	eba0 0308 	sub.w	r3, r0, r8
 8009bf2:	fa09 f303 	lsl.w	r3, r9, r3
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	9304      	str	r3, [sp, #16]
 8009bfa:	46a2      	mov	sl, r4
 8009bfc:	e7d2      	b.n	8009ba4 <_svfiprintf_r+0x9c>
 8009bfe:	9b03      	ldr	r3, [sp, #12]
 8009c00:	1d19      	adds	r1, r3, #4
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	9103      	str	r1, [sp, #12]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	bfbb      	ittet	lt
 8009c0a:	425b      	neglt	r3, r3
 8009c0c:	f042 0202 	orrlt.w	r2, r2, #2
 8009c10:	9307      	strge	r3, [sp, #28]
 8009c12:	9307      	strlt	r3, [sp, #28]
 8009c14:	bfb8      	it	lt
 8009c16:	9204      	strlt	r2, [sp, #16]
 8009c18:	7823      	ldrb	r3, [r4, #0]
 8009c1a:	2b2e      	cmp	r3, #46	; 0x2e
 8009c1c:	d10c      	bne.n	8009c38 <_svfiprintf_r+0x130>
 8009c1e:	7863      	ldrb	r3, [r4, #1]
 8009c20:	2b2a      	cmp	r3, #42	; 0x2a
 8009c22:	d135      	bne.n	8009c90 <_svfiprintf_r+0x188>
 8009c24:	9b03      	ldr	r3, [sp, #12]
 8009c26:	1d1a      	adds	r2, r3, #4
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	9203      	str	r2, [sp, #12]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	bfb8      	it	lt
 8009c30:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c34:	3402      	adds	r4, #2
 8009c36:	9305      	str	r3, [sp, #20]
 8009c38:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009d04 <_svfiprintf_r+0x1fc>
 8009c3c:	7821      	ldrb	r1, [r4, #0]
 8009c3e:	2203      	movs	r2, #3
 8009c40:	4650      	mov	r0, sl
 8009c42:	f7f6 fad5 	bl	80001f0 <memchr>
 8009c46:	b140      	cbz	r0, 8009c5a <_svfiprintf_r+0x152>
 8009c48:	2340      	movs	r3, #64	; 0x40
 8009c4a:	eba0 000a 	sub.w	r0, r0, sl
 8009c4e:	fa03 f000 	lsl.w	r0, r3, r0
 8009c52:	9b04      	ldr	r3, [sp, #16]
 8009c54:	4303      	orrs	r3, r0
 8009c56:	3401      	adds	r4, #1
 8009c58:	9304      	str	r3, [sp, #16]
 8009c5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c5e:	4826      	ldr	r0, [pc, #152]	; (8009cf8 <_svfiprintf_r+0x1f0>)
 8009c60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c64:	2206      	movs	r2, #6
 8009c66:	f7f6 fac3 	bl	80001f0 <memchr>
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d038      	beq.n	8009ce0 <_svfiprintf_r+0x1d8>
 8009c6e:	4b23      	ldr	r3, [pc, #140]	; (8009cfc <_svfiprintf_r+0x1f4>)
 8009c70:	bb1b      	cbnz	r3, 8009cba <_svfiprintf_r+0x1b2>
 8009c72:	9b03      	ldr	r3, [sp, #12]
 8009c74:	3307      	adds	r3, #7
 8009c76:	f023 0307 	bic.w	r3, r3, #7
 8009c7a:	3308      	adds	r3, #8
 8009c7c:	9303      	str	r3, [sp, #12]
 8009c7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c80:	4433      	add	r3, r6
 8009c82:	9309      	str	r3, [sp, #36]	; 0x24
 8009c84:	e767      	b.n	8009b56 <_svfiprintf_r+0x4e>
 8009c86:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c8a:	460c      	mov	r4, r1
 8009c8c:	2001      	movs	r0, #1
 8009c8e:	e7a5      	b.n	8009bdc <_svfiprintf_r+0xd4>
 8009c90:	2300      	movs	r3, #0
 8009c92:	3401      	adds	r4, #1
 8009c94:	9305      	str	r3, [sp, #20]
 8009c96:	4619      	mov	r1, r3
 8009c98:	f04f 0c0a 	mov.w	ip, #10
 8009c9c:	4620      	mov	r0, r4
 8009c9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ca2:	3a30      	subs	r2, #48	; 0x30
 8009ca4:	2a09      	cmp	r2, #9
 8009ca6:	d903      	bls.n	8009cb0 <_svfiprintf_r+0x1a8>
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d0c5      	beq.n	8009c38 <_svfiprintf_r+0x130>
 8009cac:	9105      	str	r1, [sp, #20]
 8009cae:	e7c3      	b.n	8009c38 <_svfiprintf_r+0x130>
 8009cb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009cb4:	4604      	mov	r4, r0
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e7f0      	b.n	8009c9c <_svfiprintf_r+0x194>
 8009cba:	ab03      	add	r3, sp, #12
 8009cbc:	9300      	str	r3, [sp, #0]
 8009cbe:	462a      	mov	r2, r5
 8009cc0:	4b0f      	ldr	r3, [pc, #60]	; (8009d00 <_svfiprintf_r+0x1f8>)
 8009cc2:	a904      	add	r1, sp, #16
 8009cc4:	4638      	mov	r0, r7
 8009cc6:	f3af 8000 	nop.w
 8009cca:	1c42      	adds	r2, r0, #1
 8009ccc:	4606      	mov	r6, r0
 8009cce:	d1d6      	bne.n	8009c7e <_svfiprintf_r+0x176>
 8009cd0:	89ab      	ldrh	r3, [r5, #12]
 8009cd2:	065b      	lsls	r3, r3, #25
 8009cd4:	f53f af2c 	bmi.w	8009b30 <_svfiprintf_r+0x28>
 8009cd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009cda:	b01d      	add	sp, #116	; 0x74
 8009cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce0:	ab03      	add	r3, sp, #12
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	462a      	mov	r2, r5
 8009ce6:	4b06      	ldr	r3, [pc, #24]	; (8009d00 <_svfiprintf_r+0x1f8>)
 8009ce8:	a904      	add	r1, sp, #16
 8009cea:	4638      	mov	r0, r7
 8009cec:	f000 f87a 	bl	8009de4 <_printf_i>
 8009cf0:	e7eb      	b.n	8009cca <_svfiprintf_r+0x1c2>
 8009cf2:	bf00      	nop
 8009cf4:	0800a590 	.word	0x0800a590
 8009cf8:	0800a59a 	.word	0x0800a59a
 8009cfc:	00000000 	.word	0x00000000
 8009d00:	08009a51 	.word	0x08009a51
 8009d04:	0800a596 	.word	0x0800a596

08009d08 <_printf_common>:
 8009d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d0c:	4616      	mov	r6, r2
 8009d0e:	4699      	mov	r9, r3
 8009d10:	688a      	ldr	r2, [r1, #8]
 8009d12:	690b      	ldr	r3, [r1, #16]
 8009d14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	bfb8      	it	lt
 8009d1c:	4613      	movlt	r3, r2
 8009d1e:	6033      	str	r3, [r6, #0]
 8009d20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d24:	4607      	mov	r7, r0
 8009d26:	460c      	mov	r4, r1
 8009d28:	b10a      	cbz	r2, 8009d2e <_printf_common+0x26>
 8009d2a:	3301      	adds	r3, #1
 8009d2c:	6033      	str	r3, [r6, #0]
 8009d2e:	6823      	ldr	r3, [r4, #0]
 8009d30:	0699      	lsls	r1, r3, #26
 8009d32:	bf42      	ittt	mi
 8009d34:	6833      	ldrmi	r3, [r6, #0]
 8009d36:	3302      	addmi	r3, #2
 8009d38:	6033      	strmi	r3, [r6, #0]
 8009d3a:	6825      	ldr	r5, [r4, #0]
 8009d3c:	f015 0506 	ands.w	r5, r5, #6
 8009d40:	d106      	bne.n	8009d50 <_printf_common+0x48>
 8009d42:	f104 0a19 	add.w	sl, r4, #25
 8009d46:	68e3      	ldr	r3, [r4, #12]
 8009d48:	6832      	ldr	r2, [r6, #0]
 8009d4a:	1a9b      	subs	r3, r3, r2
 8009d4c:	42ab      	cmp	r3, r5
 8009d4e:	dc26      	bgt.n	8009d9e <_printf_common+0x96>
 8009d50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009d54:	1e13      	subs	r3, r2, #0
 8009d56:	6822      	ldr	r2, [r4, #0]
 8009d58:	bf18      	it	ne
 8009d5a:	2301      	movne	r3, #1
 8009d5c:	0692      	lsls	r2, r2, #26
 8009d5e:	d42b      	bmi.n	8009db8 <_printf_common+0xb0>
 8009d60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d64:	4649      	mov	r1, r9
 8009d66:	4638      	mov	r0, r7
 8009d68:	47c0      	blx	r8
 8009d6a:	3001      	adds	r0, #1
 8009d6c:	d01e      	beq.n	8009dac <_printf_common+0xa4>
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	68e5      	ldr	r5, [r4, #12]
 8009d72:	6832      	ldr	r2, [r6, #0]
 8009d74:	f003 0306 	and.w	r3, r3, #6
 8009d78:	2b04      	cmp	r3, #4
 8009d7a:	bf08      	it	eq
 8009d7c:	1aad      	subeq	r5, r5, r2
 8009d7e:	68a3      	ldr	r3, [r4, #8]
 8009d80:	6922      	ldr	r2, [r4, #16]
 8009d82:	bf0c      	ite	eq
 8009d84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d88:	2500      	movne	r5, #0
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	bfc4      	itt	gt
 8009d8e:	1a9b      	subgt	r3, r3, r2
 8009d90:	18ed      	addgt	r5, r5, r3
 8009d92:	2600      	movs	r6, #0
 8009d94:	341a      	adds	r4, #26
 8009d96:	42b5      	cmp	r5, r6
 8009d98:	d11a      	bne.n	8009dd0 <_printf_common+0xc8>
 8009d9a:	2000      	movs	r0, #0
 8009d9c:	e008      	b.n	8009db0 <_printf_common+0xa8>
 8009d9e:	2301      	movs	r3, #1
 8009da0:	4652      	mov	r2, sl
 8009da2:	4649      	mov	r1, r9
 8009da4:	4638      	mov	r0, r7
 8009da6:	47c0      	blx	r8
 8009da8:	3001      	adds	r0, #1
 8009daa:	d103      	bne.n	8009db4 <_printf_common+0xac>
 8009dac:	f04f 30ff 	mov.w	r0, #4294967295
 8009db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009db4:	3501      	adds	r5, #1
 8009db6:	e7c6      	b.n	8009d46 <_printf_common+0x3e>
 8009db8:	18e1      	adds	r1, r4, r3
 8009dba:	1c5a      	adds	r2, r3, #1
 8009dbc:	2030      	movs	r0, #48	; 0x30
 8009dbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009dc2:	4422      	add	r2, r4
 8009dc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009dc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009dcc:	3302      	adds	r3, #2
 8009dce:	e7c7      	b.n	8009d60 <_printf_common+0x58>
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	4622      	mov	r2, r4
 8009dd4:	4649      	mov	r1, r9
 8009dd6:	4638      	mov	r0, r7
 8009dd8:	47c0      	blx	r8
 8009dda:	3001      	adds	r0, #1
 8009ddc:	d0e6      	beq.n	8009dac <_printf_common+0xa4>
 8009dde:	3601      	adds	r6, #1
 8009de0:	e7d9      	b.n	8009d96 <_printf_common+0x8e>
	...

08009de4 <_printf_i>:
 8009de4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009de8:	7e0f      	ldrb	r7, [r1, #24]
 8009dea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009dec:	2f78      	cmp	r7, #120	; 0x78
 8009dee:	4691      	mov	r9, r2
 8009df0:	4680      	mov	r8, r0
 8009df2:	460c      	mov	r4, r1
 8009df4:	469a      	mov	sl, r3
 8009df6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009dfa:	d807      	bhi.n	8009e0c <_printf_i+0x28>
 8009dfc:	2f62      	cmp	r7, #98	; 0x62
 8009dfe:	d80a      	bhi.n	8009e16 <_printf_i+0x32>
 8009e00:	2f00      	cmp	r7, #0
 8009e02:	f000 80d8 	beq.w	8009fb6 <_printf_i+0x1d2>
 8009e06:	2f58      	cmp	r7, #88	; 0x58
 8009e08:	f000 80a3 	beq.w	8009f52 <_printf_i+0x16e>
 8009e0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e14:	e03a      	b.n	8009e8c <_printf_i+0xa8>
 8009e16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e1a:	2b15      	cmp	r3, #21
 8009e1c:	d8f6      	bhi.n	8009e0c <_printf_i+0x28>
 8009e1e:	a101      	add	r1, pc, #4	; (adr r1, 8009e24 <_printf_i+0x40>)
 8009e20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e24:	08009e7d 	.word	0x08009e7d
 8009e28:	08009e91 	.word	0x08009e91
 8009e2c:	08009e0d 	.word	0x08009e0d
 8009e30:	08009e0d 	.word	0x08009e0d
 8009e34:	08009e0d 	.word	0x08009e0d
 8009e38:	08009e0d 	.word	0x08009e0d
 8009e3c:	08009e91 	.word	0x08009e91
 8009e40:	08009e0d 	.word	0x08009e0d
 8009e44:	08009e0d 	.word	0x08009e0d
 8009e48:	08009e0d 	.word	0x08009e0d
 8009e4c:	08009e0d 	.word	0x08009e0d
 8009e50:	08009f9d 	.word	0x08009f9d
 8009e54:	08009ec1 	.word	0x08009ec1
 8009e58:	08009f7f 	.word	0x08009f7f
 8009e5c:	08009e0d 	.word	0x08009e0d
 8009e60:	08009e0d 	.word	0x08009e0d
 8009e64:	08009fbf 	.word	0x08009fbf
 8009e68:	08009e0d 	.word	0x08009e0d
 8009e6c:	08009ec1 	.word	0x08009ec1
 8009e70:	08009e0d 	.word	0x08009e0d
 8009e74:	08009e0d 	.word	0x08009e0d
 8009e78:	08009f87 	.word	0x08009f87
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	1d1a      	adds	r2, r3, #4
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	602a      	str	r2, [r5, #0]
 8009e84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e0a3      	b.n	8009fd8 <_printf_i+0x1f4>
 8009e90:	6820      	ldr	r0, [r4, #0]
 8009e92:	6829      	ldr	r1, [r5, #0]
 8009e94:	0606      	lsls	r6, r0, #24
 8009e96:	f101 0304 	add.w	r3, r1, #4
 8009e9a:	d50a      	bpl.n	8009eb2 <_printf_i+0xce>
 8009e9c:	680e      	ldr	r6, [r1, #0]
 8009e9e:	602b      	str	r3, [r5, #0]
 8009ea0:	2e00      	cmp	r6, #0
 8009ea2:	da03      	bge.n	8009eac <_printf_i+0xc8>
 8009ea4:	232d      	movs	r3, #45	; 0x2d
 8009ea6:	4276      	negs	r6, r6
 8009ea8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009eac:	485e      	ldr	r0, [pc, #376]	; (800a028 <_printf_i+0x244>)
 8009eae:	230a      	movs	r3, #10
 8009eb0:	e019      	b.n	8009ee6 <_printf_i+0x102>
 8009eb2:	680e      	ldr	r6, [r1, #0]
 8009eb4:	602b      	str	r3, [r5, #0]
 8009eb6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009eba:	bf18      	it	ne
 8009ebc:	b236      	sxthne	r6, r6
 8009ebe:	e7ef      	b.n	8009ea0 <_printf_i+0xbc>
 8009ec0:	682b      	ldr	r3, [r5, #0]
 8009ec2:	6820      	ldr	r0, [r4, #0]
 8009ec4:	1d19      	adds	r1, r3, #4
 8009ec6:	6029      	str	r1, [r5, #0]
 8009ec8:	0601      	lsls	r1, r0, #24
 8009eca:	d501      	bpl.n	8009ed0 <_printf_i+0xec>
 8009ecc:	681e      	ldr	r6, [r3, #0]
 8009ece:	e002      	b.n	8009ed6 <_printf_i+0xf2>
 8009ed0:	0646      	lsls	r6, r0, #25
 8009ed2:	d5fb      	bpl.n	8009ecc <_printf_i+0xe8>
 8009ed4:	881e      	ldrh	r6, [r3, #0]
 8009ed6:	4854      	ldr	r0, [pc, #336]	; (800a028 <_printf_i+0x244>)
 8009ed8:	2f6f      	cmp	r7, #111	; 0x6f
 8009eda:	bf0c      	ite	eq
 8009edc:	2308      	moveq	r3, #8
 8009ede:	230a      	movne	r3, #10
 8009ee0:	2100      	movs	r1, #0
 8009ee2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ee6:	6865      	ldr	r5, [r4, #4]
 8009ee8:	60a5      	str	r5, [r4, #8]
 8009eea:	2d00      	cmp	r5, #0
 8009eec:	bfa2      	ittt	ge
 8009eee:	6821      	ldrge	r1, [r4, #0]
 8009ef0:	f021 0104 	bicge.w	r1, r1, #4
 8009ef4:	6021      	strge	r1, [r4, #0]
 8009ef6:	b90e      	cbnz	r6, 8009efc <_printf_i+0x118>
 8009ef8:	2d00      	cmp	r5, #0
 8009efa:	d04d      	beq.n	8009f98 <_printf_i+0x1b4>
 8009efc:	4615      	mov	r5, r2
 8009efe:	fbb6 f1f3 	udiv	r1, r6, r3
 8009f02:	fb03 6711 	mls	r7, r3, r1, r6
 8009f06:	5dc7      	ldrb	r7, [r0, r7]
 8009f08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009f0c:	4637      	mov	r7, r6
 8009f0e:	42bb      	cmp	r3, r7
 8009f10:	460e      	mov	r6, r1
 8009f12:	d9f4      	bls.n	8009efe <_printf_i+0x11a>
 8009f14:	2b08      	cmp	r3, #8
 8009f16:	d10b      	bne.n	8009f30 <_printf_i+0x14c>
 8009f18:	6823      	ldr	r3, [r4, #0]
 8009f1a:	07de      	lsls	r6, r3, #31
 8009f1c:	d508      	bpl.n	8009f30 <_printf_i+0x14c>
 8009f1e:	6923      	ldr	r3, [r4, #16]
 8009f20:	6861      	ldr	r1, [r4, #4]
 8009f22:	4299      	cmp	r1, r3
 8009f24:	bfde      	ittt	le
 8009f26:	2330      	movle	r3, #48	; 0x30
 8009f28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009f30:	1b52      	subs	r2, r2, r5
 8009f32:	6122      	str	r2, [r4, #16]
 8009f34:	f8cd a000 	str.w	sl, [sp]
 8009f38:	464b      	mov	r3, r9
 8009f3a:	aa03      	add	r2, sp, #12
 8009f3c:	4621      	mov	r1, r4
 8009f3e:	4640      	mov	r0, r8
 8009f40:	f7ff fee2 	bl	8009d08 <_printf_common>
 8009f44:	3001      	adds	r0, #1
 8009f46:	d14c      	bne.n	8009fe2 <_printf_i+0x1fe>
 8009f48:	f04f 30ff 	mov.w	r0, #4294967295
 8009f4c:	b004      	add	sp, #16
 8009f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f52:	4835      	ldr	r0, [pc, #212]	; (800a028 <_printf_i+0x244>)
 8009f54:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009f58:	6829      	ldr	r1, [r5, #0]
 8009f5a:	6823      	ldr	r3, [r4, #0]
 8009f5c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009f60:	6029      	str	r1, [r5, #0]
 8009f62:	061d      	lsls	r5, r3, #24
 8009f64:	d514      	bpl.n	8009f90 <_printf_i+0x1ac>
 8009f66:	07df      	lsls	r7, r3, #31
 8009f68:	bf44      	itt	mi
 8009f6a:	f043 0320 	orrmi.w	r3, r3, #32
 8009f6e:	6023      	strmi	r3, [r4, #0]
 8009f70:	b91e      	cbnz	r6, 8009f7a <_printf_i+0x196>
 8009f72:	6823      	ldr	r3, [r4, #0]
 8009f74:	f023 0320 	bic.w	r3, r3, #32
 8009f78:	6023      	str	r3, [r4, #0]
 8009f7a:	2310      	movs	r3, #16
 8009f7c:	e7b0      	b.n	8009ee0 <_printf_i+0xfc>
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	f043 0320 	orr.w	r3, r3, #32
 8009f84:	6023      	str	r3, [r4, #0]
 8009f86:	2378      	movs	r3, #120	; 0x78
 8009f88:	4828      	ldr	r0, [pc, #160]	; (800a02c <_printf_i+0x248>)
 8009f8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009f8e:	e7e3      	b.n	8009f58 <_printf_i+0x174>
 8009f90:	0659      	lsls	r1, r3, #25
 8009f92:	bf48      	it	mi
 8009f94:	b2b6      	uxthmi	r6, r6
 8009f96:	e7e6      	b.n	8009f66 <_printf_i+0x182>
 8009f98:	4615      	mov	r5, r2
 8009f9a:	e7bb      	b.n	8009f14 <_printf_i+0x130>
 8009f9c:	682b      	ldr	r3, [r5, #0]
 8009f9e:	6826      	ldr	r6, [r4, #0]
 8009fa0:	6961      	ldr	r1, [r4, #20]
 8009fa2:	1d18      	adds	r0, r3, #4
 8009fa4:	6028      	str	r0, [r5, #0]
 8009fa6:	0635      	lsls	r5, r6, #24
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	d501      	bpl.n	8009fb0 <_printf_i+0x1cc>
 8009fac:	6019      	str	r1, [r3, #0]
 8009fae:	e002      	b.n	8009fb6 <_printf_i+0x1d2>
 8009fb0:	0670      	lsls	r0, r6, #25
 8009fb2:	d5fb      	bpl.n	8009fac <_printf_i+0x1c8>
 8009fb4:	8019      	strh	r1, [r3, #0]
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	6123      	str	r3, [r4, #16]
 8009fba:	4615      	mov	r5, r2
 8009fbc:	e7ba      	b.n	8009f34 <_printf_i+0x150>
 8009fbe:	682b      	ldr	r3, [r5, #0]
 8009fc0:	1d1a      	adds	r2, r3, #4
 8009fc2:	602a      	str	r2, [r5, #0]
 8009fc4:	681d      	ldr	r5, [r3, #0]
 8009fc6:	6862      	ldr	r2, [r4, #4]
 8009fc8:	2100      	movs	r1, #0
 8009fca:	4628      	mov	r0, r5
 8009fcc:	f7f6 f910 	bl	80001f0 <memchr>
 8009fd0:	b108      	cbz	r0, 8009fd6 <_printf_i+0x1f2>
 8009fd2:	1b40      	subs	r0, r0, r5
 8009fd4:	6060      	str	r0, [r4, #4]
 8009fd6:	6863      	ldr	r3, [r4, #4]
 8009fd8:	6123      	str	r3, [r4, #16]
 8009fda:	2300      	movs	r3, #0
 8009fdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fe0:	e7a8      	b.n	8009f34 <_printf_i+0x150>
 8009fe2:	6923      	ldr	r3, [r4, #16]
 8009fe4:	462a      	mov	r2, r5
 8009fe6:	4649      	mov	r1, r9
 8009fe8:	4640      	mov	r0, r8
 8009fea:	47d0      	blx	sl
 8009fec:	3001      	adds	r0, #1
 8009fee:	d0ab      	beq.n	8009f48 <_printf_i+0x164>
 8009ff0:	6823      	ldr	r3, [r4, #0]
 8009ff2:	079b      	lsls	r3, r3, #30
 8009ff4:	d413      	bmi.n	800a01e <_printf_i+0x23a>
 8009ff6:	68e0      	ldr	r0, [r4, #12]
 8009ff8:	9b03      	ldr	r3, [sp, #12]
 8009ffa:	4298      	cmp	r0, r3
 8009ffc:	bfb8      	it	lt
 8009ffe:	4618      	movlt	r0, r3
 800a000:	e7a4      	b.n	8009f4c <_printf_i+0x168>
 800a002:	2301      	movs	r3, #1
 800a004:	4632      	mov	r2, r6
 800a006:	4649      	mov	r1, r9
 800a008:	4640      	mov	r0, r8
 800a00a:	47d0      	blx	sl
 800a00c:	3001      	adds	r0, #1
 800a00e:	d09b      	beq.n	8009f48 <_printf_i+0x164>
 800a010:	3501      	adds	r5, #1
 800a012:	68e3      	ldr	r3, [r4, #12]
 800a014:	9903      	ldr	r1, [sp, #12]
 800a016:	1a5b      	subs	r3, r3, r1
 800a018:	42ab      	cmp	r3, r5
 800a01a:	dcf2      	bgt.n	800a002 <_printf_i+0x21e>
 800a01c:	e7eb      	b.n	8009ff6 <_printf_i+0x212>
 800a01e:	2500      	movs	r5, #0
 800a020:	f104 0619 	add.w	r6, r4, #25
 800a024:	e7f5      	b.n	800a012 <_printf_i+0x22e>
 800a026:	bf00      	nop
 800a028:	0800a5a1 	.word	0x0800a5a1
 800a02c:	0800a5b2 	.word	0x0800a5b2

0800a030 <_sbrk_r>:
 800a030:	b538      	push	{r3, r4, r5, lr}
 800a032:	4d06      	ldr	r5, [pc, #24]	; (800a04c <_sbrk_r+0x1c>)
 800a034:	2300      	movs	r3, #0
 800a036:	4604      	mov	r4, r0
 800a038:	4608      	mov	r0, r1
 800a03a:	602b      	str	r3, [r5, #0]
 800a03c:	f7f8 f9d4 	bl	80023e8 <_sbrk>
 800a040:	1c43      	adds	r3, r0, #1
 800a042:	d102      	bne.n	800a04a <_sbrk_r+0x1a>
 800a044:	682b      	ldr	r3, [r5, #0]
 800a046:	b103      	cbz	r3, 800a04a <_sbrk_r+0x1a>
 800a048:	6023      	str	r3, [r4, #0]
 800a04a:	bd38      	pop	{r3, r4, r5, pc}
 800a04c:	20000b1c 	.word	0x20000b1c

0800a050 <__sread>:
 800a050:	b510      	push	{r4, lr}
 800a052:	460c      	mov	r4, r1
 800a054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a058:	f000 f8f8 	bl	800a24c <_read_r>
 800a05c:	2800      	cmp	r0, #0
 800a05e:	bfab      	itete	ge
 800a060:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a062:	89a3      	ldrhlt	r3, [r4, #12]
 800a064:	181b      	addge	r3, r3, r0
 800a066:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a06a:	bfac      	ite	ge
 800a06c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a06e:	81a3      	strhlt	r3, [r4, #12]
 800a070:	bd10      	pop	{r4, pc}

0800a072 <__swrite>:
 800a072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a076:	461f      	mov	r7, r3
 800a078:	898b      	ldrh	r3, [r1, #12]
 800a07a:	05db      	lsls	r3, r3, #23
 800a07c:	4605      	mov	r5, r0
 800a07e:	460c      	mov	r4, r1
 800a080:	4616      	mov	r6, r2
 800a082:	d505      	bpl.n	800a090 <__swrite+0x1e>
 800a084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a088:	2302      	movs	r3, #2
 800a08a:	2200      	movs	r2, #0
 800a08c:	f000 f868 	bl	800a160 <_lseek_r>
 800a090:	89a3      	ldrh	r3, [r4, #12]
 800a092:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a096:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a09a:	81a3      	strh	r3, [r4, #12]
 800a09c:	4632      	mov	r2, r6
 800a09e:	463b      	mov	r3, r7
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0a6:	f000 b817 	b.w	800a0d8 <_write_r>

0800a0aa <__sseek>:
 800a0aa:	b510      	push	{r4, lr}
 800a0ac:	460c      	mov	r4, r1
 800a0ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0b2:	f000 f855 	bl	800a160 <_lseek_r>
 800a0b6:	1c43      	adds	r3, r0, #1
 800a0b8:	89a3      	ldrh	r3, [r4, #12]
 800a0ba:	bf15      	itete	ne
 800a0bc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a0be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a0c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a0c6:	81a3      	strheq	r3, [r4, #12]
 800a0c8:	bf18      	it	ne
 800a0ca:	81a3      	strhne	r3, [r4, #12]
 800a0cc:	bd10      	pop	{r4, pc}

0800a0ce <__sclose>:
 800a0ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0d2:	f000 b813 	b.w	800a0fc <_close_r>
	...

0800a0d8 <_write_r>:
 800a0d8:	b538      	push	{r3, r4, r5, lr}
 800a0da:	4d07      	ldr	r5, [pc, #28]	; (800a0f8 <_write_r+0x20>)
 800a0dc:	4604      	mov	r4, r0
 800a0de:	4608      	mov	r0, r1
 800a0e0:	4611      	mov	r1, r2
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	602a      	str	r2, [r5, #0]
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	f7f8 f92d 	bl	8002346 <_write>
 800a0ec:	1c43      	adds	r3, r0, #1
 800a0ee:	d102      	bne.n	800a0f6 <_write_r+0x1e>
 800a0f0:	682b      	ldr	r3, [r5, #0]
 800a0f2:	b103      	cbz	r3, 800a0f6 <_write_r+0x1e>
 800a0f4:	6023      	str	r3, [r4, #0]
 800a0f6:	bd38      	pop	{r3, r4, r5, pc}
 800a0f8:	20000b1c 	.word	0x20000b1c

0800a0fc <_close_r>:
 800a0fc:	b538      	push	{r3, r4, r5, lr}
 800a0fe:	4d06      	ldr	r5, [pc, #24]	; (800a118 <_close_r+0x1c>)
 800a100:	2300      	movs	r3, #0
 800a102:	4604      	mov	r4, r0
 800a104:	4608      	mov	r0, r1
 800a106:	602b      	str	r3, [r5, #0]
 800a108:	f7f8 f939 	bl	800237e <_close>
 800a10c:	1c43      	adds	r3, r0, #1
 800a10e:	d102      	bne.n	800a116 <_close_r+0x1a>
 800a110:	682b      	ldr	r3, [r5, #0]
 800a112:	b103      	cbz	r3, 800a116 <_close_r+0x1a>
 800a114:	6023      	str	r3, [r4, #0]
 800a116:	bd38      	pop	{r3, r4, r5, pc}
 800a118:	20000b1c 	.word	0x20000b1c

0800a11c <_fstat_r>:
 800a11c:	b538      	push	{r3, r4, r5, lr}
 800a11e:	4d07      	ldr	r5, [pc, #28]	; (800a13c <_fstat_r+0x20>)
 800a120:	2300      	movs	r3, #0
 800a122:	4604      	mov	r4, r0
 800a124:	4608      	mov	r0, r1
 800a126:	4611      	mov	r1, r2
 800a128:	602b      	str	r3, [r5, #0]
 800a12a:	f7f8 f934 	bl	8002396 <_fstat>
 800a12e:	1c43      	adds	r3, r0, #1
 800a130:	d102      	bne.n	800a138 <_fstat_r+0x1c>
 800a132:	682b      	ldr	r3, [r5, #0]
 800a134:	b103      	cbz	r3, 800a138 <_fstat_r+0x1c>
 800a136:	6023      	str	r3, [r4, #0]
 800a138:	bd38      	pop	{r3, r4, r5, pc}
 800a13a:	bf00      	nop
 800a13c:	20000b1c 	.word	0x20000b1c

0800a140 <_isatty_r>:
 800a140:	b538      	push	{r3, r4, r5, lr}
 800a142:	4d06      	ldr	r5, [pc, #24]	; (800a15c <_isatty_r+0x1c>)
 800a144:	2300      	movs	r3, #0
 800a146:	4604      	mov	r4, r0
 800a148:	4608      	mov	r0, r1
 800a14a:	602b      	str	r3, [r5, #0]
 800a14c:	f7f8 f933 	bl	80023b6 <_isatty>
 800a150:	1c43      	adds	r3, r0, #1
 800a152:	d102      	bne.n	800a15a <_isatty_r+0x1a>
 800a154:	682b      	ldr	r3, [r5, #0]
 800a156:	b103      	cbz	r3, 800a15a <_isatty_r+0x1a>
 800a158:	6023      	str	r3, [r4, #0]
 800a15a:	bd38      	pop	{r3, r4, r5, pc}
 800a15c:	20000b1c 	.word	0x20000b1c

0800a160 <_lseek_r>:
 800a160:	b538      	push	{r3, r4, r5, lr}
 800a162:	4d07      	ldr	r5, [pc, #28]	; (800a180 <_lseek_r+0x20>)
 800a164:	4604      	mov	r4, r0
 800a166:	4608      	mov	r0, r1
 800a168:	4611      	mov	r1, r2
 800a16a:	2200      	movs	r2, #0
 800a16c:	602a      	str	r2, [r5, #0]
 800a16e:	461a      	mov	r2, r3
 800a170:	f7f8 f92c 	bl	80023cc <_lseek>
 800a174:	1c43      	adds	r3, r0, #1
 800a176:	d102      	bne.n	800a17e <_lseek_r+0x1e>
 800a178:	682b      	ldr	r3, [r5, #0]
 800a17a:	b103      	cbz	r3, 800a17e <_lseek_r+0x1e>
 800a17c:	6023      	str	r3, [r4, #0]
 800a17e:	bd38      	pop	{r3, r4, r5, pc}
 800a180:	20000b1c 	.word	0x20000b1c

0800a184 <memcpy>:
 800a184:	440a      	add	r2, r1
 800a186:	4291      	cmp	r1, r2
 800a188:	f100 33ff 	add.w	r3, r0, #4294967295
 800a18c:	d100      	bne.n	800a190 <memcpy+0xc>
 800a18e:	4770      	bx	lr
 800a190:	b510      	push	{r4, lr}
 800a192:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a196:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a19a:	4291      	cmp	r1, r2
 800a19c:	d1f9      	bne.n	800a192 <memcpy+0xe>
 800a19e:	bd10      	pop	{r4, pc}

0800a1a0 <memmove>:
 800a1a0:	4288      	cmp	r0, r1
 800a1a2:	b510      	push	{r4, lr}
 800a1a4:	eb01 0402 	add.w	r4, r1, r2
 800a1a8:	d902      	bls.n	800a1b0 <memmove+0x10>
 800a1aa:	4284      	cmp	r4, r0
 800a1ac:	4623      	mov	r3, r4
 800a1ae:	d807      	bhi.n	800a1c0 <memmove+0x20>
 800a1b0:	1e43      	subs	r3, r0, #1
 800a1b2:	42a1      	cmp	r1, r4
 800a1b4:	d008      	beq.n	800a1c8 <memmove+0x28>
 800a1b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1be:	e7f8      	b.n	800a1b2 <memmove+0x12>
 800a1c0:	4402      	add	r2, r0
 800a1c2:	4601      	mov	r1, r0
 800a1c4:	428a      	cmp	r2, r1
 800a1c6:	d100      	bne.n	800a1ca <memmove+0x2a>
 800a1c8:	bd10      	pop	{r4, pc}
 800a1ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a1d2:	e7f7      	b.n	800a1c4 <memmove+0x24>

0800a1d4 <__malloc_lock>:
 800a1d4:	4801      	ldr	r0, [pc, #4]	; (800a1dc <__malloc_lock+0x8>)
 800a1d6:	f7ff baf3 	b.w	80097c0 <__retarget_lock_acquire_recursive>
 800a1da:	bf00      	nop
 800a1dc:	20000b10 	.word	0x20000b10

0800a1e0 <__malloc_unlock>:
 800a1e0:	4801      	ldr	r0, [pc, #4]	; (800a1e8 <__malloc_unlock+0x8>)
 800a1e2:	f7ff baee 	b.w	80097c2 <__retarget_lock_release_recursive>
 800a1e6:	bf00      	nop
 800a1e8:	20000b10 	.word	0x20000b10

0800a1ec <_realloc_r>:
 800a1ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	4614      	mov	r4, r2
 800a1f4:	460e      	mov	r6, r1
 800a1f6:	b921      	cbnz	r1, 800a202 <_realloc_r+0x16>
 800a1f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1fc:	4611      	mov	r1, r2
 800a1fe:	f7ff bbb3 	b.w	8009968 <_malloc_r>
 800a202:	b92a      	cbnz	r2, 800a210 <_realloc_r+0x24>
 800a204:	f7ff fb44 	bl	8009890 <_free_r>
 800a208:	4625      	mov	r5, r4
 800a20a:	4628      	mov	r0, r5
 800a20c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a210:	f000 f82e 	bl	800a270 <_malloc_usable_size_r>
 800a214:	4284      	cmp	r4, r0
 800a216:	4607      	mov	r7, r0
 800a218:	d802      	bhi.n	800a220 <_realloc_r+0x34>
 800a21a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a21e:	d812      	bhi.n	800a246 <_realloc_r+0x5a>
 800a220:	4621      	mov	r1, r4
 800a222:	4640      	mov	r0, r8
 800a224:	f7ff fba0 	bl	8009968 <_malloc_r>
 800a228:	4605      	mov	r5, r0
 800a22a:	2800      	cmp	r0, #0
 800a22c:	d0ed      	beq.n	800a20a <_realloc_r+0x1e>
 800a22e:	42bc      	cmp	r4, r7
 800a230:	4622      	mov	r2, r4
 800a232:	4631      	mov	r1, r6
 800a234:	bf28      	it	cs
 800a236:	463a      	movcs	r2, r7
 800a238:	f7ff ffa4 	bl	800a184 <memcpy>
 800a23c:	4631      	mov	r1, r6
 800a23e:	4640      	mov	r0, r8
 800a240:	f7ff fb26 	bl	8009890 <_free_r>
 800a244:	e7e1      	b.n	800a20a <_realloc_r+0x1e>
 800a246:	4635      	mov	r5, r6
 800a248:	e7df      	b.n	800a20a <_realloc_r+0x1e>
	...

0800a24c <_read_r>:
 800a24c:	b538      	push	{r3, r4, r5, lr}
 800a24e:	4d07      	ldr	r5, [pc, #28]	; (800a26c <_read_r+0x20>)
 800a250:	4604      	mov	r4, r0
 800a252:	4608      	mov	r0, r1
 800a254:	4611      	mov	r1, r2
 800a256:	2200      	movs	r2, #0
 800a258:	602a      	str	r2, [r5, #0]
 800a25a:	461a      	mov	r2, r3
 800a25c:	f7f8 f856 	bl	800230c <_read>
 800a260:	1c43      	adds	r3, r0, #1
 800a262:	d102      	bne.n	800a26a <_read_r+0x1e>
 800a264:	682b      	ldr	r3, [r5, #0]
 800a266:	b103      	cbz	r3, 800a26a <_read_r+0x1e>
 800a268:	6023      	str	r3, [r4, #0]
 800a26a:	bd38      	pop	{r3, r4, r5, pc}
 800a26c:	20000b1c 	.word	0x20000b1c

0800a270 <_malloc_usable_size_r>:
 800a270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a274:	1f18      	subs	r0, r3, #4
 800a276:	2b00      	cmp	r3, #0
 800a278:	bfbc      	itt	lt
 800a27a:	580b      	ldrlt	r3, [r1, r0]
 800a27c:	18c0      	addlt	r0, r0, r3
 800a27e:	4770      	bx	lr

0800a280 <_init>:
 800a280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a282:	bf00      	nop
 800a284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a286:	bc08      	pop	{r3}
 800a288:	469e      	mov	lr, r3
 800a28a:	4770      	bx	lr

0800a28c <_fini>:
 800a28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a28e:	bf00      	nop
 800a290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a292:	bc08      	pop	{r3}
 800a294:	469e      	mov	lr, r3
 800a296:	4770      	bx	lr
