|adder_A_B_8_bits_on_board
SW[0] => SW[0].IN2
SW[1] => SW[1].IN2
SW[2] => SW[2].IN2
SW[3] => SW[3].IN2
SW[4] => SW[4].IN2
SW[5] => SW[5].IN2
SW[6] => SW[6].IN2
SW[7] => SW[7].IN2
KEY[0] => _.IN1
KEY[1] => _.IN1
HEX3[6] <= decoder_hex_16:A1.port1
HEX3[5] <= decoder_hex_16:A1.port1
HEX3[4] <= decoder_hex_16:A1.port1
HEX3[3] <= decoder_hex_16:A1.port1
HEX3[2] <= decoder_hex_16:A1.port1
HEX3[1] <= decoder_hex_16:A1.port1
HEX3[0] <= decoder_hex_16:A1.port1
HEX2[6] <= decoder_hex_16:A0.port1
HEX2[5] <= decoder_hex_16:A0.port1
HEX2[4] <= decoder_hex_16:A0.port1
HEX2[3] <= decoder_hex_16:A0.port1
HEX2[2] <= decoder_hex_16:A0.port1
HEX2[1] <= decoder_hex_16:A0.port1
HEX2[0] <= decoder_hex_16:A0.port1
HEX1[6] <= decoder_hex_16:B1.port1
HEX1[5] <= decoder_hex_16:B1.port1
HEX1[4] <= decoder_hex_16:B1.port1
HEX1[3] <= decoder_hex_16:B1.port1
HEX1[2] <= decoder_hex_16:B1.port1
HEX1[1] <= decoder_hex_16:B1.port1
HEX1[0] <= decoder_hex_16:B1.port1
HEX0[6] <= decoder_hex_16:B0.port1
HEX0[5] <= decoder_hex_16:B0.port1
HEX0[4] <= decoder_hex_16:B0.port1
HEX0[3] <= decoder_hex_16:B0.port1
HEX0[2] <= decoder_hex_16:B0.port1
HEX0[1] <= decoder_hex_16:B0.port1
HEX0[0] <= decoder_hex_16:B0.port1
HEX4[6] <= decoder_hex_16:S0.port1
HEX4[5] <= decoder_hex_16:S0.port1
HEX4[4] <= decoder_hex_16:S0.port1
HEX4[3] <= decoder_hex_16:S0.port1
HEX4[2] <= decoder_hex_16:S0.port1
HEX4[1] <= decoder_hex_16:S0.port1
HEX4[0] <= decoder_hex_16:S0.port1
HEX5[6] <= decoder_hex_16:S1.port1
HEX5[5] <= decoder_hex_16:S1.port1
HEX5[4] <= decoder_hex_16:S1.port1
HEX5[3] <= decoder_hex_16:S1.port1
HEX5[2] <= decoder_hex_16:S1.port1
HEX5[1] <= decoder_hex_16:S1.port1
HEX5[0] <= decoder_hex_16:S1.port1
LEDR[0] <= adder_A_B_8_bits:adder.port4


|adder_A_B_8_bits_on_board|adder_A_B_8_bits:adder
A_B[0] => A_B[0].IN1
A_B[1] => A_B[1].IN1
A_B[2] => A_B[2].IN1
A_B[3] => A_B[3].IN1
A_B[4] => A_B[4].IN1
A_B[5] => A_B[5].IN1
A_B[6] => A_B[6].IN1
A_B[7] => A_B[7].IN1
reg_reset => reg_reset.IN1
reg_clock => reg_clock.IN1
reg_value[0] <= reg_N_bits_with_areset:reg_A.port3
reg_value[1] <= reg_N_bits_with_areset:reg_A.port3
reg_value[2] <= reg_N_bits_with_areset:reg_A.port3
reg_value[3] <= reg_N_bits_with_areset:reg_A.port3
reg_value[4] <= reg_N_bits_with_areset:reg_A.port3
reg_value[5] <= reg_N_bits_with_areset:reg_A.port3
reg_value[6] <= reg_N_bits_with_areset:reg_A.port3
reg_value[7] <= reg_N_bits_with_areset:reg_A.port3
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|adder_A_B_8_bits_on_board|adder_A_B_8_bits:adder|reg_N_bits_with_areset:reg_A
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|adder_A_B_8_bits_on_board|decoder_hex_16:A1
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
h[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
h[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
h[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
h[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
h[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
h[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
h[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|adder_A_B_8_bits_on_board|decoder_hex_16:A0
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
h[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
h[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
h[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
h[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
h[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
h[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
h[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|adder_A_B_8_bits_on_board|decoder_hex_16:B1
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
h[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
h[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
h[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
h[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
h[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
h[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
h[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|adder_A_B_8_bits_on_board|decoder_hex_16:B0
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
h[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
h[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
h[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
h[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
h[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
h[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
h[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|adder_A_B_8_bits_on_board|decoder_hex_16:S1
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
h[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
h[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
h[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
h[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
h[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
h[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
h[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|adder_A_B_8_bits_on_board|decoder_hex_16:S0
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
h[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
h[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
h[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
h[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
h[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
h[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
h[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


