{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655665861313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655665861313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 19 21:11:01 2022 " "Processing started: Sun Jun 19 21:11:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655665861313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665861313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_reception_e -c top_level_reception_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_reception_e -c top_level_reception_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665861313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655665861995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655665861995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/uart_receiver_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/uart_receiver_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver_e " "Found entity 1: uart_receiver_e" {  } { { "../../src/mc_reception/uart_receiver_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/uart_receiver_e.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/uart_receiver_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/uart_receiver_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver_e-uart_receiver_a " "Found design unit 1: uart_receiver_e-uart_receiver_a" {  } { { "../../src/mc_reception/uart_receiver_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/uart_receiver_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/top_level_reception_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/top_level_reception_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_reception_e " "Found entity 1: top_level_reception_e" {  } { { "../../src/mc_reception/top_level_reception_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/top_level_reception_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/top_level_reception_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/top_level_reception_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_reception_e-top_level_reception_a " "Found design unit 1: top_level_reception_e-top_level_reception_a" {  } { { "../../src/mc_reception/top_level_reception_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/top_level_reception_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/morse_encoder_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/morse_encoder_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 morse_encoder_e " "Found entity 1: morse_encoder_e" {  } { { "../../src/mc_reception/morse_encoder_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/morse_encoder_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/morse_encoder_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/morse_encoder_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 morse_encoder_e-morse_encoder_a " "Found design unit 1: morse_encoder_e-morse_encoder_a" {  } { { "../../src/mc_reception/morse_encoder_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/morse_encoder_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/fifo_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/fifo_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_e " "Found entity 1: fifo_e" {  } { { "../../src/mc_reception/fifo_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/fifo_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/fifo_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/fifo_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_e-fifo_a " "Found design unit 1: fifo_e-fifo_a" {  } { { "../../src/mc_reception/fifo_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/fifo_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/clock_divider_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/clock_divider_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_e " "Found entity 1: clock_divider_e" {  } { { "../../src/mc_reception/clock_divider_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/clock_divider_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/clock_divider_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/lavanya/workspace/src/mc_reception/clock_divider_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_e-clock_divider_a " "Found design unit 1: clock_divider_e-clock_divider_a" {  } { { "../../src/mc_reception/clock_divider_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/clock_divider_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655665877406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665877406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_reception_e " "Elaborating entity \"top_level_reception_e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655665877452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brd_s top_level_reception_a.vhd(71) " "Verilog HDL or VHDL warning at top_level_reception_a.vhd(71): object \"brd_s\" assigned a value but never read" {  } { { "../../src/mc_reception/top_level_reception_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/top_level_reception_a.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655665877452 "|top_level_reception_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver_e uart_receiver_e:uart_receiver_ut " "Elaborating entity \"uart_receiver_e\" for hierarchy \"uart_receiver_e:uart_receiver_ut\"" {  } { { "../../src/mc_reception/top_level_reception_a.vhd" "uart_receiver_ut" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/top_level_reception_a.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655665877468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_e clock_divider_e:clock_divider_ut " "Elaborating entity \"clock_divider_e\" for hierarchy \"clock_divider_e:clock_divider_ut\"" {  } { { "../../src/mc_reception/top_level_reception_a.vhd" "clock_divider_ut" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/top_level_reception_a.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655665877484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_e fifo_e:fifo_ut " "Elaborating entity \"fifo_e\" for hierarchy \"fifo_e:fifo_ut\"" {  } { { "../../src/mc_reception/top_level_reception_a.vhd" "fifo_ut" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/top_level_reception_a.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655665877499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_encoder_e morse_encoder_e:morse_encoder_ut " "Elaborating entity \"morse_encoder_e\" for hierarchy \"morse_encoder_e:morse_encoder_ut\"" {  } { { "../../src/mc_reception/top_level_reception_a.vhd" "morse_encoder_ut" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/Lavanya/workspace/src/mc_reception/top_level_reception_a.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655665877935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655665884104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655665889704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655665889704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7666 " "Implemented 7666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655665890062 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655665890062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7660 " "Implemented 7660 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655665890062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655665890062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655665890078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 19 21:11:30 2022 " "Processing ended: Sun Jun 19 21:11:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655665890078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655665890078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655665890078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655665890078 ""}
