#!/bin/sh
iverilog -Wimplicit -Wportbind -Wselect-range -Wsensitivity-entire-array -c ../../prj/sim/minsoc_verilog.src -o minsoc_bench
