// Seed: 2503430019
module module_0 #(
    parameter id_1 = 32'd22,
    parameter id_4 = 32'd99
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout logic [7:0] id_3;
  output wand id_2;
  inout wire _id_1;
  wire [-1  -  id_4 : -1] id_5;
  logic id_6;
  assign id_3[id_1+-1+1] = id_1;
  assign id_1 = id_6;
  parameter real id_7 = 1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd96,
    parameter id_24 = 32'd59,
    parameter id_28 = 32'd73,
    parameter id_36 = 32'd13,
    parameter id_4  = 32'd68
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    _id_28
);
  inout wire _id_28;
  inout reg id_27;
  output wire id_26;
  output tri0 id_25;
  input wire _id_24;
  output logic [7:0] id_23;
  output wire id_22;
  output reg id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire _id_12;
  inout reg id_11;
  input wire id_10;
  input wire id_9;
  inout wand id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_29;
  wire [-1 : id_4] id_30;
  assign id_8  = id_6;
  assign id_25 = id_6;
  wire id_31;
  wire [1 : (  id_28  )] id_32;
  assign #id_33 id_8 = 1'b0;
  always begin : LABEL_0
    id_11 <= id_27;
    id_23[-1] = -1'b0;
  end
  uwire [1 : -1] id_34;
  logic id_35;
  ;
  assign id_25 = -1'b0;
  assign id_21 = id_15;
  wire _id_36;
  logic [-1 : id_12] id_37 = id_12;
  logic [7:0] id_38;
  ;
  parameter id_39 = 1;
  wire id_40;
  ;
  final
    #1 begin : LABEL_1
      id_21 <= id_3;
    end
  initial begin : LABEL_2
    id_27 <= 1;
    `define pp_41 0
    id_38[id_36 : id_24] = -1;
  end
  module_0 modCall_1 (
      id_33,
      id_30,
      id_38,
      id_33
  );
  logic id_42;
  ;
  assign id_34 = -1;
endmodule
