# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Hamming.ip_user_files/bd/hammingV1/ip/hammingV1_mult_gen_0_1/sim/hammingV1_mult_gen_0_1.vhd" \
"../../../../Hamming.ip_user_files/bd/hammingV1/ip/hammingV1_m1_0/sim/hammingV1_m1_0.vhd" \

# Do not sort compile order
nosort
