<component name="ProjectRunConfigurationManager">
  <configuration default="false" name="Unit Tests" type="ScalaTestRunConfiguration" factoryName="ScalaTest" show_console_on_std_err="false" show_console_on_std_out="false">
    <module name="cave-chisel" />
    <option name="allowRunningInParallel" value="false" />
    <option name="selectedOptions">
      <list />
    </option>
    <option name="testKind" value="Regular expression" />
    <option name="classRegexps">
      <array>
        <option value=".*Test" />
      </array>
    </option>
    <option name="searchTest" value="In single module" />
    <option name="testRegexps">
      <array>
        <option value="" />
      </array>
    </option>
    <option name="testsBuf">
      <map>
        <entry key="axon.DataFreezerTest">
          <value>
            <set>
              <option value="read should latch a read request" />
              <option value="read should latch valid output data" />
              <option value="valid should latch the valid signal" />
              <option value="wait should latch the wait signal" />
            </set>
          </value>
        </entry>
        <entry key="axon.UtilTest">
          <value>
            <set>
              <option value="decode should split a bitvector value into a sequence of bitvectors" />
              <option value="edge should detect edges" />
              <option value="falling should detect falling edges" />
              <option value="hold should hold a signal" />
              <option value="latch should latch and clear a signal" />
              <option value="latchSync should latch a signal when the trigger is asserted" />
              <option value="latchSync should latch and clear a signal" />
              <option value="padWords should pad words packed into a bitvector" />
              <option value="pulseSync should trigger a pulse" />
              <option value="rising should detect rising edges" />
              <option value="rotateLeft should rotate the bits to the left" />
              <option value="rotateRight should rotate the bits to the right" />
              <option value="sync should generate a sync pulse for rising edges of the target clock" />
              <option value="toggle should toggle a bit" />
            </set>
          </value>
        </entry>
        <entry key="axon.mem.CacheTest">
          <value>
            <set>
              <option value="FSM should move to the check state after latching a cache entry" />
              <option value="FSM should move to the evict state after a dirty write hit" />
              <option value="FSM should move to the fill state after a read miss" />
              <option value="FSM should move to the fill state after a write miss" />
              <option value="FSM should move to the fill state after an eviction" />
              <option value="FSM should move to the latch state after a request" />
              <option value="FSM should move to the merge state after a line fill" />
              <option value="FSM should return to the idle state after a read hit" />
              <option value="FSM should return to the idle state after a write hit" />
              <option value="FSM should return to the idle state after writing a cache entry" />
              <option value="FSM should return to the latch state after a read hit (chained)" />
              <option value="FSM should return to the latch state after a write hit (chained)" />
              <option value="FSM should return to the latch state after writing a cache entry (chained)" />
              <option value="data width ratios should read a word (16:16)" />
              <option value="data width ratios should read a word (16:8)" />
              <option value="data width ratios should read a word (8:16)" />
              <option value="data width ratios should read a word (8:8)" />
              <option value="idle should deassert the wait signal" />
              <option value="read should assert the wait signal" />
              <option value="read should evict a dirty cache entry before a line fill" />
              <option value="read should fill a cache line during a miss" />
              <option value="read should fill a cache line during a miss (wrapping)" />
              <option value="read should read from the cache during a hit" />
              <option value="write should assert the wait signal" />
              <option value="write should evict a dirty cache entry before writing to the cache" />
              <option value="write should fill a cache line during a miss" />
              <option value="write should write to the cache during a hit" />
            </set>
          </value>
        </entry>
        <entry key="axon.mem.DDRTest">
          <value>
            <set>
              <option value="read should hold the burst counter when the wait signal is asserted" />
              <option value="read should latch the burst length" />
              <option value="read should read from DDR memory (burst=1)" />
              <option value="read should read from DDR memory (burst=2)" />
              <option value="write should hold the burst counter when the wait signal is asserted" />
              <option value="write should latch the burst length" />
              <option value="write should write to DDR memory (burst=1)" />
              <option value="write should write to DDR memory (burst=2)" />
            </set>
          </value>
        </entry>
        <entry key="axon.mem.MemArbiterTest">
          <value>
            <set>
              <option value="should assert the burst done signal" />
              <option value="should assert the valid signal" />
              <option value="should assert the wait signal" />
              <option value="should mux the request to the input port with the highest priority" />
            </set>
          </value>
        </entry>
        <entry key="axon.mem.SDRAMTest">
          <value>
            <set>
              <option value="FSM should move to the active state" />
              <option value="FSM should move to the idle state after setting the mode" />
              <option value="FSM should move to the mode state after initializing" />
              <option value="FSM should move to the read state" />
              <option value="FSM should move to the refresh state" />
              <option value="FSM should move to the write state" />
              <option value="FSM should return to the idle state from the read state" />
              <option value="FSM should return to the idle state from the refresh state" />
              <option value="FSM should return to the idle state from the write state" />
              <option value="addressing should select a bank" />
              <option value="idle should deassert the wait signal" />
              <option value="idle should perform a NOP" />
              <option value="initialize should initialize the SDRAM" />
              <option value="read should assert the burst done signal" />
              <option value="read should assert the valid signal" />
              <option value="read should assert the wait signal" />
              <option value="read should read from the SDRAM (burst=1)" />
              <option value="read should read from the SDRAM (burst=2)" />
              <option value="read should read from the SDRAM (burst=4)" />
              <option value="read should read from the SDRAM (burst=8)" />
              <option value="refresh should assert the wait signal when a request is being processed" />
              <option value="write should assert the burst done signal" />
              <option value="write should assert the wait signal" />
              <option value="write should write to the SDRAM (burst=1)" />
              <option value="write should write to the SDRAM (burst=2)" />
              <option value="write should write to the SDRAM (burst=4)" />
              <option value="write should write to the SDRAM (burst=8)" />
            </set>
          </value>
        </entry>
        <entry key="axon.snd.ADPCMTest">
          <value>
            <set>
              <option value="should decode sample values" />
            </set>
          </value>
        </entry>
        <entry key="axon.snd.AudioPipelineTest">
          <value>
            <set>
              <option value="FSM should assert the ready signal during the idle state" />
              <option value="FSM should assert the valid signal during the done state" />
              <option value="FSM should move to the check state after receiving a request" />
              <option value="FSM should move to the done state after applying the pan" />
              <option value="FSM should move to the interpolate state when the pipeline has not underflowed" />
              <option value="FSM should move to the latch state when the pipeline has underflowed" />
              <option value="FSM should move to the level state after interpolating the sample" />
              <option value="FSM should move to the pan state after applying the level" />
              <option value="pipeline should apply level" />
              <option value="pipeline should apply pan" />
              <option value="pipeline should decode ADPCM data" />
              <option value="pipeline should fetch ADPCM data when the pipeline has underflowed" />
              <option value="pipeline should not fetch ADPCM data when the pipeline has not underflowed" />
              <option value="pipeline should update linear interpolation index and set underflow flag" />
            </set>
          </value>
        </entry>
        <entry key="axon.snd.ChannelControllerTest">
          <value>
            <set>
              <option value="FSM should move to the check state after latching the channel state" />
              <option value="FSM should move to the done state after processing all channels" />
              <option value="FSM should move to the idle state after setting the audio output" />
              <option value="FSM should move to the latch state after reading the channel state" />
              <option value="FSM should move to the read state after initializing" />
              <option value="FSM should move to the ready state after checking an enabled channel" />
              <option value="FSM should move to the write state after checking a disabled channel" />
              <option value="FSM should remain in the init state when the channel controller is disabled" />
              <option value="PCM data should assert the memory read enable signal" />
              <option value="PCM data should fetch PCM data for the channels" />
              <option value="PCM data should reset the address nibble when restarting a channel" />
              <option value="active should assert the active signal when a channel is playing" />
              <option value="active should deassert the active signal when a channel has reached the end address" />
              <option value="done should assert the done signal when a channel has reached the end address" />
              <option value="done should not assert the done signal when a channel is inactive" />
              <option value="done should not assert the done signal when a channel is stopped" />
              <option value="done should not assert the done signal when the loop end address is equal to the end address" />
              <option value="playing should not allow a channel to play another sample until the key is released" />
              <option value="playing should play a looped sample" />
              <option value="playing should sum the channel outputs" />
            </set>
          </value>
        </entry>
        <entry key="axon.snd.LERPTest">
          <value>
            <set>
              <option value="should handle min/max sample values" />
              <option value="should interpolate sample values" />
            </set>
          </value>
        </entry>
        <entry key="axon.snd.YMZ280BTest">
          <value>
            <set>
              <option value="IRQ should assert the IRQ signal for channels that are done" />
              <option value="IRQ should not assert the IRQ signal for masked channels" />
              <option value="function register should allow writing the channel level" />
              <option value="function register should allow writing the channel pitch" />
              <option value="function register should allow writing the end address" />
              <option value="function register should allow writing the loop end address" />
              <option value="function register should allow writing the loop start address" />
              <option value="function register should allow writing the start address" />
              <option value="status register should allow reading the status of the channels" />
              <option value="utility register should allow writing the IRQ mask" />
              <option value="utility register should allow writing the enable flags" />
            </set>
          </value>
        </entry>
        <entry key="axon.util.CounterTest">
          <value>
            <set>
              <option value="should increment a dynamic counter" />
              <option value="should increment a static counter" />
              <option value="should wrap a dynamic counter with zero length" />
              <option value="should wrap a static counter with zero length" />
            </set>
          </value>
        </entry>
        <entry key="axon.util.PISOTest">
          <value>
            <set>
              <option value="should assert the isAlmostEmpty signal" />
              <option value="should assert the isEmpty signal" />
              <option value="should latch parallel values and emit them serially" />
            </set>
          </value>
        </entry>
        <entry key="cave.MemSysTest">
          <value>
            <set>
              <option value="should write download data to memory" />
            </set>
          </value>
        </entry>
        <entry key="cave.dma.FrameBufferDMATest">
          <value>
            <set>
              <option value="should apply the frame buffer index to the DDR address offset" />
              <option value="should assert the write enable signal during a transfer" />
              <option value="should deassert the ready signal during a transfer" />
              <option value="should not increment the address while the wait signal is asserted" />
              <option value="should pack the pixel data" />
              <option value="should write frame buffer data to DDR memory" />
            </set>
          </value>
        </entry>
        <entry key="cave.dma.VideoDMATest">
          <value>
            <set>
              <option value="should apply the frame buffer index to the DDR address offset" />
              <option value="should assert the read enable signal at the start of a transfer" />
              <option value="should deassert the ready signal during a transfer" />
              <option value="should not start a transfer while the wait signal is asserted" />
              <option value="should read frame buffer data from DDR memory" />
            </set>
          </value>
        </entry>
        <entry key="cave.gpu.RegisterFileTest">
          <value>
            <set>
              <option value="should allow writing masked bytes" />
              <option value="should output the registers" />
            </set>
          </value>
        </entry>
      </map>
    </option>
    <option name="workingDirectory" value="$PROJECT_DIR$" />
    <method v="2">
      <option name="Make" enabled="true" />
    </method>
  </configuration>
</component>