HelpInfo,C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\bin\assistant
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||test2.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/71||comb.v(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\comb.v'/linenumber/30
Implementation;Synthesis||CG290||@W:Referenced variable checkbits is not in sensitivity list.||test2.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/72||comb.v(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\comb.v'/linenumber/32
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||test2.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/81||delay_a_clock.v(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\delay_a_clock.v'/linenumber/30
Implementation;Synthesis||CG290||@W:Referenced variable i_R_ADDR is not in sensitivity list.||test2.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/82||delay_a_clock.v(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\delay_a_clock.v'/linenumber/31
Implementation;Synthesis||CG290||@W:Referenced variable i_R_DATA is not in sensitivity list.||test2.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/83||delay_a_clock.v(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\delay_a_clock.v'/linenumber/33
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||test2.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/84||delay_a_clock.v(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\delay_a_clock.v'/linenumber/37
Implementation;Synthesis||CG290||@W:Referenced variable o_R_ADDR_1 is not in sensitivity list.||test2.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/85||delay_a_clock.v(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\delay_a_clock.v'/linenumber/39
Implementation;Synthesis||CG290||@W:Referenced variable o_R_DATA_1 is not in sensitivity list.||test2.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/86||delay_a_clock.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\delay_a_clock.v'/linenumber/38
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||test2.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/91||error_gen.v(14);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\error_gen.v'/linenumber/14
Implementation;Synthesis||CG290||@W:Referenced variable selectt is not in sensitivity list.||test2.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/92||error_gen.v(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\error_gen.v'/linenumber/16
Implementation;Synthesis||CL159||@N: Input o_R_DATA is unused.||test2.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/124||test6.v(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test6.v'/linenumber/6
Implementation;Synthesis||CL246||@W:Input port bits 79 to 78 of data_80_in[79:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/126||test5.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test5.v'/linenumber/7
Implementation;Synthesis||CL246||@W:Input port bits 69 to 68 of data_80_in[79:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/127||test5.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test5.v'/linenumber/7
Implementation;Synthesis||CL246||@W:Input port bits 59 to 58 of data_80_in[79:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/128||test5.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test5.v'/linenumber/7
Implementation;Synthesis||CL246||@W:Input port bits 49 to 48 of data_80_in[79:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/129||test5.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test5.v'/linenumber/7
Implementation;Synthesis||CL246||@W:Input port bits 39 to 38 of data_80_in[79:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/130||test5.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test5.v'/linenumber/7
Implementation;Synthesis||CL246||@W:Input port bits 29 to 28 of data_80_in[79:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/131||test5.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test5.v'/linenumber/7
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of data_80_in[79:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/132||test5.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test5.v'/linenumber/7
Implementation;Synthesis||CL246||@W:Input port bits 9 to 8 of data_80_in[79:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/133||test5.v(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\test5.v'/linenumber/7
Implementation;Synthesis||CL159||@N: Input clk is unused.||test2.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/147||en64_RP.v(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\HDL_RP\en64_RP.v'/linenumber/6
Implementation;Synthesis||CL159||@N: Input clk is unused.||test2.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/149||delay_a_clock.v(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\delay_a_clock.v'/linenumber/4
Implementation;Synthesis||CL246||@W:Input port bits 71 to 64 of INn[71:0] are unused. Assign logic for all port bits or change the input port size.||test2.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/152||de64_2.v(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_2.v'/linenumber/4
Implementation;Synthesis||CL159||@N: Input clk is unused.||test2.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/154||de64_1.v(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_1.v'/linenumber/5
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||test2.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/267||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||test2.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/268||null;null
Implementation;Synthesis||BN115||@N: Removing instance comb_0 (in view: work.test2(verilog)) of type view:work.comb(verilog) because it does not drive other instances.||test2.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/284||test2.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\test2\test2.v'/linenumber/106
Implementation;Synthesis||BN115||@N: Removing instance delay_a_clock_0 (in view: work.test2(verilog)) of type view:work.delay_a_clock(verilog) because it does not drive other instances.||test2.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/285||test2.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\test2\test2.v'/linenumber/125
Implementation;Synthesis||BN115||@N: Removing instance test5_0 (in view: work.test2(verilog)) of type view:work.test5_1(verilog) because it does not drive other instances.||test2.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/286||test2.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\test2\test2.v'/linenumber/181
Implementation;Synthesis||BN115||@N: Removing instance test5_1 (in view: work.test2(verilog)) of type view:work.test5_0(verilog) because it does not drive other instances.||test2.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/287||test2.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\test2\test2.v'/linenumber/189
Implementation;Synthesis||BN115||@N: Removing instance de2 (in view: work.de_v1(verilog)) of type view:work.de64_2(verilog) because it does not drive other instances.||test2.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/288||de_v1.v(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v'/linenumber/44
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist test2 ||test2.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/289||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock test2|CLK which controls 144 sequential elements including PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_0.PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0. This clock has no specified timing constraint which may adversely impact design performance. ||test2.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/315||pf_sram_ahbl_axi_c1_pf_tpsram_ahb_axi_0_pf_tpsram.v(5960);liberoaction://cross_probe/hdl/file/'<project>\hdl\PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v'/linenumber/5960
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||test2.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/317||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock test2|CLK with period 10.00ns. Please declare a user-defined clock on port CLK.||test2.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\test2.srr'/linenumber/466||null;null
