0
false
true
1
25.0
1


   -- Counter Load Mode
   -- 0x0 Always on Arm
   -- 0x1 Always on Arm
   -- 0x2 PPS rising edge
   -- 0x3 PPS falling edge
   -- 0x4 SYNC rising edge
   -- 0x5 SYNC falling edge
   -- 0x6 Gate rising_edge
   -- 0x7 Gate falling edge 
    LOAD_MODE           : std_ulogic_vector(3 downto 0);
    STAY_ARMED          : boolean; -- false - Disable counter loading, true - Enable Counter loading
    SELECT_SINE         : boolean; -- false - 64-bit sample count, no pps count, true - 32-bit sample count and 32-bit pps count
    SINE_FREQ_VALUE     : real; -- in MHz (example 2.5  = 2.5MHz) must have decimal point
    SAMPLE_FREQ         : real; -- in MHz (example 200.0 = 200MHz) must have decimal point
    TICKS_PER_CYCLE     : integer; -- clock cycle per tvalid
    
Enter logic vectors in hex format without 0x prefix -- example 0xC is entered C.
Enter boolean values as true or false