// Seed: 1650554312
module module_0;
  id_1(
      .id_0("" - id_2), .id_1(1'h0)
  );
  assign id_2 = 1;
  assign module_1.type_3 = 0;
  wire id_3;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    output wand id_2,
    output supply0 id_3,
    output wor id_4,
    input uwire id_5,
    input logic id_6,
    output uwire id_7
);
  always id_0 <= id_6;
  wire id_9, id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wire id_0,
    output wor  id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
