/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NOC_always_on_main_ResFaultCntr
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file NOC_always_on_main_ResFaultCntr.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for NOC_always_on_main_ResFaultCntr
 *
 * CMSIS Peripheral Access Layer for NOC_always_on_main_ResFaultCntr
 */

#if !defined(NOC_always_on_main_ResFaultCntr_H_)
#define NOC_always_on_main_ResFaultCntr_H_       /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NOC_always_on_main_ResFaultCntr Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_always_on_main_ResFaultCntr_Peripheral_Access_Layer NOC_always_on_main_ResFaultCntr Peripheral Access Layer
 * @{
 */

/** NOC_always_on_main_ResFaultCntr - Register Layout Typedef */
typedef struct {
  __I  uint32_t ID_COREID;                         /**< Core ID, offset: 0x0 */
  __I  uint32_t ID_REVISIONID;                     /**< Revision ID, offset: 0x4 */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT0; /**< offset: 0x8 */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT1; /**< offset: 0xC */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT2; /**< offset: 0x10 */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT3; /**< offset: 0x14 */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT0; /**< offset: 0x18 */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT1; /**< offset: 0x1C */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT2; /**< offset: 0x20 */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT3; /**< offset: 0x24 */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS; /**< offset: 0x28 */
  __IO uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN; /**< offset: 0x2C */
  __IO uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR; /**< offset: 0x30 */
  __IO uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL; /**< offset: 0x34 */
  __I  uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE; /**< offset: 0x38 */
  __IO uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO1; /**< offset: 0x3C */
  __IO uint32_t ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO2; /**< offset: 0x40 */
} NOC_always_on_main_ResFaultCntr_Type;

/* ----------------------------------------------------------------------------
   -- NOC_always_on_main_ResFaultCntr Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_always_on_main_ResFaultCntr_Register_Masks NOC_always_on_main_ResFaultCntr Register Masks
 * @{
 */

/*! @name ID_COREID - Core ID */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ID_COREID_CORETYPEID_MASK (0xFFU)
#define NOC_always_on_main_ResFaultCntr_ID_COREID_CORETYPEID_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ID_COREID_CORETYPEID(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ID_COREID_CORETYPEID_SHIFT)) & NOC_always_on_main_ResFaultCntr_ID_COREID_CORETYPEID_MASK)

#define NOC_always_on_main_ResFaultCntr_ID_COREID_CORECHECKSUM_MASK (0xFFFFFF00U)
#define NOC_always_on_main_ResFaultCntr_ID_COREID_CORECHECKSUM_SHIFT (8U)
#define NOC_always_on_main_ResFaultCntr_ID_COREID_CORECHECKSUM(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ID_COREID_CORECHECKSUM_SHIFT)) & NOC_always_on_main_ResFaultCntr_ID_COREID_CORECHECKSUM_MASK)
/*! @} */

/*! @name ID_REVISIONID - Revision ID */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ID_REVISIONID_USERID_MASK (0xFFU)
#define NOC_always_on_main_ResFaultCntr_ID_REVISIONID_USERID_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ID_REVISIONID_USERID(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ID_REVISIONID_USERID_SHIFT)) & NOC_always_on_main_ResFaultCntr_ID_REVISIONID_USERID_MASK)

#define NOC_always_on_main_ResFaultCntr_ID_REVISIONID_NOCID_MASK (0xFFFFFF00U)
#define NOC_always_on_main_ResFaultCntr_ID_REVISIONID_NOCID_SHIFT (8U)
#define NOC_always_on_main_ResFaultCntr_ID_REVISIONID_NOCID(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ID_REVISIONID_NOCID_SHIFT)) & NOC_always_on_main_ResFaultCntr_ID_REVISIONID_NOCID_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT0 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT0_MISSIONFAULT0_MASK (0xFFFFFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT0_MISSIONFAULT0_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT0_MISSIONFAULT0(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT0_MISSIONFAULT0_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT0_MISSIONFAULT0_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT1 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT1_MISSIONFAULT1_MASK (0xFFFFFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT1_MISSIONFAULT1_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT1_MISSIONFAULT1(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT1_MISSIONFAULT1_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT1_MISSIONFAULT1_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT2 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT2_MISSIONFAULT2_MASK (0xFFFFFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT2_MISSIONFAULT2_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT2_MISSIONFAULT2(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT2_MISSIONFAULT2_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT2_MISSIONFAULT2_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT3 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT3_MISSIONFAULT3_MASK (0xFFFFFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT3_MISSIONFAULT3_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT3_MISSIONFAULT3(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT3_MISSIONFAULT3_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_MISSIONFAULT3_MISSIONFAULT3_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT0 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT0_LATENTFAULT0_MASK (0xFFFFFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT0_LATENTFAULT0_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT0_LATENTFAULT0(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT0_LATENTFAULT0_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT0_LATENTFAULT0_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT1 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT1_LATENTFAULT1_MASK (0xFFFFFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT1_LATENTFAULT1_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT1_LATENTFAULT1(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT1_LATENTFAULT1_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT1_LATENTFAULT1_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT2 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT2_LATENTFAULT2_MASK (0xFFFFFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT2_LATENTFAULT2_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT2_LATENTFAULT2(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT2_LATENTFAULT2_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT2_LATENTFAULT2_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT3 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT3_LATENTFAULT3_MASK (0xFFFFFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT3_LATENTFAULT3_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT3_LATENTFAULT3(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT3_LATENTFAULT3_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_LATENTFAULT3_LATENTFAULT3_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_LATENTFAULT_MASK (0x1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_LATENTFAULT_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_LATENTFAULT(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_LATENTFAULT_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_LATENTFAULT_MASK)

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_MISSIONFAULT_MASK (0x2U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_MISSIONFAULT_SHIFT (1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_MISSIONFAULT(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_MISSIONFAULT_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_FAULTS_MISSIONFAULT_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_BISTDONEEN_MASK (0x1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_BISTDONEEN_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_BISTDONEEN(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_BISTDONEEN_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_BISTDONEEN_MASK)

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_MISSIONFAULTEN_MASK (0x2U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_MISSIONFAULTEN_SHIFT (1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_MISSIONFAULTEN(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_MISSIONFAULTEN_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTEN_MISSIONFAULTEN_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_LATENTFAULTCLR_MASK (0x1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_LATENTFAULTCLR_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_LATENTFAULTCLR(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_LATENTFAULTCLR_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_LATENTFAULTCLR_MASK)

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_MISSIONFAULTCLR_MASK (0x2U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_MISSIONFAULTCLR_SHIFT (1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_MISSIONFAULTCLR(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_MISSIONFAULTCLR_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_INTCLR_MISSIONFAULTCLR_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTSTART_MASK (0x1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTSTART_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTSTART(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTSTART_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTSTART_MASK)

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTDONECLR_MASK (0x2U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTDONECLR_SHIFT (1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTDONECLR(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTDONECLR_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTCTL_BISTDONECLR_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_BISTDONE_MASK (0x1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_BISTDONE_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_BISTDONE(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_BISTDONE_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_BISTDONE_MASK)

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_MISSIONMODE_MASK (0x2U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_MISSIONMODE_SHIFT (1U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_MISSIONMODE(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_MISSIONMODE_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTDONE_MISSIONMODE_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO1 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO1_BISTTO1_MASK (0xFFFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO1_BISTTO1_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO1_BISTTO1(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO1_BISTTO1_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO1_BISTTO1_MASK)
/*! @} */

/*! @name ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO2 -  */
/*! @{ */

#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO2_BISTTO2_MASK (0xFFU)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO2_BISTTO2_SHIFT (0U)
#define NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO2_BISTTO2(x) (((uint32_t)(((uint32_t)(x)) << NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO2_BISTTO2_SHIFT)) & NOC_always_on_main_ResFaultCntr_ALWAYS_ON_MAIN_RESILIENCEFAULTCONTROLLER_BISTTO2_BISTTO2_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NOC_always_on_main_ResFaultCntr_Register_Masks */


/*!
 * @}
 */ /* end of group NOC_always_on_main_ResFaultCntr_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* NOC_always_on_main_ResFaultCntr_H_ */

