$date
	Fri Aug 26 12:30:28 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! C_OUT [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # EN $end
$var reg 1 $ RST $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var reg 4 % cout [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
0"
bx !
$end
#2
1"
#4
0"
#5
1$
#6
b0 !
b0 %
1"
#8
0"
#10
1"
#12
0"
#14
1"
#15
0$
#16
0"
#18
1"
#20
0"
#22
1"
#24
0"
#25
1#
#26
b1 !
b1 %
1"
#28
0"
#30
b10 !
b10 %
1"
#32
0"
#34
b11 !
b11 %
1"
#36
0"
#38
b100 !
b100 %
1"
#40
0"
#42
b101 !
b101 %
1"
#44
0"
#46
b110 !
b110 %
1"
#48
0"
#50
b111 !
b111 %
1"
#52
0"
#54
b1000 !
b1000 %
1"
#56
0"
#58
b1001 !
b1001 %
1"
#60
0"
#62
b1010 !
b1010 %
1"
#64
0"
#66
b1011 !
b1011 %
1"
#68
0"
#70
b1100 !
b1100 %
1"
#72
0"
#74
b1101 !
b1101 %
1"
#76
0"
#78
b1110 !
b1110 %
1"
#80
0"
#82
b1111 !
b1111 %
1"
#84
0"
#86
b0 !
b0 %
1"
#88
0"
#90
b1 !
b1 %
1"
#92
0"
#94
b10 !
b10 %
1"
#96
0"
#98
b11 !
b11 %
1"
#100
0"
#102
b100 !
b100 %
1"
#104
0"
#106
b101 !
b101 %
1"
#108
0"
#110
b110 !
b110 %
1"
#112
0"
#114
b111 !
b111 %
1"
#116
0"
#118
b1000 !
b1000 %
1"
#120
0"
#122
b1001 !
b1001 %
1"
#124
0"
#125
0#
#126
1"
#128
0"
#130
1"
