m255
K3
13
cModel Technology
Z0 dC:\Users\amirr\Documents\GitHub\Verilog_VHDL\Subtractor
vSubtractor
IodKALRTYa9dQK4N[Y;NC81
V8gJ?1aV6DgACL4YX@N1i>2
w1622207442
8Subtractor.v
FSubtractor.v
L0 1
Z1 OV;L;6.3g_p1;37
r1
!s85 0
31
o-O0
n@subtractor
vSubtractorTest
Ic0TkaAZ2Y1@>SLA9?[@aQ0
V0hgdB3ez^h[f3W80X>WIc0
w1622207313
8SubtractorTEST.v
FSubtractorTEST.v
L0 1
R1
r1
!s85 0
31
o-O0
n@subtractor@test
