// Seed: 3991201046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input wor id_2,
    input logic id_3,
    input supply0 id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7
);
  always id_0 <= id_3;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9
  );
endmodule
