# vsim -c december_top_file_tb -do "run -al; quit" 
# Start time: 20:50:07 on Dec 15,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 4.18.0-553.30.1.el8_10.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.december_top_file_tb(fast)
# Loading work.Address_Translation_Table(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (12) for port 'rd_addr_i'. The port definition is at: ../src/Address_Translation_Table.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /december_top_file_tb/dut/address_translation_table File: ../src/december_top_file.v Line: 185
# run -al
# Starting reset test
# Reset test passed: Controller in IDLE state and control signals cleared
# Testing IDLE to LOAD transition
# IDLE to LOAD transition test failed
# Testing LOAD to SELECT_UNSAT_CLAUSES transition
# LOAD to SELECT_UNSAT_CLAUSES transition test failed
# Testing SELECT_UNSAT_CLAUSES state
# SELECT_UNSAT_CLAUSES state test failed
# Testing READ_CLAUSE_TABLE state
# READ_CLAUSE_TABLE state test failed
# Testing READ_VARIABLE_TABLE state
# READ_VARIABLE_TABLE state test failed
# Testing EVALUATE_CLAUSE state
# EVALUATE_CLAUSE state test failed
# Testing COUNT_UNSAT_CLAUSES state
# COUNT_UNSAT_CLAUSES state test failed
# Testing GATHER_UNSAT_CLAUSES state
# GATHER_UNSAT_CLAUSES state test failed
# Testing SELECT_UNSAT_CLAUSES_AGAIN state
# SELECT_UNSAT_CLAUSES_AGAIN state test failed
# Testing DONE state
# DONE state test passed
# Testing full cycle
# Full cycle test passed
# Testing multiple cycles
# Multiple cycles test passed
# Testing reset during operation
# Reset during operation test passed
# Testing start signal timing
# Start signal timing test failed
# Testing Clause Register operation
# Clause Register operation test failed
# Testing Address Translation Table
# Address Translation Table test passed
# Testing Clause Table operation
# Clause Table operation test passed
# Testing Variable Table Cluster operation
# Variable Table Cluster operation test failed
# Testing Temporal Buffer Wrapper operation
# Temporal Buffer Wrapper operation test passed
# Testing XOR PRNG operation
# XOR PRNG operation test passed
# Testing Clause Evaluator Cluster operation
# Clause Evaluator Cluster operation test passed
# Testing Variable Flip Selector operation
# Variable Flip Selector operation test passed
# Testing FIFO Tree operation
# FIFO Tree operation test passed
# Testing Unsat Clause Selector operation
# Unsat Clause Selector operation test passed
# Testing Controller state transitions
# Controller state transitions test failed
# Testing Control signal propagation
# Control signal propagation test passed
# Testing Done signal assertion
# Done signal assertion test failed
# Testing Start signal debounce
# Start signal debounce test failed
# Testing Reset signal priority
# Reset signal priority test passed
# Passed tests: 15, Failed tests: 15
# ** Note: $finish    : december_top_file_tb.v(133)
#    Time: 1953 ns  Iteration: 0  Instance: /december_top_file_tb
# End time: 20:50:09 on Dec 15,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
