<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\synlog\proj_1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>ram_fsm|state_derived_clock[2]</data>
<data>83.5 MHz</data>
<data>43.5 MHz</data>
<data>-5.500</data>
</row>
<row>
<data>vdp|clk</data>
<data>83.5 MHz</data>
<data>43.5 MHz</data>
<data>-2.114</data>
</row>
<row>
<data>System</data>
<data>766.3 MHz</data>
<data>NA</data>
<data>9.997</data>
</row>
</report_table>
