 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 30 21:11:53 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          887
Number of nets:                          2781
Number of cells:                         1850
Number of combinational cells:           1488
Number of sequential cells:               317
Number of macros/black boxes:               0
Number of buf/inv:                        319
Number of references:                      25

Combinational area:              13368.488917
Buf/Inv area:                     1232.004927
Noncombinational area:            9881.926929
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 23250.415847
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------------------------------
SYS_TOP                           23250.4158    100.0    115.3166     0.0000  0.0000  SYS_TOP
U0_ALU                             5671.6941     24.4   1023.7290   560.1092  0.0000  ALU_16_bit_test_1
U0_ALU/add_48                       231.8099      1.0    231.8099     0.0000  0.0000  ALU_16_bit_DW01_add_0
U0_ALU/div_60                      1434.3973      6.2   1434.3973     0.0000  0.0000  ALU_16_bit_DW_div_uns_0
U0_ALU/mult_56                     2155.7144      9.3   1914.4909     0.0000  0.0000  ALU_16_bit_DW02_mult_0
U0_ALU/mult_56/FS_1                 241.2235      1.0    241.2235     0.0000  0.0000  ALU_16_bit_DW01_add_1
U0_ALU/sub_52                       265.9342      1.1    265.9342     0.0000  0.0000  ALU_16_bit_DW01_sub_0
U0_CLKDIV_MUX                       100.0195      0.4    100.0195     0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          45.8913      0.2      5.8835    40.0078  0.0000  CLK_GATE
U0_ClkDiv                          1215.5311      5.2    778.9754   329.4760  0.0000  CLK_DIV_test_0
U0_ClkDiv/add_56                    107.0797      0.5    107.0797     0.0000  0.0000  CLK_DIV_0_DW01_inc_0
U0_PULSE_GEN                         71.7787      0.3      5.8835    65.8952  0.0000  PULSE_GEN_test_1
U0_RST_SYNC                          65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_0
U0_RegFile                         3818.3916     16.4   1379.0924  2439.2992  0.0000  Register_File_8_x_16_test_1
U0_SYS_CTRL                        1089.6242      4.7    650.7151   438.9091  0.0000  SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4_test_1
U0_UART                            4532.6485     19.5      7.0602     0.0000  0.0000  UART_test_1
U0_UART/u_rx                       3186.5037     13.7      7.0602     0.0000  0.0000  UART_RX_test_1
U0_UART/u_rx/u_RX_FSM               644.8316      2.8    513.0412   131.7904  0.0000  RX_FSM_test_1
U0_UART/u_rx/u_data_sampling        744.8511      3.2    613.0607   131.7904  0.0000  data_sampling_test_1
U0_UART/u_rx/u_deserializer         806.0395      3.5    269.4643   536.5752  0.0000  deserializer_test_1
U0_UART/u_rx/u_edge_bit_counter     702.4899      3.0    373.0139   329.4760  0.0000  edge_bit_counter_test_1
U0_UART/u_rx/u_parity_check         170.6215      0.7    104.7263    65.8952  0.0000  parity_check_test_1
U0_UART/u_rx/u_stop_check            71.7787      0.3      5.8835    65.8952  0.0000  stop_check_test_1
U0_UART/u_rx/u_strt_check            38.8311      0.2      5.8835    32.9476  0.0000  strt_check_test_1
U0_UART/u_tx                       1339.0846      5.8      7.0602     0.0000  0.0000  UART_TX_test_1
U0_UART/u_tx/u_TX_FSM               229.4565      1.0     96.4894   132.9671  0.0000  TX_FSM_test_1
U0_UART/u_tx/u_mux                   54.1282      0.2     21.1806    32.9476  0.0000  mux_test_1
U0_UART/u_tx/u_parity_calc          495.3907      2.1    198.8623   296.5284  0.0000  parity_calc_test_1
U0_UART/u_tx/u_serializer           553.0490      2.4    190.6254   362.4236  0.0000  serializer_test_1
U0_UART_FIFO                       4624.4312     19.9      7.0602     0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_test_1
U0_UART_FIFO/u_FIFO_MEM_CNTRL      3368.8922     14.5   1260.2457  2108.6465  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3_test_1
U0_UART_FIFO/u_FIFO_RD              424.7887      1.8    161.2079   263.5808  0.0000  FIFO_RD_WIDTH3_test_1
U0_UART_FIFO/u_FIFO_WR              296.5284      1.3    163.5613   132.9671  0.0000  FIFO_WR_WIDTH3_test_1
U0_UART_FIFO/u_rd_DF_SYNC           263.5808      1.1      0.0000   263.5808  0.0000  FIFO_DF_SYNC_WIDTH3_test_0
U0_UART_FIFO/u_wr_DF_SYNC           263.5808      1.1      0.0000   263.5808  0.0000  FIFO_DF_SYNC_WIDTH3_test_1
U0_ref_sync                         480.0936      2.1     84.7224   395.3712  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
U1_ClkDiv                          1262.5991      5.4    826.0434   329.4760  0.0000  CLK_DIV_test_1
U1_ClkDiv/add_56                    107.0797      0.5    107.0797     0.0000  0.0000  CLK_DIV_1_DW01_inc_0
U1_RST_SYNC                          65.8952      0.3      0.0000    65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_1
u_ref_clk_mux                        12.9437      0.1     12.9437     0.0000  0.0000  mux2X1_2
u_ref_rst_mux                        18.8272      0.1     18.8272     0.0000  0.0000  mux2X1_5
u_rst_mux                            11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_0
u_uart_RX_clk_mux                    11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_3
u_uart_TX_clk_mux                    11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_4
u_uart_clk_mux                       11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_1
u_uart_rst_mux                       11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_6
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------------------------------
Total                                                  13368.4889  9881.9269  0.0000

1
