<profile>

<section name = "Vivado HLS Report for 'Loop_3_proc227'" level="0">
<item name = "Date">Mon Aug 22 13:46:04 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">axi_ii_1</item>
<item name = "Solution">example_par_1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.616 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">122, 122, 0.610 us, 0.610 us, 122, 122, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">120, 120, 2, 1, 1, 120, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 297, -</column>
<column name="Register">-, -, 21, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_680_p2">+, 0, 0, 7, 7, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln153_fu_674_p2">icmp, 0, 0, 11, 7, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i19_0_phi_fu_666_p4">9, 2, 7, 14</column>
<column name="edge_index_mat_s_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_10_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_11_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_12_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_13_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_14_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_15_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_16_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_17_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_18_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_19_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_20_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_21_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_22_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_23_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_24_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_25_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="edge_index_mat_s_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="i19_0_reg_662">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i19_0_reg_662">7, 0, 7, 0</column>
<column name="i_reg_720">7, 0, 7, 0</column>
<column name="icmp_ln153_reg_716">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_3_proc227, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_3_proc227, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_3_proc227, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_3_proc227, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_3_proc227, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_3_proc227, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_3_proc227, return value</column>
<column name="edge_index_mat_s_0_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_0_V_V, pointer</column>
<column name="edge_index_mat_s_0_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_0_V_V, pointer</column>
<column name="edge_index_mat_s_0_V_V_read">out, 1, ap_fifo, edge_index_mat_s_0_V_V, pointer</column>
<column name="edge_index_0_0_V_address0">out, 7, ap_memory, edge_index_0_0_V, array</column>
<column name="edge_index_0_0_V_ce0">out, 1, ap_memory, edge_index_0_0_V, array</column>
<column name="edge_index_0_0_V_we0">out, 1, ap_memory, edge_index_0_0_V, array</column>
<column name="edge_index_0_0_V_d0">out, 14, ap_memory, edge_index_0_0_V, array</column>
<column name="edge_index_mat_s_1_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_1_V_V, pointer</column>
<column name="edge_index_mat_s_1_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_1_V_V, pointer</column>
<column name="edge_index_mat_s_1_V_V_read">out, 1, ap_fifo, edge_index_mat_s_1_V_V, pointer</column>
<column name="edge_index_0_1_V_address0">out, 7, ap_memory, edge_index_0_1_V, array</column>
<column name="edge_index_0_1_V_ce0">out, 1, ap_memory, edge_index_0_1_V, array</column>
<column name="edge_index_0_1_V_we0">out, 1, ap_memory, edge_index_0_1_V, array</column>
<column name="edge_index_0_1_V_d0">out, 14, ap_memory, edge_index_0_1_V, array</column>
<column name="edge_index_mat_s_2_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_2_V_V, pointer</column>
<column name="edge_index_mat_s_2_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_2_V_V, pointer</column>
<column name="edge_index_mat_s_2_V_V_read">out, 1, ap_fifo, edge_index_mat_s_2_V_V, pointer</column>
<column name="edge_index_1_0_V_address0">out, 7, ap_memory, edge_index_1_0_V, array</column>
<column name="edge_index_1_0_V_ce0">out, 1, ap_memory, edge_index_1_0_V, array</column>
<column name="edge_index_1_0_V_we0">out, 1, ap_memory, edge_index_1_0_V, array</column>
<column name="edge_index_1_0_V_d0">out, 14, ap_memory, edge_index_1_0_V, array</column>
<column name="edge_index_mat_s_3_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_3_V_V, pointer</column>
<column name="edge_index_mat_s_3_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_3_V_V, pointer</column>
<column name="edge_index_mat_s_3_V_V_read">out, 1, ap_fifo, edge_index_mat_s_3_V_V, pointer</column>
<column name="edge_index_1_1_V_address0">out, 7, ap_memory, edge_index_1_1_V, array</column>
<column name="edge_index_1_1_V_ce0">out, 1, ap_memory, edge_index_1_1_V, array</column>
<column name="edge_index_1_1_V_we0">out, 1, ap_memory, edge_index_1_1_V, array</column>
<column name="edge_index_1_1_V_d0">out, 14, ap_memory, edge_index_1_1_V, array</column>
<column name="edge_index_mat_s_4_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_4_V_V, pointer</column>
<column name="edge_index_mat_s_4_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_4_V_V, pointer</column>
<column name="edge_index_mat_s_4_V_V_read">out, 1, ap_fifo, edge_index_mat_s_4_V_V, pointer</column>
<column name="edge_index_2_0_V_address0">out, 7, ap_memory, edge_index_2_0_V, array</column>
<column name="edge_index_2_0_V_ce0">out, 1, ap_memory, edge_index_2_0_V, array</column>
<column name="edge_index_2_0_V_we0">out, 1, ap_memory, edge_index_2_0_V, array</column>
<column name="edge_index_2_0_V_d0">out, 14, ap_memory, edge_index_2_0_V, array</column>
<column name="edge_index_mat_s_5_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_5_V_V, pointer</column>
<column name="edge_index_mat_s_5_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_5_V_V, pointer</column>
<column name="edge_index_mat_s_5_V_V_read">out, 1, ap_fifo, edge_index_mat_s_5_V_V, pointer</column>
<column name="edge_index_2_1_V_address0">out, 7, ap_memory, edge_index_2_1_V, array</column>
<column name="edge_index_2_1_V_ce0">out, 1, ap_memory, edge_index_2_1_V, array</column>
<column name="edge_index_2_1_V_we0">out, 1, ap_memory, edge_index_2_1_V, array</column>
<column name="edge_index_2_1_V_d0">out, 14, ap_memory, edge_index_2_1_V, array</column>
<column name="edge_index_mat_s_6_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_6_V_V, pointer</column>
<column name="edge_index_mat_s_6_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_6_V_V, pointer</column>
<column name="edge_index_mat_s_6_V_V_read">out, 1, ap_fifo, edge_index_mat_s_6_V_V, pointer</column>
<column name="edge_index_3_0_V_address0">out, 7, ap_memory, edge_index_3_0_V, array</column>
<column name="edge_index_3_0_V_ce0">out, 1, ap_memory, edge_index_3_0_V, array</column>
<column name="edge_index_3_0_V_we0">out, 1, ap_memory, edge_index_3_0_V, array</column>
<column name="edge_index_3_0_V_d0">out, 14, ap_memory, edge_index_3_0_V, array</column>
<column name="edge_index_mat_s_7_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_7_V_V, pointer</column>
<column name="edge_index_mat_s_7_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_7_V_V, pointer</column>
<column name="edge_index_mat_s_7_V_V_read">out, 1, ap_fifo, edge_index_mat_s_7_V_V, pointer</column>
<column name="edge_index_3_1_V_address0">out, 7, ap_memory, edge_index_3_1_V, array</column>
<column name="edge_index_3_1_V_ce0">out, 1, ap_memory, edge_index_3_1_V, array</column>
<column name="edge_index_3_1_V_we0">out, 1, ap_memory, edge_index_3_1_V, array</column>
<column name="edge_index_3_1_V_d0">out, 14, ap_memory, edge_index_3_1_V, array</column>
<column name="edge_index_mat_s_8_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_8_V_V, pointer</column>
<column name="edge_index_mat_s_8_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_8_V_V, pointer</column>
<column name="edge_index_mat_s_8_V_V_read">out, 1, ap_fifo, edge_index_mat_s_8_V_V, pointer</column>
<column name="edge_index_4_0_V_address0">out, 7, ap_memory, edge_index_4_0_V, array</column>
<column name="edge_index_4_0_V_ce0">out, 1, ap_memory, edge_index_4_0_V, array</column>
<column name="edge_index_4_0_V_we0">out, 1, ap_memory, edge_index_4_0_V, array</column>
<column name="edge_index_4_0_V_d0">out, 14, ap_memory, edge_index_4_0_V, array</column>
<column name="edge_index_mat_s_9_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_9_V_V, pointer</column>
<column name="edge_index_mat_s_9_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_9_V_V, pointer</column>
<column name="edge_index_mat_s_9_V_V_read">out, 1, ap_fifo, edge_index_mat_s_9_V_V, pointer</column>
<column name="edge_index_4_1_V_address0">out, 7, ap_memory, edge_index_4_1_V, array</column>
<column name="edge_index_4_1_V_ce0">out, 1, ap_memory, edge_index_4_1_V, array</column>
<column name="edge_index_4_1_V_we0">out, 1, ap_memory, edge_index_4_1_V, array</column>
<column name="edge_index_4_1_V_d0">out, 14, ap_memory, edge_index_4_1_V, array</column>
<column name="edge_index_mat_s_10_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_10_V_V, pointer</column>
<column name="edge_index_mat_s_10_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_10_V_V, pointer</column>
<column name="edge_index_mat_s_10_V_V_read">out, 1, ap_fifo, edge_index_mat_s_10_V_V, pointer</column>
<column name="edge_index_5_0_V_address0">out, 7, ap_memory, edge_index_5_0_V, array</column>
<column name="edge_index_5_0_V_ce0">out, 1, ap_memory, edge_index_5_0_V, array</column>
<column name="edge_index_5_0_V_we0">out, 1, ap_memory, edge_index_5_0_V, array</column>
<column name="edge_index_5_0_V_d0">out, 14, ap_memory, edge_index_5_0_V, array</column>
<column name="edge_index_mat_s_11_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_11_V_V, pointer</column>
<column name="edge_index_mat_s_11_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_11_V_V, pointer</column>
<column name="edge_index_mat_s_11_V_V_read">out, 1, ap_fifo, edge_index_mat_s_11_V_V, pointer</column>
<column name="edge_index_5_1_V_address0">out, 7, ap_memory, edge_index_5_1_V, array</column>
<column name="edge_index_5_1_V_ce0">out, 1, ap_memory, edge_index_5_1_V, array</column>
<column name="edge_index_5_1_V_we0">out, 1, ap_memory, edge_index_5_1_V, array</column>
<column name="edge_index_5_1_V_d0">out, 14, ap_memory, edge_index_5_1_V, array</column>
<column name="edge_index_mat_s_12_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_12_V_V, pointer</column>
<column name="edge_index_mat_s_12_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_12_V_V, pointer</column>
<column name="edge_index_mat_s_12_V_V_read">out, 1, ap_fifo, edge_index_mat_s_12_V_V, pointer</column>
<column name="edge_index_6_0_V_address0">out, 7, ap_memory, edge_index_6_0_V, array</column>
<column name="edge_index_6_0_V_ce0">out, 1, ap_memory, edge_index_6_0_V, array</column>
<column name="edge_index_6_0_V_we0">out, 1, ap_memory, edge_index_6_0_V, array</column>
<column name="edge_index_6_0_V_d0">out, 14, ap_memory, edge_index_6_0_V, array</column>
<column name="edge_index_mat_s_13_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_13_V_V, pointer</column>
<column name="edge_index_mat_s_13_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_13_V_V, pointer</column>
<column name="edge_index_mat_s_13_V_V_read">out, 1, ap_fifo, edge_index_mat_s_13_V_V, pointer</column>
<column name="edge_index_6_1_V_address0">out, 7, ap_memory, edge_index_6_1_V, array</column>
<column name="edge_index_6_1_V_ce0">out, 1, ap_memory, edge_index_6_1_V, array</column>
<column name="edge_index_6_1_V_we0">out, 1, ap_memory, edge_index_6_1_V, array</column>
<column name="edge_index_6_1_V_d0">out, 14, ap_memory, edge_index_6_1_V, array</column>
<column name="edge_index_mat_s_14_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_14_V_V, pointer</column>
<column name="edge_index_mat_s_14_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_14_V_V, pointer</column>
<column name="edge_index_mat_s_14_V_V_read">out, 1, ap_fifo, edge_index_mat_s_14_V_V, pointer</column>
<column name="edge_index_7_0_V_address0">out, 7, ap_memory, edge_index_7_0_V, array</column>
<column name="edge_index_7_0_V_ce0">out, 1, ap_memory, edge_index_7_0_V, array</column>
<column name="edge_index_7_0_V_we0">out, 1, ap_memory, edge_index_7_0_V, array</column>
<column name="edge_index_7_0_V_d0">out, 14, ap_memory, edge_index_7_0_V, array</column>
<column name="edge_index_mat_s_15_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_15_V_V, pointer</column>
<column name="edge_index_mat_s_15_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_15_V_V, pointer</column>
<column name="edge_index_mat_s_15_V_V_read">out, 1, ap_fifo, edge_index_mat_s_15_V_V, pointer</column>
<column name="edge_index_7_1_V_address0">out, 7, ap_memory, edge_index_7_1_V, array</column>
<column name="edge_index_7_1_V_ce0">out, 1, ap_memory, edge_index_7_1_V, array</column>
<column name="edge_index_7_1_V_we0">out, 1, ap_memory, edge_index_7_1_V, array</column>
<column name="edge_index_7_1_V_d0">out, 14, ap_memory, edge_index_7_1_V, array</column>
<column name="edge_index_mat_s_16_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_16_V_V, pointer</column>
<column name="edge_index_mat_s_16_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_16_V_V, pointer</column>
<column name="edge_index_mat_s_16_V_V_read">out, 1, ap_fifo, edge_index_mat_s_16_V_V, pointer</column>
<column name="edge_index_8_0_V_address0">out, 7, ap_memory, edge_index_8_0_V, array</column>
<column name="edge_index_8_0_V_ce0">out, 1, ap_memory, edge_index_8_0_V, array</column>
<column name="edge_index_8_0_V_we0">out, 1, ap_memory, edge_index_8_0_V, array</column>
<column name="edge_index_8_0_V_d0">out, 14, ap_memory, edge_index_8_0_V, array</column>
<column name="edge_index_mat_s_17_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_17_V_V, pointer</column>
<column name="edge_index_mat_s_17_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_17_V_V, pointer</column>
<column name="edge_index_mat_s_17_V_V_read">out, 1, ap_fifo, edge_index_mat_s_17_V_V, pointer</column>
<column name="edge_index_8_1_V_address0">out, 7, ap_memory, edge_index_8_1_V, array</column>
<column name="edge_index_8_1_V_ce0">out, 1, ap_memory, edge_index_8_1_V, array</column>
<column name="edge_index_8_1_V_we0">out, 1, ap_memory, edge_index_8_1_V, array</column>
<column name="edge_index_8_1_V_d0">out, 14, ap_memory, edge_index_8_1_V, array</column>
<column name="edge_index_mat_s_18_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_18_V_V, pointer</column>
<column name="edge_index_mat_s_18_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_18_V_V, pointer</column>
<column name="edge_index_mat_s_18_V_V_read">out, 1, ap_fifo, edge_index_mat_s_18_V_V, pointer</column>
<column name="edge_index_9_0_V_address0">out, 7, ap_memory, edge_index_9_0_V, array</column>
<column name="edge_index_9_0_V_ce0">out, 1, ap_memory, edge_index_9_0_V, array</column>
<column name="edge_index_9_0_V_we0">out, 1, ap_memory, edge_index_9_0_V, array</column>
<column name="edge_index_9_0_V_d0">out, 14, ap_memory, edge_index_9_0_V, array</column>
<column name="edge_index_mat_s_19_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_19_V_V, pointer</column>
<column name="edge_index_mat_s_19_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_19_V_V, pointer</column>
<column name="edge_index_mat_s_19_V_V_read">out, 1, ap_fifo, edge_index_mat_s_19_V_V, pointer</column>
<column name="edge_index_9_1_V_address0">out, 7, ap_memory, edge_index_9_1_V, array</column>
<column name="edge_index_9_1_V_ce0">out, 1, ap_memory, edge_index_9_1_V, array</column>
<column name="edge_index_9_1_V_we0">out, 1, ap_memory, edge_index_9_1_V, array</column>
<column name="edge_index_9_1_V_d0">out, 14, ap_memory, edge_index_9_1_V, array</column>
<column name="edge_index_mat_s_20_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_20_V_V, pointer</column>
<column name="edge_index_mat_s_20_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_20_V_V, pointer</column>
<column name="edge_index_mat_s_20_V_V_read">out, 1, ap_fifo, edge_index_mat_s_20_V_V, pointer</column>
<column name="edge_index_10_0_V_address0">out, 7, ap_memory, edge_index_10_0_V, array</column>
<column name="edge_index_10_0_V_ce0">out, 1, ap_memory, edge_index_10_0_V, array</column>
<column name="edge_index_10_0_V_we0">out, 1, ap_memory, edge_index_10_0_V, array</column>
<column name="edge_index_10_0_V_d0">out, 14, ap_memory, edge_index_10_0_V, array</column>
<column name="edge_index_mat_s_21_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_21_V_V, pointer</column>
<column name="edge_index_mat_s_21_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_21_V_V, pointer</column>
<column name="edge_index_mat_s_21_V_V_read">out, 1, ap_fifo, edge_index_mat_s_21_V_V, pointer</column>
<column name="edge_index_10_1_V_address0">out, 7, ap_memory, edge_index_10_1_V, array</column>
<column name="edge_index_10_1_V_ce0">out, 1, ap_memory, edge_index_10_1_V, array</column>
<column name="edge_index_10_1_V_we0">out, 1, ap_memory, edge_index_10_1_V, array</column>
<column name="edge_index_10_1_V_d0">out, 14, ap_memory, edge_index_10_1_V, array</column>
<column name="edge_index_mat_s_22_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_22_V_V, pointer</column>
<column name="edge_index_mat_s_22_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_22_V_V, pointer</column>
<column name="edge_index_mat_s_22_V_V_read">out, 1, ap_fifo, edge_index_mat_s_22_V_V, pointer</column>
<column name="edge_index_11_0_V_address0">out, 7, ap_memory, edge_index_11_0_V, array</column>
<column name="edge_index_11_0_V_ce0">out, 1, ap_memory, edge_index_11_0_V, array</column>
<column name="edge_index_11_0_V_we0">out, 1, ap_memory, edge_index_11_0_V, array</column>
<column name="edge_index_11_0_V_d0">out, 14, ap_memory, edge_index_11_0_V, array</column>
<column name="edge_index_mat_s_23_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_23_V_V, pointer</column>
<column name="edge_index_mat_s_23_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_23_V_V, pointer</column>
<column name="edge_index_mat_s_23_V_V_read">out, 1, ap_fifo, edge_index_mat_s_23_V_V, pointer</column>
<column name="edge_index_11_1_V_address0">out, 7, ap_memory, edge_index_11_1_V, array</column>
<column name="edge_index_11_1_V_ce0">out, 1, ap_memory, edge_index_11_1_V, array</column>
<column name="edge_index_11_1_V_we0">out, 1, ap_memory, edge_index_11_1_V, array</column>
<column name="edge_index_11_1_V_d0">out, 14, ap_memory, edge_index_11_1_V, array</column>
<column name="edge_index_mat_s_24_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_24_V_V, pointer</column>
<column name="edge_index_mat_s_24_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_24_V_V, pointer</column>
<column name="edge_index_mat_s_24_V_V_read">out, 1, ap_fifo, edge_index_mat_s_24_V_V, pointer</column>
<column name="edge_index_12_0_V_address0">out, 7, ap_memory, edge_index_12_0_V, array</column>
<column name="edge_index_12_0_V_ce0">out, 1, ap_memory, edge_index_12_0_V, array</column>
<column name="edge_index_12_0_V_we0">out, 1, ap_memory, edge_index_12_0_V, array</column>
<column name="edge_index_12_0_V_d0">out, 14, ap_memory, edge_index_12_0_V, array</column>
<column name="edge_index_mat_s_25_V_V_dout">in, 14, ap_fifo, edge_index_mat_s_25_V_V, pointer</column>
<column name="edge_index_mat_s_25_V_V_empty_n">in, 1, ap_fifo, edge_index_mat_s_25_V_V, pointer</column>
<column name="edge_index_mat_s_25_V_V_read">out, 1, ap_fifo, edge_index_mat_s_25_V_V, pointer</column>
<column name="edge_index_12_1_V_address0">out, 7, ap_memory, edge_index_12_1_V, array</column>
<column name="edge_index_12_1_V_ce0">out, 1, ap_memory, edge_index_12_1_V, array</column>
<column name="edge_index_12_1_V_we0">out, 1, ap_memory, edge_index_12_1_V, array</column>
<column name="edge_index_12_1_V_d0">out, 14, ap_memory, edge_index_12_1_V, array</column>
</table>
</item>
</section>
</profile>
