$date
	Tue Aug 29 15:28:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux16_tb $end
$var wire 1 ! f $end
$var reg 16 " a [15:0] $end
$var reg 4 # s [3:0] $end
$scope module uut $end
$var wire 16 $ a [15:0] $end
$var wire 4 % s [3:0] $end
$var wire 1 & h $end
$var wire 1 ' g $end
$var wire 1 ! f $end
$scope module m1 $end
$var wire 3 ( s [2:0] $end
$var wire 8 ) w [7:0] $end
$var reg 1 ' f $end
$upscope $end
$scope module m2 $end
$var wire 3 * s [2:0] $end
$var wire 8 + w [7:0] $end
$var reg 1 & f $end
$upscope $end
$scope module m3 $end
$var wire 1 , s $end
$var wire 1 ' w0 $end
$var wire 1 & w1 $end
$var wire 1 ! f1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
b10101010 +
b0 *
b11110011 )
b0 (
1'
0&
b0 %
b1010101011110011 $
b0 #
b1010101011110011 "
1!
$end
#20
1&
b1 (
b1 *
b1 #
b1 %
#40
0!
0'
0&
b10 (
b10 *
b10 #
b10 %
#60
1&
b11 (
b11 *
b11 #
b11 %
#80
1!
1'
0&
b100 (
b100 *
b100 #
b100 %
#100
1&
b101 (
b101 *
b101 #
b101 %
#120
0&
b110 (
b110 *
b110 #
b110 %
#140
1&
b111 (
b111 *
b111 #
b111 %
#160
0!
0&
b0 (
b0 *
1,
b1000 #
b1000 %
#180
1!
1&
b1 (
b1 *
b1001 #
b1001 %
#200
0!
0'
0&
b10 (
b10 *
b1010 #
b1010 %
#220
1!
1&
b11 (
b11 *
b1011 #
b1011 %
#240
0!
1'
0&
b100 (
b100 *
b1100 #
b1100 %
#260
1!
1&
b101 (
b101 *
b1101 #
b1101 %
#280
0!
0&
b110 (
b110 *
b1110 #
b1110 %
#300
1!
1&
b111 (
b111 *
b1111 #
b1111 %
#320
