// Seed: 587126028
module module_0 ();
endmodule
module module_1 ();
  assign id_1 = id_1;
  tri0 id_2 = 1;
  assign id_1 = id_2;
  assign id_2 = 1;
  module_0();
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign {id_4, id_2} = id_2;
  assign id_3 = id_2;
  logic [7:0] id_5;
  logic [7:0] id_6;
  module_0();
  assign id_6[1] = id_3;
  assign id_3 = id_2;
  logic [7:0] id_7 = id_6;
  wire id_8;
  wire id_9;
  initial id_5 = id_7;
  tri0 id_10 = 1 == 1;
  wire id_11;
  assign id_3 = 1;
endmodule
