Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 667F810DFF5
	for <lists+qemu-devel@lfdr.de>; Sun,  1 Dec 2019 01:51:58 +0100 (CET)
Received: from localhost ([::1]:39674 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1ibDSu-0002RN-Uv
	for lists+qemu-devel@lfdr.de; Sat, 30 Nov 2019 19:51:56 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:55465)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <aleksandar.m.mail@gmail.com>) id 1ibDS0-00022Y-9J
 for qemu-devel@nongnu.org; Sat, 30 Nov 2019 19:51:04 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <aleksandar.m.mail@gmail.com>) id 1ibDRw-0006YQ-I7
 for qemu-devel@nongnu.org; Sat, 30 Nov 2019 19:51:00 -0500
Received: from mail-oi1-x243.google.com ([2607:f8b0:4864:20::243]:36078)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <aleksandar.m.mail@gmail.com>)
 id 1ibDRw-0006Wl-9d
 for qemu-devel@nongnu.org; Sat, 30 Nov 2019 19:50:56 -0500
Received: by mail-oi1-x243.google.com with SMTP id c16so7094623oic.3
 for <qemu-devel@nongnu.org>; Sat, 30 Nov 2019 16:50:56 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:in-reply-to:references:from:date:message-id:subject:to
 :cc; bh=oFEKs4OhPbD8A0+I+eUJmtT596PM3JFkbOBOnU8AC4U=;
 b=plr4zriIHrA9hGVHRrlaRlhUynPuxjbfPeixdaEXO9UnTpMvaMChEE3EBwhANDxKa5
 0DcrlGP6zRL86CLwOHNedS2ZMAlEh3hFvIz/M4TMs3dZb805p5dQWmmnTtO89uOXYoiW
 IZllZrr7KBFjO1J1zqIechFjStsXmsgFpSKGLIJZ+3RJs5Yi8e4Rc2QWVNi6juZSve4o
 9QG0iNxeK/Pp9kwNxHsKwo5I9OdNkDAIw6NV1O1o0+UgOP5id5F02c/ZTG8C60H0sj5O
 KxTF4IUTSBmGn9RHwOEa+2y90+s6y+eMoS0UwleDH+pw4bPfocbpQF8w2/8C7A7GJlP1
 GiMQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:in-reply-to:references:from:date
 :message-id:subject:to:cc;
 bh=oFEKs4OhPbD8A0+I+eUJmtT596PM3JFkbOBOnU8AC4U=;
 b=hlvKMlv5QMPBYD7k3xx7/i3AzMXMQJPWgZgjdav/pjcYQmHU4LgQVYTEAMDOY7FRHp
 CkgG5v5kTXXY57SKXT1rzt4IRkPQxGikeOJBfhsUDJuFZ4B2UXRHUeOUeVs4gRupM5Jb
 C2JjhRB1584IqbqXFGDzGlaO4JKmICc2yf2Zz7kdX2VcVvmrI7Yt7xTAXK9xXyWGN+V9
 PtSFhrnVJQWWyjI0X3rttBdnprCJSOcCdkGHpZLJEcpB5kwsi2z8QDrwflRKnqrgFnDN
 6WGKk7QHXakcCdS7QGI3V7U0TZMJ78avrJqTg2H9fsbq7EGIMXLfb03OfO3atwp3eo+z
 mrbA==
X-Gm-Message-State: APjAAAXjxqu5B5iA4N67piMqg+dT28TIEYch8MfwHkH47W4/VnqrgCmb
 l4BNd270tHyf9X0eBoWUjB2me9XrGgZOcKjM2KY=
X-Google-Smtp-Source: APXvYqxKqzYZh0l8hq6cCD1nz0xx8jWoisS9SyNxR6hppQ06jCnqRTriW0buesLjnBrDpCRAbzXKDDQGC/vAQtk066o=
X-Received: by 2002:aca:bd85:: with SMTP id n127mr9733010oif.136.1575161455288; 
 Sat, 30 Nov 2019 16:50:55 -0800 (PST)
MIME-Version: 1.0
Received: by 2002:a05:6830:1391:0:0:0:0 with HTTP; Sat, 30 Nov 2019 16:50:54
 -0800 (PST)
In-Reply-To: <CAK4993goa52AerogNNj-Wdh_T-ygOTwCGHTkawPkn7v5K95JOw@mail.gmail.com>
References: <20191029212430.20617-1-mrolnik@gmail.com>
 <20191029212430.20617-2-mrolnik@gmail.com>
 <CAL1e-=i8i6kLZX_-UNEeYTk6_uYfDM5rY_yMMnFVz1qtPU7Y8Q@mail.gmail.com>
 <CAK4993hACMt78_bs7es=awz54LzGru_rxCSEWwWi6SHpgZy33g@mail.gmail.com>
 <CAL1e-=hb0Cbrq=cbsV2O3PtM+9RycmCOiXG_ayq2iyfMzfeoGg@mail.gmail.com>
 <CAK4993goa52AerogNNj-Wdh_T-ygOTwCGHTkawPkn7v5K95JOw@mail.gmail.com>
From: Aleksandar Markovic <aleksandar.m.mail@gmail.com>
Date: Sun, 1 Dec 2019 01:50:54 +0100
Message-ID: <CAL1e-=h0e8VeXeUbcoZtazO2r4-1Rs=TkbPPpX-Yu7P3M6PMSA@mail.gmail.com>
Subject: Re: [PATCH v35 01/13] target/avr: Add outward facing interfaces and
 core CPU logic
To: Michael Rolnik <mrolnik@gmail.com>
Content-Type: multipart/alternative; boundary="00000000000001a705059899dbcc"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2607:f8b0:4864:20::243
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Thomas Huth <thuth@redhat.com>, Sarah Harris <S.E.Harris@kent.ac.uk>,
 Richard Henderson <richard.henderson@linaro.org>,
 QEMU Developers <qemu-devel@nongnu.org>, Pavel Dovgalyuk <dovgaluk@ispras.ru>,
 Igor Mammedov <imammedo@redhat.com>,
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@redhat.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--00000000000001a705059899dbcc
Content-Type: text/plain; charset="UTF-8"

On Saturday, November 30, 2019, Michael Rolnik <mrolnik@gmail.com> wrote:

> Aleksandar.
>
> if download AVR specs you can see that some cores implement some
> instructions and some don't.
> We could go other way, just implement all of them regardless of what is
> supported and what is not and hope that executed elf contains only
> supported ones.
>
>
The current way is much better than a single "super-core", absolutely. OK,
sorry, it was quite unresonable from me to request from you checking 400+
(or perhaps 500+) existing AVR microcontroller specifications for all
features (boy, these numbers are staggering). But, in future, while
extending or revising AVR support, please consider specification sheets as
really the only valid reference.

Have a great weekend!
Aleksandar



Regards,
> Michael Rolnik
>
>
>
> On Sat, Nov 30, 2019 at 6:22 PM Aleksandar Markovic <
> aleksandar.m.mail@gmail.com> wrote:
>
>>
>>
>> On Saturday, November 23, 2019, Michael Rolnik <mrolnik@gmail.com> wrote:
>>
>>> On Fri, Nov 22, 2019 at 7:12 PM Aleksandar Markovic
>>> <aleksandar.m.mail@gmail.com> wrote:
>>> >
>>> > > +
>>> > > +static void avr_avr1_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr2_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr25_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr3_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr31_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPZ);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr35_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr4_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr5_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr51_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPZ);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +}
>>> > > +
>>> > > +static void avr_avr6_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_3_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPZ);
>>> > > +    avr_set_feature(env, AVR_FEATURE_EIJMP_EICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +}
>>> > > +
>>> > > +static void avr_xmega2_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RMW);
>>> > > +}
>>> > > +
>>> > > +static void avr_xmega4_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPZ);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RMW);
>>> > > +}
>>> > > +
>>> > > +static void avr_xmega5_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPD);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPY);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPZ);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RMW);
>>> > > +}
>>> > > +
>>> > > +static void avr_xmega6_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_3_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPZ);
>>> > > +    avr_set_feature(env, AVR_FEATURE_EIJMP_EICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RMW);
>>> > > +}
>>> > > +
>>> > > +static void avr_xmega7_initfn(Object *obj)
>>> > > +{
>>> > > +    AVRCPU *cpu = AVR_CPU(obj);
>>> > > +    CPUAVRState *env = &cpu->env;
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_SRAM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_BREAK);
>>> > > +
>>> > > +    avr_set_feature(env, AVR_FEATURE_3_BYTE_PC);
>>> > > +    avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPD);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPY);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RAMPZ);
>>> > > +    avr_set_feature(env, AVR_FEATURE_EIJMP_EICALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_ELPM);
>>> > > +    avr_set_feature(env, AVR_FEATURE_JMP_CALL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_LPMX);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MOVW);
>>> > > +    avr_set_feature(env, AVR_FEATURE_MUL);
>>> > > +    avr_set_feature(env, AVR_FEATURE_RMW);
>>> > > +}
>>> > > +
>>> > > +typedef struct AVRCPUInfo {
>>> > > +    const char *name;
>>> > > +    void (*initfn)(Object *obj);
>>> > > +} AVRCPUInfo;
>>> > > +
>>> > > +
>>> > > +static void avr_cpu_list_entry(gpointer data, gpointer user_data)
>>> > > +{
>>> > > +    const char *typename = object_class_get_name(OBJECT_
>>> CLASS(data));
>>> > > +
>>> > > +    qemu_printf("%s\n", typename);
>>> > > +}
>>> > > +
>>> > > +void avr_cpu_list(void)
>>> > > +{
>>> > > +    GSList *list;
>>> > > +    list = object_class_get_list_sorted(TYPE_AVR_CPU, false);
>>> > > +    g_slist_foreach(list, avr_cpu_list_entry, NULL);
>>> > > +    g_slist_free(list);
>>> > > +}
>>> > > +
>>> > > +#define DEFINE_AVR_CPU_TYPE(model, initfn) \
>>> > > +    { \
>>> > > +        .parent = TYPE_AVR_CPU, \
>>> > > +        .instance_init = initfn, \
>>> > > +        .name = model "-avr-cpu", \
>>> > > +    }
>>> > > +
>>> > > +static const TypeInfo avr_cpu_type_info[] = {
>>> > > +    {
>>> > > +        .name = TYPE_AVR_CPU,
>>> > > +        .parent = TYPE_CPU,
>>> > > +        .instance_size = sizeof(AVRCPU),
>>> > > +        .instance_init = avr_cpu_initfn,
>>> > > +        .class_size = sizeof(AVRCPUClass),
>>> > > +        .class_init = avr_cpu_class_init,
>>> > > +        .abstract = true,
>>> > > +    },
>>> > > +    DEFINE_AVR_CPU_TYPE("avr1", avr_avr1_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr2", avr_avr2_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr25", avr_avr25_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr3", avr_avr3_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr31", avr_avr31_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr35", avr_avr35_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr4", avr_avr4_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr5", avr_avr5_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr51", avr_avr51_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("avr6", avr_avr6_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("xmega2", avr_xmega2_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("xmega4", avr_xmega4_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("xmega5", avr_xmega5_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("xmega6", avr_xmega6_initfn),
>>> > > +    DEFINE_AVR_CPU_TYPE("xmega7", avr_xmega7_initfn),
>>> > > +};
>>> > > +
>>> >
>>> > Hi, Michael,
>>> >
>>> > I have the hardest time finding in the documentation some kind of
>>> > table of AVR CPUs containing supported features. Related to that:
>>> >
>>> > - Is there a list in the docs equivalent to the definitions of
>>> > AVR_FEATURE_XXX constants in your code?
>>> > - How did you collect all info needed for definition of 15 CPUs above
>>> > (link to the source of info would be great)?
>>> > - Would all 15 CPUs be supported in QEMU once this series is
>>> > integrated, without caveats?
>>> >
>>> > Sincerely yours,
>>> > Aleksandar
>>>
>>> Hi Alexandar.
>>>
>>> you can find this info in different source
>>> 1. this wiki https://en.wikipedia.org/wiki/Atmel_AVR_instruction_set
>>
>>
>> Hmm. Introducing a new target to QEMU based on Wikipedia article?
>>
>>
>>> 2. download all the speck and compare
>>
>>
>> It would be helpful if you provided links to the specs you meant here.
>>
>>
>>> 3. GCC
>>>     1. https://gcc.gnu.org/onlinedocs/gcc/AVR-Options.html
>>>     2. https://github.com/gcc-mirror/gcc/blob/master/gcc/config/
>>> avr/avr-mcus.def
>>>     3. https://github.com/gcc-mirror/gcc/blob/master/gcc/config/
>>> avr/avr-arch.h
>>>     4. https://github.com/gcc-mirror/gcc/blob/master/gcc/config/
>>> avr/avr-devices.c
>>>
>>>
>> QEMU should not be dependent on gcc code, as it is, by its definition, a
>> compiler-agnostic tool. Dependence on gcc opens the possibility of
>> importing bugs from gcc, among other problems.
>>
>> It appears to me that all AVR_FEATURE_XXX constants are pure gcc
>> constructs, never mentioned (unfortunately) in official AVR documentation,
>> or some comparison table by the vendor. I understand that it is nice to
>> have the same organuzation of such flags both in QEMU and gcc, but gcc is
>> not QEMU's reference, and your checking each single item related to
>> AVR_FEATURE_XXX in the AVR documentation would be much appreciated. I know
>> it is a lot of work - but is there any other better solution than just
>> copying the code from gcc?
>>
>> Thanks, Aleksandar
>>
>>
>>> as for the flags
>>> 1. AVR_FEATURE_SRAM defined but never used
>>> 2. AVR_FEATURE_LPM assigned for all cores, however there are more
>>> cores that do not support this instruction, so if added to QEMU will
>>> not have it defined for them.
>>>
>>>
>>>
>>> --
>>> Best Regards,
>>> Michael Rolnik
>>>
>>
>
> --
> Best Regards,
> Michael Rolnik
>

--00000000000001a705059899dbcc
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<br><br>On Saturday, November 30, 2019, Michael Rolnik &lt;<a href=3D"mailt=
o:mrolnik@gmail.com">mrolnik@gmail.com</a>&gt; wrote:<br><blockquote class=
=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1px #ccc solid;padd=
ing-left:1ex"><div dir=3D"ltr">Aleksandar.<div><br></div><div>if download A=
VR specs you can see that some cores implement some instructions and some d=
on&#39;t.</div><div>We could go other way, just implement all of them regar=
dless of what is supported and what is not and hope that executed elf conta=
ins only supported ones.</div><div><br></div></div></blockquote><div><br></=
div><div>The current way is much better than a single &quot;super-core&quot=
;, absolutely. OK, sorry, it was quite unresonable from me to request from =
you checking 400+ (or perhaps 500+) existing AVR microcontroller specificat=
ions for all features (boy, these numbers are staggering). But, in future, =
while extending or revising AVR support, please consider specification shee=
ts as really the only valid reference.</div><div><br></div><div>Have a grea=
t weekend!</div><div>Aleksandar</div><div><br></div><div><br></div><div><br=
></div><blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-=
left:1px #ccc solid;padding-left:1ex"><div dir=3D"ltr"><div>Regards,</div><=
div>Michael Rolnik</div><div><br></div><div><br></div></div><br><div class=
=3D"gmail_quote"><div dir=3D"ltr" class=3D"gmail_attr">On Sat, Nov 30, 2019=
 at 6:22 PM Aleksandar Markovic &lt;<a href=3D"mailto:aleksandar.m.mail@gma=
il.com" target=3D"_blank">aleksandar.m.mail@gmail.com</a>&gt; wrote:<br></d=
iv><blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8ex;bord=
er-left:1px solid rgb(204,204,204);padding-left:1ex"><br><br>On Saturday, N=
ovember 23, 2019, Michael Rolnik &lt;<a href=3D"mailto:mrolnik@gmail.com" t=
arget=3D"_blank">mrolnik@gmail.com</a>&gt; wrote:<br><blockquote class=3D"g=
mail_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204=
,204,204);padding-left:1ex">On Fri, Nov 22, 2019 at 7:12 PM Aleksandar Mark=
ovic<br>
&lt;<a href=3D"mailto:aleksandar.m.mail@gmail.com" target=3D"_blank">aleksa=
ndar.m.mail@gmail.com</a>&gt; wrote:<br>
&gt;<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr1_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr2_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr25_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr3_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr31_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPZ);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr35_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr4_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr5_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr51_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPZ);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_avr6_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_3_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPZ);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_EIJMP_EICALL);<br=
>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_xmega2_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RMW);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_xmega4_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPZ);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RMW);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_xmega5_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPD);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPY);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPZ);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RMW);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_xmega6_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_3_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPZ);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_EIJMP_EICALL);<br=
>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RMW);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_xmega7_initfn(Object *obj)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 AVRCPU *cpu =3D AVR_CPU(obj);<br>
&gt; &gt; +=C2=A0 =C2=A0 CPUAVRState *env =3D &amp;cpu-&gt;env;<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_IJMP_ICALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ADIW_SBIW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_SRAM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_BREAK);<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_3_BYTE_PC);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_2_BYTE_SP);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPD);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPY);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RAMPZ);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_EIJMP_EICALL);<br=
>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_ELPM);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_JMP_CALL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_LPMX);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MOVW);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_MUL);<br>
&gt; &gt; +=C2=A0 =C2=A0 avr_set_feature(env, AVR_FEATURE_RMW);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +typedef struct AVRCPUInfo {<br>
&gt; &gt; +=C2=A0 =C2=A0 const char *name;<br>
&gt; &gt; +=C2=A0 =C2=A0 void (*initfn)(Object *obj);<br>
&gt; &gt; +} AVRCPUInfo;<br>
&gt; &gt; +<br>
&gt; &gt; +<br>
&gt; &gt; +static void avr_cpu_list_entry(gpointer data, gpointer user_data=
)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 const char *typename =3D object_class_get_name(OBJ=
ECT_<wbr>CLASS(data));<br>
&gt; &gt; +<br>
&gt; &gt; +=C2=A0 =C2=A0 qemu_printf(&quot;%s\n&quot;, typename);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +void avr_cpu_list(void)<br>
&gt; &gt; +{<br>
&gt; &gt; +=C2=A0 =C2=A0 GSList *list;<br>
&gt; &gt; +=C2=A0 =C2=A0 list =3D object_class_get_list_sorted(<wbr>TYPE_AV=
R_CPU, false);<br>
&gt; &gt; +=C2=A0 =C2=A0 g_slist_foreach(list, avr_cpu_list_entry, NULL);<b=
r>
&gt; &gt; +=C2=A0 =C2=A0 g_slist_free(list);<br>
&gt; &gt; +}<br>
&gt; &gt; +<br>
&gt; &gt; +#define DEFINE_AVR_CPU_TYPE(model, initfn) \<br>
&gt; &gt; +=C2=A0 =C2=A0 { \<br>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .parent =3D TYPE_AVR_CPU, \<br>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .instance_init =3D initfn, \<br>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .name =3D model &quot;-avr-cpu&quot;=
, \<br>
&gt; &gt; +=C2=A0 =C2=A0 }<br>
&gt; &gt; +<br>
&gt; &gt; +static const TypeInfo avr_cpu_type_info[] =3D {<br>
&gt; &gt; +=C2=A0 =C2=A0 {<br>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .name =3D TYPE_AVR_CPU,<br>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .parent =3D TYPE_CPU,<br>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .instance_size =3D sizeof(AVRCPU),<b=
r>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .instance_init =3D avr_cpu_initfn,<b=
r>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .class_size =3D sizeof(AVRCPUClass),=
<br>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .class_init =3D avr_cpu_class_init,<=
br>
&gt; &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 .abstract =3D true,<br>
&gt; &gt; +=C2=A0 =C2=A0 },<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr1&quot;, avr_avr1_ini=
tfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr2&quot;, avr_avr2_ini=
tfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr25&quot;, avr_avr25_i=
nitfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr3&quot;, avr_avr3_ini=
tfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr31&quot;, avr_avr31_i=
nitfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr35&quot;, avr_avr35_i=
nitfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr4&quot;, avr_avr4_ini=
tfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr5&quot;, avr_avr5_ini=
tfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr51&quot;, avr_avr51_i=
nitfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;avr6&quot;, avr_avr6_ini=
tfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;xmega2&quot;, avr_xmega2=
_initfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;xmega4&quot;, avr_xmega4=
_initfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;xmega5&quot;, avr_xmega5=
_initfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;xmega6&quot;, avr_xmega6=
_initfn),<br>
&gt; &gt; +=C2=A0 =C2=A0 DEFINE_AVR_CPU_TYPE(&quot;xmega7&quot;, avr_xmega7=
_initfn),<br>
&gt; &gt; +};<br>
&gt; &gt; +<br>
&gt;<br>
&gt; Hi, Michael,<br>
&gt;<br>
&gt; I have the hardest time finding in the documentation some kind of<br>
&gt; table of AVR CPUs containing supported features. Related to that:<br>
&gt;<br>
&gt; - Is there a list in the docs equivalent to the definitions of<br>
&gt; AVR_FEATURE_XXX constants in your code?<br>
&gt; - How did you collect all info needed for definition of 15 CPUs above<=
br>
&gt; (link to the source of info would be great)?<br>
&gt; - Would all 15 CPUs be supported in QEMU once this series is<br>
&gt; integrated, without caveats?<br>
&gt;<br>
&gt; Sincerely yours,<br>
&gt; Aleksandar<br>
<br>
Hi Alexandar.<br>
<br>
you can find this info in different source<br>
1. this wiki <a href=3D"https://en.wikipedia.org/wiki/Atmel_AVR_instruction=
_set" target=3D"_blank">https://en.wikipedia.org/wiki/<wbr>Atmel_AVR_instru=
ction_set</a></blockquote><div><br></div><div>Hmm. Introducing a new target=
 to QEMU based on Wikipedia article?</div><div>=C2=A0</div><blockquote clas=
s=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid r=
gb(204,204,204);padding-left:1ex">
2. download all the speck and compare</blockquote><div><br></div><div>It wo=
uld be helpful if you provided links to the specs you meant here.</div><div=
>=C2=A0</div><blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px =
0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
3. GCC<br>
=C2=A0 =C2=A0 1. <a href=3D"https://gcc.gnu.org/onlinedocs/gcc/AVR-Options.=
html" target=3D"_blank">https://gcc.gnu.org/<wbr>onlinedocs/gcc/AVR-Options=
.<wbr>html</a><br>
=C2=A0 =C2=A0 2. <a href=3D"https://github.com/gcc-mirror/gcc/blob/master/g=
cc/config/avr/avr-mcus.def" target=3D"_blank">https://github.com/gcc-mirror=
/<wbr>gcc/blob/master/gcc/config/<wbr>avr/avr-mcus.def</a><br>
=C2=A0 =C2=A0 3. <a href=3D"https://github.com/gcc-mirror/gcc/blob/master/g=
cc/config/avr/avr-arch.h" target=3D"_blank">https://github.com/gcc-mirror/<=
wbr>gcc/blob/master/gcc/config/<wbr>avr/avr-arch.h</a><br>
=C2=A0 =C2=A0 4. <a href=3D"https://github.com/gcc-mirror/gcc/blob/master/g=
cc/config/avr/avr-devices.c" target=3D"_blank">https://github.com/gcc-mirro=
r/<wbr>gcc/blob/master/gcc/config/<wbr>avr/avr-devices.c</a><br>
<br></blockquote><div><br></div><div>QEMU should not be dependent on gcc co=
de, as it is, by its definition, a compiler-agnostic tool. Dependence on gc=
c opens the possibility of importing bugs from gcc, among other problems.</=
div><div><br></div><div>It appears to me that all AVR_FEATURE_XXX constants=
 are pure gcc constructs, never mentioned (unfortunately) in official AVR d=
ocumentation, or some comparison table by the vendor. I understand that it =
is nice to have the same organuzation of such flags both in QEMU and gcc, b=
ut gcc is not QEMU&#39;s reference, and your checking each single item rela=
ted to AVR_FEATURE_XXX=C2=A0in the AVR documentation would be much apprecia=
ted. I know it is a lot of work - but is there any other better solution th=
an just copying the code from gcc?</div><div><br></div><div>Thanks, Aleksan=
dar</div><div>=C2=A0</div><blockquote class=3D"gmail_quote" style=3D"margin=
:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex"=
>
as for the flags<br>
1. AVR_FEATURE_SRAM defined but never used<br>
2. AVR_FEATURE_LPM assigned for all cores, however there are more<br>
cores that do not support this instruction, so if added to QEMU will<br>
not have it defined for them.<br>
<br>
<br>
<br>
-- <br>
Best Regards,<br>
Michael Rolnik<br>
</blockquote>
</blockquote></div><br clear=3D"all"><div><br></div>-- <br><div dir=3D"ltr"=
>Best Regards,<br>Michael Rolnik</div>
</blockquote>

--00000000000001a705059899dbcc--

