static int rt5640_reset(struct snd_soc_codec *codec)\r\n{\r\nreturn snd_soc_write(codec, RT5640_RESET, 0);\r\n}\r\nstatic bool rt5640_volatile_register(struct device *dev, unsigned int reg)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(rt5640_ranges); i++)\r\nif ((reg >= rt5640_ranges[i].window_start &&\r\nreg <= rt5640_ranges[i].window_start +\r\nrt5640_ranges[i].window_len) ||\r\n(reg >= rt5640_ranges[i].range_min &&\r\nreg <= rt5640_ranges[i].range_max))\r\nreturn true;\r\nswitch (reg) {\r\ncase RT5640_RESET:\r\ncase RT5640_ASRC_5:\r\ncase RT5640_EQ_CTRL1:\r\ncase RT5640_DRC_AGC_1:\r\ncase RT5640_ANC_CTRL1:\r\ncase RT5640_IRQ_CTRL2:\r\ncase RT5640_INT_IRQ_ST:\r\ncase RT5640_DSP_CTRL2:\r\ncase RT5640_DSP_CTRL3:\r\ncase RT5640_PRIV_INDEX:\r\ncase RT5640_PRIV_DATA:\r\ncase RT5640_PGM_REG_ARR1:\r\ncase RT5640_PGM_REG_ARR3:\r\ncase RT5640_VENDOR_ID:\r\ncase RT5640_VENDOR_ID1:\r\ncase RT5640_VENDOR_ID2:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic bool rt5640_readable_register(struct device *dev, unsigned int reg)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(rt5640_ranges); i++)\r\nif ((reg >= rt5640_ranges[i].window_start &&\r\nreg <= rt5640_ranges[i].window_start +\r\nrt5640_ranges[i].window_len) ||\r\n(reg >= rt5640_ranges[i].range_min &&\r\nreg <= rt5640_ranges[i].range_max))\r\nreturn true;\r\nswitch (reg) {\r\ncase RT5640_RESET:\r\ncase RT5640_SPK_VOL:\r\ncase RT5640_HP_VOL:\r\ncase RT5640_OUTPUT:\r\ncase RT5640_MONO_OUT:\r\ncase RT5640_IN1_IN2:\r\ncase RT5640_IN3_IN4:\r\ncase RT5640_INL_INR_VOL:\r\ncase RT5640_DAC1_DIG_VOL:\r\ncase RT5640_DAC2_DIG_VOL:\r\ncase RT5640_DAC2_CTRL:\r\ncase RT5640_ADC_DIG_VOL:\r\ncase RT5640_ADC_DATA:\r\ncase RT5640_ADC_BST_VOL:\r\ncase RT5640_STO_ADC_MIXER:\r\ncase RT5640_MONO_ADC_MIXER:\r\ncase RT5640_AD_DA_MIXER:\r\ncase RT5640_STO_DAC_MIXER:\r\ncase RT5640_MONO_DAC_MIXER:\r\ncase RT5640_DIG_MIXER:\r\ncase RT5640_DSP_PATH1:\r\ncase RT5640_DSP_PATH2:\r\ncase RT5640_DIG_INF_DATA:\r\ncase RT5640_REC_L1_MIXER:\r\ncase RT5640_REC_L2_MIXER:\r\ncase RT5640_REC_R1_MIXER:\r\ncase RT5640_REC_R2_MIXER:\r\ncase RT5640_HPO_MIXER:\r\ncase RT5640_SPK_L_MIXER:\r\ncase RT5640_SPK_R_MIXER:\r\ncase RT5640_SPO_L_MIXER:\r\ncase RT5640_SPO_R_MIXER:\r\ncase RT5640_SPO_CLSD_RATIO:\r\ncase RT5640_MONO_MIXER:\r\ncase RT5640_OUT_L1_MIXER:\r\ncase RT5640_OUT_L2_MIXER:\r\ncase RT5640_OUT_L3_MIXER:\r\ncase RT5640_OUT_R1_MIXER:\r\ncase RT5640_OUT_R2_MIXER:\r\ncase RT5640_OUT_R3_MIXER:\r\ncase RT5640_LOUT_MIXER:\r\ncase RT5640_PWR_DIG1:\r\ncase RT5640_PWR_DIG2:\r\ncase RT5640_PWR_ANLG1:\r\ncase RT5640_PWR_ANLG2:\r\ncase RT5640_PWR_MIXER:\r\ncase RT5640_PWR_VOL:\r\ncase RT5640_PRIV_INDEX:\r\ncase RT5640_PRIV_DATA:\r\ncase RT5640_I2S1_SDP:\r\ncase RT5640_I2S2_SDP:\r\ncase RT5640_ADDA_CLK1:\r\ncase RT5640_ADDA_CLK2:\r\ncase RT5640_DMIC:\r\ncase RT5640_GLB_CLK:\r\ncase RT5640_PLL_CTRL1:\r\ncase RT5640_PLL_CTRL2:\r\ncase RT5640_ASRC_1:\r\ncase RT5640_ASRC_2:\r\ncase RT5640_ASRC_3:\r\ncase RT5640_ASRC_4:\r\ncase RT5640_ASRC_5:\r\ncase RT5640_HP_OVCD:\r\ncase RT5640_CLS_D_OVCD:\r\ncase RT5640_CLS_D_OUT:\r\ncase RT5640_DEPOP_M1:\r\ncase RT5640_DEPOP_M2:\r\ncase RT5640_DEPOP_M3:\r\ncase RT5640_CHARGE_PUMP:\r\ncase RT5640_PV_DET_SPK_G:\r\ncase RT5640_MICBIAS:\r\ncase RT5640_EQ_CTRL1:\r\ncase RT5640_EQ_CTRL2:\r\ncase RT5640_WIND_FILTER:\r\ncase RT5640_DRC_AGC_1:\r\ncase RT5640_DRC_AGC_2:\r\ncase RT5640_DRC_AGC_3:\r\ncase RT5640_SVOL_ZC:\r\ncase RT5640_ANC_CTRL1:\r\ncase RT5640_ANC_CTRL2:\r\ncase RT5640_ANC_CTRL3:\r\ncase RT5640_JD_CTRL:\r\ncase RT5640_ANC_JD:\r\ncase RT5640_IRQ_CTRL1:\r\ncase RT5640_IRQ_CTRL2:\r\ncase RT5640_INT_IRQ_ST:\r\ncase RT5640_GPIO_CTRL1:\r\ncase RT5640_GPIO_CTRL2:\r\ncase RT5640_GPIO_CTRL3:\r\ncase RT5640_DSP_CTRL1:\r\ncase RT5640_DSP_CTRL2:\r\ncase RT5640_DSP_CTRL3:\r\ncase RT5640_DSP_CTRL4:\r\ncase RT5640_PGM_REG_ARR1:\r\ncase RT5640_PGM_REG_ARR2:\r\ncase RT5640_PGM_REG_ARR3:\r\ncase RT5640_PGM_REG_ARR4:\r\ncase RT5640_PGM_REG_ARR5:\r\ncase RT5640_SCB_FUNC:\r\ncase RT5640_SCB_CTRL:\r\ncase RT5640_BASE_BACK:\r\ncase RT5640_MP3_PLUS1:\r\ncase RT5640_MP3_PLUS2:\r\ncase RT5640_3D_HP:\r\ncase RT5640_ADJ_HPF:\r\ncase RT5640_HP_CALIB_AMP_DET:\r\ncase RT5640_HP_CALIB2:\r\ncase RT5640_SV_ZCD1:\r\ncase RT5640_SV_ZCD2:\r\ncase RT5640_DUMMY1:\r\ncase RT5640_DUMMY2:\r\ncase RT5640_DUMMY3:\r\ncase RT5640_VENDOR_ID:\r\ncase RT5640_VENDOR_ID1:\r\ncase RT5640_VENDOR_ID2:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic int set_dmic_clk(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nint idx, rate;\r\nrate = rt5640->sysclk / rl6231_get_pre_div(rt5640->regmap,\r\nRT5640_ADDA_CLK1, RT5640_I2S_PD1_SFT);\r\nidx = rl6231_calc_dmic_clk(rate);\r\nif (idx < 0)\r\ndev_err(codec->dev, "Failed to set DMIC clock\n");\r\nelse\r\nsnd_soc_update_bits(codec, RT5640_DMIC, RT5640_DMIC_CLK_MASK,\r\nidx << RT5640_DMIC_CLK_SFT);\r\nreturn idx;\r\n}\r\nstatic int is_sys_clk_from_pll(struct snd_soc_dapm_widget *source,\r\nstruct snd_soc_dapm_widget *sink)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(source->dapm);\r\nunsigned int val;\r\nval = snd_soc_read(codec, RT5640_GLB_CLK);\r\nval &= RT5640_SCLK_SRC_MASK;\r\nif (val == RT5640_SCLK_SRC_PLL1)\r\nreturn 1;\r\nelse\r\nreturn 0;\r\n}\r\nstatic int is_using_asrc(struct snd_soc_dapm_widget *source,\r\nstruct snd_soc_dapm_widget *sink)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(source->dapm);\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nif (!rt5640->asrc_en)\r\nreturn 0;\r\nreturn 1;\r\n}\r\nstatic void hp_amp_power_on(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nregmap_update_bits(rt5640->regmap, RT5640_PR_BASE +\r\nRT5640_CHPUMP_INT_REG1, 0x0700, 0x0200);\r\nregmap_update_bits(rt5640->regmap, RT5640_DEPOP_M2,\r\nRT5640_DEPOP_MASK, RT5640_DEPOP_MAN);\r\nregmap_update_bits(rt5640->regmap, RT5640_DEPOP_M1,\r\nRT5640_HP_CP_MASK | RT5640_HP_SG_MASK | RT5640_HP_CB_MASK,\r\nRT5640_HP_CP_PU | RT5640_HP_SG_DIS | RT5640_HP_CB_PU);\r\nregmap_write(rt5640->regmap, RT5640_PR_BASE + RT5640_HP_DCC_INT1,\r\n0x9f00);\r\nregmap_update_bits(rt5640->regmap, RT5640_PWR_ANLG1,\r\nRT5640_PWR_FV1 | RT5640_PWR_FV2, 0);\r\nregmap_update_bits(rt5640->regmap, RT5640_PWR_ANLG1,\r\nRT5640_PWR_HA,\r\nRT5640_PWR_HA);\r\nusleep_range(10000, 15000);\r\nregmap_update_bits(rt5640->regmap, RT5640_PWR_ANLG1,\r\nRT5640_PWR_FV1 | RT5640_PWR_FV2 ,\r\nRT5640_PWR_FV1 | RT5640_PWR_FV2);\r\n}\r\nstatic void rt5640_pmu_depop(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nregmap_update_bits(rt5640->regmap, RT5640_DEPOP_M2,\r\nRT5640_DEPOP_MASK | RT5640_DIG_DP_MASK,\r\nRT5640_DEPOP_AUTO | RT5640_DIG_DP_EN);\r\nregmap_update_bits(rt5640->regmap, RT5640_CHARGE_PUMP,\r\nRT5640_PM_HP_MASK, RT5640_PM_HP_HV);\r\nregmap_update_bits(rt5640->regmap, RT5640_DEPOP_M3,\r\nRT5640_CP_FQ1_MASK | RT5640_CP_FQ2_MASK | RT5640_CP_FQ3_MASK,\r\n(RT5640_CP_FQ_192_KHZ << RT5640_CP_FQ1_SFT) |\r\n(RT5640_CP_FQ_12_KHZ << RT5640_CP_FQ2_SFT) |\r\n(RT5640_CP_FQ_192_KHZ << RT5640_CP_FQ3_SFT));\r\nregmap_write(rt5640->regmap, RT5640_PR_BASE +\r\nRT5640_MAMP_INT_REG2, 0x1c00);\r\nregmap_update_bits(rt5640->regmap, RT5640_DEPOP_M1,\r\nRT5640_HP_CP_MASK | RT5640_HP_SG_MASK,\r\nRT5640_HP_CP_PD | RT5640_HP_SG_EN);\r\nregmap_update_bits(rt5640->regmap, RT5640_PR_BASE +\r\nRT5640_CHPUMP_INT_REG1, 0x0700, 0x0400);\r\n}\r\nstatic int rt5640_hp_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nrt5640_pmu_depop(codec);\r\nrt5640->hp_mute = 0;\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nrt5640->hp_mute = 1;\r\nusleep_range(70000, 75000);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5640_lout_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nhp_amp_power_on(codec);\r\nsnd_soc_update_bits(codec, RT5640_PWR_ANLG1,\r\nRT5640_PWR_LM, RT5640_PWR_LM);\r\nsnd_soc_update_bits(codec, RT5640_OUTPUT,\r\nRT5640_L_MUTE | RT5640_R_MUTE, 0);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5640_OUTPUT,\r\nRT5640_L_MUTE | RT5640_R_MUTE,\r\nRT5640_L_MUTE | RT5640_R_MUTE);\r\nsnd_soc_update_bits(codec, RT5640_PWR_ANLG1,\r\nRT5640_PWR_LM, 0);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5640_hp_power_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nhp_amp_power_on(codec);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5640_hp_post_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nif (!rt5640->hp_mute)\r\nusleep_range(80000, 85000);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int get_sdp_info(struct snd_soc_codec *codec, int dai_id)\r\n{\r\nint ret = 0, val;\r\nif (codec == NULL)\r\nreturn -EINVAL;\r\nval = snd_soc_read(codec, RT5640_I2S1_SDP);\r\nval = (val & RT5640_I2S_IF_MASK) >> RT5640_I2S_IF_SFT;\r\nswitch (dai_id) {\r\ncase RT5640_AIF1:\r\nswitch (val) {\r\ncase RT5640_IF_123:\r\ncase RT5640_IF_132:\r\nret |= RT5640_U_IF1;\r\nbreak;\r\ncase RT5640_IF_113:\r\nret |= RT5640_U_IF1;\r\ncase RT5640_IF_312:\r\ncase RT5640_IF_213:\r\nret |= RT5640_U_IF2;\r\nbreak;\r\n}\r\nbreak;\r\ncase RT5640_AIF2:\r\nswitch (val) {\r\ncase RT5640_IF_231:\r\ncase RT5640_IF_213:\r\nret |= RT5640_U_IF1;\r\nbreak;\r\ncase RT5640_IF_223:\r\nret |= RT5640_U_IF1;\r\ncase RT5640_IF_123:\r\ncase RT5640_IF_321:\r\nret |= RT5640_U_IF2;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\nbreak;\r\n}\r\nreturn ret;\r\n}\r\nstatic int rt5640_hw_params(struct snd_pcm_substream *substream,\r\nstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int val_len = 0, val_clk, mask_clk;\r\nint dai_sel, pre_div, bclk_ms, frame_size;\r\nrt5640->lrck[dai->id] = params_rate(params);\r\npre_div = rl6231_get_clk_info(rt5640->sysclk, rt5640->lrck[dai->id]);\r\nif (pre_div < 0) {\r\ndev_err(codec->dev, "Unsupported clock setting %d for DAI %d\n",\r\nrt5640->lrck[dai->id], dai->id);\r\nreturn -EINVAL;\r\n}\r\nframe_size = snd_soc_params_to_frame_size(params);\r\nif (frame_size < 0) {\r\ndev_err(codec->dev, "Unsupported frame size: %d\n", frame_size);\r\nreturn frame_size;\r\n}\r\nif (frame_size > 32)\r\nbclk_ms = 1;\r\nelse\r\nbclk_ms = 0;\r\nrt5640->bclk[dai->id] = rt5640->lrck[dai->id] * (32 << bclk_ms);\r\ndev_dbg(dai->dev, "bclk is %dHz and lrck is %dHz\n",\r\nrt5640->bclk[dai->id], rt5640->lrck[dai->id]);\r\ndev_dbg(dai->dev, "bclk_ms is %d and pre_div is %d for iis %d\n",\r\nbclk_ms, pre_div, dai->id);\r\nswitch (params_width(params)) {\r\ncase 16:\r\nbreak;\r\ncase 20:\r\nval_len |= RT5640_I2S_DL_20;\r\nbreak;\r\ncase 24:\r\nval_len |= RT5640_I2S_DL_24;\r\nbreak;\r\ncase 8:\r\nval_len |= RT5640_I2S_DL_8;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ndai_sel = get_sdp_info(codec, dai->id);\r\nif (dai_sel < 0) {\r\ndev_err(codec->dev, "Failed to get sdp info: %d\n", dai_sel);\r\nreturn -EINVAL;\r\n}\r\nif (dai_sel & RT5640_U_IF1) {\r\nmask_clk = RT5640_I2S_BCLK_MS1_MASK | RT5640_I2S_PD1_MASK;\r\nval_clk = bclk_ms << RT5640_I2S_BCLK_MS1_SFT |\r\npre_div << RT5640_I2S_PD1_SFT;\r\nsnd_soc_update_bits(codec, RT5640_I2S1_SDP,\r\nRT5640_I2S_DL_MASK, val_len);\r\nsnd_soc_update_bits(codec, RT5640_ADDA_CLK1, mask_clk, val_clk);\r\n}\r\nif (dai_sel & RT5640_U_IF2) {\r\nmask_clk = RT5640_I2S_BCLK_MS2_MASK | RT5640_I2S_PD2_MASK;\r\nval_clk = bclk_ms << RT5640_I2S_BCLK_MS2_SFT |\r\npre_div << RT5640_I2S_PD2_SFT;\r\nsnd_soc_update_bits(codec, RT5640_I2S2_SDP,\r\nRT5640_I2S_DL_MASK, val_len);\r\nsnd_soc_update_bits(codec, RT5640_ADDA_CLK1, mask_clk, val_clk);\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5640_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int reg_val = 0;\r\nint dai_sel;\r\nswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\r\ncase SND_SOC_DAIFMT_CBM_CFM:\r\nrt5640->master[dai->id] = 1;\r\nbreak;\r\ncase SND_SOC_DAIFMT_CBS_CFS:\r\nreg_val |= RT5640_I2S_MS_S;\r\nrt5640->master[dai->id] = 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\r\ncase SND_SOC_DAIFMT_NB_NF:\r\nbreak;\r\ncase SND_SOC_DAIFMT_IB_NF:\r\nreg_val |= RT5640_I2S_BP_INV;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nbreak;\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nreg_val |= RT5640_I2S_DF_LEFT;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_A:\r\nreg_val |= RT5640_I2S_DF_PCM_A;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_B:\r\nreg_val |= RT5640_I2S_DF_PCM_B;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ndai_sel = get_sdp_info(codec, dai->id);\r\nif (dai_sel < 0) {\r\ndev_err(codec->dev, "Failed to get sdp info: %d\n", dai_sel);\r\nreturn -EINVAL;\r\n}\r\nif (dai_sel & RT5640_U_IF1) {\r\nsnd_soc_update_bits(codec, RT5640_I2S1_SDP,\r\nRT5640_I2S_MS_MASK | RT5640_I2S_BP_MASK |\r\nRT5640_I2S_DF_MASK, reg_val);\r\n}\r\nif (dai_sel & RT5640_U_IF2) {\r\nsnd_soc_update_bits(codec, RT5640_I2S2_SDP,\r\nRT5640_I2S_MS_MASK | RT5640_I2S_BP_MASK |\r\nRT5640_I2S_DF_MASK, reg_val);\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5640_set_dai_sysclk(struct snd_soc_dai *dai,\r\nint clk_id, unsigned int freq, int dir)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int reg_val = 0;\r\nif (freq == rt5640->sysclk && clk_id == rt5640->sysclk_src)\r\nreturn 0;\r\nswitch (clk_id) {\r\ncase RT5640_SCLK_S_MCLK:\r\nreg_val |= RT5640_SCLK_SRC_MCLK;\r\nbreak;\r\ncase RT5640_SCLK_S_PLL1:\r\nreg_val |= RT5640_SCLK_SRC_PLL1;\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Invalid clock id (%d)\n", clk_id);\r\nreturn -EINVAL;\r\n}\r\nsnd_soc_update_bits(codec, RT5640_GLB_CLK,\r\nRT5640_SCLK_SRC_MASK, reg_val);\r\nrt5640->sysclk = freq;\r\nrt5640->sysclk_src = clk_id;\r\ndev_dbg(dai->dev, "Sysclk is %dHz and clock id is %d\n", freq, clk_id);\r\nreturn 0;\r\n}\r\nstatic int rt5640_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,\r\nunsigned int freq_in, unsigned int freq_out)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nstruct rl6231_pll_code pll_code;\r\nint ret;\r\nif (source == rt5640->pll_src && freq_in == rt5640->pll_in &&\r\nfreq_out == rt5640->pll_out)\r\nreturn 0;\r\nif (!freq_in || !freq_out) {\r\ndev_dbg(codec->dev, "PLL disabled\n");\r\nrt5640->pll_in = 0;\r\nrt5640->pll_out = 0;\r\nsnd_soc_update_bits(codec, RT5640_GLB_CLK,\r\nRT5640_SCLK_SRC_MASK, RT5640_SCLK_SRC_MCLK);\r\nreturn 0;\r\n}\r\nswitch (source) {\r\ncase RT5640_PLL1_S_MCLK:\r\nsnd_soc_update_bits(codec, RT5640_GLB_CLK,\r\nRT5640_PLL1_SRC_MASK, RT5640_PLL1_SRC_MCLK);\r\nbreak;\r\ncase RT5640_PLL1_S_BCLK1:\r\nsnd_soc_update_bits(codec, RT5640_GLB_CLK,\r\nRT5640_PLL1_SRC_MASK, RT5640_PLL1_SRC_BCLK1);\r\nbreak;\r\ncase RT5640_PLL1_S_BCLK2:\r\nsnd_soc_update_bits(codec, RT5640_GLB_CLK,\r\nRT5640_PLL1_SRC_MASK, RT5640_PLL1_SRC_BCLK2);\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Unknown PLL source %d\n", source);\r\nreturn -EINVAL;\r\n}\r\nret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\r\nif (ret < 0) {\r\ndev_err(codec->dev, "Unsupport input clock %d\n", freq_in);\r\nreturn ret;\r\n}\r\ndev_dbg(codec->dev, "bypass=%d m=%d n=%d k=%d\n",\r\npll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\r\npll_code.n_code, pll_code.k_code);\r\nsnd_soc_write(codec, RT5640_PLL_CTRL1,\r\npll_code.n_code << RT5640_PLL_N_SFT | pll_code.k_code);\r\nsnd_soc_write(codec, RT5640_PLL_CTRL2,\r\n(pll_code.m_bp ? 0 : pll_code.m_code) << RT5640_PLL_M_SFT |\r\npll_code.m_bp << RT5640_PLL_M_BP_SFT);\r\nrt5640->pll_in = freq_in;\r\nrt5640->pll_out = freq_out;\r\nrt5640->pll_src = source;\r\nreturn 0;\r\n}\r\nstatic int rt5640_set_bias_level(struct snd_soc_codec *codec,\r\nenum snd_soc_bias_level level)\r\n{\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nint ret;\r\nswitch (level) {\r\ncase SND_SOC_BIAS_ON:\r\nbreak;\r\ncase SND_SOC_BIAS_PREPARE:\r\nif (IS_ERR(rt5640->mclk))\r\nbreak;\r\nif (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_ON) {\r\nclk_disable_unprepare(rt5640->mclk);\r\n} else {\r\nret = clk_prepare_enable(rt5640->mclk);\r\nif (ret)\r\nreturn ret;\r\n}\r\nbreak;\r\ncase SND_SOC_BIAS_STANDBY:\r\nif (SND_SOC_BIAS_OFF == snd_soc_codec_get_bias_level(codec)) {\r\nsnd_soc_update_bits(codec, RT5640_PWR_ANLG1,\r\nRT5640_PWR_VREF1 | RT5640_PWR_MB |\r\nRT5640_PWR_BG | RT5640_PWR_VREF2,\r\nRT5640_PWR_VREF1 | RT5640_PWR_MB |\r\nRT5640_PWR_BG | RT5640_PWR_VREF2);\r\nusleep_range(10000, 15000);\r\nsnd_soc_update_bits(codec, RT5640_PWR_ANLG1,\r\nRT5640_PWR_FV1 | RT5640_PWR_FV2,\r\nRT5640_PWR_FV1 | RT5640_PWR_FV2);\r\nsnd_soc_update_bits(codec, RT5640_DUMMY1,\r\n0x0301, 0x0301);\r\nsnd_soc_update_bits(codec, RT5640_MICBIAS,\r\n0x0030, 0x0030);\r\n}\r\nbreak;\r\ncase SND_SOC_BIAS_OFF:\r\nsnd_soc_write(codec, RT5640_DEPOP_M1, 0x0004);\r\nsnd_soc_write(codec, RT5640_DEPOP_M2, 0x1100);\r\nsnd_soc_update_bits(codec, RT5640_DUMMY1, 0x1, 0);\r\nsnd_soc_write(codec, RT5640_PWR_DIG1, 0x0000);\r\nsnd_soc_write(codec, RT5640_PWR_DIG2, 0x0000);\r\nsnd_soc_write(codec, RT5640_PWR_VOL, 0x0000);\r\nsnd_soc_write(codec, RT5640_PWR_MIXER, 0x0000);\r\nsnd_soc_write(codec, RT5640_PWR_ANLG1, 0x0000);\r\nsnd_soc_write(codec, RT5640_PWR_ANLG2, 0x0000);\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nint rt5640_dmic_enable(struct snd_soc_codec *codec,\r\nbool dmic1_data_pin, bool dmic2_data_pin)\r\n{\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nregmap_update_bits(rt5640->regmap, RT5640_GPIO_CTRL1,\r\nRT5640_GP2_PIN_MASK, RT5640_GP2_PIN_DMIC1_SCL);\r\nif (dmic1_data_pin) {\r\nregmap_update_bits(rt5640->regmap, RT5640_DMIC,\r\nRT5640_DMIC_1_DP_MASK, RT5640_DMIC_1_DP_GPIO3);\r\nregmap_update_bits(rt5640->regmap, RT5640_GPIO_CTRL1,\r\nRT5640_GP3_PIN_MASK, RT5640_GP3_PIN_DMIC1_SDA);\r\n}\r\nif (dmic2_data_pin) {\r\nregmap_update_bits(rt5640->regmap, RT5640_DMIC,\r\nRT5640_DMIC_2_DP_MASK, RT5640_DMIC_2_DP_GPIO4);\r\nregmap_update_bits(rt5640->regmap, RT5640_GPIO_CTRL1,\r\nRT5640_GP4_PIN_MASK, RT5640_GP4_PIN_DMIC2_SDA);\r\n}\r\nreturn 0;\r\n}\r\nint rt5640_sel_asrc_clk_src(struct snd_soc_codec *codec,\r\nunsigned int filter_mask, unsigned int clk_src)\r\n{\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int asrc2_mask = 0;\r\nunsigned int asrc2_value = 0;\r\nswitch (clk_src) {\r\ncase RT5640_CLK_SEL_SYS:\r\ncase RT5640_CLK_SEL_ASRC:\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nif (!filter_mask)\r\nreturn -EINVAL;\r\nif (filter_mask & RT5640_DA_STEREO_FILTER) {\r\nasrc2_mask |= RT5640_STO_DAC_M_MASK;\r\nasrc2_value = (asrc2_value & ~RT5640_STO_DAC_M_MASK)\r\n| (clk_src << RT5640_STO_DAC_M_SFT);\r\n}\r\nif (filter_mask & RT5640_DA_MONO_L_FILTER) {\r\nasrc2_mask |= RT5640_MDA_L_M_MASK;\r\nasrc2_value = (asrc2_value & ~RT5640_MDA_L_M_MASK)\r\n| (clk_src << RT5640_MDA_L_M_SFT);\r\n}\r\nif (filter_mask & RT5640_DA_MONO_R_FILTER) {\r\nasrc2_mask |= RT5640_MDA_R_M_MASK;\r\nasrc2_value = (asrc2_value & ~RT5640_MDA_R_M_MASK)\r\n| (clk_src << RT5640_MDA_R_M_SFT);\r\n}\r\nif (filter_mask & RT5640_AD_STEREO_FILTER) {\r\nasrc2_mask |= RT5640_ADC_M_MASK;\r\nasrc2_value = (asrc2_value & ~RT5640_ADC_M_MASK)\r\n| (clk_src << RT5640_ADC_M_SFT);\r\n}\r\nif (filter_mask & RT5640_AD_MONO_L_FILTER) {\r\nasrc2_mask |= RT5640_MAD_L_M_MASK;\r\nasrc2_value = (asrc2_value & ~RT5640_MAD_L_M_MASK)\r\n| (clk_src << RT5640_MAD_L_M_SFT);\r\n}\r\nif (filter_mask & RT5640_AD_MONO_R_FILTER) {\r\nasrc2_mask |= RT5640_MAD_R_M_MASK;\r\nasrc2_value = (asrc2_value & ~RT5640_MAD_R_M_MASK)\r\n| (clk_src << RT5640_MAD_R_M_SFT);\r\n}\r\nsnd_soc_update_bits(codec, RT5640_ASRC_2,\r\nasrc2_mask, asrc2_value);\r\nif (snd_soc_read(codec, RT5640_ASRC_2)) {\r\nrt5640->asrc_en = true;\r\nsnd_soc_update_bits(codec, RT5640_JD_CTRL, 0x3, 0x3);\r\n} else {\r\nrt5640->asrc_en = false;\r\nsnd_soc_update_bits(codec, RT5640_JD_CTRL, 0x3, 0x0);\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5640_probe(struct snd_soc_codec *codec)\r\n{\r\nstruct snd_soc_dapm_context *dapm = snd_soc_codec_get_dapm(codec);\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nrt5640->mclk = devm_clk_get(codec->dev, "mclk");\r\nif (PTR_ERR(rt5640->mclk) == -EPROBE_DEFER)\r\nreturn -EPROBE_DEFER;\r\nrt5640->codec = codec;\r\nsnd_soc_codec_force_bias_level(codec, SND_SOC_BIAS_OFF);\r\nsnd_soc_update_bits(codec, RT5640_DUMMY1, 0x0301, 0x0301);\r\nsnd_soc_update_bits(codec, RT5640_MICBIAS, 0x0030, 0x0030);\r\nsnd_soc_update_bits(codec, RT5640_DSP_PATH2, 0xfc00, 0x0c00);\r\nswitch (snd_soc_read(codec, RT5640_RESET) & RT5640_ID_MASK) {\r\ncase RT5640_ID_5640:\r\ncase RT5640_ID_5642:\r\nsnd_soc_add_codec_controls(codec,\r\nrt5640_specific_snd_controls,\r\nARRAY_SIZE(rt5640_specific_snd_controls));\r\nsnd_soc_dapm_new_controls(dapm,\r\nrt5640_specific_dapm_widgets,\r\nARRAY_SIZE(rt5640_specific_dapm_widgets));\r\nsnd_soc_dapm_add_routes(dapm,\r\nrt5640_specific_dapm_routes,\r\nARRAY_SIZE(rt5640_specific_dapm_routes));\r\nbreak;\r\ncase RT5640_ID_5639:\r\nsnd_soc_dapm_new_controls(dapm,\r\nrt5639_specific_dapm_widgets,\r\nARRAY_SIZE(rt5639_specific_dapm_widgets));\r\nsnd_soc_dapm_add_routes(dapm,\r\nrt5639_specific_dapm_routes,\r\nARRAY_SIZE(rt5639_specific_dapm_routes));\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev,\r\n"The driver is for RT5639 RT5640 or RT5642 only\n");\r\nreturn -ENODEV;\r\n}\r\nif (rt5640->pdata.dmic_en)\r\nrt5640_dmic_enable(codec, rt5640->pdata.dmic1_data_pin,\r\nrt5640->pdata.dmic2_data_pin);\r\nreturn 0;\r\n}\r\nstatic int rt5640_remove(struct snd_soc_codec *codec)\r\n{\r\nrt5640_reset(codec);\r\nreturn 0;\r\n}\r\nstatic int rt5640_suspend(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nsnd_soc_codec_force_bias_level(codec, SND_SOC_BIAS_OFF);\r\nrt5640_reset(codec);\r\nregcache_cache_only(rt5640->regmap, true);\r\nregcache_mark_dirty(rt5640->regmap);\r\nif (gpio_is_valid(rt5640->pdata.ldo1_en))\r\ngpio_set_value_cansleep(rt5640->pdata.ldo1_en, 0);\r\nreturn 0;\r\n}\r\nstatic int rt5640_resume(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5640_priv *rt5640 = snd_soc_codec_get_drvdata(codec);\r\nif (gpio_is_valid(rt5640->pdata.ldo1_en)) {\r\ngpio_set_value_cansleep(rt5640->pdata.ldo1_en, 1);\r\nmsleep(400);\r\n}\r\nregcache_cache_only(rt5640->regmap, false);\r\nregcache_sync(rt5640->regmap);\r\nreturn 0;\r\n}\r\nstatic int rt5640_parse_dt(struct rt5640_priv *rt5640, struct device_node *np)\r\n{\r\nrt5640->pdata.in1_diff = of_property_read_bool(np,\r\n"realtek,in1-differential");\r\nrt5640->pdata.in2_diff = of_property_read_bool(np,\r\n"realtek,in2-differential");\r\nrt5640->pdata.ldo1_en = of_get_named_gpio(np,\r\n"realtek,ldo1-en-gpios", 0);\r\nif (!gpio_is_valid(rt5640->pdata.ldo1_en) &&\r\n(rt5640->pdata.ldo1_en != -ENOENT))\r\nreturn rt5640->pdata.ldo1_en;\r\nreturn 0;\r\n}\r\nstatic int rt5640_i2c_probe(struct i2c_client *i2c,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct rt5640_platform_data *pdata = dev_get_platdata(&i2c->dev);\r\nstruct rt5640_priv *rt5640;\r\nint ret;\r\nunsigned int val;\r\nrt5640 = devm_kzalloc(&i2c->dev,\r\nsizeof(struct rt5640_priv),\r\nGFP_KERNEL);\r\nif (NULL == rt5640)\r\nreturn -ENOMEM;\r\ni2c_set_clientdata(i2c, rt5640);\r\nif (pdata) {\r\nrt5640->pdata = *pdata;\r\nif (!rt5640->pdata.ldo1_en)\r\nrt5640->pdata.ldo1_en = -EINVAL;\r\n} else if (i2c->dev.of_node) {\r\nret = rt5640_parse_dt(rt5640, i2c->dev.of_node);\r\nif (ret)\r\nreturn ret;\r\n} else\r\nrt5640->pdata.ldo1_en = -EINVAL;\r\nrt5640->regmap = devm_regmap_init_i2c(i2c, &rt5640_regmap);\r\nif (IS_ERR(rt5640->regmap)) {\r\nret = PTR_ERR(rt5640->regmap);\r\ndev_err(&i2c->dev, "Failed to allocate register map: %d\n",\r\nret);\r\nreturn ret;\r\n}\r\nif (gpio_is_valid(rt5640->pdata.ldo1_en)) {\r\nret = devm_gpio_request_one(&i2c->dev, rt5640->pdata.ldo1_en,\r\nGPIOF_OUT_INIT_HIGH,\r\n"RT5640 LDO1_EN");\r\nif (ret < 0) {\r\ndev_err(&i2c->dev, "Failed to request LDO1_EN %d: %d\n",\r\nrt5640->pdata.ldo1_en, ret);\r\nreturn ret;\r\n}\r\nmsleep(400);\r\n}\r\nregmap_read(rt5640->regmap, RT5640_VENDOR_ID2, &val);\r\nif (val != RT5640_DEVICE_ID) {\r\ndev_err(&i2c->dev,\r\n"Device with ID register %#x is not rt5640/39\n", val);\r\nreturn -ENODEV;\r\n}\r\nregmap_write(rt5640->regmap, RT5640_RESET, 0);\r\nret = regmap_register_patch(rt5640->regmap, init_list,\r\nARRAY_SIZE(init_list));\r\nif (ret != 0)\r\ndev_warn(&i2c->dev, "Failed to apply regmap patch: %d\n", ret);\r\nif (rt5640->pdata.in1_diff)\r\nregmap_update_bits(rt5640->regmap, RT5640_IN1_IN2,\r\nRT5640_IN_DF1, RT5640_IN_DF1);\r\nif (rt5640->pdata.in2_diff)\r\nregmap_update_bits(rt5640->regmap, RT5640_IN3_IN4,\r\nRT5640_IN_DF2, RT5640_IN_DF2);\r\nif (rt5640->pdata.in3_diff)\r\nregmap_update_bits(rt5640->regmap, RT5640_IN1_IN2,\r\nRT5640_IN_DF2, RT5640_IN_DF2);\r\nrt5640->hp_mute = 1;\r\nreturn snd_soc_register_codec(&i2c->dev, &soc_codec_dev_rt5640,\r\nrt5640_dai, ARRAY_SIZE(rt5640_dai));\r\n}\r\nstatic int rt5640_i2c_remove(struct i2c_client *i2c)\r\n{\r\nsnd_soc_unregister_codec(&i2c->dev);\r\nreturn 0;\r\n}
