xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_clk_ibuf.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_infrastructure.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_iodelay_ctrl.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_tempmon.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_arb_mux.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_arb_row_col.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_arb_select.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_bank_cntrl.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_bank_common.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_bank_compare.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_bank_mach.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_bank_queue.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_bank_state.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_col_mach.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_mc.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_mc.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_rank_cntrl.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_rank_common.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_rank_mach.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_round_robin_arb.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ecc_buf.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ecc_dec_fix.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ecc_gen.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ecc_merge_enc.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_fi_xor.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_memc_ui_top_std.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_mem_intfc.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_byte_group_io.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_byte_lane.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_calib_top.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_if_post_fifo.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_mc_phy.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_mc_phy_wrapper.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_of_pre_fifo.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_4lanes.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_dqs_found_cal.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_init.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_ocd_cntlr.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_ocd_data.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_ocd_edge.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_ocd_lim.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_ocd_mux.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_ocd_samp.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_rdlvl.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_tempmon.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_top.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_wrcal.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_wrlvl.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ddr_prbs_gen.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_poc_cc.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_poc_edge_store.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_poc_meta.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_poc_pd.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_poc_tap_base.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_poc_top.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ui_cmd.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ui_rd_data.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ui_top.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_7series_v4_2_ui_wr_data.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_mig_sim.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/mig_mig_sim.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig.v,verilog,xil_defaultlib,../../../LRU Project.gen/sources_1/ip/mig/mig/user_design/rtl/mig.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
ddr2_model.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/ddr2_model.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
ff_sync.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/LRU Project/LRU Project.srcs/sources_1/new/ff_sync.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
flag_sync.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/LRU Project/LRU Project.srcs/sources_1/new/flag_sync.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mem_example.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/LRU Project/LRU Project.srcs/sources_1/new/mem_example.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_example_top.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/mig_example.srcs/mig_example_top.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
mig_example_tb.v,verilog,xil_defaultlib,../../../../../../Documents/GitHub/4280-Group12/LRU/DDR2 Example/mig_example-master/LRU Project/LRU Project.srcs/sources_1/new/mig_example_tb.v,incdir="../../../../mig_example.srcs"incdir="../../../LRUProject.srcs/sources_1/ip/pll"
glbl.v,Verilog,xil_defaultlib,glbl.v
