$version Generated by VerilatedVcd $end
$date Sat Nov 15 11:04:26 2025 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  5 E AD1 [4:0] $end
  $var wire  5 F AD2 [4:0] $end
  $var wire  5 G AD3 [4:0] $end
  $var wire 32 I RD1 [31:0] $end
  $var wire 32 J RD2 [31:0] $end
  $var wire 32 H WD3 [31:0] $end
  $var wire  1 D WE3 $end
  $var wire 32 K a0 [31:0] $end
  $var wire  1 C clk $end
  $scope module RegFile $end
   $var wire  5 E AD1 [4:0] $end
   $var wire  5 F AD2 [4:0] $end
   $var wire  5 G AD3 [4:0] $end
   $var wire 32 I RD1 [31:0] $end
   $var wire 32 J RD2 [31:0] $end
   $var wire 32 H WD3 [31:0] $end
   $var wire  1 D WE3 $end
   $var wire 32 K a0 [31:0] $end
   $var wire  1 C clk $end
   $var wire 32 # registers[0] [31:0] $end
   $var wire 32 - registers[10] [31:0] $end
   $var wire 32 . registers[11] [31:0] $end
   $var wire 32 / registers[12] [31:0] $end
   $var wire 32 0 registers[13] [31:0] $end
   $var wire 32 1 registers[14] [31:0] $end
   $var wire 32 2 registers[15] [31:0] $end
   $var wire 32 3 registers[16] [31:0] $end
   $var wire 32 4 registers[17] [31:0] $end
   $var wire 32 5 registers[18] [31:0] $end
   $var wire 32 6 registers[19] [31:0] $end
   $var wire 32 $ registers[1] [31:0] $end
   $var wire 32 7 registers[20] [31:0] $end
   $var wire 32 8 registers[21] [31:0] $end
   $var wire 32 9 registers[22] [31:0] $end
   $var wire 32 : registers[23] [31:0] $end
   $var wire 32 ; registers[24] [31:0] $end
   $var wire 32 < registers[25] [31:0] $end
   $var wire 32 = registers[26] [31:0] $end
   $var wire 32 > registers[27] [31:0] $end
   $var wire 32 ? registers[28] [31:0] $end
   $var wire 32 @ registers[29] [31:0] $end
   $var wire 32 % registers[2] [31:0] $end
   $var wire 32 A registers[30] [31:0] $end
   $var wire 32 B registers[31] [31:0] $end
   $var wire 32 & registers[3] [31:0] $end
   $var wire 32 ' registers[4] [31:0] $end
   $var wire 32 ( registers[5] [31:0] $end
   $var wire 32 ) registers[6] [31:0] $end
   $var wire 32 * registers[7] [31:0] $end
   $var wire 32 + registers[8] [31:0] $end
   $var wire 32 , registers[9] [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


