// Seed: 1501576146
module module_0;
  always @(posedge id_1) id_1 = id_1;
  always id_2 <= id_2 == 1'b0;
  assign module_1.id_4 = 0;
  assign id_1 = id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8
);
  wire id_10;
  wire id_11;
  assign id_10 = id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_0.id_2 = 0;
endmodule
