MO Mux_2x1 NULL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit.v vlg34/_mux__2x1.bin 1633430921
MO Mux_4x1 NULL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit.v vlg66/_mux__4x1.bin 1633430921
MO mohit NULL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit.v vlg79/mohit.bin 1633430921
MO mohit_tb NULL F:/ECE/HDL_Design/CA/CA_3/B/Mux_16x1/Mux_16x1_4x1_2x1/mohit_tb.v vlg02/mohit__tb.bin 1633430990
MO glbl NULL C:/Xilinx92i/verilog/src/glbl.v vlg2D/glbl.bin 1633430990
