// Seed: 1582589615
module module_0 #(
    parameter id_2 = 32'd67
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [1 : id_2] id_6;
  initial $signed(92);
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd31,
    parameter id_5 = 32'd62
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  input wire _id_5;
  output wor id_4;
  inout wire _id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  wire id_7;
  wire [id_5 : id_3] id_8;
  logic id_9;
  wire [1 'b0 : -1] id_10;
  assign id_4 = 1;
  localparam id_11 = id_9++, id_12 = id_9, id_13 = -1'h0;
  always @(posedge -1, posedge 1'd0 == -1) begin : LABEL_0
    id_1[-1] = 1;
  end
  logic id_14 = 1;
  wire  id_15;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_10,
      id_9,
      id_9
  );
endmodule
