
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.049289                       # Number of seconds simulated
sim_ticks                                 49289174000                       # Number of ticks simulated
final_tick                                49289174000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1757425                       # Simulator instruction rate (inst/s)
host_op_rate                                  2982306                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3086571597                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660124                       # Number of bytes of host memory used
host_seconds                                    15.97                       # Real time elapsed on the host
sim_insts                                    28064135                       # Number of instructions simulated
sim_ops                                      47624160                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1296192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1318784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1092800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1092800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            20253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             458356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           26297702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26756058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        458356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           458356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22171197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22171197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22171197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            458356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          26297702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48927255                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488680                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193950                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206221                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         98578348                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    28064135                       # Number of instructions committed
system.cpu.committedOps                      47624160                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47536473                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056706                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47536473                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            90177617                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39127139                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22557887                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16666252                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682626                       # number of memory refs
system.cpu.num_load_insts                     4488676                       # Number of load instructions
system.cpu.num_store_insts                    2193950                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   98578348                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415422                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86266      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40654290     85.36%     85.55% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.97% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::MemRead                  4488608      9.43%     95.39% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193523      4.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47624160                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.524019                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.904697                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.524019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.993211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13410442                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13410442                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4450100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4450100                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2184284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2184284                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6634384                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6634384                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6634384                       # number of overall hits
system.cpu.dcache.overall_hits::total         6634384                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38580                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9666                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        48246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        48246                       # number of overall misses
system.cpu.dcache.overall_misses::total         48246                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5920616500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5920616500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1457761500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1457761500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7378378000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7378378000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7378378000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7378378000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682630                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682630                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682630                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008595                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004406                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007220                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 153463.361846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 153463.361846                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 150813.314711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 150813.314711                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 152932.429631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 152932.429631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 152932.429631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 152932.429631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43155                       # number of writebacks
system.cpu.dcache.writebacks::total             43155                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38580                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9666                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        48246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48246                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        48246                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48246                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5882036500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5882036500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1448095500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1448095500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7330132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7330132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7330132000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7330132000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007220                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 152463.361846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 152463.361846                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 149813.314711                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 149813.314711                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 151932.429631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 151932.429631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 151932.429631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 151932.429631                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44670                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.216191                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99734.337110                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.216191                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545344                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412795                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205868                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205868                       # number of overall hits
system.cpu.icache.overall_hits::total        35205868                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     70548000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70548000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     70548000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70548000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     70548000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70548000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206221                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 199852.691218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 199852.691218                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 199852.691218                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 199852.691218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 199852.691218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 199852.691218                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     70195000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70195000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     70195000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70195000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     70195000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70195000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 198852.691218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 198852.691218                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 198852.691218                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 198852.691218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 198852.691218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 198852.691218                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1997.454190                       # Cycle average of tags in use
system.l2.tags.total_refs                       93305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.872059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.119718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         19.555132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1977.779340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.965713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975319                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1481                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    770609                       # Number of tag accesses
system.l2.tags.data_accesses                   770609                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43155                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43155                       # number of WritebackDirty hits
system.l2.UpgradeReq_hits::cpu.data              3064                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3064                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   192                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21254                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21446                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21446                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21446                       # number of overall hits
system.l2.overall_hits::total                   21446                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6410                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data        17326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17679                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23736                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24089                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data              23736                       # number of overall misses
system.l2.overall_misses::total                 24089                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1399408500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1399408500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     69665500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   5600999500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5670665000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      69665500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7000408000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7070073500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     69665500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7000408000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7070073500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43155                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43155                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          3064                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3064                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45535                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45535                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.970918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.970918                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.449093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.454088                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.525342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.529022                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.525342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.529022                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 218316.458658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 218316.458658                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 197352.691218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 323271.355189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 320757.112959                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 197352.691218                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 294927.873273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 293498.007389                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 197352.691218                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 294927.873273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 293498.007389                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21374                       # number of writebacks
system.l2.writebacks::total                     21374                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6410                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17679                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24089                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24089                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1335308500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1335308500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     66135500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5427739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5493875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66135500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6763048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6829183500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66135500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6763048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6829183500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.970918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.970918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.449093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.454088                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.525342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.529022                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.525342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.529022                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 208316.458658                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 208316.458658                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 187352.691218                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 313271.355189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 310757.112959                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 187352.691218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 284927.873273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 283498.007389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 187352.691218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 284927.873273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 283498.007389                       # average overall mshr miss latency
system.l2.replacements                          22049                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1013.196411                       # Cycle average of tags in use
system.l3.tags.total_refs                       45480                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     39879                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.140450                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      416.959660                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         52.427957                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        543.808794                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.407187                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.051199                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.531063                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.989450                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          737                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    131597                       # Number of tag accesses
system.l3.tags.data_accesses                   131597                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21374                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21374                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 21                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           3462                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3462                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  3483                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3483                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 3483                       # number of overall hits
system.l3.overall_hits::total                    3483                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6389                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6389                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        13864                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           14217                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               20253                       # number of demand (read+write) misses
system.l3.demand_misses::total                  20606                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data              20253                       # number of overall misses
system.l3.overall_misses::total                 20606                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1264578000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1264578000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     62252500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5188231500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5250484000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      62252500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6452809500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6515062000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     62252500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6452809500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6515062000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21374                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21374                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6410                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6410                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17326                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17679                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23736                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24089                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23736                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24089                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.996724                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996724                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.800185                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.804174                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.853261                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.855411                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.853261                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.855411                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 197930.505556                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 197930.505556                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 176352.691218                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 374223.276111                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 369310.262362                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 176352.691218                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 318610.057769                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 316173.056391                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 176352.691218                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 318610.057769                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 316173.056391                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                17075                       # number of writebacks
system.l3.writebacks::total                     17075                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          379                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           379                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6389                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6389                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        13864                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        14217                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          20253                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             20606                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         20253                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            20606                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1200688000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1200688000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     58722500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   5049591500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   5108314000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     58722500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6250279500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6309002000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     58722500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6250279500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6309002000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.996724                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996724                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.800185                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.804174                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.853261                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.855411                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.853261                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.855411                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 187930.505556                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 187930.505556                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 166352.691218                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 364223.276111                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 359310.262362                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 166352.691218                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 308610.057769                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 306173.056391                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 166352.691218                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 308610.057769                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 306173.056391                       # average overall mshr miss latency
system.l3.replacements                          38855                       # number of replacements
system.membus.snoop_filter.tot_requests         39554                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        18948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14217                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17075                       # Transaction distribution
system.membus.trans_dist::CleanEvict              379                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6389                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6389                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14217                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        58666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        58666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2411584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2411584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2411584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20606                       # Request fanout histogram
system.membus.reqLayer2.occupancy           107895500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103033000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        93314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        47779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          20589                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        20589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        81604                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24015                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3064                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6602                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       141162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                141913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5653568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5676160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           60904                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2460736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           109503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  88914     81.20%     81.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20589     18.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109503                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           89812000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          69305000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  49289174000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17679                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        38449                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           22176                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6410                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6410                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17679                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69948                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2909632                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           38855                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1092800                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            84722                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.458618                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.498287                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  45867     54.14%     54.14% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  38855     45.86%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              84722                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44311492                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36133508                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
