// Seed: 3103382517
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output wire id_9,
    input supply0 id_10,
    output tri0 id_11,
    input wire id_12,
    input tri id_13,
    output wire id_14,
    input tri id_15,
    input tri0 id_16,
    output tri id_17
);
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_19
  );
endmodule
