Source Block: hdl/library/axi_dmac/address_generator.v@82:98@HdlStmAssign
assign burst = 2'b01;
assign prot = 3'b000;
// If CACHE_COHERENT is set, signal downstream that this transaction must be
// looked up in cache. Otherwise default to "normal non-cachable bufferable".
assign cache = CACHE_COHERENT ? 4'b1110 : 4'b0011;
assign size = DMA_DATA_WIDTH == 1024 ? 3'b111 :
              DMA_DATA_WIDTH ==  512 ? 3'b110 :
              DMA_DATA_WIDTH ==  256 ? 3'b101 :
              DMA_DATA_WIDTH ==  128 ? 3'b100 :
              DMA_DATA_WIDTH ==   64 ? 3'b011 :
              DMA_DATA_WIDTH ==   32 ? 3'b010 :
              DMA_DATA_WIDTH ==   16 ? 3'b001 : 3'b000;

reg [LENGTH_WIDTH-1:0] length = 'h0;
reg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;
reg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;
assign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};

Diff Content:
- 87 assign size = DMA_DATA_WIDTH == 1024 ? 3'b111 :
- 88               DMA_DATA_WIDTH ==  512 ? 3'b110 :
- 89               DMA_DATA_WIDTH ==  256 ? 3'b101 :
- 90               DMA_DATA_WIDTH ==  128 ? 3'b100 :
- 91               DMA_DATA_WIDTH ==   64 ? 3'b011 :
- 92               DMA_DATA_WIDTH ==   32 ? 3'b010 :
- 93               DMA_DATA_WIDTH ==   16 ? 3'b001 : 3'b000;

Clone Blocks:
