0.6
2019.1
May 24 2019
15:06:07
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.sim/sim_4/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sim_4/new/tb_gpio.v,1588109033,verilog,,,,tb_gpio,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/Gate.v,1588091832,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio.v,,Gate,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio.v,1588094998,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v,,GPIO,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v,,gpio_ad,,,,,,,,
D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v,1588064189,verilog,,D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8/Lab_5.srcs/sim_4/new/tb_gpio.v,,mux4,,,,,,,,
