Perfect. Weâ€™ll go **exactly in the order DV teams use in real projects**, and Iâ€™ll tie it **directly to Day-10 functional coverage**, not theory fluff.

---

# Day-10 (Next) â€” Coverage in Real DV Flow

Weâ€™ll cover **three things**:

1ï¸âƒ£ **Merging multiple `xsim.covdb` (regression flow)**
2ï¸âƒ£ **Excluding bins / covergroups (clean coverage)**
3ï¸âƒ£ **Per-instance coverage (what it *actually* means & when to use)**

---

## 1ï¸âƒ£ Merging multiple `xsim.covdb` (MOST IMPORTANT)

### â“ Why merge coverage?

Because **one random seed never hits all bins**.

Typical DV flow:

```
seed 1  â†’ xsim.covdb
seed 2  â†’ xsim.covdb
seed 3  â†’ xsim.covdb
--------------------
MERGE â†’ final coverage report
```

---

### âœ… Step-by-step (Vivado / xcrg)

Assume you ran **3 simulations**:

```
run1/xsim.covdb
run2/xsim.covdb
run3/xsim.covdb
```

### ðŸ”¹ Merge command

```bash
xcrg \
  -merge \
  -dir run1/xsim.covdb run2/xsim.covdb run3/xsim.covdb \
  -report_format html \
  -report_dir ./MergedCoverage
```

Result:

```
MergedCoverage/
â””â”€â”€ functionalCoverageReport/
    â””â”€â”€ dashboard.html
```

ðŸ‘‰ **This is what managers look at.**

---

### ðŸ§  Key rule (INTERVIEW GOLD)

> Coverage is **never judged per seed** â€” only **merged regression coverage matters**.

---

## 2ï¸âƒ£ Excluding bins / covergroups (CLEAN COVERAGE)

### â“ Why exclude?

Some bins are:

* unreachable
* debug-only
* illegal but modeled
* reset-only artifacts

Leaving them:
âŒ reduces %
âŒ wastes debug time
âŒ makes you look junior

---

### âœ… Method 1: `ignore_bins` (BEST PRACTICE)

Example from your Day-10 covergroup:

```systemverilog
covergroup cg_dff @(posedge clk);
  option.per_instance = 1;

  coverpoint en {
    bins en0 = {0};
    bins en1 = {1};
  }

  coverpoint d {
    bins d0 = {0};
    bins d1 = {1};
  }

  // âŒ ignore illegal combo
  cross en, d {
    ignore_bins no_d_when_en0 = binsof(en.en0) && binsof(d.d1);
  }
endgroup
```

âž¡ï¸ This bin:

* exists
* but does **NOT** count toward coverage %

---

### âœ… Method 2: `illegal_bins` (STRONGER)

```systemverilog
cross en, d {
  illegal_bins illegal_case = binsof(en.en0) && binsof(d.d1);
}
```

Effect:

* Coverage tool flags violation
* Testbench bug or DUT bug exposed

ðŸ“Œ Use **illegal_bins** only when **design guarantees impossibility**.

---

### ðŸ§  Interview difference

| ignore_bins          | illegal_bins   |
| -------------------- | -------------- |
| Excluded from %      | Must never hit |
| Expected unreachable | Design rule    |
| No error             | Error if hit   |

---

## 3ï¸âƒ£ Per-instance coverage (THIS CONFUSES 90%)

You asked earlier: **â€œWhat is option per instance?â€**
Now the **real explanation**.

---

### â“ What happens WITHOUT per-instance?

```systemverilog
covergroup cg;
  coverpoint en;
endgroup

cg cg1 = new();
cg cg2 = new();
```

Coverage result:

```
cg.en â†’ MERGED across all instances
```

âž¡ï¸ You **cannot tell** which instance was covered.

---

### âœ… With `option.per_instance = 1`

```systemverilog
covergroup cg;
  option.per_instance = 1;
  coverpoint en;
endgroup
```

Coverage result:

```
cg1.en â†’ reported separately
cg2.en â†’ reported separately
```

---

### ðŸ§  When do we REALLY use it?

| Scenario          | per_instance |
| ----------------- | ------------ |
| Multiple DFFs     | âœ…            |
| Multi-channel DUT | âœ…            |
| Reusable agents   | âœ…            |
| Single DUT block  | âŒ            |

---

### ðŸ“Œ Day-10 relevance (YOUR CODE)

If your monitor has:

```systemverilog
cg_dff cov = new();
```

and you later scale to:

```systemverilog
cg_dff cov[4];
```

ðŸ‘‰ **You MUST enable per_instance**, or coverage becomes meaningless.

---

## ðŸ”¥ Real-world DV rule

> **Functional coverage without per-instance in scalable designs is a BUG**

---

## âœ… What you now officially know (Day-10 complete)

âœ” How coverage databases are generated
âœ” How regression coverage is merged
âœ” How to clean coverage % properly
âœ” Why per-instance exists
âœ” When to enable / avoid it
âœ” Tool commands used in real projects

---

## Next logical step (say the word)

We can go to **Day-11**:

* Monitor-driven functional coverage
* Sampling at correct clocking block phase
* Avoiding double-sampling bugs
* Coverage-driven stimulus closure

Just say: **Proceed Day-11**
