{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597006885274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597006885274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 09 17:01:25 2020 " "Processing started: Sun Aug 09 17:01:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597006885274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597006885274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597006885274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597006885825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/system_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886199 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/system_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUa-description " "Found design unit 1: ALUa-description" {  } { { "ALUa.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/ALUa.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886203 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUa " "Found entity 1: ALUa" {  } { { "ALUa.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/ALUa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Found design unit 1: control-description" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886206 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_test_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/CPU_TEST_Sim.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886210 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Found entity 1: CPU_TEST_Sim" {  } { { "CPU_TEST_Sim.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/CPU_TEST_Sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-behavior " "Found design unit 1: cpu1-behavior" {  } { { "cpu1.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/cpu1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886213 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/cpu1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpandmmd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpandmmd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DPandMMD-description " "Found design unit 1: DPandMMD-description" {  } { { "DPandMMD.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/DPandMMD.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886216 ""} { "Info" "ISGN_ENTITY_NAME" "1 DPandMMD " "Found entity 1: DPandMMD" {  } { { "DPandMMD.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/DPandMMD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lze-description " "Found design unit 1: lze-description" {  } { { "lze.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/lze.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886219 ""} { "Info" "ISGN_ENTITY_NAME" "1 lze " "Found entity 1: lze" {  } { { "lze.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/lze.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Description " "Found design unit 1: memory-Description" {  } { { "memory.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886222 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "pc.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886225 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reducer-description " "Found design unit 1: reducer-description" {  } { { "reducer.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/reducer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886228 ""} { "Info" "ISGN_ENTITY_NAME" "1 reducer " "Found entity 1: reducer" {  } { { "reducer.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/reducer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Found design unit 1: register32-description" {  } { { "register32.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/register32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886231 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/register32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-description " "Found design unit 1: reset-description" {  } { { "reset.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/reset.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886234 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/reset.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threeto1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threeto1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeto1mux-sigh " "Found design unit 1: threeto1mux-sigh" {  } { { "threeto1mux.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/threeto1mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886237 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeto1mux " "Found entity 1: threeto1mux" {  } { { "threeto1mux.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/threeto1mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoto1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoto1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoto1Mux-description " "Found design unit 1: twoto1Mux-description" {  } { { "twoto1Mux.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/twoto1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886240 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoto1Mux " "Found entity 1: twoto1Mux" {  } { { "twoto1Mux.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/twoto1Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uze-description " "Found design unit 1: uze-description" {  } { { "uze.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/uze.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886243 ""} { "Info" "ISGN_ENTITY_NAME" "1 uze " "Found entity 1: uze" {  } { { "uze.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/uze.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597006886243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597006886243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597006886325 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Mux control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"PC_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX1 control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"IM_MUX1\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REG_Mux control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"REG_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM_MUX2 control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"IM_MUX2\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_Mux control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"DATA_Mux\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_op control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ALU_op\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_IR control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_A control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886328 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_B control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886329 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_C control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886329 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_Z control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"clr_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886329 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_A control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_A\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886329 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_B control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_B\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886329 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_C control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_C\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886329 "|control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_Z control.vhd(28) " "VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable \"ld_Z\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1597006886329 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_Z control.vhd(28) " "Inferred latch for \"ld_Z\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_C control.vhd(28) " "Inferred latch for \"ld_C\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_B control.vhd(28) " "Inferred latch for \"ld_B\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_A control.vhd(28) " "Inferred latch for \"ld_A\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_Z control.vhd(28) " "Inferred latch for \"clr_Z\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_C control.vhd(28) " "Inferred latch for \"clr_C\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_B control.vhd(28) " "Inferred latch for \"clr_B\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_A control.vhd(28) " "Inferred latch for \"clr_A\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR control.vhd(28) " "Inferred latch for \"ld_IR\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_IR control.vhd(28) " "Inferred latch for \"clr_IR\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886331 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[0\] control.vhd(28) " "Inferred latch for \"ALU_op\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886332 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[1\] control.vhd(28) " "Inferred latch for \"ALU_op\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886332 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_op\[2\] control.vhd(28) " "Inferred latch for \"ALU_op\[2\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886332 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[0\] control.vhd(28) " "Inferred latch for \"DATA_Mux\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886332 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_Mux\[1\] control.vhd(28) " "Inferred latch for \"DATA_Mux\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886332 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[0\] control.vhd(28) " "Inferred latch for \"IM_MUX2\[0\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886332 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX2\[1\] control.vhd(28) " "Inferred latch for \"IM_MUX2\[1\]\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886332 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Mux control.vhd(28) " "Inferred latch for \"REG_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886332 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM_MUX1 control.vhd(28) " "Inferred latch for \"IM_MUX1\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886333 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Mux control.vhd(28) " "Inferred latch for \"PC_Mux\" at control.vhd(28)" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597006886333 "|control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_Mux\$latch " "Latch PC_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX1\$latch " "Latch IM_MUX1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REG_Mux\$latch " "Latch REG_Mux\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[0\]\$latch " "Latch IM_MUX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IM_MUX2\[1\]\$latch " "Latch IM_MUX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[0\]\$latch " "Latch DATA_Mux\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA_Mux\[1\]\$latch " "Latch DATA_Mux\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[0\]\$latch " "Latch ALU_op\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886631 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[1\]\$latch " "Latch ALU_op\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_op\[2\]\$latch " "Latch ALU_op\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_IR\$latch " "Latch ld_IR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_A\$latch " "Latch clr_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_B\$latch " "Latch clr_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_C\$latch " "Latch clr_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clr_Z\$latch " "Latch clr_Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[24\] " "Ports D and ENA on the latch are fed by the same signal INST\[24\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR INST\[31\] " "Ports ENA and CLR on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_A\$latch " "Latch ld_A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.state_2 " "Ports D and ENA on the latch are fed by the same signal present_state.state_2" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_B\$latch " "Latch ld_B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[30\] " "Ports D and ENA on the latch are fed by the same signal INST\[30\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886632 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_C\$latch " "Latch ld_C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886633 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886633 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ld_Z\$latch " "Latch ld_Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INST\[31\] " "Ports D and ENA on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886633 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE INST\[31\] " "Ports ENA and PRE on the latch are fed by the same signal INST\[31\]" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1597006886633 ""}  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1597006886633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clr_IR GND " "Pin \"clr_IR\" is stuck at GND" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1597006886658 "|control|clr_IR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1597006886658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597006886844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886844 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[0\] " "No output dependent on input pin \"INST\[0\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[1\] " "No output dependent on input pin \"INST\[1\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[2\] " "No output dependent on input pin \"INST\[2\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[3\] " "No output dependent on input pin \"INST\[3\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[4\] " "No output dependent on input pin \"INST\[4\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[5\] " "No output dependent on input pin \"INST\[5\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[6\] " "No output dependent on input pin \"INST\[6\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[7\] " "No output dependent on input pin \"INST\[7\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[8\] " "No output dependent on input pin \"INST\[8\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[9\] " "No output dependent on input pin \"INST\[9\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[10\] " "No output dependent on input pin \"INST\[10\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[11\] " "No output dependent on input pin \"INST\[11\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[12\] " "No output dependent on input pin \"INST\[12\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[13\] " "No output dependent on input pin \"INST\[13\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[14\] " "No output dependent on input pin \"INST\[14\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[15\] " "No output dependent on input pin \"INST\[15\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[16\] " "No output dependent on input pin \"INST\[16\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[17\] " "No output dependent on input pin \"INST\[17\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[18\] " "No output dependent on input pin \"INST\[18\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[19\] " "No output dependent on input pin \"INST\[19\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[20\] " "No output dependent on input pin \"INST\[20\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[21\] " "No output dependent on input pin \"INST\[21\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[22\] " "No output dependent on input pin \"INST\[22\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INST\[23\] " "No output dependent on input pin \"INST\[23\]\"" {  } { { "control.vhd" "" { Text "C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597006886882 "|control|INST[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1597006886882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597006886883 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597006886883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597006886883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597006886883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597006886905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 09 17:01:26 2020 " "Processing ended: Sun Aug 09 17:01:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597006886905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597006886905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597006886905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597006886905 ""}
