Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 15 14:17:34 2022
| Host         : BlueRoseNew running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_MTDS_wrapper_control_sets_placed.rpt
| Design       : TOP_MTDS_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    96 |
|    Minimum number of control sets                        |    96 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   265 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    96 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             457 |          135 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |             445 |          157 |
| Yes          | No                    | No                     |             235 |           64 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             970 |          317 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                            |                1 |              1 |         1.00 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                            |                1 |              1 |         1.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                            |                1 |              1 |         1.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                            |                1 |              1 |         1.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                            |                1 |              1 |         1.00 |
| ~TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                          |                1 |              1 |         1.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                               |                1 |              1 |         1.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                            |                1 |              1 |         1.00 |
| ~TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                              | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              2 |         2.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                    |                1 |              2 |         2.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            |                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                         |                1 |              4 |         4.00 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                  | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                2 |              4 |         2.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                              |                1 |              4 |         4.00 |
| ~TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                          | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                1 |              4 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                  | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | TOP_MTDS_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                  | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                1 |              6 |         6.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                    |                2 |              6 |         3.00 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                         |                2 |              6 |         3.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                2 |              7 |         3.50 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                1 |              7 |         7.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                              | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                              |                3 |              8 |         2.67 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                 | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |         8.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                 | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                1 |              8 |         8.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                       | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                       | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                3 |              8 |         2.67 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                          | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                3 |              8 |         2.67 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                             | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |                2 |              8 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0             | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                2 |              8 |         4.00 |
| ~TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0              | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                2 |              8 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                          | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                3 |              9 |         3.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                         |                3 |             10 |         3.33 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                5 |             11 |         2.20 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                3 |             11 |         3.67 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                             | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                3 |             11 |         3.67 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                4 |             11 |         2.75 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                5 |             13 |         2.60 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                             |                4 |             13 |         3.25 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |                5 |             19 |         3.80 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                8 |             21 |         2.62 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                         | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                4 |             21 |         5.25 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | TOP_MTDS_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                             |                5 |             23 |         4.60 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            | TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                    |                7 |             30 |         4.29 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                7 |             32 |         4.57 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                8 |             32 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                    | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                      |               10 |             32 |         3.20 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                   | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |               11 |             32 |         2.91 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                     | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |               12 |             32 |         2.67 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                     | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |               32 |             32 |         1.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                  |                9 |             32 |         3.56 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                              |                9 |             32 |         3.56 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                  | TOP_MTDS_i/PmodMTDS_0/inst/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                |                4 |             32 |         8.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                    |               15 |             32 |         2.13 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | TOP_MTDS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                                                                                                           |               10 |             47 |         4.70 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                       |               12 |             48 |         4.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/PmodMTDS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                         |               16 |             54 |         3.38 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                          |                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                                                                                                           |               11 |             75 |         6.82 |
|  TOP_MTDS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            |                                                                                                                                                                                                                                           |               23 |             80 |         3.48 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               31 |             82 |         2.65 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                                                                                                           |               16 |            128 |         8.00 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               63 |            157 |         2.49 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | TOP_MTDS_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                   |               80 |            221 |         2.76 |
|  TOP_MTDS_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            |                                                                                                                                                                                                                                           |              112 |            391 |         3.49 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


