<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2023 (Released January 1, 2023) -->
<HTML lang="en">
<HEAD>
<TITLE>3.3.1 Processor Selection Options</TITLE>

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2023">

<LINK REL="STYLESHEET" HREF="sdccman.css">

<LINK REL="next" HREF="node55.html">
<LINK REL="previous" HREF="node53.html">
<LINK REL="next" HREF="node55.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="node55.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="node53.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="node53.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html1145"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A> 
<A ID="tex2html1147"
  HREF="node230.html">
<IMG WIDTH="43" HEIGHT="24" ALT="index" SRC="index.png"></A> 
<BR>
<B> Next:</B> <A
 HREF="node55.html">3.3.2 Preprocessor Options</A>
<B> Up:</B> <A
 HREF="node53.html">3.3 Command Line Options</A>
<B> Previous:</B> <A
 HREF="node53.html">3.3 Command Line Options</A>
 &nbsp; <B>  <A ID="tex2html1146"
  HREF="node1.html">Contents</A></B> 
 &nbsp; <B>  <A ID="tex2html1148"
  HREF="node230.html">Index</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H2><A ID="SECTION00431000000000000000"></A><A ID="851"></A><A ID="852"></A>
<BR>
<SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">1</SPAN> Processor Selection Options
</H2>

<UL>
<LI>[<SPAN  CLASS="textbf">-mmcs51<A ID="855"></A></SPAN>] Generate code for the Intel
MCS51<A ID="856"></A> family of processors. This is the default processor
target.
</LI>
<LI>[<SPAN  CLASS="textbf">-mds390<A ID="857"></A></SPAN>] Generate code for the Dallas
DS80C390<A ID="858"></A> processor.
</LI>
<LI>[<SPAN  CLASS="textbf">-mds400<A ID="859"></A></SPAN>] Generate code for the Dallas
DS80C400<A ID="860"></A> processor.
</LI>
<LI>[<SPAN  CLASS="textbf">-mhc08<A ID="861"></A></SPAN>] Generate code for the Freescale/Motorola
HC08 (aka 68HC08) <A ID="862"></A> family of processors.
</LI>
<LI>[<SPAN  CLASS="textbf">-ms08<A ID="863"></A></SPAN>] Generate code for the Freescale/Motorola
S08 (aka 68HCS08, HCS08, CS08) <A ID="864"></A> family of processors.
</LI>
<LI>[<SPAN  CLASS="textbf">-mz80<A ID="865"></A></SPAN>] Generate code for the Zilog Z80<A ID="866"></A>
family of processors.
</LI>
<LI>[<SPAN  CLASS="textbf">-mz180<A ID="867"></A></SPAN>] Generate code for the Zilog Z180<A ID="868"></A>
family of processors.
</LI>
<LI>[<SPAN  CLASS="textbf">-mr2k<A ID="869"></A></SPAN>] Generate code for the Rabbit 2000
/ Rabbit 3000 family of processors.
</LI>
<LI>[<SPAN  CLASS="textbf">-mr3ka<A ID="870"></A></SPAN>] Generate code for the Rabbit 3000A
family of processors.
</LI>
<LI>[<SPAN  CLASS="textbf">-msm83<A ID="871"></A></SPAN>] Generate code for the Sharp SM83<A ID="872"></A>
processor.
</LI>
<LI>[<SPAN  CLASS="textbf">-mtlcs90<A ID="873"></A></SPAN>] Generate code for the Toshiba
TLCS-90 processor.
</LI>
<LI>[<SPAN  CLASS="textbf">-mez80_z80<A ID="874"></A></SPAN>] Generate
code for the Zilog eZ80 processor in Z80 mode.
</LI>
<LI>[<SPAN  CLASS="textbf">-mstm8<A ID="875"></A></SPAN>] Generate code for the STMicroelectronics
STM8 family of processors.
</LI>
<LI>[<SPAN  CLASS="textbf">-mpdk13<A ID="876"></A></SPAN>] Generate code for Padauk processors
with 13 bit wide program memory.
</LI>
<LI>[<SPAN  CLASS="textbf">-mpdk14<A ID="877"></A></SPAN>] Generate code for Padauk processors
with 14 bit wide program memory.
</LI>
<LI>[<SPAN  CLASS="textbf">-mpdk15<A ID="878"></A></SPAN>] Generate code for Padauk processors
with 15 bit wide program memory.
</LI>
<LI>[<SPAN  CLASS="textbf">-mpic14<A ID="879"></A></SPAN>] Generate code for the Microchip
PIC 14<A ID="880"></A>-bit processors (p16f84 and variants. In development,
not complete).
</LI>
</UL>
<P>

<UL>
<LI>[<SPAN  CLASS="textbf">-mpic16<A ID="884"></A></SPAN>] Generate code for the Microchip
PIC 16<A ID="885"></A>-bit processors (p18f452 and variants. In development,
not complete).
</LI>
<LI>[<SPAN  CLASS="textbf">-mmos6502<A ID="886"></A></SPAN>] Generate code for the original
MOS Technology NMOS 6502 processor and compatible derivatives including
the 6510 and 8502.
</LI>
<LI>[<SPAN  CLASS="textbf">-mmos65c02<A ID="887"></A></SPAN>] Generate code for the
CMOS Rockwell/WDC 65C02. 
</LI>
</UL>SDCC inspects the program name it was called with so the processor
family can also be selected by renaming the sdcc binary (to f.e. z80-sdcc)
or by calling SDCC from a suitable link. Option -m has higher priority
than setting from program name.

<P>

<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<A
 HREF="node55.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="node53.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="node53.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html1145"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A> 
<A ID="tex2html1147"
  HREF="node230.html">
<IMG WIDTH="43" HEIGHT="24" ALT="index" SRC="index.png"></A> 
<BR>
<B> Next:</B> <A
 HREF="node55.html">3.3.2 Preprocessor Options</A>
<B> Up:</B> <A
 HREF="node53.html">3.3 Command Line Options</A>
<B> Previous:</B> <A
 HREF="node53.html">3.3 Command Line Options</A>
 &nbsp; <B>  <A ID="tex2html1146"
  HREF="node1.html">Contents</A></B> 
 &nbsp; <B>  <A ID="tex2html1148"
  HREF="node230.html">Index</A></B> </DIV>
<!--End of Navigation Panel-->

</BODY>
</HTML>
