Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: proje1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "proje1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "proje1"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : proje1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/jeas/Microeletronica/Lab 5/proje1/counter.vhd" in Library work.
Architecture hardware of Entity counter is up to date.
Compiling vhdl file "/home/jeas/Microeletronica/Lab 5/proje1/debounce.vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "/home/jeas/Microeletronica/Lab 5/proje1/display.vhd" in Library work.
Architecture hardware of Entity display is up to date.
Compiling vhdl file "/home/jeas/Microeletronica/Lab 5/proje1/proje1.vhd" in Library work.
Entity <proje1> compiled.
Entity <proje1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <proje1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <hardware>) with generics.
	Fmax = 50000000
	J = 4
	N = 10

Analyzing hierarchy for entity <debounce> in library <work> (architecture <behavioral>) with generics.
	Fmax = 1
	s_time = 1000

Analyzing hierarchy for entity <display> in library <work> (architecture <hardware>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <proje1> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/jeas/Microeletronica/Lab 5/proje1/proje1.vhd" line 172: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <set_flag>, <flag>
WARNING:Xst:751 - "/home/jeas/Microeletronica/Lab 5/proje1/proje1.vhd" line 216: Bad association for formal port 'sU' of component 'counter'.
WARNING:Xst:751 - "/home/jeas/Microeletronica/Lab 5/proje1/proje1.vhd" line 216: Bad association for formal port 'sD' of component 'counter'.
Entity <proje1> analyzed. Unit <proje1> generated.

Analyzing generic Entity <counter> in library <work> (Architecture <hardware>).
	Fmax = 50000000
	J = 4
	N = 10
Entity <counter> analyzed. Unit <counter> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <behavioral>).
	Fmax = 1
	s_time = 1000
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <display> in library <work> (Architecture <hardware>).
Entity <display> analyzed. Unit <display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "/home/jeas/Microeletronica/Lab 5/proje1/counter.vhd".
    Found 26-bit up counter for signal <cont_clk>.
    Found 3-bit register for signal <dezseg>.
    Found 4-bit adder for signal <dezseg$add0000> created at line 38.
    Found 3-bit adder for signal <dezseg$addsub0000> created at line 41.
    Found 26-bit comparator less for signal <dezseg$cmp_lt0000> created at line 34.
    Found 4-bit up counter for signal <uniseg>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "/home/jeas/Microeletronica/Lab 5/proje1/debounce.vhd".
    Found 1-bit register for signal <count<0>>.
    Found 1-bit adder for signal <count_0$add0000> created at line 29.
    Found 1-bit adder for signal <count_0$add0001> created at line 27.
    Found 1-bit xor2 for signal <count_0$xor0000> created at line 26.
    Found 1-bit register for signal <result>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <debounce> synthesized.


Synthesizing Unit <display>.
    Related source file is "/home/jeas/Microeletronica/Lab 5/proje1/display.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit ROM for signal <led$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <display> synthesized.


Synthesizing Unit <proje1>.
    Related source file is "/home/jeas/Microeletronica/Lab 5/proje1/proje1.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <flag> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 35                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | fchd                                           |
    | Power Up State     | abrindo                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <set_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <rst_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ena>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <anodo>.
    Found 19-bit up counter for signal <cont_clk>.
    Found 1-bit register for signal <flag>.
    Found 4-bit register for signal <number>.
    Found 3-bit register for signal <sel_led>.
    Found 19-bit adder for signal <sel_led$add0000> created at line 199.
    Found 3-bit adder for signal <sel_led$addsub0000> created at line 202.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <proje1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 2
 19-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
# Counters                                             : 3
 19-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 3
 3-bit register                                        : 2
 4-bit register                                        : 2
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 1
 26-bit comparator less                                : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:9]> with one-hot encoding.
----------------------------------
 State               | Encoding
----------------------------------
 abrindo             | 000000001
 fechando            | 000000100
 abrt                | 000010000
 fchd                | 000000010
 pausado_para_abrir  | 000100000
 pausado_para_fechar | 001000000
 fechando_pelo_timer | 000001000
 intermediario       | 010000000
 intermediario_2     | 100000000
----------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 2
 19-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
# Counters                                             : 3
 19-bit up counter                                     : 1
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 1
 26-bit comparator less                                : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <debounce>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <proje1> ...
WARNING:Xst:1710 - FF/Latch <anodo_2> (without init value) has a constant value of 1 in block <proje1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <anodo_3> (without init value) has a constant value of 1 in block <proje1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <counter> ...
WARNING:Xst:1293 - FF/Latch <dezseg_2> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dezseg_2> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block proje1, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : proje1.ngr
Top Level Output File Name         : proje1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 291
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 40
#      LUT2                        : 12
#      LUT3                        : 38
#      LUT4                        : 44
#      LUT4_D                      : 3
#      MUXCY                       : 76
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 74
#      FD                          : 7
#      FDC                         : 8
#      FDCE                        : 32
#      FDCP_1                      : 1
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 19
#      FDS                         : 2
#      LD                          : 1
#      LD_1                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 4
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       77  out of   4656     1%  
 Number of Slice Flip Flops:             74  out of   9312     0%  
 Number of 4 input LUTs:                146  out of   9312     1%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------+-------+
Clock Signal                          | Clock buffer(FF name)  | Load  |
--------------------------------------+------------------------+-------+
clk                                   | BUFGP                  | 70    |
button/result                         | NONE(flag)             | 1     |
ena_or0000(ena_or00001:O)             | NONE(*)(ena)           | 1     |
rst_flag_not0001(rst_flag_not000128:O)| NONE(*)(rst_flag)      | 1     |
set_flag_or0000(set_flag_or000017:O)  | NONE(*)(set_flag)      | 1     |
--------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------+-------+
Control Signal                     | Buffer(FF name)          | Load  |
-----------------------------------+--------------------------+-------+
ena(ena:Q)                         | NONE(Contador/cont_clk_0)| 32    |
rst                                | IBUF                     | 9     |
flag_and0000(flag_and00001:O)      | NONE(flag)               | 1     |
flag_or0000(flag_or00001:O)        | NONE(flag)               | 1     |
-----------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.235ns (Maximum Frequency: 108.284MHz)
   Minimum input arrival time before clock: 3.609ns
   Maximum output required time after clock: 5.651ns
   Maximum combinational path delay: 4.774ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.235ns (frequency: 108.284MHz)
  Total number of paths / destination ports: 14791 / 97
-------------------------------------------------------------------------
Delay:               9.235ns (Levels of Logic = 21)
  Source:            cont_clk_1 (FF)
  Destination:       number_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_clk_1 to number_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  cont_clk_1 (cont_clk_1)
     LUT1:I0->O            1   0.612   0.000  Madd_sel_led_add0000_cy<1>_rt (Madd_sel_led_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_sel_led_add0000_cy<1> (Madd_sel_led_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<2> (Madd_sel_led_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<3> (Madd_sel_led_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<4> (Madd_sel_led_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<5> (Madd_sel_led_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<6> (Madd_sel_led_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<7> (Madd_sel_led_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<8> (Madd_sel_led_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<9> (Madd_sel_led_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<10> (Madd_sel_led_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_sel_led_add0000_cy<11> (Madd_sel_led_add0000_cy<11>)
     XORCY:CI->O           1   0.699   0.509  Madd_sel_led_add0000_xor<12> (sel_led_add0000<12>)
     LUT3:I0->O            1   0.612   0.000  cont_clk_cmp_eq0000_wg_lut<0> (cont_clk_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  cont_clk_cmp_eq0000_wg_cy<0> (cont_clk_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  cont_clk_cmp_eq0000_wg_cy<1> (cont_clk_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  cont_clk_cmp_eq0000_wg_cy<2> (cont_clk_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  cont_clk_cmp_eq0000_wg_cy<3> (cont_clk_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          25   0.288   1.074  cont_clk_cmp_eq0000_wg_cy<4> (cont_clk_cmp_eq0000)
     LUT4_D:I3->O          5   0.612   0.541  number_mux0000<0>21 (N3)
     LUT4:I3->O            1   0.612   0.357  number_mux0000<0>_SW0 (N20)
     FDS:S                     0.795          number_0
    ----------------------------------------
    Total                      9.235ns (6.222ns logic, 3.013ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'button/result'
  Clock period: 2.644ns (frequency: 378.165MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.644ns (Levels of Logic = 1)
  Source:            flag (FF)
  Destination:       flag (FF)
  Source Clock:      button/result falling
  Destination Clock: button/result falling

  Data Path: flag to flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP_1:C->Q          17   0.514   0.893  flag (flag)
     INV:I->O              1   0.612   0.357  flag_not00011_INV_0 (flag_not0001)
     FDCP_1:D                  0.268          flag
    ----------------------------------------
    Total                      2.644ns (1.394ns logic, 1.250ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Offset:              3.609ns (Levels of Logic = 3)
  Source:            aberta (PAD)
  Destination:       estado_FSM_FFd5 (FF)
  Destination Clock: clk rising

  Data Path: aberta to estado_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  aberta_IBUF (aberta_led_OBUF)
     LUT4:I0->O            1   0.612   0.360  estado_FSM_FFd5-In_SW0 (N15)
     LUT4:I3->O            1   0.612   0.000  estado_FSM_FFd5-In (estado_FSM_FFd5-In)
     FDC:D                     0.268          estado_FSM_FFd5
    ----------------------------------------
    Total                      3.609ns (2.598ns logic, 1.011ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 40 / 12
-------------------------------------------------------------------------
Offset:              5.651ns (Levels of Logic = 3)
  Source:            estado_FSM_FFd1 (FF)
  Destination:       ligar (PAD)
  Source Clock:      clk rising

  Data Path: estado_FSM_FFd1 to ligar
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.514   0.721  estado_FSM_FFd1 (estado_FSM_FFd1)
     LUT4:I0->O            1   0.612   0.000  estado_FSM_Out101 (estado_FSM_Out10)
     MUXF5:I0->O           1   0.278   0.357  estado_FSM_Out10_f5 (ligar_OBUF)
     OBUF:I->O                 3.169          ligar_OBUF (ligar)
    ----------------------------------------
    Total                      5.651ns (4.573ns logic, 1.078ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'button/result'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.576ns (Levels of Logic = 1)
  Source:            flag (FF)
  Destination:       flag_led (PAD)
  Source Clock:      button/result falling

  Data Path: flag to flag_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP_1:C->Q          17   0.514   0.893  flag (flag)
     OBUF:I->O                 3.169          flag_led_OBUF (flag_led)
    ----------------------------------------
    Total                      4.576ns (3.683ns logic, 0.893ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.774ns (Levels of Logic = 2)
  Source:            fechada (PAD)
  Destination:       fechada_led (PAD)

  Data Path: fechada to fechada_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.499  fechada_IBUF (fechada_led_OBUF)
     OBUF:I->O                 3.169          fechada_led_OBUF (fechada_led)
    ----------------------------------------
    Total                      4.774ns (4.275ns logic, 0.499ns route)
                                       (89.5% logic, 10.5% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.44 secs
 
--> 


Total memory usage is 506696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    5 (   0 filtered)

