{"vcs1":{"timestamp_begin":1747641290.619158610, "rt":7.59, "ut":7.77, "st":0.54}}
{"vcselab":{"timestamp_begin":1747641298.283174518, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747641298.704389314, "rt":0.41, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747641290.030885449}
{"VCS_COMP_START_TIME": 1747641290.030885449}
{"VCS_COMP_END_TIME": 1747641299.245078444}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489076}}
{"vcselab": {"peak_mem": 183884}}
