Simulator report for reg
Wed May 15 16:30:28 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 4.2 us       ;
; Simulation Netlist Size     ; 196 nodes    ;
; Simulation Coverage         ;      77.89 % ;
; Total Number of Transitions ; 1132         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                                     ; Setting                               ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                            ; Timing        ;
; Start time                                                                                 ; 0 ns                                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                   ;               ;
; Vector input source                                                                        ; D:/CODING/CADWork/CW/reg/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                    ; On            ;
; Check outputs                                                                              ; Off                                   ; Off           ;
; Report simulation coverage                                                                 ; On                                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                                   ; Off           ;
; Detect glitches                                                                            ; Off                                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                  ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      77.89 % ;
; Total nodes checked                                 ; 196          ;
; Total output ports checked                          ; 199          ;
; Total output ports with complete 1/0-value coverage ; 155          ;
; Total output ports with no 1/0-value coverage       ; 40           ;
; Total output ports with no 1-value coverage         ; 40           ;
; Total output ports with no 0-value coverage         ; 44           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                 ; Output Port Name                                                                                                             ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |reg|c_M                                                                                                                  ; |reg|c_M                                                                                                                     ; pin_out          ;
; |reg|inst3                                                                                                                ; |reg|inst3                                                                                                                   ; out0             ;
; |reg|c                                                                                                                    ; |reg|c                                                                                                                       ; out              ;
; |reg|d_s[2]                                                                                                               ; |reg|d_s[2]                                                                                                                  ; pin_out          ;
; |reg|d_s[1]                                                                                                               ; |reg|d_s[1]                                                                                                                  ; pin_out          ;
; |reg|speed                                                                                                                ; |reg|speed                                                                                                                   ; out              ;
; |reg|inst4                                                                                                                ; |reg|inst4                                                                                                                   ; out0             ;
; |reg|start                                                                                                                ; |reg|start                                                                                                                   ; out              ;
; |reg|x[10]                                                                                                                ; |reg|x[10]                                                                                                                   ; out              ;
; |reg|x[7]                                                                                                                 ; |reg|x[7]                                                                                                                    ; out              ;
; |reg|x[6]                                                                                                                 ; |reg|x[6]                                                                                                                    ; out              ;
; |reg|x[5]                                                                                                                 ; |reg|x[5]                                                                                                                    ; out              ;
; |reg|x[3]                                                                                                                 ; |reg|x[3]                                                                                                                    ; out              ;
; |reg|x[2]                                                                                                                 ; |reg|x[2]                                                                                                                    ; out              ;
; |reg|x[1]                                                                                                                 ; |reg|x[1]                                                                                                                    ; out              ;
; |reg|x[0]                                                                                                                 ; |reg|x[0]                                                                                                                    ; out              ;
; |reg|ready                                                                                                                ; |reg|ready                                                                                                                   ; pin_out          ;
; |reg|serial_code                                                                                                          ; |reg|serial_code                                                                                                             ; pin_out          ;
; |reg|data[13]                                                                                                             ; |reg|data[13]                                                                                                                ; pin_out          ;
; |reg|data[11]                                                                                                             ; |reg|data[11]                                                                                                                ; pin_out          ;
; |reg|data[8]                                                                                                              ; |reg|data[8]                                                                                                                 ; pin_out          ;
; |reg|data[7]                                                                                                              ; |reg|data[7]                                                                                                                 ; pin_out          ;
; |reg|data[6]                                                                                                              ; |reg|data[6]                                                                                                                 ; pin_out          ;
; |reg|data[4]                                                                                                              ; |reg|data[4]                                                                                                                 ; pin_out          ;
; |reg|data[1]                                                                                                              ; |reg|data[1]                                                                                                                 ; pin_out          ;
; |reg|load                                                                                                                 ; |reg|load                                                                                                                    ; out              ;
; |reg|paritet_bit:inst9|inst10                                                                                             ; |reg|paritet_bit:inst9|inst10                                                                                                ; out0             ;
; |reg|paritet_bit:inst9|inst9                                                                                              ; |reg|paritet_bit:inst9|inst9                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst8                                                                                              ; |reg|paritet_bit:inst9|inst8                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst7                                                                                              ; |reg|paritet_bit:inst9|inst7                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst6                                                                                              ; |reg|paritet_bit:inst9|inst6                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst5                                                                                              ; |reg|paritet_bit:inst9|inst5                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst4                                                                                              ; |reg|paritet_bit:inst9|inst4                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst3                                                                                              ; |reg|paritet_bit:inst9|inst3                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst2                                                                                              ; |reg|paritet_bit:inst9|inst2                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst1                                                                                              ; |reg|paritet_bit:inst9|inst1                                                                                                 ; out0             ;
; |reg|paritet_bit:inst9|inst                                                                                               ; |reg|paritet_bit:inst9|inst                                                                                                  ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                                          ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                                             ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                                          ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                                             ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                                          ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                                             ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                                          ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                                             ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~18                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~25                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~25                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~26                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~26                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~28                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~28                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~31                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~31                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~32                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~32                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~33                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~33                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~34                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~34                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~35                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~35                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~37                                                         ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~37                                                            ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                        ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                         ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                         ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                         ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                         ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                         ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~1                                                    ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]~1                                                       ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                                           ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~4                                                              ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                                           ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                                              ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                                           ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                                              ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                                           ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                                              ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                                           ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                                              ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                                           ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                                              ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~11                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~15                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~19                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~25                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~25                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~26                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~26                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~28                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~28                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~29                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~29                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~31                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~31                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~34                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~34                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~35                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~35                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~36                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~36                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~37                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~37                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~38                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~38                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~39                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~39                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~40                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~40                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~41                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~41                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~42                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~42                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~43                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~43                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~44                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~44                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~45                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~45                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~46                                                          ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~46                                                             ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]                                                         ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                                         ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                                         ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]                                                         ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                          ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                       ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                          ; regout           ;
; |reg|ready_signal:inst11|inst5                                                                                            ; |reg|ready_signal:inst11|inst5                                                                                               ; out0             ;
; |reg|ready_signal:inst11|inst4                                                                                            ; |reg|ready_signal:inst11|inst4                                                                                               ; out0             ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita0   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita0      ; combout          ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita0   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita1   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita1      ; combout          ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita1   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita2   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita2      ; combout          ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita2   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita3   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita3      ; combout          ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita3   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita4   ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_comb_bita4      ; combout          ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_reg_bit1a[4] ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]               ; regout           ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_reg_bit1a[3] ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]               ; regout           ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_reg_bit1a[2] ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]               ; regout           ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_reg_bit1a[1] ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1]               ; regout           ;
; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|counter_reg_bit1a[0] ; |reg|ready_signal:inst11|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0]               ; regout           ;
; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode17w[3]        ; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode17w[3]           ; out0             ;
; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode17w[2]        ; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode17w[2]           ; out0             ;
; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode17w[1]        ; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode17w[1]           ; out0             ;
; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode198w[2]       ; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode198w[2]          ; out0             ;
; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode208w[3]       ; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode208w[3]          ; out0             ;
; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode208w[2]       ; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode208w[2]          ; out0             ;
; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode208w[1]       ; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode208w[1]          ; out0             ;
; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode3w[2]         ; |reg|ready_signal:inst11|lpm_decode0:inst1|lpm_decode:LPM_DECODE_component|decode_b8f:auto_generated|w_anode3w[2]            ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                                          ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~2                                                             ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                                          ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                                             ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                                          ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                                             ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                                          ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~8                                                             ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                                          ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~9                                                             ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                                         ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                                            ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                      ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                                         ; regout           ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                      ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                         ; regout           ;
; |reg|output_tact:inst10|inst5                                                                                             ; |reg|output_tact:inst10|inst5                                                                                                ; regout           ;
; |reg|output_tact:inst10|inst5~0                                                                                           ; |reg|output_tact:inst10|inst5~0                                                                                              ; out0             ;
; |reg|output_tact:inst10|inst3                                                                                             ; |reg|output_tact:inst10|inst3                                                                                                ; regout           ;
; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data0_wire[0]                     ; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data0_wire[0]                        ; out0             ;
; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data2_wire[0]                     ; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data2_wire[0]                        ; out0             ;
; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|_~0                               ; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|_~0                                  ; out0             ;
; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]~0                  ; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]~0                     ; out0             ;
; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]                    ; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|result_node[0]                       ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |reg|d_s[0]                                                                                           ; |reg|d_s[0]                                                                                           ; pin_out          ;
; |reg|reset                                                                                            ; |reg|reset                                                                                            ; out              ;
; |reg|stop                                                                                             ; |reg|stop                                                                                             ; out              ;
; |reg|x[11]                                                                                            ; |reg|x[11]                                                                                            ; out              ;
; |reg|x[9]                                                                                             ; |reg|x[9]                                                                                             ; out              ;
; |reg|x[8]                                                                                             ; |reg|x[8]                                                                                             ; out              ;
; |reg|x[4]                                                                                             ; |reg|x[4]                                                                                             ; out              ;
; |reg|data[14]                                                                                         ; |reg|data[14]                                                                                         ; pin_out          ;
; |reg|data[12]                                                                                         ; |reg|data[12]                                                                                         ; pin_out          ;
; |reg|data[10]                                                                                         ; |reg|data[10]                                                                                         ; pin_out          ;
; |reg|data[9]                                                                                          ; |reg|data[9]                                                                                          ; pin_out          ;
; |reg|data[5]                                                                                          ; |reg|data[5]                                                                                          ; pin_out          ;
; |reg|data[2]                                                                                          ; |reg|data[2]                                                                                          ; pin_out          ;
; |reg|data[0]                                                                                          ; |reg|data[0]                                                                                          ; pin_out          ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                      ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~29                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~29                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                 ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                 ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                  ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                  ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                  ; regout           ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; regout           ;
; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data1_wire[0] ; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data1_wire[0] ; out0             ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |reg|d_s[0]                                                                                           ; |reg|d_s[0]                                                                                           ; pin_out          ;
; |reg|reset                                                                                            ; |reg|reset                                                                                            ; out              ;
; |reg|stop                                                                                             ; |reg|stop                                                                                             ; out              ;
; |reg|x[11]                                                                                            ; |reg|x[11]                                                                                            ; out              ;
; |reg|x[9]                                                                                             ; |reg|x[9]                                                                                             ; out              ;
; |reg|x[8]                                                                                             ; |reg|x[8]                                                                                             ; out              ;
; |reg|x[4]                                                                                             ; |reg|x[4]                                                                                             ; out              ;
; |reg|data[14]                                                                                         ; |reg|data[14]                                                                                         ; pin_out          ;
; |reg|data[12]                                                                                         ; |reg|data[12]                                                                                         ; pin_out          ;
; |reg|data[10]                                                                                         ; |reg|data[10]                                                                                         ; pin_out          ;
; |reg|data[9]                                                                                          ; |reg|data[9]                                                                                          ; pin_out          ;
; |reg|data[5]                                                                                          ; |reg|data[5]                                                                                          ; pin_out          ;
; |reg|data[3]                                                                                          ; |reg|data[3]                                                                                          ; pin_out          ;
; |reg|data[2]                                                                                          ; |reg|data[2]                                                                                          ; pin_out          ;
; |reg|data[0]                                                                                          ; |reg|data[0]                                                                                          ; pin_out          ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~5                                      ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                      ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~6                                      ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~10                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~12                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~13                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~14                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~16                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~17                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~21                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~24                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~29                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~29                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~36                                     ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|_~36                                     ; out0             ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                 ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]                                 ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                                  ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                  ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; regout           ;
; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; |reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; regout           ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~20                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~22                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~23                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~27                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                      ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|_~30                                      ; out0             ;
; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                  ; |reg|lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]                                  ; regout           ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~3                                      ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|_~7                                      ; out0             ;
; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; |reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; regout           ;
; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data1_wire[0] ; |reg|output_tact:inst10|lpm_mux0:inst2|lpm_mux:LPM_MUX_component|mux_23e:auto_generated|data1_wire[0] ; out0             ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 15 16:30:28 2024
Info: Command: quartus_sim --simulation_results_format=VWF reg -c reg
Info (324025): Using vector source file "D:/CODING/CADWork/CW/reg/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 3.76 us on register "|reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]"
Warning (324036): Found clock-sensitive change during active clock edge at time 3.76 us on register "|reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]"
Warning (324036): Found clock-sensitive change during active clock edge at time 3.76 us on register "|reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]"
Warning (324036): Found clock-sensitive change during active clock edge at time 3.76 us on register "|reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]"
Warning (324036): Found clock-sensitive change during active clock edge at time 3.76 us on register "|reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]"
Warning (324036): Found clock-sensitive change during active clock edge at time 3.76 us on register "|reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 3.84 us on register "|reg|lpm_shiftreg2:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 3.84 us on register "|reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 3.84 us on register "|reg|lpm_shiftreg1:inst7|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      77.89 %
Info (328052): Number of transitions in simulation is 1132
Info (324045): Vector file reg.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4442 megabytes
    Info: Processing ended: Wed May 15 16:30:28 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


