;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-121, 105
	JMN -800, -1
	JMP @403, 90
	JMP @403, 90
	JMP @403, 90
	SUB -207, <-120
	JMP @403, 90
	SUB -207, <-120
	SUB #83, 15
	SLT 121, 10
	JMN 0, <-3
	CMP -207, <-120
	JMP @403, 90
	JMN 300, -11
	SPL 830, 150
	ADD <216, 50
	SUB 3, @31
	SLT 100, 108
	SPL 0, <-3
	SPL 0, <-3
	SUB #83, 15
	SUB @121, 103
	CMP @0, @2
	SLT 100, 108
	CMP @-127, 100
	CMP @-127, 100
	JMP -160, -500
	SUB @121, 106
	SUB @121, 106
	SUB @-127, 100
	CMP @-127, 100
	CMP @-127, 100
	ADD 130, 9
	JMZ -61, @-720
	SPL 0, <-3
	JMN 0, <-3
	CMP @-127, 100
	ADD <216, 50
	DJN 130, 9
	SUB #83, 15
	CMP @-121, 105
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD <216, 50
