WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2500113 cumulative IPC: 4 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2500113 cumulative IPC: 4 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 10298061 heartbeat IPC: 1.282 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 19 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 7797949 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 19 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 7797949 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_397B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.282 instructions: 10000001 cycles: 7797949
CPU 0 Branch Prediction Accuracy: 46.46% MPKI: 20.87 Average ROB Occupancy at Mispredict: 95.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0072
BRANCH_INDIRECT: 0.0041
BRANCH_CONDITIONAL: 20.8
BRANCH_DIRECT_CALL: 0.0076
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0083

LLC TOTAL        ACCESS:      66074 HIT:      42327 MISS:      23747
LLC LOAD         ACCESS:       3865 HIT:       2553 MISS:       1312
LLC RFO          ACCESS:      30892 HIT:       8574 MISS:      22318
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      31195 HIT:      31193 MISS:          2
LLC TRANSLATION  ACCESS:        122 HIT:          7 MISS:        115
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 461.8 cycles
cpu0_DTLB TOTAL        ACCESS:    4269544 HIT:    4267211 MISS:       2333
cpu0_DTLB LOAD         ACCESS:    4269544 HIT:    4267211 MISS:       2333
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 59.34 cycles
cpu0_ITLB TOTAL        ACCESS:       1243 HIT:       1172 MISS:         71
cpu0_ITLB LOAD         ACCESS:       1243 HIT:       1172 MISS:         71
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 189.8 cycles
cpu0_L1D TOTAL        ACCESS:    5333311 HIT:    4949400 MISS:     383911
cpu0_L1D LOAD         ACCESS:    3777817 HIT:    3725755 MISS:      52062
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1554999 HIT:    1223578 MISS:     331421
cpu0_L1D TRANSLATION  ACCESS:        495 HIT:         67 MISS:        428
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.61 cycles
cpu0_L1I TOTAL        ACCESS:       1418 HIT:       1017 MISS:        401
cpu0_L1I LOAD         ACCESS:       1418 HIT:       1017 MISS:        401
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 273.9 cycles
cpu0_L2C TOTAL        ACCESS:      89617 HIT:      54731 MISS:      34886
cpu0_L2C LOAD         ACCESS:      26841 HIT:      22976 MISS:       3865
cpu0_L2C RFO          ACCESS:      31007 HIT:        115 MISS:      30892
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      31341 HIT:      31334 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:        428 HIT:        306 MISS:        122
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 335 cycles
cpu0_STLB TOTAL        ACCESS:        959 HIT:        469 MISS:        490
cpu0_STLB LOAD         ACCESS:        959 HIT:        469 MISS:        490
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 319.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12636
  ROW_BUFFER_MISS:      11108
 AVG DBUS CONGESTED CYCLE: 3.973
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       5646
  FULL:      16666
