/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az208-422
+ date
Fri Sep 17 00:40:23 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1631839223
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 17 2021 (00:32:44)
Run date:          Sep 17 2021 (00:40:24+0000)
Run host:          fv-az208-422.e0tah0prcmautdldtlfxyeofwf.cx.internal.cloudapp.net (pid=105295)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az208-422
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=a74e6daf-8f8b-fe44-ab5b-f531d5f3df93, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1041-azure, OSVersion="#44~20.04.1-Ubuntu SMP Fri Aug 20 20:41:09 UTC 2021", HostName=fv-az208-422, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120800KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00324465 sec
      iterations=10000000... time=0.0290363 sec
      iterations=100000000... time=0.295256 sec
      iterations=400000000... time=1.1905 sec
      iterations=400000000... time=0.906965 sec
      result: 2.82151 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00281943 sec
      iterations=10000000... time=0.0325366 sec
      iterations=100000000... time=0.317925 sec
      iterations=300000000... time=0.961732 sec
      iterations=600000000... time=1.94061 sec
      result: 9.89379 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00181888 sec
      iterations=10000000... time=0.0191761 sec
      iterations=100000000... time=0.191275 sec
      iterations=600000000... time=1.20769 sec
      result: 7.94909 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000164908 sec
      iterations=10000... time=0.00154137 sec
      iterations=100000... time=0.0151213 sec
      iterations=1000000... time=0.158953 sec
      iterations=7000000... time=1.04239 sec
      result: 1.48913 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000510924 sec
      iterations=10000... time=0.00463252 sec
      iterations=100000... time=0.0480219 sec
      iterations=1000000... time=0.498925 sec
      iterations=2000000... time=0.995832 sec
      iterations=4000000... time=1.97494 sec
      result: 4.93736 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7.01e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.9902e-05 sec
      iterations=1000... time=0.000326115 sec
      iterations=10000... time=0.00303694 sec
      iterations=100000... time=0.0290689 sec
      iterations=1000000... time=0.292524 sec
      iterations=4000000... time=1.18107 sec
      result: 83.2329 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.8e-06 sec
      iterations=10... time=4.9203e-05 sec
      iterations=100... time=0.000520624 sec
      iterations=1000... time=0.00487793 sec
      iterations=10000... time=0.050067 sec
      iterations=100000... time=0.478189 sec
      iterations=200000... time=0.948548 sec
      iterations=400000... time=1.92272 sec
      result: 40.902 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=2.9601e-05 sec
      iterations=100000... time=0.000304715 sec
      iterations=1000000... time=0.00286213 sec
      iterations=10000000... time=0.0297108 sec
      iterations=100000000... time=0.307491 sec
      iterations=400000000... time=1.18265 sec
      result: 0.369577 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.0301e-05 sec
      iterations=10000... time=0.000256412 sec
      iterations=100000... time=0.00168908 sec
      iterations=1000000... time=0.0171308 sec
      iterations=10000000... time=0.177612 sec
      iterations=60000000... time=1.09334 sec
      result: 2.2778 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.8e-06 sec
      iterations=100... time=5.6302e-05 sec
      iterations=1000... time=0.000535925 sec
      iterations=10000... time=0.00611409 sec
      iterations=100000... time=0.060129 sec
      iterations=1000000... time=0.60479 sec
      iterations=2000000... time=1.16994 sec
      result: 42.0124 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.6e-06 sec
      iterations=10... time=7.5703e-05 sec
      iterations=100... time=0.000904942 sec
      iterations=1000... time=0.00790657 sec
      iterations=10000... time=0.0840144 sec
      iterations=100000... time=0.82316 sec
      iterations=200000... time=1.66459 sec
      result: 23.6223 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.7902e-05 sec
      iterations=10... time=0.000203709 sec
      iterations=100... time=0.0022062 sec
      iterations=1000... time=0.0217209 sec
      iterations=10000... time=0.219586 sec
      iterations=50000... time=1.07862 sec
      result: 0.0801025 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000130106 sec
      iterations=10... time=0.000723033 sec
      iterations=100... time=0.00790577 sec
      iterations=1000... time=0.0765829 sec
      iterations=10000... time=0.777558 sec
      iterations=20000... time=1.54854 sec
      result: 0.157141 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00396299 sec
      iterations=10... time=0.0393957 sec
      iterations=100... time=0.415815 sec
      iterations=300... time=1.22949 sec
      result: 0.361501 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00360057 sec
      iterations=10000000... time=0.0302011 sec
      iterations=100000000... time=0.302609 sec
      iterations=400000000... time=1.25116 sec
      iterations=400000000... time=0.911069 sec
      result: 2.35231 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00332571 sec
      iterations=10000000... time=0.0338753 sec
      iterations=100000000... time=0.332757 sec
      iterations=300000000... time=0.978956 sec
      iterations=600000000... time=1.97599 sec
      result: 9.71663 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00223845 sec
      iterations=10000000... time=0.0207862 sec
      iterations=100000000... time=0.196312 sec
      iterations=600000000... time=1.2193 sec
      result: 7.87334 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000130006 sec
      iterations=10000... time=0.00134666 sec
      iterations=100000... time=0.0147051 sec
      iterations=1000000... time=0.147015 sec
      iterations=7000000... time=1.06557 sec
      result: 1.52225 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.00043637 sec
      iterations=10000... time=0.00489203 sec
      iterations=100000... time=0.0470045 sec
      iterations=1000000... time=0.469444 sec
      iterations=2000000... time=0.950028 sec
      iterations=4000000... time=1.93024 sec
      result: 4.82561 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=4.8502e-05 sec
      iterations=1000... time=0.000288913 sec
      iterations=10000... time=0.00317125 sec
      iterations=100000... time=0.0313066 sec
      iterations=1000000... time=0.308471 sec
      iterations=4000000... time=1.2221 sec
      result: 80.4385 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.15e-06 sec
      iterations=10... time=4.63015e-05 sec
      iterations=100... time=0.000473972 sec
      iterations=1000... time=0.00467452 sec
      iterations=10000... time=0.0469919 sec
      iterations=100000... time=0.473819 sec
      iterations=200000... time=0.930508 sec
      iterations=400000... time=1.8436 sec
      result: 42.6575 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.45e-06 sec
      iterations=10000... time=2.6201e-05 sec
      iterations=100000... time=0.000258612 sec
      iterations=1000000... time=0.00271513 sec
      iterations=10000000... time=0.0291727 sec
      iterations=100000000... time=0.304119 sec
      iterations=400000000... time=1.24156 sec
      result: 0.387988 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.0801e-05 sec
      iterations=10000... time=0.000197409 sec
      iterations=100000... time=0.00213575 sec
      iterations=1000000... time=0.0189841 sec
      iterations=10000000... time=0.185707 sec
      iterations=60000000... time=1.10765 sec
      result: 2.3076 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=4.4e-06 sec
      iterations=100... time=4.20515e-05 sec
      iterations=1000... time=0.00041817 sec
      iterations=10000... time=0.00453841 sec
      iterations=100000... time=0.0447534 sec
      iterations=1000000... time=0.451361 sec
      iterations=2000000... time=0.909483 sec
      iterations=4000000... time=1.85823 sec
      result: 52.9018 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=0.000103455 sec
      iterations=100... time=0.000897042 sec
      iterations=1000... time=0.00877586 sec
      iterations=10000... time=0.084194 sec
      iterations=100000... time=0.8424 sec
      iterations=200000... time=1.64615 sec
      result: 23.8871 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.7505e-06 sec
      iterations=10... time=2.3801e-05 sec
      iterations=100... time=0.000249461 sec
      iterations=1000... time=0.00267778 sec
      iterations=10000... time=0.0304026 sec
      iterations=100000... time=0.267835 sec
      iterations=400000... time=1.07109 sec
      result: 0.272246 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.17505e-05 sec
      iterations=10... time=0.000123706 sec
      iterations=100... time=0.00146472 sec
      iterations=1000... time=0.0126699 sec
      iterations=10000... time=0.13213 sec
      iterations=80000... time=1.02907 sec
      result: 0.453379 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.000955745 sec
      iterations=10... time=0.0107648 sec
      iterations=100... time=0.107761 sec
      iterations=1000... time=1.08868 sec
      result: 1.36086 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Sep 17 00:41:27 UTC 2021
+ echo Done.
Done.
  Elapsed time: 64.7 s
