

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39'
================================================================
* Date:           Sun Sep  7 15:34:52 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_175_3  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln174_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln174_1"   --->   Operation 8 'read' 'mul_ln174_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln173_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln173_1"   --->   Operation 9 'read' 'mul_ln173_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln177_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln177_1"   --->   Operation 10 'read' 'mul_ln177_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colt_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colt_1"   --->   Operation 11 'read' 'colt_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%move_type_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %move_type_5"   --->   Operation 12 'read' 'move_type_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%cmp80_i_i_i_i = icmp_eq  i2 %move_type_5_read, i2 1"   --->   Operation 13 'icmp' 'cmp80_i_i_i_i' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln175 = store i31 0, i31 %c" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 14 'store' 'store_ln175' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body59.i.i.i.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_4 = load i31 %c" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 16 'load' 'c_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i31 %c_4" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 17 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln175 = icmp_slt  i32 %zext_ln175, i32 %colt_1_read" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 18 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.89ns)   --->   "%add_ln175 = add i31 %c_4, i31 1" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'add' 'add_ln175' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %for.cond.cleanup58.i.i.i.i.exitStub, void %for.body59.i.i.i.split.i" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i31 %c_4" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'trunc' 'trunc_ln177' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.65ns)   --->   "%add_ln177 = add i17 %mul_ln177_1_read, i17 %trunc_ln177" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'add' 'add_ln177' <Predicate = (icmp_ln175)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i17 %add_ln177" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'zext' 'zext_ln177' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln177" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 24 'getelementptr' 'M_e_addr' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.41ns)   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'load' 'v' <Predicate = (icmp_ln175)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%store_ln175 = store i31 %add_ln175, i31 %c" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'store' 'store_ln175' <Predicate = (icmp_ln175)> <Delay = 1.14>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.body59.i.i.i.i" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'br' 'br_ln175' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 28 [1/2] ( I:2.41ns O:2.41ns )   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'load' 'v' <Predicate = (icmp_ln175)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%icmp_ln178 = icmp_eq  i32 %v, i32 0" [fmm_hls_greedy_potential.cpp:178->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'icmp' 'icmp_ln178' <Predicate = (icmp_ln175)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %if.end68.i.i.i.i, void %cleanup87.i.i.i.i" [fmm_hls_greedy_potential.cpp:178->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'br' 'br_ln178' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln179 = store i32 0, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:179->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'store' 'store_ln179' <Predicate = (icmp_ln175 & !icmp_ln178)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (!icmp_ln175)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln180 = add i17 %mul_ln173_1_read, i17 %trunc_ln177" [fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'add' 'add_ln180' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i17 %add_ln180" [fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%M_e_addr_3 = getelementptr i32 %M_e, i64 0, i64 %zext_ln180" [fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'getelementptr' 'M_e_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln182 = add i17 %mul_ln174_1_read, i17 %trunc_ln177" [fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'add' 'add_ln182' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i17 %add_ln182" [fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%M_e_addr_4 = getelementptr i32 %M_e, i64 0, i64 %zext_ln182" [fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'getelementptr' 'M_e_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln176 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:176->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'specpipeline' 'specpipeline_ln176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln180 = store i32 %v, i17 %M_e_addr_3" [fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'store' 'store_ln180' <Predicate = (!icmp_ln178)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 41 [1/1] (1.91ns)   --->   "%v2 = sub i32 0, i32 %v" [fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'sub' 'v2' <Predicate = (!icmp_ln178 & !cmp80_i_i_i_i)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.65ns)   --->   "%v2_1 = select i1 %cmp80_i_i_i_i, i32 %v, i32 %v2" [fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'select' 'v2_1' <Predicate = (!icmp_ln178)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 43 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln182 = store i32 %v2_1, i17 %M_e_addr_4" [fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'store' 'store_ln182' <Predicate = (!icmp_ln178)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln183 = br void %cleanup87.i.i.i.i" [fmm_hls_greedy_potential.cpp:183->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'br' 'br_ln183' <Predicate = (!icmp_ln178)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.216ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln175', fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of constant 0 on local variable 'c', fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [14]  (1.146 ns)
	'load' operation 31 bit ('c', fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on local variable 'c', fmm_hls_greedy_potential.cpp:175->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 [17]  (0.000 ns)
	'add' operation 17 bit ('add_ln177', fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [24]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr', fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [26]  (0.000 ns)
	'load' operation 32 bit ('v', fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on array 'M_e' [35]  (2.417 ns)

 <State 2>: 6.750ns
The critical path consists of the following:
	'load' operation 32 bit ('v', fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) on array 'M_e' [35]  (2.417 ns)
	'icmp' operation 1 bit ('icmp_ln178', fmm_hls_greedy_potential.cpp:178->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [36]  (1.916 ns)
	blocking operation 2.417 ns on control path)

 <State 3>: 4.071ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln180', fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [27]  (1.653 ns)
	'getelementptr' operation 17 bit ('M_e_addr_3', fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) [29]  (0.000 ns)
	'store' operation 0 bit ('store_ln180', fmm_hls_greedy_potential.cpp:180->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of variable 'v', fmm_hls_greedy_potential.cpp:177->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 on array 'M_e' [40]  (2.417 ns)

 <State 4>: 2.417ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln182', fmm_hls_greedy_potential.cpp:182->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262) of variable 'v2', fmm_hls_greedy_potential.cpp:181->fmm_hls_greedy_potential.cpp:214->fmm_hls_greedy_potential.cpp:234->fmm_hls_greedy_potential.cpp:262 on array 'M_e' [43]  (2.417 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
