read_verilog ../top.v
proc
memory -memx

design -reset
read_verilog ../top.v
synth -top top

