-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Sun Jun  4 11:43:43 2023
-- Host        : LAPTOP-ST2QD1SE running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/leeea/final_project/final_project.srcs/sources_1/ip/peashooter/peashooter_sim_netlist.vhdl
-- Design      : peashooter
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity peashooter_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of peashooter_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end peashooter_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of peashooter_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EEEEFEEFF8325EFEEEEEEEEEEEEEEFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_01 => X"EEEEEEEEFEFF503400DFEEEEEEEEEEEFFEB9766679BEFFEEEEEEEEEEEEEEEEEE",
      INIT_02 => X"EEEEEEEEEEEEFEF70565611FFEEEEEEEEFFA5210111110125AFFEEEEEEEEEEEE",
      INIT_03 => X"EEEEEEEEEEEEEEEEFFC046555615FFEEEEEFFA40134555555543104AFFEEEEEE",
      INIT_04 => X"00BFEEEEEEEEEEEEEEEEFF51623555615FFEEEFE501565555555555565105EFE",
      INIT_05 => X"4688710AFEEEEEEFEEEEEEEEFD132003556702AFFFA104655555555555555554",
      INIT_06 => X"555548DEDA309FEEFFEEEFFFEEEEF91411115548800354024555555555555555",
      INIT_07 => X"5555555547DFFE920BFFB643347CFFEEF61311114555C8421242145555555555",
      INIT_08 => X"41035555555545AFFFB605F6012332117FFEF42211103653BB3566208A355555",
      INIT_09 => X"0464029645555555546BDEC643414434555405FFF432111135549C4555213555",
      INIT_0A => X"5542455207FC2555555555458985620432345555506FF332111125547B555521",
      INIT_0B => X"69555555555212843555555555544445541224555555550BF341111125556A54",
      INIT_0C => X"2555685555555552110055555555555555555512555555555626F34111112555",
      INIT_0D => X"11112555675555555553111455555555555555555522555555323453F3421111",
      INIT_0E => X"F43211113555665555555555334555555555555555555530255540351123F342",
      INIT_0F => X"A107F42211113655655555555555555555555555555555555525601116DF6113",
      INIT_10 => X"FEEFA03EF51311114655555555555555555555555555555555555518F978CFFF",
      INIT_11 => X"FEEEEEEFB7EFF81411114545445555555555555555555555555555555508FFFF",
      INIT_12 => X"522EFEEEEEEEEFFEFC142102555435555555555555555555555555555555541B",
      INIT_13 => X"5555606FEEEEEEEEEEEEFF325115555235555555555555555555555555555555",
      INIT_14 => X"5555555532EFEEEEEEEEEEEEFF90555555314455555555555555555555555555",
      INIT_15 => X"55555555555508FEEEEEEEEEEEEEFEF506655301541155555555555555555555",
      INIT_16 => X"55555555555555602FFEEEEEEEEEEEEEFEFF3034007DEEB21555555555555555",
      INIT_17 => X"55555555555555555600DFEEEEEEEEEEEEEEFEEFF6103CFFEFFF106555555555",
      INIT_18 => X"56555555555555555556501DFEEEEEEEEEEEEEEEFEEEFFDBFFEEEEEFD0065555",
      INIT_19 => X"EFE40355555555555555555204EFEEEEEEEEEEEEEEEEFEEEEEFFEEEEEEEEFD10",
      INIT_1A => X"EEEEEEFF810355555555555652018FFEEEEEEEEEEEEEEEEEFEEEEEEEEEEEEEEE",
      INIT_1B => X"EEEEEEEEEEEEFD72113444444442127EFEEEEEEEEEEEEEEEEEEEFEEEEEEEEEEE",
      INIT_1C => X"EEEEEEEEEEEEEEEEEFFEB80021111201BFFFEEEEEEEEEEEEEEEEEEEEFEEEEEEE",
      INIT_1D => X"FEEEEEEEEEEEEEEEEEEEEEEEFFA03444430AFFEEEEEEEEEEEEEEEEEEEEEEFEEE",
      INIT_1E => X"EEEEFEEEEEEEEEEEEEEEEEEEEEEEEEF90233219FEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_1F => X"EEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEFD322317FEEEEEEEEEEEEEEEEEEEEE",
      INIT_20 => X"EEEEEEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEFD43454CFEEEEEEEEEEEEEEEEE",
      INIT_21 => X"EEEEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEFE43536FEEEEEEEEEEEEEE",
      INIT_22 => X"EEEEEEEEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEEEEEEEEEEEE43529FEEEEEEEEEE",
      INIT_23 => X"9ACFFEEEEEEEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEFFEEFFFFEFD4344DFFFFFFE",
      INIT_24 => X"D5222236AFFEEEEEEEEEEEEEEEEEFEEEEEEEEEEEEFFFE9665679DFFC3437FFBA",
      INIT_25 => X"15562145555107FEEEEEEEEEEEEEEEEEFEEEEEEEEFFFEDDF8002332239FB243C",
      INIT_26 => X"4422353245444454309FEEEEEEEEEEEEEEEEFEEEEEEEFE9754453144545541A9",
      INIT_27 => X"34544422454444444447608FEEEEEEEEEEEEEEEEFEEEEEEFC323444444534544",
      INIT_28 => X"44454345454354344444445464DFEEEEEEEEEEEEEEEEFEEEEEFD235555555553",
      INIT_29 => X"5555554443354434533554444542BFFEEEEEEEEEEEEEEEEEFEEEEEF525555555",
      INIT_2A => X"55555555555554345335425433444432BFFFEEEEEEEEEEEEEEEEFEEEEFA25555",
      INIT_2B => X"FC3555555555555555335245234445555544459EFEEEEEEEEEEEEEEEFEEEEF53",
      INIT_2C => X"FEEEFB35555555555555555234532445555555555324CFEEEEEEEEEEEEEEFEEE",
      INIT_2D => X"EEEEFEEEFA355555555555555553134345444555555555533CFEEEEEEEEEEEEE",
      INIT_2E => X"EEEEEEEEFEEEFA3643335555555555543455555555555555555526FEEEEEEEEE",
      INIT_2F => X"EEEEEEEEEEEEFEEEFB354AB72465555555545555555555555555555524DFEEEE",
      INIT_30 => X"54DFEEEEEEEEEEEEFEEEFD42AFFFB236555555545555555555555555555538FE",
      INIT_31 => X"5555539FEEEEEEEEEEEEFEEEEF61DFFEFD335555555455555555555555555555",
      INIT_32 => X"55555555538FEEEEEEEEEEEEFEEEEFD1AFADEFC2455555435555555555555555",
      INIT_33 => X"555553343246539FEEEEEEEEEEEEFEEEEEFA358FEEFA15555542455555555555",
      INIT_34 => X"5555555236ACCA4363BFEEEEEEEEEEEEFEEEEEEFBAFEEEEF8134436925555555",
      INIT_35 => X"E50255543236BFFFFFE335EEEEEEEEEEEEEEFEEEEEEEFFEEEEEEFB5005DF5244",
      INIT_36 => X"FEEEFEB6133468DFFEEEFBE60AFEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEFF88FFF",
      INIT_37 => X"EEEEEEEEEFFEBBCDFFFEEEEEFA459FEEEEEEEEEEEEEEFEEEEEEEEEEEEEEEEEEF",
      INIT_38 => X"000000000000000000000000000000000000000000000000FEEEEEEEEEEEEEEE",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \peashooter_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \peashooter_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \peashooter_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \peashooter_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_01 => X"EEEEEEEEFFEEEEFFFF88332245DDFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFF",
      INIT_02 => X"FFEEBB88666655666688BBEEFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_03 => X"EEEEEEEEEEEEEEEEFFEEFFFF4401799B2400CCFFEEEEEEEEEEEEEEEEEEEEEEFF",
      INIT_04 => X"EEFFFF994423232435454645352423234499FFFFEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_05 => X"EEEEEEEEEEEEEEEEEEEEEEEEFFEEFF6601ADBEBDCF4611EEFFEEEEEEEEEEEEEE",
      INIT_06 => X"EEEEEEFFFFAA33124589ACCECECECECECECEAC79451233AAFFFFEEEEEEEEEEEE",
      INIT_07 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFCC009BCFADACACDF4544FFFFEEEE",
      INIT_08 => X"44FFFFFEEEEEFFED440156BDDFCEBDBDBCBCBCBCBCBDBDCEDFBD560144EEFFEE",
      INIT_09 => X"2300BBFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFF4445BE3557AD9CBDDE12",
      INIT_0A => X"BE9CDEAB002299FFFFFF991145BCDFBDACBCBCBCBCBCBCBCBCBCBCBCACBDDFAC",
      INIT_0B => X"ACBDCDDEDF570099FFEEEEEEEEEEEEFEFEEEEEEEEEEEEEEEFFDD228B46000078",
      INIT_0C => X"01120123ACADACDEBB46123355332257ACCEBCBCBCBCBCBCBCBCBCBCBCBCBCBC",
      INIT_0D => X"BCBCBCBCACCDEFFFFFFF8A0088FFEEEEFFFFEEEDEEFFFFFFEEEEEEEEFF98348A",
      INIT_0E => X"FF5557570112120179BDACBDEFDFAC7857798A35128ACEBCBCBDBDBCBCBCBCBC",
      INIT_0F => X"ACBCBCBCBCBCBCBCACCDEFFFFFFFFF8A00BBFFFFBB664535455577CCFFFFEEEE",
      INIT_10 => X"77FFFFEEFF5568351212120168BEACACEEDEACCEDFDF460078BCACBDCEBDBDBD",
      INIT_11 => X"7923138ACEBCBCBCBCBCBCBCACBCDEFFFFFFDEDF5655FF770103375948361413",
      INIT_12 => X"6A7B7B591355FFFFFF5568241212120157BEACACCEEEACBCBDAC24122379BECE",
      INIT_13 => X"028ADF7901238878ACBDBCBCBCBCBCBCBCACBDDEFFFFEECDBD45441349595758",
      INIT_14 => X"57343648696A696B8C2466FFFF5669231212120146BDACACCDEEBCACBDBD3400",
      INIT_15 => X"BCCE8A2479CECD350078FFCC68CDBCBCBCBCBCBCBCBCACBDCDDECDBCDF560069",
      INIT_16 => X"CE9A223424486A6A6A6A696A6B9C23AAFF5679131212120145ADACACBDDEBDAC",
      INIT_17 => X"BDDEBDACBCBCBDBDBDBDAC341234894579CEBCBCBCBCBCBCBCBCBCACACACACAC",
      INIT_18 => X"BCACBCBCBDCD3313596A6A6A6A696A7C6B9E6756FF5679131212120145ADACAC",
      INIT_19 => X"45ADACACBDCDBCBCBCBCBCBDBDBDAC2413230002ACBDBCBCBCBCBCBCBCBCBCBC",
      INIT_1A => X"BCBCBCBCBCBCBCBCBCCE55036B6B6A6A6A7B593747599B56FF56791312121201",
      INIT_1B => X"1212120146AD9CACBDCDBCBCBCBCBCBCBCBDCE5701020269CEBCBCBCBCBCBCBC",
      INIT_1C => X"BCBCBCBCBCBCBCBCBCBCBCBCBCCE6800256B7B7B5915346612234545FF567913",
      INIT_1D => X"FF5569241212120157BE9C9BCDBDACBCBCBCBCBCBCBCBDBD68467ABDBDBCBCBC",
      INIT_1E => X"ACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDACBE5744661325242466DDFF66252434",
      INIT_1F => X"AA240378FF5568351212120168BE8B9BCDBDACBCBCBCBCBCBCBCACBDCEBECEBD",
      INIT_20 => X"BCBDBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCAC9CBD4577FF997788CCFFFFFF",
      INIT_21 => X"FFEEEEFFBB0034EEFF5557571112120179BE8B9BBD9BACBCBCBCBCBCBCBCBCBC",
      INIT_22 => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCAC9C9BAD3477FFFFFFFF",
      INIT_23 => X"FFEEEEEEEEEEEEFFBB77EEFFFF774579011212128BBE7AAC8A8AACACBCBCBCBC",
      INIT_24 => X"ACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACAC9C9B8B9C23AA",
      INIT_25 => X"8C6823EEFFEEEEEEEEEEEEEEEEFFFFEEFFBB238B23010045BE9C8B9A569C9B9C",
      INIT_26 => X"479C8B9B9CACACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACAC9C9B8B",
      INIT_27 => X"9B8B8B6A9D3455FFEEEEEEEEEEEEEEEEEEEEEEEEFFFF33688B01239BBE8B9B56",
      INIT_28 => X"9C8B67235A698B9C9B9B9CACACACBCBCBDBCBCBCBCBCBCBCBCBCBCBCACACAC9C",
      INIT_29 => X"9C9B9B8B8B7B6A7B8A33DDFFEEEEEEEEEEEEEEEEEEEEEEEEFFFF9801BE9C9BBE",
      INIT_2A => X"12BEBE9C8B460013564513368C8B8B9B9B9CACACACACACACACACACACACACACAC",
      INIT_2B => X"9C9C9B9B8B8B8B7A7A6A6AAD2277FFEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEFF44",
      INIT_2C => X"FFEEFFFF22015869130077DCEDEDAA22248C8B8B8B8B9B9B9C9C9C9CACAC9C9C",
      INIT_2D => X"9B9B9B8B8B8B8B8B8B7A7A6A6A6A9D3522FFFFEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_2E => X"EEEEEEEEFFEEEEFFFF66121233BBFFFFEEFFFFFF11148C7B7A8B8B8B8B8B9B9B",
      INIT_2F => X"7A7B8B8B8B8B8B8B7B7A7A7A7A6A6A6A7B8C3500DDFFEEEEEEEEEEEEEEEEEEEE",
      INIT_30 => X"EEEEEEEEEEEEEEEEFFEEEEEEFFFFDDBBFFFFEEEEEEEEEEFFDD00147C7B6A7A7A",
      INIT_31 => X"7B7C6A6A6A6A7A7A7A7A7A7A6A6A6A6A6A6A6A7C7B1311DDFFEEEEEEEEEEEEEE",
      INIT_32 => X"EEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEFFFFEEEEEEEEEEEEEEEEFFDD1103",
      INIT_33 => X"EEFFEE3300477C7B6A6A6A6A6A6A6A6A6A6A6A6A6A7B7C470033EEFFEEEEEEEE",
      INIT_34 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_35 => X"EEEEEEEEEEEEFFFF881102487B7C7B7B7B7B7B7B7B7B7B7C7B47021188FFFFEE",
      INIT_36 => X"FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEE",
      INIT_37 => X"EEEEEEEEEEEEEEEEEEEEEEFEFFDD76332425476969696A6969585736233376ED",
      INIT_38 => X"BAFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEE",
      INIT_39 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFEEBB8811012423232312231311",
      INIT_3A => X"483814AAFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEE",
      INIT_3B => X"FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFEFFFFAA0326373737",
      INIT_3C => X"13253636361399FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3D => X"EEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFAA",
      INIT_3E => X"EEEEFFED352525251578FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_3F => X"EEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_40 => X"EEEEEEEEEEEEFFDD4637485A58CCFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_41 => X"EEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_42 => X"EEEEEEEEEEEEEEEEEEEEFEED46375A4A79FEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_43 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_44 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEFEED46275B48AAFFEEEEEEEEEEEEEEEEEEEE",
      INIT_45 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEE",
      INIT_46 => X"EEEEEEEEEEEEEEEEEEFFFFFEEEFEFFFFFFEEFFDD45275B68CCFFFFFFFFFFFFEE",
      INIT_47 => X"AAAACBFEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEE",
      INIT_48 => X"EEEEEEEEEEEEEEEEEEFFFFFFEE9968685767789ADCFFFFCC35384989FFFFCBAA",
      INIT_49 => X"DC66363726374778AAFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEE",
      INIT_4A => X"FFEEEEEEEEEEEEEEEEFFFFFFEDDCDCFE88020427382727264799FFCB144959CC",
      INIT_4B => X"145B69762515494949496C370278FEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4C => X"EEEEEEEEFFEEEEEEEEEEEEEEFFED99785747476835144447494949493927ABA9",
      INIT_4D => X"49492423376C58144949484849485A6724039AFFEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_4E => X"EEEEEEEEEEEEEEEEFFEEEEEEEEEEEEFFCB352638494A4A4A4A48563449494848",
      INIT_4F => X"3649494849483625486B58494849494948485B8B660299FFEEEEEEEEEEEEEEEE",
      INIT_50 => X"EEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEFFDD35395B5A5A5A5A5A5A5B5B47",
      INIT_51 => X"5948485A48364949484959365A6A36484849494948496B696756DDFFEEEEEEEE",
      INIT_52 => X"EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEFF56386B5A5A5A5A5A5A",
      INIT_53 => X"5A5A5A5A5A5A594859373749494937376B47365A49494848486B5B35BBFFFEEE",
      INIT_54 => X"BAFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEFFAA266B5A5A5A",
      INIT_55 => X"6B5A5A5A5A5A5A5A5A5A5A5B5A5935485A36355A58355A373737474748594935",
      INIT_56 => X"6A5A5959586799EDFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEFE5749",
      INIT_57 => X"FFCC476B6A5A5A5A5A5A5A5A5A5A5A5A5A6B47365935485A35474848595A6B6B",
      INIT_58 => X"6B6B6B6B6B6B6B6C6B4A3857CBFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEE",
      INIT_59 => X"FFEEEEEEFFBA376C6B6B6B6B6B6B5A5A5A5A5A5A5A5A5A3536375A362448596B",
      INIT_5A => X"595A5A59595A6A6B6B6B6B6B6B6B7C4A36CCFFEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_5B => X"EEEEEEEEFFEEEEEEFFAA376C6B6C6C6C6B6B5A5A5A5A5A5A5A5A6B4723374847",
      INIT_5C => X"36496A7C6C6B6B6B6B6A6A7B7B7B7B7B7B7B7B7C4968FFEEEEEEEEEEEEEEEEEE",
      INIT_5D => X"EEEEEEEEEEEEEEEEFFEEEEEEFFAA377C6B5847487C6C6B5A5A5A5A5A5A5A5B49",
      INIT_5E => X"5A5A5A48596B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B8C4645EDFFEEEEEEEE",
      INIT_5F => X"EEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEFFBA377C68A9BB88366B7C6B6B6B6A5A",
      INIT_60 => X"6B6B6B6B6B6B6A485A6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7C5A89FEEE",
      INIT_61 => X"7C69CCFFEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEFFDC4749AAFFFFFFBA356A7C",
      INIT_62 => X"FFCC456A7C6B6B6B6B6B6A485A6B6B6B6B6B6B6B6B6B6B6B6B6B7B7B7B7B7B7B",
      INIT_63 => X"7B7B7B7B8C5999FFEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEFF7825DDFFFFEE",
      INIT_64 => X"BBFFAAEDEEFFBB357C7B6B6B6B6B5A375A6B6B6B6B6B6B6B6B6B6B6B6B6B6B7B",
      INIT_65 => X"6B6B6C7C7C8C7C7B7C5999FFEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEFFDD12",
      INIT_66 => X"EEEEFFAA455699FFEEEEFFAA367C7C7B6A6C5A24496B6B6B6B6B6B6B6B6B6B6B",
      INIT_67 => X"6B6B6B6C6C49485858476A8C7C599AFFEEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEE",
      INIT_68 => X"FFEEEEEEEEEEEEFFBBAAFFEEEEEEEEFF88356B69584A6898265B6B6B6B6B6B6B",
      INIT_69 => X"7C6B6B6B6B6C5B383778BACCCBA946598D58BBFFEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_6A => X"EEEEEEEEFFEEEEEEEEEEEEEEFFFFEEEEEEEEEEEEFFBB67131468DDFF5627485A",
      INIT_6B => X"EE5602356C6B5B5A39374678BBFEFFFFFFFFED466B79EDEEEEEEEEEEEEEEEEEE",
      INIT_6C => X"EEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFE8988FEFFFF",
      INIT_6D => X"FFEEEEEEFFEEBB67153736476799DCFFFFEEEEEEFECCDD7804BBFFEEEEEEEEEE",
      INIT_6E => X"EEEEEEEEEEEEEEEEEEEEEEEEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFF",
      INIT_6F => X"EEEEEEEEEEEEEEEEEEFEFFEDBABBCBEDFFFFFFEEEEEEEEEEFFAB455699FFEEEE",
      INIT_70 => X"00000000000000000000000000000000FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity peashooter_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of peashooter_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end peashooter_blk_mem_gen_prim_width;

architecture STRUCTURE of peashooter_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.peashooter_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \peashooter_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \peashooter_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \peashooter_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \peashooter_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\peashooter_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity peashooter_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of peashooter_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end peashooter_blk_mem_gen_generic_cstr;

architecture STRUCTURE of peashooter_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.peashooter_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\peashooter_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(11 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity peashooter_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of peashooter_blk_mem_gen_top : entity is "blk_mem_gen_top";
end peashooter_blk_mem_gen_top;

architecture STRUCTURE of peashooter_blk_mem_gen_top is
begin
\valid.cstr\: entity work.peashooter_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity peashooter_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of peashooter_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end peashooter_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of peashooter_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.peashooter_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity peashooter_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of peashooter_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of peashooter_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of peashooter_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of peashooter_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of peashooter_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of peashooter_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of peashooter_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of peashooter_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of peashooter_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of peashooter_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     3.511199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of peashooter_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of peashooter_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of peashooter_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of peashooter_blk_mem_gen_v8_4_4 : entity is "peashooter.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of peashooter_blk_mem_gen_v8_4_4 : entity is "peashooter.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of peashooter_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of peashooter_blk_mem_gen_v8_4_4 : entity is 3600;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of peashooter_blk_mem_gen_v8_4_4 : entity is 3600;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of peashooter_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of peashooter_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of peashooter_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of peashooter_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of peashooter_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of peashooter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of peashooter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of peashooter_blk_mem_gen_v8_4_4 : entity is 3600;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of peashooter_blk_mem_gen_v8_4_4 : entity is 3600;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of peashooter_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of peashooter_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of peashooter_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of peashooter_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of peashooter_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of peashooter_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of peashooter_blk_mem_gen_v8_4_4 : entity is "yes";
end peashooter_blk_mem_gen_v8_4_4;

architecture STRUCTURE of peashooter_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.peashooter_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity peashooter is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of peashooter : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of peashooter : entity is "peashooter,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of peashooter : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of peashooter : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end peashooter;

architecture STRUCTURE of peashooter is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     3.511199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "peashooter.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "peashooter.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 3600;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 3600;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 3600;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 3600;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.peashooter_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
