DIE=IP4X3M1
PACKAGE=fg484
FAM=SmartFusion
TEMPR=COM
VOLTR=COM
SPEED=-1
NETLIST_TYPE=edif
GDEV_TYPE=lan
COREDDF=C:\Users\camsoupa\Documents\embedded_final_project\cc3000\cc3000fpga\designer\impl1\cc3000fpga.dtf/core.ddf
QDIE=IP4X3M1
ARM_INSTANTIATION=0
MIRO_ANALYSIS_MAX_OPCOND=2
MIRO_ANALYSIS_MIN_OPCOND=0
MIRO_ANALYSIS_CLOCKLIST_SORT_CRITERIA=NAME
MIRO_ANALYSIS_ENABLE_INTERDOMAINS=1
MIRO_ANALYSIS_MAX_PATHS=100
MIRO_ANALYSIS_MAX_PARALLEL_PATHS=1
MIRO_ANALYSIS_USE_SLACK_THRESHOLD=0
MIRO_ANALYSIS_USE_MAX_SLACK=0
MIRO_ANALYSIS_MIN_SLACK=0.0
MIRO_ANALYSIS_USE_MIN_SLACK=0
MIRO_ANALYSIS_MAX_SLACK=0.0
MIRO_ANALYSIS_INCLUDE_ASYNC_SETS=1
MIRO_ANALYSIS_USE_LOOPBACK=0
MIRO_ANALYSIS_BREAK_AT_ASYNC=1
MIRO_ANALYSIS_EXPAND_CLOCK_NETWORK=1
SINGLE_TILE_ULSICC=0
