// Seed: 4061080584
module module_0 ();
  assign id_1.id_1 = id_1;
  wire id_2 = -1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_8, id_9 = 1;
  and primCall (id_1, id_2, id_4, id_5, id_6, id_7);
endmodule
module module_2 (
    output supply0 id_0,
    input supply0 id_1,
    output logic id_2,
    input logic id_3,
    output supply1 id_4,
    output wand id_5,
    output wire id_6,
    output wand id_7,
    input wire id_8,
    input uwire id_9,
    output tri0 id_10
);
  always begin : LABEL_0
    id_2 <= id_3;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
