// Seed: 2468176528
module module_0 (
    input logic id_0,
    input id_1,
    output uwire id_2
);
  assign id_2[""] = 1 ? 1 : 1 ? 1 : 1;
  logic id_3;
endmodule
