

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue May 11 17:11:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Matmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5137|     5137|  51.370 us|  51.370 us|  5138|  5138|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2  |     1024|     1024|         2|          1|          1|  1024|       yes|
        |- VITIS_LOOP_17_3_VITIS_LOOP_18_4  |     1024|     1024|         2|          1|          1|  1024|       yes|
        |- row_col                          |     2055|     2055|        10|          2|          1|  1024|       yes|
        |- VITIS_LOOP_40_5_VITIS_LOOP_41_6  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 10
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 2, D = 10, States = { 8 9 10 11 12 13 14 15 16 17 }
  Pipeline-3 : II = 1, D = 4, States = { 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 18 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 19 
19 --> 23 20 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 24 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tempA = alloca i64 1" [mul.cpp:8]   --->   Operation 32 'alloca' 'tempA' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tempB = alloca i64 1" [mul.cpp:9]   --->   Operation 33 'alloca' 'tempB' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tempAB = alloca i64 1" [mul.cpp:10]   --->   Operation 34 'alloca' 'tempAB' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln12 = br void" [mul.cpp:12]   --->   Operation 35 'br' 'br_ln12' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.74>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln12_1, void %.split16" [mul.cpp:12]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ia = phi i6 0, void, i6 %select_ln12_1, void %.split16" [mul.cpp:12]   --->   Operation 37 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ja = phi i6 0, void, i6 %add_ln13, void %.split16" [mul.cpp:13]   --->   Operation 38 'phi' 'ja' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.63ns)   --->   "%add_ln12_1 = add i11 %indvar_flatten, i11 1" [mul.cpp:12]   --->   Operation 39 'add' 'add_ln12_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.88ns)   --->   "%icmp_ln12 = icmp_eq  i11 %indvar_flatten, i11 1024" [mul.cpp:12]   --->   Operation 41 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split16, void %.preheader2.preheader.preheader" [mul.cpp:12]   --->   Operation 42 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln12 = add i6 %ia, i6 1" [mul.cpp:12]   --->   Operation 43 'add' 'add_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp_eq  i6 %ja, i6 32" [mul.cpp:13]   --->   Operation 44 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.18ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i6 0, i6 %ja" [mul.cpp:12]   --->   Operation 45 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.18ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i6 %add_ln12, i6 %ia" [mul.cpp:12]   --->   Operation 46 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i6 %select_ln12_1" [mul.cpp:14]   --->   Operation 47 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln14, i5 0" [mul.cpp:14]   --->   Operation 48 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln12" [mul.cpp:14]   --->   Operation 49 'zext' 'zext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln14 = add i10 %tmp_cast, i10 %zext_ln14" [mul.cpp:14]   --->   Operation 50 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %a" [mul.cpp:14]   --->   Operation 51 'read' 'a_read' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln13 = add i6 %select_ln12, i6 1" [mul.cpp:13]   --->   Operation 52 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i10 %add_ln14" [mul.cpp:14]   --->   Operation 56 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tempA_addr = getelementptr i32 %tempA, i64 0, i64 %zext_ln14_1" [mul.cpp:14]   --->   Operation 57 'getelementptr' 'tempA_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [mul.cpp:13]   --->   Operation 58 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 %a_read, i10 %tempA_addr" [mul.cpp:14]   --->   Operation 59 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.58>
ST_4 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln17 = br void %.preheader2.preheader" [mul.cpp:17]   --->   Operation 61 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 4.74>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i11 %add_ln17_1, void %.preheader2, i11 0, void %.preheader2.preheader.preheader" [mul.cpp:17]   --->   Operation 62 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%ib = phi i6 %select_ln17_1, void %.preheader2, i6 0, void %.preheader2.preheader.preheader" [mul.cpp:17]   --->   Operation 63 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%jb = phi i6 %add_ln18, void %.preheader2, i6 0, void %.preheader2.preheader.preheader" [mul.cpp:18]   --->   Operation 64 'phi' 'jb' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.63ns)   --->   "%add_ln17_1 = add i11 %indvar_flatten7, i11 1" [mul.cpp:17]   --->   Operation 65 'add' 'add_ln17_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.88ns)   --->   "%icmp_ln17 = icmp_eq  i11 %indvar_flatten7, i11 1024" [mul.cpp:17]   --->   Operation 67 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.preheader2, void %.preheader1.preheader.preheader" [mul.cpp:17]   --->   Operation 68 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln17 = add i6 %ib, i6 1" [mul.cpp:17]   --->   Operation 69 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp_eq  i6 %jb, i6 32" [mul.cpp:18]   --->   Operation 70 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.18ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i6 0, i6 %jb" [mul.cpp:17]   --->   Operation 71 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.18ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i6 %add_ln17, i6 %ib" [mul.cpp:17]   --->   Operation 72 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i6 %select_ln17_1" [mul.cpp:19]   --->   Operation 73 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln19, i5 0" [mul.cpp:19]   --->   Operation 74 'bitconcatenate' 'tmp_1_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %select_ln17" [mul.cpp:19]   --->   Operation 75 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln19 = add i10 %tmp_1_cast, i10 %zext_ln19" [mul.cpp:19]   --->   Operation 76 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %b" [mul.cpp:19]   --->   Operation 77 'read' 'b_read' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 78 [1/1] (1.82ns)   --->   "%add_ln18 = add i6 %select_ln17, i6 1" [mul.cpp:18]   --->   Operation 78 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_3_VITIS_LOOP_18_4_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 80 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i10 %add_ln19" [mul.cpp:19]   --->   Operation 82 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tempB_addr = getelementptr i32 %tempB, i64 0, i64 %zext_ln19_1" [mul.cpp:19]   --->   Operation 83 'getelementptr' 'tempB_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [mul.cpp:18]   --->   Operation 84 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %b_read, i10 %tempB_addr" [mul.cpp:19]   --->   Operation 85 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.58>
ST_7 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln33 = br void %.preheader1.preheader" [mul.cpp:33]   --->   Operation 87 'br' 'br_ln33' <Predicate = true> <Delay = 1.58>

State 8 <SV = 5> <Delay = 6.84>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i11 %add_ln24_1, void %.preheader1, i11 0, void %.preheader1.preheader.preheader" [mul.cpp:24]   --->   Operation 88 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln24_1, void %.preheader1, i6 0, void %.preheader1.preheader.preheader" [mul.cpp:24]   --->   Operation 89 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln26, void %.preheader1, i6 0, void %.preheader1.preheader.preheader" [mul.cpp:26]   --->   Operation 90 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.63ns)   --->   "%add_ln24_1 = add i11 %indvar_flatten47, i11 1" [mul.cpp:24]   --->   Operation 91 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i6 %i" [mul.cpp:33]   --->   Operation 92 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln33, i5 0" [mul.cpp:33]   --->   Operation 93 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten47, i11 1024" [mul.cpp:24]   --->   Operation 94 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.preheader1, void %.preheader.preheader.preheader" [mul.cpp:24]   --->   Operation 95 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.82ns)   --->   "%add_ln24 = add i6 %i, i6 1" [mul.cpp:24]   --->   Operation 96 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (1.42ns)   --->   "%icmp_ln26 = icmp_eq  i6 %j, i6 32" [mul.cpp:26]   --->   Operation 97 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (1.18ns)   --->   "%select_ln24 = select i1 %icmp_ln26, i6 0, i6 %j" [mul.cpp:24]   --->   Operation 98 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i6 %add_ln24" [mul.cpp:33]   --->   Operation 99 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_34_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln33_1, i5 0" [mul.cpp:33]   --->   Operation 100 'bitconcatenate' 'tmp_34_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.68ns)   --->   "%select_ln24_2 = select i1 %icmp_ln26, i10 %tmp_34_cast, i10 %tmp_2_cast" [mul.cpp:24]   --->   Operation 101 'select' 'select_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 102 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 103 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln24_4 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 104 'trunc' 'trunc_ln24_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln24_6 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 105 'trunc' 'trunc_ln24_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_6, i5 0" [mul.cpp:24]   --->   Operation 106 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln24_7 = trunc i6 %i" [mul.cpp:24]   --->   Operation 107 'trunc' 'trunc_ln24_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_7, i5 0" [mul.cpp:24]   --->   Operation 108 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.68ns)   --->   "%select_ln24_37 = select i1 %icmp_ln26, i10 %tmp_6, i10 %tmp_7" [mul.cpp:24]   --->   Operation 109 'select' 'select_ln24_37' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln24_3 = or i10 %select_ln24_37, i10 4" [mul.cpp:24]   --->   Operation 110 'or' 'or_ln24_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i10 %or_ln24_3" [mul.cpp:33]   --->   Operation 111 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tempA_addr_5 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_3" [mul.cpp:33]   --->   Operation 112 'getelementptr' 'tempA_addr_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (3.25ns)   --->   "%tempA_load_4 = load i10 %tempA_addr_5" [mul.cpp:24]   --->   Operation 113 'load' 'tempA_load_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln24_8 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 114 'trunc' 'trunc_ln24_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_8, i5 0" [mul.cpp:24]   --->   Operation 115 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln24_9 = trunc i6 %i" [mul.cpp:24]   --->   Operation 116 'trunc' 'trunc_ln24_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_9, i5 0" [mul.cpp:24]   --->   Operation 117 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.68ns)   --->   "%select_ln24_38 = select i1 %icmp_ln26, i10 %tmp_8, i10 %tmp_9" [mul.cpp:24]   --->   Operation 118 'select' 'select_ln24_38' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln24_4 = or i10 %select_ln24_38, i10 5" [mul.cpp:24]   --->   Operation 119 'or' 'or_ln24_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i10 %or_ln24_4" [mul.cpp:33]   --->   Operation 120 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tempA_addr_6 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_4" [mul.cpp:33]   --->   Operation 121 'getelementptr' 'tempA_addr_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (3.25ns)   --->   "%tempA_load_5 = load i10 %tempA_addr_6" [mul.cpp:24]   --->   Operation 122 'load' 'tempA_load_5' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln24_10 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 123 'trunc' 'trunc_ln24_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_10, i5 0" [mul.cpp:24]   --->   Operation 124 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln24_11 = trunc i6 %i" [mul.cpp:24]   --->   Operation 125 'trunc' 'trunc_ln24_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_11, i5 0" [mul.cpp:24]   --->   Operation 126 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.68ns)   --->   "%select_ln24_39 = select i1 %icmp_ln26, i10 %tmp_10, i10 %tmp_11" [mul.cpp:24]   --->   Operation 127 'select' 'select_ln24_39' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln24_5 = or i10 %select_ln24_39, i10 6" [mul.cpp:24]   --->   Operation 128 'or' 'or_ln24_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i10 %or_ln24_5" [mul.cpp:33]   --->   Operation 129 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tempA_addr_7 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_5" [mul.cpp:33]   --->   Operation 130 'getelementptr' 'tempA_addr_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 131 [2/2] (3.25ns)   --->   "%tempA_load_6 = load i10 %tempA_addr_7" [mul.cpp:24]   --->   Operation 131 'load' 'tempA_load_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln24_12 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 132 'trunc' 'trunc_ln24_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_12, i5 0" [mul.cpp:24]   --->   Operation 133 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln24_13 = trunc i6 %i" [mul.cpp:24]   --->   Operation 134 'trunc' 'trunc_ln24_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_13, i5 0" [mul.cpp:24]   --->   Operation 135 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.68ns)   --->   "%select_ln24_40 = select i1 %icmp_ln26, i10 %tmp_12, i10 %tmp_13" [mul.cpp:24]   --->   Operation 136 'select' 'select_ln24_40' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln24_6 = or i10 %select_ln24_40, i10 7" [mul.cpp:24]   --->   Operation 137 'or' 'or_ln24_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i10 %or_ln24_6" [mul.cpp:33]   --->   Operation 138 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tempA_addr_8 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_6" [mul.cpp:33]   --->   Operation 139 'getelementptr' 'tempA_addr_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 140 [2/2] (3.25ns)   --->   "%tempA_load_7 = load i10 %tempA_addr_8" [mul.cpp:24]   --->   Operation 140 'load' 'tempA_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln24_14 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 141 'trunc' 'trunc_ln24_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln24_16 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 142 'trunc' 'trunc_ln24_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln24_18 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 143 'trunc' 'trunc_ln24_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln24_20 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 144 'trunc' 'trunc_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln24_22 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 145 'trunc' 'trunc_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_22, i5 0" [mul.cpp:24]   --->   Operation 146 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln24_23 = trunc i6 %i" [mul.cpp:24]   --->   Operation 147 'trunc' 'trunc_ln24_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_23, i5 0" [mul.cpp:24]   --->   Operation 148 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.68ns)   --->   "%select_ln24_45 = select i1 %icmp_ln26, i10 %tmp_22, i10 %tmp_23" [mul.cpp:24]   --->   Operation 149 'select' 'select_ln24_45' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln24_11 = or i10 %select_ln24_45, i10 12" [mul.cpp:24]   --->   Operation 150 'or' 'or_ln24_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln33_11 = zext i10 %or_ln24_11" [mul.cpp:33]   --->   Operation 151 'zext' 'zext_ln33_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tempA_addr_13 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_11" [mul.cpp:33]   --->   Operation 152 'getelementptr' 'tempA_addr_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (3.25ns)   --->   "%tempA_load_12 = load i10 %tempA_addr_13" [mul.cpp:24]   --->   Operation 153 'load' 'tempA_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln24_24 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 154 'trunc' 'trunc_ln24_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_24, i5 0" [mul.cpp:24]   --->   Operation 155 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln24_25 = trunc i6 %i" [mul.cpp:24]   --->   Operation 156 'trunc' 'trunc_ln24_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_25, i5 0" [mul.cpp:24]   --->   Operation 157 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.68ns)   --->   "%select_ln24_46 = select i1 %icmp_ln26, i10 %tmp_24, i10 %tmp_25" [mul.cpp:24]   --->   Operation 158 'select' 'select_ln24_46' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln24_12 = or i10 %select_ln24_46, i10 13" [mul.cpp:24]   --->   Operation 159 'or' 'or_ln24_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i10 %or_ln24_12" [mul.cpp:33]   --->   Operation 160 'zext' 'zext_ln33_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tempA_addr_14 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_12" [mul.cpp:33]   --->   Operation 161 'getelementptr' 'tempA_addr_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 162 [2/2] (3.25ns)   --->   "%tempA_load_13 = load i10 %tempA_addr_14" [mul.cpp:24]   --->   Operation 162 'load' 'tempA_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln24_26 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 163 'trunc' 'trunc_ln24_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_26, i5 0" [mul.cpp:24]   --->   Operation 164 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln24_27 = trunc i6 %i" [mul.cpp:24]   --->   Operation 165 'trunc' 'trunc_ln24_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_27, i5 0" [mul.cpp:24]   --->   Operation 166 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.68ns)   --->   "%select_ln24_47 = select i1 %icmp_ln26, i10 %tmp_26, i10 %tmp_27" [mul.cpp:24]   --->   Operation 167 'select' 'select_ln24_47' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln24_13 = or i10 %select_ln24_47, i10 14" [mul.cpp:24]   --->   Operation 168 'or' 'or_ln24_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln33_13 = zext i10 %or_ln24_13" [mul.cpp:33]   --->   Operation 169 'zext' 'zext_ln33_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%tempA_addr_15 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_13" [mul.cpp:33]   --->   Operation 170 'getelementptr' 'tempA_addr_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 171 [2/2] (3.25ns)   --->   "%tempA_load_14 = load i10 %tempA_addr_15" [mul.cpp:24]   --->   Operation 171 'load' 'tempA_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln24_28 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 172 'trunc' 'trunc_ln24_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_28, i5 0" [mul.cpp:24]   --->   Operation 173 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln24_29 = trunc i6 %i" [mul.cpp:24]   --->   Operation 174 'trunc' 'trunc_ln24_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_29, i5 0" [mul.cpp:24]   --->   Operation 175 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.68ns)   --->   "%select_ln24_48 = select i1 %icmp_ln26, i10 %tmp_28, i10 %tmp_29" [mul.cpp:24]   --->   Operation 176 'select' 'select_ln24_48' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%or_ln24_14 = or i10 %select_ln24_48, i10 15" [mul.cpp:24]   --->   Operation 177 'or' 'or_ln24_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln33_14 = zext i10 %or_ln24_14" [mul.cpp:33]   --->   Operation 178 'zext' 'zext_ln33_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%tempA_addr_16 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_14" [mul.cpp:33]   --->   Operation 179 'getelementptr' 'tempA_addr_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 180 [2/2] (3.25ns)   --->   "%tempA_load_15 = load i10 %tempA_addr_16" [mul.cpp:24]   --->   Operation 180 'load' 'tempA_load_15' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln24_30 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 181 'trunc' 'trunc_ln24_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_30, i5 0" [mul.cpp:24]   --->   Operation 182 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln24_31 = trunc i6 %i" [mul.cpp:24]   --->   Operation 183 'trunc' 'trunc_ln24_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_31, i5 0" [mul.cpp:24]   --->   Operation 184 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.68ns)   --->   "%select_ln24_49 = select i1 %icmp_ln26, i10 %tmp_30, i10 %tmp_31" [mul.cpp:24]   --->   Operation 185 'select' 'select_ln24_49' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln24_15 = or i10 %select_ln24_49, i10 16" [mul.cpp:24]   --->   Operation 186 'or' 'or_ln24_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln33_15 = zext i10 %or_ln24_15" [mul.cpp:33]   --->   Operation 187 'zext' 'zext_ln33_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tempA_addr_17 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_15" [mul.cpp:33]   --->   Operation 188 'getelementptr' 'tempA_addr_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 189 [2/2] (3.25ns)   --->   "%tempA_load_16 = load i10 %tempA_addr_17" [mul.cpp:24]   --->   Operation 189 'load' 'tempA_load_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln24_32 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 190 'trunc' 'trunc_ln24_32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_32, i5 0" [mul.cpp:24]   --->   Operation 191 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln24_33 = trunc i6 %i" [mul.cpp:24]   --->   Operation 192 'trunc' 'trunc_ln24_33' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_33, i5 0" [mul.cpp:24]   --->   Operation 193 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.68ns)   --->   "%select_ln24_50 = select i1 %icmp_ln26, i10 %tmp_32, i10 %tmp_33" [mul.cpp:24]   --->   Operation 194 'select' 'select_ln24_50' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln24_16 = or i10 %select_ln24_50, i10 17" [mul.cpp:24]   --->   Operation 195 'or' 'or_ln24_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln33_16 = zext i10 %or_ln24_16" [mul.cpp:33]   --->   Operation 196 'zext' 'zext_ln33_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%tempA_addr_18 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_16" [mul.cpp:33]   --->   Operation 197 'getelementptr' 'tempA_addr_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 198 [2/2] (3.25ns)   --->   "%tempA_load_17 = load i10 %tempA_addr_18" [mul.cpp:24]   --->   Operation 198 'load' 'tempA_load_17' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln24_34 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 199 'trunc' 'trunc_ln24_34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_34, i5 0" [mul.cpp:24]   --->   Operation 200 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln24_35 = trunc i6 %i" [mul.cpp:24]   --->   Operation 201 'trunc' 'trunc_ln24_35' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_35, i5 0" [mul.cpp:24]   --->   Operation 202 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.68ns)   --->   "%select_ln24_51 = select i1 %icmp_ln26, i10 %tmp_34, i10 %tmp_35" [mul.cpp:24]   --->   Operation 203 'select' 'select_ln24_51' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln24_17 = or i10 %select_ln24_51, i10 18" [mul.cpp:24]   --->   Operation 204 'or' 'or_ln24_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln33_17 = zext i10 %or_ln24_17" [mul.cpp:33]   --->   Operation 205 'zext' 'zext_ln33_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%tempA_addr_19 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_17" [mul.cpp:33]   --->   Operation 206 'getelementptr' 'tempA_addr_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 207 [2/2] (3.25ns)   --->   "%tempA_load_18 = load i10 %tempA_addr_19" [mul.cpp:24]   --->   Operation 207 'load' 'tempA_load_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln24_36 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 208 'trunc' 'trunc_ln24_36' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_36, i5 0" [mul.cpp:24]   --->   Operation 209 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln24_37 = trunc i6 %i" [mul.cpp:24]   --->   Operation 210 'trunc' 'trunc_ln24_37' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_37, i5 0" [mul.cpp:24]   --->   Operation 211 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.68ns)   --->   "%select_ln24_52 = select i1 %icmp_ln26, i10 %tmp_36, i10 %tmp_37" [mul.cpp:24]   --->   Operation 212 'select' 'select_ln24_52' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%or_ln24_18 = or i10 %select_ln24_52, i10 19" [mul.cpp:24]   --->   Operation 213 'or' 'or_ln24_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln33_18 = zext i10 %or_ln24_18" [mul.cpp:33]   --->   Operation 214 'zext' 'zext_ln33_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%tempA_addr_20 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_18" [mul.cpp:33]   --->   Operation 215 'getelementptr' 'tempA_addr_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 216 [2/2] (3.25ns)   --->   "%tempA_load_19 = load i10 %tempA_addr_20" [mul.cpp:24]   --->   Operation 216 'load' 'tempA_load_19' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln24_38 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 217 'trunc' 'trunc_ln24_38' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln24_40 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 218 'trunc' 'trunc_ln24_40' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln24_42 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 219 'trunc' 'trunc_ln24_42' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln24_44 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 220 'trunc' 'trunc_ln24_44' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln24_46 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 221 'trunc' 'trunc_ln24_46' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln24_48 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 222 'trunc' 'trunc_ln24_48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln24_50 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 223 'trunc' 'trunc_ln24_50' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln24_52 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 224 'trunc' 'trunc_ln24_52' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln24_54 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 225 'trunc' 'trunc_ln24_54' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_54, i5 0" [mul.cpp:24]   --->   Operation 226 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln24_55 = trunc i6 %i" [mul.cpp:24]   --->   Operation 227 'trunc' 'trunc_ln24_55' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_55, i5 0" [mul.cpp:24]   --->   Operation 228 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.68ns)   --->   "%select_ln24_61 = select i1 %icmp_ln26, i10 %tmp_54, i10 %tmp_55" [mul.cpp:24]   --->   Operation 229 'select' 'select_ln24_61' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln24_27 = or i10 %select_ln24_61, i10 28" [mul.cpp:24]   --->   Operation 230 'or' 'or_ln24_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln33_27 = zext i10 %or_ln24_27" [mul.cpp:33]   --->   Operation 231 'zext' 'zext_ln33_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%tempA_addr_29 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_27" [mul.cpp:33]   --->   Operation 232 'getelementptr' 'tempA_addr_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 233 [2/2] (3.25ns)   --->   "%tempA_load_28 = load i10 %tempA_addr_29" [mul.cpp:24]   --->   Operation 233 'load' 'tempA_load_28' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln24_56 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 234 'trunc' 'trunc_ln24_56' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_56, i5 0" [mul.cpp:24]   --->   Operation 235 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln24_57 = trunc i6 %i" [mul.cpp:24]   --->   Operation 236 'trunc' 'trunc_ln24_57' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_57, i5 0" [mul.cpp:24]   --->   Operation 237 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.68ns)   --->   "%select_ln24_62 = select i1 %icmp_ln26, i10 %tmp_56, i10 %tmp_57" [mul.cpp:24]   --->   Operation 238 'select' 'select_ln24_62' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln24_28 = or i10 %select_ln24_62, i10 29" [mul.cpp:24]   --->   Operation 239 'or' 'or_ln24_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln33_28 = zext i10 %or_ln24_28" [mul.cpp:33]   --->   Operation 240 'zext' 'zext_ln33_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%tempA_addr_30 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_28" [mul.cpp:33]   --->   Operation 241 'getelementptr' 'tempA_addr_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 242 [2/2] (3.25ns)   --->   "%tempA_load_29 = load i10 %tempA_addr_30" [mul.cpp:24]   --->   Operation 242 'load' 'tempA_load_29' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln24_58 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 243 'trunc' 'trunc_ln24_58' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_58, i5 0" [mul.cpp:24]   --->   Operation 244 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln24_59 = trunc i6 %i" [mul.cpp:24]   --->   Operation 245 'trunc' 'trunc_ln24_59' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_59, i5 0" [mul.cpp:24]   --->   Operation 246 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.68ns)   --->   "%select_ln24_63 = select i1 %icmp_ln26, i10 %tmp_58, i10 %tmp_59" [mul.cpp:24]   --->   Operation 247 'select' 'select_ln24_63' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln24_29 = or i10 %select_ln24_63, i10 30" [mul.cpp:24]   --->   Operation 248 'or' 'or_ln24_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln33_29 = zext i10 %or_ln24_29" [mul.cpp:33]   --->   Operation 249 'zext' 'zext_ln33_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%tempA_addr_31 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_29" [mul.cpp:33]   --->   Operation 250 'getelementptr' 'tempA_addr_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 251 [2/2] (3.25ns)   --->   "%tempA_load_30 = load i10 %tempA_addr_31" [mul.cpp:24]   --->   Operation 251 'load' 'tempA_load_30' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln24_60 = trunc i6 %add_ln24" [mul.cpp:24]   --->   Operation 252 'trunc' 'trunc_ln24_60' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_60, i5 0" [mul.cpp:24]   --->   Operation 253 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln24_61 = trunc i6 %i" [mul.cpp:24]   --->   Operation 254 'trunc' 'trunc_ln24_61' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_61, i5 0" [mul.cpp:24]   --->   Operation 255 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.68ns)   --->   "%select_ln24_64 = select i1 %icmp_ln26, i10 %tmp_60, i10 %tmp_61" [mul.cpp:24]   --->   Operation 256 'select' 'select_ln24_64' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln24_30 = or i10 %select_ln24_64, i10 31" [mul.cpp:24]   --->   Operation 257 'or' 'or_ln24_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln33_30 = zext i10 %or_ln24_30" [mul.cpp:33]   --->   Operation 258 'zext' 'zext_ln33_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%tempA_addr_32 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_30" [mul.cpp:33]   --->   Operation 259 'getelementptr' 'tempA_addr_32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 260 [2/2] (3.25ns)   --->   "%tempA_load_31 = load i10 %tempA_addr_32" [mul.cpp:24]   --->   Operation 260 'load' 'tempA_load_31' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln24" [mul.cpp:26]   --->   Operation 261 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%tempB_addr_1 = getelementptr i32 %tempB, i64 0, i64 %zext_ln26" [mul.cpp:33]   --->   Operation 262 'getelementptr' 'tempB_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 1, i6 %select_ln24" [mul.cpp:33]   --->   Operation 263 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%tempB_addr_3 = getelementptr i32 %tempB, i64 0, i64 %tmp_s" [mul.cpp:33]   --->   Operation 264 'getelementptr' 'tempB_addr_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 2, i6 %select_ln24" [mul.cpp:33]   --->   Operation 265 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%tempB_addr_5 = getelementptr i32 %tempB, i64 0, i64 %tmp_62" [mul.cpp:33]   --->   Operation 266 'getelementptr' 'tempB_addr_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 3, i6 %select_ln24" [mul.cpp:33]   --->   Operation 267 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%tempB_addr_7 = getelementptr i32 %tempB, i64 0, i64 %tmp_63" [mul.cpp:33]   --->   Operation 268 'getelementptr' 'tempB_addr_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 4, i6 %select_ln24" [mul.cpp:33]   --->   Operation 269 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%tempB_addr_9 = getelementptr i32 %tempB, i64 0, i64 %tmp_64" [mul.cpp:33]   --->   Operation 270 'getelementptr' 'tempB_addr_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 6, i6 %select_ln24" [mul.cpp:33]   --->   Operation 271 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%tempB_addr_13 = getelementptr i32 %tempB, i64 0, i64 %tmp_66" [mul.cpp:33]   --->   Operation 272 'getelementptr' 'tempB_addr_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 7, i6 %select_ln24" [mul.cpp:33]   --->   Operation 273 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%tempB_addr_15 = getelementptr i32 %tempB, i64 0, i64 %tmp_67" [mul.cpp:33]   --->   Operation 274 'getelementptr' 'tempB_addr_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 8, i6 %select_ln24" [mul.cpp:33]   --->   Operation 275 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%tempB_addr_17 = getelementptr i32 %tempB, i64 0, i64 %tmp_68" [mul.cpp:33]   --->   Operation 276 'getelementptr' 'tempB_addr_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 9, i6 %select_ln24" [mul.cpp:33]   --->   Operation 277 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%tempB_addr_19 = getelementptr i32 %tempB, i64 0, i64 %tmp_69" [mul.cpp:33]   --->   Operation 278 'getelementptr' 'tempB_addr_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 10, i6 %select_ln24" [mul.cpp:33]   --->   Operation 279 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%tempB_addr_21 = getelementptr i32 %tempB, i64 0, i64 %tmp_70" [mul.cpp:33]   --->   Operation 280 'getelementptr' 'tempB_addr_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 11, i6 %select_ln24" [mul.cpp:33]   --->   Operation 281 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%tempB_addr_23 = getelementptr i32 %tempB, i64 0, i64 %tmp_71" [mul.cpp:33]   --->   Operation 282 'getelementptr' 'tempB_addr_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 12, i6 %select_ln24" [mul.cpp:33]   --->   Operation 283 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%tempB_addr_25 = getelementptr i32 %tempB, i64 0, i64 %tmp_72" [mul.cpp:33]   --->   Operation 284 'getelementptr' 'tempB_addr_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 13, i6 %select_ln24" [mul.cpp:33]   --->   Operation 285 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%tempB_addr_27 = getelementptr i32 %tempB, i64 0, i64 %tmp_73" [mul.cpp:33]   --->   Operation 286 'getelementptr' 'tempB_addr_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 14, i6 %select_ln24" [mul.cpp:33]   --->   Operation 287 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%tempB_addr_29 = getelementptr i32 %tempB, i64 0, i64 %tmp_74" [mul.cpp:33]   --->   Operation 288 'getelementptr' 'tempB_addr_29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 15, i6 %select_ln24" [mul.cpp:33]   --->   Operation 289 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%tempB_addr_31 = getelementptr i32 %tempB, i64 0, i64 %tmp_75" [mul.cpp:33]   --->   Operation 290 'getelementptr' 'tempB_addr_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (0.97ns)   --->   "%xor_ln33 = xor i6 %select_ln24, i6 32" [mul.cpp:33]   --->   Operation 291 'xor' 'xor_ln33' <Predicate = (!icmp_ln24)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln33_4 = sext i6 %xor_ln33" [mul.cpp:33]   --->   Operation 292 'sext' 'sext_ln33_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln33_50 = zext i10 %sext_ln33_4" [mul.cpp:33]   --->   Operation 293 'zext' 'zext_ln33_50' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%tempB_addr_32 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_50" [mul.cpp:33]   --->   Operation 294 'getelementptr' 'tempB_addr_32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 295 [2/2] (3.25ns)   --->   "%tempB_load = load i10 %tempB_addr_1" [mul.cpp:33]   --->   Operation 295 'load' 'tempB_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 296 [2/2] (3.25ns)   --->   "%tempB_load_2 = load i10 %tempB_addr_3" [mul.cpp:33]   --->   Operation 296 'load' 'tempB_load_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 297 [2/2] (3.25ns)   --->   "%tempB_load_4 = load i10 %tempB_addr_5" [mul.cpp:33]   --->   Operation 297 'load' 'tempB_load_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 298 [2/2] (3.25ns)   --->   "%tempB_load_6 = load i10 %tempB_addr_7" [mul.cpp:33]   --->   Operation 298 'load' 'tempB_load_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 299 [2/2] (3.25ns)   --->   "%tempB_load_8 = load i10 %tempB_addr_9" [mul.cpp:33]   --->   Operation 299 'load' 'tempB_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 300 [2/2] (3.25ns)   --->   "%tempB_load_12 = load i10 %tempB_addr_13" [mul.cpp:33]   --->   Operation 300 'load' 'tempB_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 301 [2/2] (3.25ns)   --->   "%tempB_load_14 = load i10 %tempB_addr_15" [mul.cpp:33]   --->   Operation 301 'load' 'tempB_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 302 [2/2] (3.25ns)   --->   "%tempB_load_16 = load i10 %tempB_addr_17" [mul.cpp:33]   --->   Operation 302 'load' 'tempB_load_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 303 [2/2] (3.25ns)   --->   "%tempB_load_18 = load i10 %tempB_addr_19" [mul.cpp:33]   --->   Operation 303 'load' 'tempB_load_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 304 [2/2] (3.25ns)   --->   "%tempB_load_20 = load i10 %tempB_addr_21" [mul.cpp:33]   --->   Operation 304 'load' 'tempB_load_20' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 305 [2/2] (3.25ns)   --->   "%tempB_load_22 = load i10 %tempB_addr_23" [mul.cpp:33]   --->   Operation 305 'load' 'tempB_load_22' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 306 [2/2] (3.25ns)   --->   "%tempB_load_24 = load i10 %tempB_addr_25" [mul.cpp:33]   --->   Operation 306 'load' 'tempB_load_24' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 307 [2/2] (3.25ns)   --->   "%tempB_load_26 = load i10 %tempB_addr_27" [mul.cpp:33]   --->   Operation 307 'load' 'tempB_load_26' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 308 [2/2] (3.25ns)   --->   "%tempB_load_28 = load i10 %tempB_addr_29" [mul.cpp:33]   --->   Operation 308 'load' 'tempB_load_28' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 309 [2/2] (3.25ns)   --->   "%tempB_load_30 = load i10 %tempB_addr_31" [mul.cpp:33]   --->   Operation 309 'load' 'tempB_load_30' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 310 [2/2] (3.25ns)   --->   "%tempB_load_31 = load i10 %tempB_addr_32" [mul.cpp:33]   --->   Operation 310 'load' 'tempB_load_31' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 6> <Delay = 5.16>
ST_9 : Operation 311 [1/1] (1.18ns)   --->   "%select_ln24_1 = select i1 %icmp_ln26, i6 %add_ln24, i6 %i" [mul.cpp:24]   --->   Operation 311 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i6 %select_ln24_1" [mul.cpp:36]   --->   Operation 312 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_66_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln36, i5 0" [mul.cpp:24]   --->   Operation 313 'bitconcatenate' 'tmp_66_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %select_ln24_2" [mul.cpp:24]   --->   Operation 314 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%tempA_addr_1 = getelementptr i32 %tempA, i64 0, i64 %zext_ln24" [mul.cpp:33]   --->   Operation 315 'getelementptr' 'tempA_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 316 [2/2] (3.25ns)   --->   "%tempA_load = load i10 %tempA_addr_1" [mul.cpp:24]   --->   Operation 316 'load' 'tempA_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24, i5 0" [mul.cpp:24]   --->   Operation 317 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i6 %i" [mul.cpp:24]   --->   Operation 318 'trunc' 'trunc_ln24_1' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_1, i5 0" [mul.cpp:24]   --->   Operation 319 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.68ns)   --->   "%select_ln24_34 = select i1 %icmp_ln26, i10 %tmp, i10 %tmp_1" [mul.cpp:24]   --->   Operation 320 'select' 'select_ln24_34' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln24 = or i10 %select_ln24_34, i10 1" [mul.cpp:24]   --->   Operation 321 'or' 'or_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %or_ln24" [mul.cpp:33]   --->   Operation 322 'zext' 'zext_ln33' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%tempA_addr_2 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33" [mul.cpp:33]   --->   Operation 323 'getelementptr' 'tempA_addr_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 324 [2/2] (3.25ns)   --->   "%tempA_load_1 = load i10 %tempA_addr_2" [mul.cpp:24]   --->   Operation 324 'load' 'tempA_load_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_2, i5 0" [mul.cpp:24]   --->   Operation 325 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = trunc i6 %i" [mul.cpp:24]   --->   Operation 326 'trunc' 'trunc_ln24_3' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_3, i5 0" [mul.cpp:24]   --->   Operation 327 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.68ns)   --->   "%select_ln24_35 = select i1 %icmp_ln26, i10 %tmp_2, i10 %tmp_3" [mul.cpp:24]   --->   Operation 328 'select' 'select_ln24_35' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln24_1 = or i10 %select_ln24_35, i10 2" [mul.cpp:24]   --->   Operation 329 'or' 'or_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %or_ln24_1" [mul.cpp:33]   --->   Operation 330 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%tempA_addr_3 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_1" [mul.cpp:33]   --->   Operation 331 'getelementptr' 'tempA_addr_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 332 [2/2] (3.25ns)   --->   "%tempA_load_2 = load i10 %tempA_addr_3" [mul.cpp:24]   --->   Operation 332 'load' 'tempA_load_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_4, i5 0" [mul.cpp:24]   --->   Operation 333 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln24_5 = trunc i6 %i" [mul.cpp:24]   --->   Operation 334 'trunc' 'trunc_ln24_5' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_5, i5 0" [mul.cpp:24]   --->   Operation 335 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.68ns)   --->   "%select_ln24_36 = select i1 %icmp_ln26, i10 %tmp_4, i10 %tmp_5" [mul.cpp:24]   --->   Operation 336 'select' 'select_ln24_36' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln24_2 = or i10 %select_ln24_36, i10 3" [mul.cpp:24]   --->   Operation 337 'or' 'or_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i10 %or_ln24_2" [mul.cpp:33]   --->   Operation 338 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%tempA_addr_4 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_2" [mul.cpp:33]   --->   Operation 339 'getelementptr' 'tempA_addr_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 340 [2/2] (3.25ns)   --->   "%tempA_load_3 = load i10 %tempA_addr_4" [mul.cpp:24]   --->   Operation 340 'load' 'tempA_load_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 341 [1/2] (3.25ns)   --->   "%tempA_load_4 = load i10 %tempA_addr_5" [mul.cpp:24]   --->   Operation 341 'load' 'tempA_load_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 342 [1/2] (3.25ns)   --->   "%tempA_load_5 = load i10 %tempA_addr_6" [mul.cpp:24]   --->   Operation 342 'load' 'tempA_load_5' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 343 [1/2] (3.25ns)   --->   "%tempA_load_6 = load i10 %tempA_addr_7" [mul.cpp:24]   --->   Operation 343 'load' 'tempA_load_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 344 [1/2] (3.25ns)   --->   "%tempA_load_7 = load i10 %tempA_addr_8" [mul.cpp:24]   --->   Operation 344 'load' 'tempA_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_14, i5 0" [mul.cpp:24]   --->   Operation 345 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln24_15 = trunc i6 %i" [mul.cpp:24]   --->   Operation 346 'trunc' 'trunc_ln24_15' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_15, i5 0" [mul.cpp:24]   --->   Operation 347 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.68ns)   --->   "%select_ln24_41 = select i1 %icmp_ln26, i10 %tmp_14, i10 %tmp_15" [mul.cpp:24]   --->   Operation 348 'select' 'select_ln24_41' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%or_ln24_7 = or i10 %select_ln24_41, i10 8" [mul.cpp:24]   --->   Operation 349 'or' 'or_ln24_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i10 %or_ln24_7" [mul.cpp:33]   --->   Operation 350 'zext' 'zext_ln33_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%tempA_addr_9 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_7" [mul.cpp:33]   --->   Operation 351 'getelementptr' 'tempA_addr_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 352 [2/2] (3.25ns)   --->   "%tempA_load_8 = load i10 %tempA_addr_9" [mul.cpp:24]   --->   Operation 352 'load' 'tempA_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_16, i5 0" [mul.cpp:24]   --->   Operation 353 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln24_17 = trunc i6 %i" [mul.cpp:24]   --->   Operation 354 'trunc' 'trunc_ln24_17' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_17, i5 0" [mul.cpp:24]   --->   Operation 355 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.68ns)   --->   "%select_ln24_42 = select i1 %icmp_ln26, i10 %tmp_16, i10 %tmp_17" [mul.cpp:24]   --->   Operation 356 'select' 'select_ln24_42' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln24_8 = or i10 %select_ln24_42, i10 9" [mul.cpp:24]   --->   Operation 357 'or' 'or_ln24_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i10 %or_ln24_8" [mul.cpp:33]   --->   Operation 358 'zext' 'zext_ln33_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%tempA_addr_10 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_8" [mul.cpp:33]   --->   Operation 359 'getelementptr' 'tempA_addr_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 360 [2/2] (3.25ns)   --->   "%tempA_load_9 = load i10 %tempA_addr_10" [mul.cpp:24]   --->   Operation 360 'load' 'tempA_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_18, i5 0" [mul.cpp:24]   --->   Operation 361 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln24_19 = trunc i6 %i" [mul.cpp:24]   --->   Operation 362 'trunc' 'trunc_ln24_19' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_19, i5 0" [mul.cpp:24]   --->   Operation 363 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.68ns)   --->   "%select_ln24_43 = select i1 %icmp_ln26, i10 %tmp_18, i10 %tmp_19" [mul.cpp:24]   --->   Operation 364 'select' 'select_ln24_43' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln24_9 = or i10 %select_ln24_43, i10 10" [mul.cpp:24]   --->   Operation 365 'or' 'or_ln24_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln33_9 = zext i10 %or_ln24_9" [mul.cpp:33]   --->   Operation 366 'zext' 'zext_ln33_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%tempA_addr_11 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_9" [mul.cpp:33]   --->   Operation 367 'getelementptr' 'tempA_addr_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 368 [2/2] (3.25ns)   --->   "%tempA_load_10 = load i10 %tempA_addr_11" [mul.cpp:24]   --->   Operation 368 'load' 'tempA_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_20, i5 0" [mul.cpp:24]   --->   Operation 369 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln24_21 = trunc i6 %i" [mul.cpp:24]   --->   Operation 370 'trunc' 'trunc_ln24_21' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_21, i5 0" [mul.cpp:24]   --->   Operation 371 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.68ns)   --->   "%select_ln24_44 = select i1 %icmp_ln26, i10 %tmp_20, i10 %tmp_21" [mul.cpp:24]   --->   Operation 372 'select' 'select_ln24_44' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln24_10 = or i10 %select_ln24_44, i10 11" [mul.cpp:24]   --->   Operation 373 'or' 'or_ln24_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i10 %or_ln24_10" [mul.cpp:33]   --->   Operation 374 'zext' 'zext_ln33_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%tempA_addr_12 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_10" [mul.cpp:33]   --->   Operation 375 'getelementptr' 'tempA_addr_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 376 [2/2] (3.25ns)   --->   "%tempA_load_11 = load i10 %tempA_addr_12" [mul.cpp:24]   --->   Operation 376 'load' 'tempA_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 377 [1/2] (3.25ns)   --->   "%tempA_load_12 = load i10 %tempA_addr_13" [mul.cpp:24]   --->   Operation 377 'load' 'tempA_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 378 [1/2] (3.25ns)   --->   "%tempA_load_13 = load i10 %tempA_addr_14" [mul.cpp:24]   --->   Operation 378 'load' 'tempA_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 379 [1/2] (3.25ns)   --->   "%tempA_load_14 = load i10 %tempA_addr_15" [mul.cpp:24]   --->   Operation 379 'load' 'tempA_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 380 [1/2] (3.25ns)   --->   "%tempA_load_15 = load i10 %tempA_addr_16" [mul.cpp:24]   --->   Operation 380 'load' 'tempA_load_15' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 381 [1/2] (3.25ns)   --->   "%tempA_load_16 = load i10 %tempA_addr_17" [mul.cpp:24]   --->   Operation 381 'load' 'tempA_load_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 382 [1/2] (3.25ns)   --->   "%tempA_load_17 = load i10 %tempA_addr_18" [mul.cpp:24]   --->   Operation 382 'load' 'tempA_load_17' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 383 [1/2] (3.25ns)   --->   "%tempA_load_18 = load i10 %tempA_addr_19" [mul.cpp:24]   --->   Operation 383 'load' 'tempA_load_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 384 [1/2] (3.25ns)   --->   "%tempA_load_19 = load i10 %tempA_addr_20" [mul.cpp:24]   --->   Operation 384 'load' 'tempA_load_19' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_38, i5 0" [mul.cpp:24]   --->   Operation 385 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln24_39 = trunc i6 %i" [mul.cpp:24]   --->   Operation 386 'trunc' 'trunc_ln24_39' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_39, i5 0" [mul.cpp:24]   --->   Operation 387 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.68ns)   --->   "%select_ln24_53 = select i1 %icmp_ln26, i10 %tmp_38, i10 %tmp_39" [mul.cpp:24]   --->   Operation 388 'select' 'select_ln24_53' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln24_19 = or i10 %select_ln24_53, i10 20" [mul.cpp:24]   --->   Operation 389 'or' 'or_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln33_19 = zext i10 %or_ln24_19" [mul.cpp:33]   --->   Operation 390 'zext' 'zext_ln33_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%tempA_addr_21 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_19" [mul.cpp:33]   --->   Operation 391 'getelementptr' 'tempA_addr_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 392 [2/2] (3.25ns)   --->   "%tempA_load_20 = load i10 %tempA_addr_21" [mul.cpp:24]   --->   Operation 392 'load' 'tempA_load_20' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_40, i5 0" [mul.cpp:24]   --->   Operation 393 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln24_41 = trunc i6 %i" [mul.cpp:24]   --->   Operation 394 'trunc' 'trunc_ln24_41' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_41, i5 0" [mul.cpp:24]   --->   Operation 395 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.68ns)   --->   "%select_ln24_54 = select i1 %icmp_ln26, i10 %tmp_40, i10 %tmp_41" [mul.cpp:24]   --->   Operation 396 'select' 'select_ln24_54' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%or_ln24_20 = or i10 %select_ln24_54, i10 21" [mul.cpp:24]   --->   Operation 397 'or' 'or_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln33_20 = zext i10 %or_ln24_20" [mul.cpp:33]   --->   Operation 398 'zext' 'zext_ln33_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%tempA_addr_22 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_20" [mul.cpp:33]   --->   Operation 399 'getelementptr' 'tempA_addr_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 400 [2/2] (3.25ns)   --->   "%tempA_load_21 = load i10 %tempA_addr_22" [mul.cpp:24]   --->   Operation 400 'load' 'tempA_load_21' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_42, i5 0" [mul.cpp:24]   --->   Operation 401 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln24_43 = trunc i6 %i" [mul.cpp:24]   --->   Operation 402 'trunc' 'trunc_ln24_43' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_43, i5 0" [mul.cpp:24]   --->   Operation 403 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.68ns)   --->   "%select_ln24_55 = select i1 %icmp_ln26, i10 %tmp_42, i10 %tmp_43" [mul.cpp:24]   --->   Operation 404 'select' 'select_ln24_55' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln24_21 = or i10 %select_ln24_55, i10 22" [mul.cpp:24]   --->   Operation 405 'or' 'or_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln33_21 = zext i10 %or_ln24_21" [mul.cpp:33]   --->   Operation 406 'zext' 'zext_ln33_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%tempA_addr_23 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_21" [mul.cpp:33]   --->   Operation 407 'getelementptr' 'tempA_addr_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 408 [2/2] (3.25ns)   --->   "%tempA_load_22 = load i10 %tempA_addr_23" [mul.cpp:24]   --->   Operation 408 'load' 'tempA_load_22' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_44, i5 0" [mul.cpp:24]   --->   Operation 409 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln24_45 = trunc i6 %i" [mul.cpp:24]   --->   Operation 410 'trunc' 'trunc_ln24_45' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_45, i5 0" [mul.cpp:24]   --->   Operation 411 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (0.68ns)   --->   "%select_ln24_56 = select i1 %icmp_ln26, i10 %tmp_44, i10 %tmp_45" [mul.cpp:24]   --->   Operation 412 'select' 'select_ln24_56' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln24_22 = or i10 %select_ln24_56, i10 23" [mul.cpp:24]   --->   Operation 413 'or' 'or_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln33_22 = zext i10 %or_ln24_22" [mul.cpp:33]   --->   Operation 414 'zext' 'zext_ln33_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%tempA_addr_24 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_22" [mul.cpp:33]   --->   Operation 415 'getelementptr' 'tempA_addr_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 416 [2/2] (3.25ns)   --->   "%tempA_load_23 = load i10 %tempA_addr_24" [mul.cpp:24]   --->   Operation 416 'load' 'tempA_load_23' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_46, i5 0" [mul.cpp:24]   --->   Operation 417 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln24_47 = trunc i6 %i" [mul.cpp:24]   --->   Operation 418 'trunc' 'trunc_ln24_47' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_47, i5 0" [mul.cpp:24]   --->   Operation 419 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.68ns)   --->   "%select_ln24_57 = select i1 %icmp_ln26, i10 %tmp_46, i10 %tmp_47" [mul.cpp:24]   --->   Operation 420 'select' 'select_ln24_57' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln24_23 = or i10 %select_ln24_57, i10 24" [mul.cpp:24]   --->   Operation 421 'or' 'or_ln24_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln33_23 = zext i10 %or_ln24_23" [mul.cpp:33]   --->   Operation 422 'zext' 'zext_ln33_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%tempA_addr_25 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_23" [mul.cpp:33]   --->   Operation 423 'getelementptr' 'tempA_addr_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 424 [2/2] (3.25ns)   --->   "%tempA_load_24 = load i10 %tempA_addr_25" [mul.cpp:24]   --->   Operation 424 'load' 'tempA_load_24' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_48, i5 0" [mul.cpp:24]   --->   Operation 425 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln24_49 = trunc i6 %i" [mul.cpp:24]   --->   Operation 426 'trunc' 'trunc_ln24_49' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_49, i5 0" [mul.cpp:24]   --->   Operation 427 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.68ns)   --->   "%select_ln24_58 = select i1 %icmp_ln26, i10 %tmp_48, i10 %tmp_49" [mul.cpp:24]   --->   Operation 428 'select' 'select_ln24_58' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln24_24 = or i10 %select_ln24_58, i10 25" [mul.cpp:24]   --->   Operation 429 'or' 'or_ln24_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln33_24 = zext i10 %or_ln24_24" [mul.cpp:33]   --->   Operation 430 'zext' 'zext_ln33_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 431 [1/1] (0.00ns)   --->   "%tempA_addr_26 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_24" [mul.cpp:33]   --->   Operation 431 'getelementptr' 'tempA_addr_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 432 [2/2] (3.25ns)   --->   "%tempA_load_25 = load i10 %tempA_addr_26" [mul.cpp:24]   --->   Operation 432 'load' 'tempA_load_25' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_50, i5 0" [mul.cpp:24]   --->   Operation 433 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln24_51 = trunc i6 %i" [mul.cpp:24]   --->   Operation 434 'trunc' 'trunc_ln24_51' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_51, i5 0" [mul.cpp:24]   --->   Operation 435 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 436 [1/1] (0.68ns)   --->   "%select_ln24_59 = select i1 %icmp_ln26, i10 %tmp_50, i10 %tmp_51" [mul.cpp:24]   --->   Operation 436 'select' 'select_ln24_59' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%or_ln24_25 = or i10 %select_ln24_59, i10 26" [mul.cpp:24]   --->   Operation 437 'or' 'or_ln24_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln33_25 = zext i10 %or_ln24_25" [mul.cpp:33]   --->   Operation 438 'zext' 'zext_ln33_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%tempA_addr_27 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_25" [mul.cpp:33]   --->   Operation 439 'getelementptr' 'tempA_addr_27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 440 [2/2] (3.25ns)   --->   "%tempA_load_26 = load i10 %tempA_addr_27" [mul.cpp:24]   --->   Operation 440 'load' 'tempA_load_26' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_52, i5 0" [mul.cpp:24]   --->   Operation 441 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln24 & icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln24_53 = trunc i6 %i" [mul.cpp:24]   --->   Operation 442 'trunc' 'trunc_ln24_53' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln24_53, i5 0" [mul.cpp:24]   --->   Operation 443 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln24 & !icmp_ln26)> <Delay = 0.00>
ST_9 : Operation 444 [1/1] (0.68ns)   --->   "%select_ln24_60 = select i1 %icmp_ln26, i10 %tmp_52, i10 %tmp_53" [mul.cpp:24]   --->   Operation 444 'select' 'select_ln24_60' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%or_ln24_26 = or i10 %select_ln24_60, i10 27" [mul.cpp:24]   --->   Operation 445 'or' 'or_ln24_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln33_26 = zext i10 %or_ln24_26" [mul.cpp:33]   --->   Operation 446 'zext' 'zext_ln33_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 447 [1/1] (0.00ns)   --->   "%tempA_addr_28 = getelementptr i32 %tempA, i64 0, i64 %zext_ln33_26" [mul.cpp:33]   --->   Operation 447 'getelementptr' 'tempA_addr_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 448 [2/2] (3.25ns)   --->   "%tempA_load_27 = load i10 %tempA_addr_28" [mul.cpp:24]   --->   Operation 448 'load' 'tempA_load_27' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 449 [1/2] (3.25ns)   --->   "%tempA_load_28 = load i10 %tempA_addr_29" [mul.cpp:24]   --->   Operation 449 'load' 'tempA_load_28' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 450 [1/2] (3.25ns)   --->   "%tempA_load_29 = load i10 %tempA_addr_30" [mul.cpp:24]   --->   Operation 450 'load' 'tempA_load_29' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 451 [1/2] (3.25ns)   --->   "%tempA_load_30 = load i10 %tempA_addr_31" [mul.cpp:24]   --->   Operation 451 'load' 'tempA_load_30' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 452 [1/2] (3.25ns)   --->   "%tempA_load_31 = load i10 %tempA_addr_32" [mul.cpp:24]   --->   Operation 452 'load' 'tempA_load_31' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln33_31 = zext i6 %select_ln24" [mul.cpp:33]   --->   Operation 453 'zext' 'zext_ln33_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln33_32 = zext i6 %select_ln24" [mul.cpp:33]   --->   Operation 454 'zext' 'zext_ln33_32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln33_33 = zext i6 %select_ln24" [mul.cpp:33]   --->   Operation 455 'zext' 'zext_ln33_33' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln33_34 = zext i6 %select_ln24" [mul.cpp:33]   --->   Operation 456 'zext' 'zext_ln33_34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (1.87ns)   --->   "%add_ln33_31 = add i7 %zext_ln33_34, i7 32" [mul.cpp:33]   --->   Operation 457 'add' 'add_ln33_31' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln33_35 = zext i7 %add_ln33_31" [mul.cpp:33]   --->   Operation 458 'zext' 'zext_ln33_35' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns)   --->   "%tempB_addr_2 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_35" [mul.cpp:33]   --->   Operation 459 'getelementptr' 'tempB_addr_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 460 [1/1] (1.91ns)   --->   "%add_ln33_32 = add i8 %zext_ln33_32, i8 96" [mul.cpp:33]   --->   Operation 460 'add' 'add_ln33_32' <Predicate = (!icmp_ln24)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln33_36 = zext i8 %add_ln33_32" [mul.cpp:33]   --->   Operation 461 'zext' 'zext_ln33_36' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%tempB_addr_4 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_36" [mul.cpp:33]   --->   Operation 462 'getelementptr' 'tempB_addr_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (1.91ns)   --->   "%add_ln33_33 = add i8 %zext_ln33_32, i8 160" [mul.cpp:33]   --->   Operation 463 'add' 'add_ln33_33' <Predicate = (!icmp_ln24)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln33_37 = zext i8 %add_ln33_33" [mul.cpp:33]   --->   Operation 464 'zext' 'zext_ln33_37' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%tempB_addr_6 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_37" [mul.cpp:33]   --->   Operation 465 'getelementptr' 'tempB_addr_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (1.82ns)   --->   "%add_ln33_34 = add i9 %zext_ln33_33, i9 224" [mul.cpp:33]   --->   Operation 466 'add' 'add_ln33_34' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln33_38 = zext i9 %add_ln33_34" [mul.cpp:33]   --->   Operation 467 'zext' 'zext_ln33_38' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%tempB_addr_8 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_38" [mul.cpp:33]   --->   Operation 468 'getelementptr' 'tempB_addr_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (1.82ns)   --->   "%add_ln33_35 = add i9 %zext_ln33_33, i9 288" [mul.cpp:33]   --->   Operation 469 'add' 'add_ln33_35' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln33_39 = zext i9 %add_ln33_35" [mul.cpp:33]   --->   Operation 470 'zext' 'zext_ln33_39' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%tempB_addr_10 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_39" [mul.cpp:33]   --->   Operation 471 'getelementptr' 'tempB_addr_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 5, i6 %select_ln24" [mul.cpp:33]   --->   Operation 472 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%tempB_addr_11 = getelementptr i32 %tempB, i64 0, i64 %tmp_65" [mul.cpp:33]   --->   Operation 473 'getelementptr' 'tempB_addr_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (1.82ns)   --->   "%add_ln33_36 = add i9 %zext_ln33_33, i9 352" [mul.cpp:33]   --->   Operation 474 'add' 'add_ln33_36' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln33_40 = zext i9 %add_ln33_36" [mul.cpp:33]   --->   Operation 475 'zext' 'zext_ln33_40' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (0.00ns)   --->   "%tempB_addr_12 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_40" [mul.cpp:33]   --->   Operation 476 'getelementptr' 'tempB_addr_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i8 %add_ln33_33" [mul.cpp:33]   --->   Operation 477 'sext' 'sext_ln33' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln33_41 = zext i9 %sext_ln33" [mul.cpp:33]   --->   Operation 478 'zext' 'zext_ln33_41' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 479 [1/1] (0.00ns)   --->   "%tempB_addr_14 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_41" [mul.cpp:33]   --->   Operation 479 'getelementptr' 'tempB_addr_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 480 [1/1] (1.73ns)   --->   "%add_ln33_37 = add i10 %zext_ln33_31, i10 480" [mul.cpp:33]   --->   Operation 480 'add' 'add_ln33_37' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln33_42 = zext i10 %add_ln33_37" [mul.cpp:33]   --->   Operation 481 'zext' 'zext_ln33_42' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%tempB_addr_16 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_42" [mul.cpp:33]   --->   Operation 482 'getelementptr' 'tempB_addr_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 483 [1/1] (1.73ns)   --->   "%add_ln33_38 = add i10 %zext_ln33_31, i10 544" [mul.cpp:33]   --->   Operation 483 'add' 'add_ln33_38' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln33_43 = zext i10 %add_ln33_38" [mul.cpp:33]   --->   Operation 484 'zext' 'zext_ln33_43' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%tempB_addr_18 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_43" [mul.cpp:33]   --->   Operation 485 'getelementptr' 'tempB_addr_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 486 [1/1] (1.73ns)   --->   "%add_ln33_39 = add i10 %zext_ln33_31, i10 608" [mul.cpp:33]   --->   Operation 486 'add' 'add_ln33_39' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln33_44 = zext i10 %add_ln33_39" [mul.cpp:33]   --->   Operation 487 'zext' 'zext_ln33_44' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%tempB_addr_20 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_44" [mul.cpp:33]   --->   Operation 488 'getelementptr' 'tempB_addr_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 489 [1/1] (1.73ns)   --->   "%add_ln33_40 = add i10 %zext_ln33_31, i10 672" [mul.cpp:33]   --->   Operation 489 'add' 'add_ln33_40' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln33_45 = zext i10 %add_ln33_40" [mul.cpp:33]   --->   Operation 490 'zext' 'zext_ln33_45' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 491 [1/1] (0.00ns)   --->   "%tempB_addr_22 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_45" [mul.cpp:33]   --->   Operation 491 'getelementptr' 'tempB_addr_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 492 [1/1] (1.73ns)   --->   "%add_ln33_41 = add i10 %zext_ln33_31, i10 736" [mul.cpp:33]   --->   Operation 492 'add' 'add_ln33_41' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln33_46 = zext i10 %add_ln33_41" [mul.cpp:33]   --->   Operation 493 'zext' 'zext_ln33_46' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 494 [1/1] (0.00ns)   --->   "%tempB_addr_24 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_46" [mul.cpp:33]   --->   Operation 494 'getelementptr' 'tempB_addr_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i9 %add_ln33_35" [mul.cpp:33]   --->   Operation 495 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln33_47 = zext i10 %sext_ln33_1" [mul.cpp:33]   --->   Operation 496 'zext' 'zext_ln33_47' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "%tempB_addr_26 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_47" [mul.cpp:33]   --->   Operation 497 'getelementptr' 'tempB_addr_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln33_2 = sext i9 %add_ln33_36" [mul.cpp:33]   --->   Operation 498 'sext' 'sext_ln33_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln33_48 = zext i10 %sext_ln33_2" [mul.cpp:33]   --->   Operation 499 'zext' 'zext_ln33_48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 500 [1/1] (0.00ns)   --->   "%tempB_addr_28 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_48" [mul.cpp:33]   --->   Operation 500 'getelementptr' 'tempB_addr_28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i8 %add_ln33_33" [mul.cpp:33]   --->   Operation 501 'sext' 'sext_ln33_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln33_49 = zext i10 %sext_ln33_3" [mul.cpp:33]   --->   Operation 502 'zext' 'zext_ln33_49' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 503 [1/1] (0.00ns)   --->   "%tempB_addr_30 = getelementptr i32 %tempB, i64 0, i64 %zext_ln33_49" [mul.cpp:33]   --->   Operation 503 'getelementptr' 'tempB_addr_30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 504 [1/1] (1.73ns)   --->   "%add_ln36 = add i10 %tmp_66_cast, i10 %zext_ln33_31" [mul.cpp:36]   --->   Operation 504 'add' 'add_ln36' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 505 [1/2] (3.25ns)   --->   "%tempB_load = load i10 %tempB_addr_1" [mul.cpp:33]   --->   Operation 505 'load' 'tempB_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 506 [2/2] (3.25ns)   --->   "%tempB_load_1 = load i10 %tempB_addr_2" [mul.cpp:33]   --->   Operation 506 'load' 'tempB_load_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 507 [1/2] (3.25ns)   --->   "%tempB_load_2 = load i10 %tempB_addr_3" [mul.cpp:33]   --->   Operation 507 'load' 'tempB_load_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 508 [2/2] (3.25ns)   --->   "%tempB_load_3 = load i10 %tempB_addr_4" [mul.cpp:33]   --->   Operation 508 'load' 'tempB_load_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 509 [1/2] (3.25ns)   --->   "%tempB_load_4 = load i10 %tempB_addr_5" [mul.cpp:33]   --->   Operation 509 'load' 'tempB_load_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 510 [2/2] (3.25ns)   --->   "%tempB_load_5 = load i10 %tempB_addr_6" [mul.cpp:33]   --->   Operation 510 'load' 'tempB_load_5' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 511 [1/2] (3.25ns)   --->   "%tempB_load_6 = load i10 %tempB_addr_7" [mul.cpp:33]   --->   Operation 511 'load' 'tempB_load_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 512 [2/2] (3.25ns)   --->   "%tempB_load_7 = load i10 %tempB_addr_8" [mul.cpp:33]   --->   Operation 512 'load' 'tempB_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 513 [1/2] (3.25ns)   --->   "%tempB_load_8 = load i10 %tempB_addr_9" [mul.cpp:33]   --->   Operation 513 'load' 'tempB_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 514 [2/2] (3.25ns)   --->   "%tempB_load_9 = load i10 %tempB_addr_10" [mul.cpp:33]   --->   Operation 514 'load' 'tempB_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 515 [2/2] (3.25ns)   --->   "%tempB_load_10 = load i10 %tempB_addr_11" [mul.cpp:33]   --->   Operation 515 'load' 'tempB_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 516 [2/2] (3.25ns)   --->   "%tempB_load_11 = load i10 %tempB_addr_12" [mul.cpp:33]   --->   Operation 516 'load' 'tempB_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 517 [1/2] (3.25ns)   --->   "%tempB_load_12 = load i10 %tempB_addr_13" [mul.cpp:33]   --->   Operation 517 'load' 'tempB_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 518 [2/2] (3.25ns)   --->   "%tempB_load_13 = load i10 %tempB_addr_14" [mul.cpp:33]   --->   Operation 518 'load' 'tempB_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 519 [1/2] (3.25ns)   --->   "%tempB_load_14 = load i10 %tempB_addr_15" [mul.cpp:33]   --->   Operation 519 'load' 'tempB_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 520 [2/2] (3.25ns)   --->   "%tempB_load_15 = load i10 %tempB_addr_16" [mul.cpp:33]   --->   Operation 520 'load' 'tempB_load_15' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 521 [1/2] (3.25ns)   --->   "%tempB_load_16 = load i10 %tempB_addr_17" [mul.cpp:33]   --->   Operation 521 'load' 'tempB_load_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 522 [2/2] (3.25ns)   --->   "%tempB_load_17 = load i10 %tempB_addr_18" [mul.cpp:33]   --->   Operation 522 'load' 'tempB_load_17' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 523 [1/2] (3.25ns)   --->   "%tempB_load_18 = load i10 %tempB_addr_19" [mul.cpp:33]   --->   Operation 523 'load' 'tempB_load_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 524 [2/2] (3.25ns)   --->   "%tempB_load_19 = load i10 %tempB_addr_20" [mul.cpp:33]   --->   Operation 524 'load' 'tempB_load_19' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 525 [1/2] (3.25ns)   --->   "%tempB_load_20 = load i10 %tempB_addr_21" [mul.cpp:33]   --->   Operation 525 'load' 'tempB_load_20' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 526 [2/2] (3.25ns)   --->   "%tempB_load_21 = load i10 %tempB_addr_22" [mul.cpp:33]   --->   Operation 526 'load' 'tempB_load_21' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 527 [1/2] (3.25ns)   --->   "%tempB_load_22 = load i10 %tempB_addr_23" [mul.cpp:33]   --->   Operation 527 'load' 'tempB_load_22' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 528 [2/2] (3.25ns)   --->   "%tempB_load_23 = load i10 %tempB_addr_24" [mul.cpp:33]   --->   Operation 528 'load' 'tempB_load_23' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 529 [1/2] (3.25ns)   --->   "%tempB_load_24 = load i10 %tempB_addr_25" [mul.cpp:33]   --->   Operation 529 'load' 'tempB_load_24' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 530 [2/2] (3.25ns)   --->   "%tempB_load_25 = load i10 %tempB_addr_26" [mul.cpp:33]   --->   Operation 530 'load' 'tempB_load_25' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 531 [1/2] (3.25ns)   --->   "%tempB_load_26 = load i10 %tempB_addr_27" [mul.cpp:33]   --->   Operation 531 'load' 'tempB_load_26' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 532 [2/2] (3.25ns)   --->   "%tempB_load_27 = load i10 %tempB_addr_28" [mul.cpp:33]   --->   Operation 532 'load' 'tempB_load_27' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 533 [1/2] (3.25ns)   --->   "%tempB_load_28 = load i10 %tempB_addr_29" [mul.cpp:33]   --->   Operation 533 'load' 'tempB_load_28' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 534 [2/2] (3.25ns)   --->   "%tempB_load_29 = load i10 %tempB_addr_30" [mul.cpp:33]   --->   Operation 534 'load' 'tempB_load_29' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 535 [1/2] (3.25ns)   --->   "%tempB_load_30 = load i10 %tempB_addr_31" [mul.cpp:33]   --->   Operation 535 'load' 'tempB_load_30' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 536 [1/2] (3.25ns)   --->   "%tempB_load_31 = load i10 %tempB_addr_32" [mul.cpp:33]   --->   Operation 536 'load' 'tempB_load_31' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 537 [1/1] (1.82ns)   --->   "%add_ln26 = add i6 %select_ln24, i6 1" [mul.cpp:26]   --->   Operation 537 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 6.91>
ST_10 : Operation 538 [1/2] (3.25ns)   --->   "%tempA_load = load i10 %tempA_addr_1" [mul.cpp:24]   --->   Operation 538 'load' 'tempA_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 539 [1/2] (3.25ns)   --->   "%tempA_load_1 = load i10 %tempA_addr_2" [mul.cpp:24]   --->   Operation 539 'load' 'tempA_load_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 540 [1/2] (3.25ns)   --->   "%tempA_load_2 = load i10 %tempA_addr_3" [mul.cpp:24]   --->   Operation 540 'load' 'tempA_load_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 541 [1/2] (3.25ns)   --->   "%tempA_load_3 = load i10 %tempA_addr_4" [mul.cpp:24]   --->   Operation 541 'load' 'tempA_load_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 542 [1/2] (3.25ns)   --->   "%tempA_load_8 = load i10 %tempA_addr_9" [mul.cpp:24]   --->   Operation 542 'load' 'tempA_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 543 [1/2] (3.25ns)   --->   "%tempA_load_9 = load i10 %tempA_addr_10" [mul.cpp:24]   --->   Operation 543 'load' 'tempA_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 544 [1/2] (3.25ns)   --->   "%tempA_load_10 = load i10 %tempA_addr_11" [mul.cpp:24]   --->   Operation 544 'load' 'tempA_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 545 [1/2] (3.25ns)   --->   "%tempA_load_11 = load i10 %tempA_addr_12" [mul.cpp:24]   --->   Operation 545 'load' 'tempA_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 546 [1/2] (3.25ns)   --->   "%tempA_load_20 = load i10 %tempA_addr_21" [mul.cpp:24]   --->   Operation 546 'load' 'tempA_load_20' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 547 [1/2] (3.25ns)   --->   "%tempA_load_21 = load i10 %tempA_addr_22" [mul.cpp:24]   --->   Operation 547 'load' 'tempA_load_21' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 548 [1/2] (3.25ns)   --->   "%tempA_load_22 = load i10 %tempA_addr_23" [mul.cpp:24]   --->   Operation 548 'load' 'tempA_load_22' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 549 [1/2] (3.25ns)   --->   "%tempA_load_23 = load i10 %tempA_addr_24" [mul.cpp:24]   --->   Operation 549 'load' 'tempA_load_23' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 550 [1/2] (3.25ns)   --->   "%tempA_load_24 = load i10 %tempA_addr_25" [mul.cpp:24]   --->   Operation 550 'load' 'tempA_load_24' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 551 [1/2] (3.25ns)   --->   "%tempA_load_25 = load i10 %tempA_addr_26" [mul.cpp:24]   --->   Operation 551 'load' 'tempA_load_25' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 552 [1/2] (3.25ns)   --->   "%tempA_load_26 = load i10 %tempA_addr_27" [mul.cpp:24]   --->   Operation 552 'load' 'tempA_load_26' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 553 [1/2] (3.25ns)   --->   "%tempA_load_27 = load i10 %tempA_addr_28" [mul.cpp:24]   --->   Operation 553 'load' 'tempA_load_27' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 554 [1/2] (3.25ns)   --->   "%tempB_load_1 = load i10 %tempB_addr_2" [mul.cpp:33]   --->   Operation 554 'load' 'tempB_load_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 555 [1/2] (3.25ns)   --->   "%tempB_load_3 = load i10 %tempB_addr_4" [mul.cpp:33]   --->   Operation 555 'load' 'tempB_load_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 556 [2/2] (6.91ns)   --->   "%mul_ln33_4 = mul i32 %tempB_load_4, i32 %tempA_load_4" [mul.cpp:33]   --->   Operation 556 'mul' 'mul_ln33_4' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 557 [1/2] (3.25ns)   --->   "%tempB_load_5 = load i10 %tempB_addr_6" [mul.cpp:33]   --->   Operation 557 'load' 'tempB_load_5' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 558 [2/2] (6.91ns)   --->   "%mul_ln33_6 = mul i32 %tempB_load_6, i32 %tempA_load_6" [mul.cpp:33]   --->   Operation 558 'mul' 'mul_ln33_6' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 559 [1/2] (3.25ns)   --->   "%tempB_load_7 = load i10 %tempB_addr_8" [mul.cpp:33]   --->   Operation 559 'load' 'tempB_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 560 [1/2] (3.25ns)   --->   "%tempB_load_9 = load i10 %tempB_addr_10" [mul.cpp:33]   --->   Operation 560 'load' 'tempB_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 561 [1/2] (3.25ns)   --->   "%tempB_load_10 = load i10 %tempB_addr_11" [mul.cpp:33]   --->   Operation 561 'load' 'tempB_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 562 [1/2] (3.25ns)   --->   "%tempB_load_11 = load i10 %tempB_addr_12" [mul.cpp:33]   --->   Operation 562 'load' 'tempB_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 563 [2/2] (6.91ns)   --->   "%mul_ln33_12 = mul i32 %tempB_load_12, i32 %tempA_load_12" [mul.cpp:33]   --->   Operation 563 'mul' 'mul_ln33_12' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 564 [1/2] (3.25ns)   --->   "%tempB_load_13 = load i10 %tempB_addr_14" [mul.cpp:33]   --->   Operation 564 'load' 'tempB_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 565 [2/2] (6.91ns)   --->   "%mul_ln33_14 = mul i32 %tempB_load_14, i32 %tempA_load_14" [mul.cpp:33]   --->   Operation 565 'mul' 'mul_ln33_14' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 566 [1/2] (3.25ns)   --->   "%tempB_load_15 = load i10 %tempB_addr_16" [mul.cpp:33]   --->   Operation 566 'load' 'tempB_load_15' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 567 [2/2] (6.91ns)   --->   "%mul_ln33_16 = mul i32 %tempB_load_16, i32 %tempA_load_16" [mul.cpp:33]   --->   Operation 567 'mul' 'mul_ln33_16' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 568 [1/2] (3.25ns)   --->   "%tempB_load_17 = load i10 %tempB_addr_18" [mul.cpp:33]   --->   Operation 568 'load' 'tempB_load_17' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 569 [2/2] (6.91ns)   --->   "%mul_ln33_18 = mul i32 %tempB_load_18, i32 %tempA_load_18" [mul.cpp:33]   --->   Operation 569 'mul' 'mul_ln33_18' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 570 [1/2] (3.25ns)   --->   "%tempB_load_19 = load i10 %tempB_addr_20" [mul.cpp:33]   --->   Operation 570 'load' 'tempB_load_19' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 571 [1/2] (3.25ns)   --->   "%tempB_load_21 = load i10 %tempB_addr_22" [mul.cpp:33]   --->   Operation 571 'load' 'tempB_load_21' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 572 [1/2] (3.25ns)   --->   "%tempB_load_23 = load i10 %tempB_addr_24" [mul.cpp:33]   --->   Operation 572 'load' 'tempB_load_23' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 573 [1/2] (3.25ns)   --->   "%tempB_load_25 = load i10 %tempB_addr_26" [mul.cpp:33]   --->   Operation 573 'load' 'tempB_load_25' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 574 [1/2] (3.25ns)   --->   "%tempB_load_27 = load i10 %tempB_addr_28" [mul.cpp:33]   --->   Operation 574 'load' 'tempB_load_27' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 575 [2/2] (6.91ns)   --->   "%mul_ln33_28 = mul i32 %tempB_load_28, i32 %tempA_load_28" [mul.cpp:33]   --->   Operation 575 'mul' 'mul_ln33_28' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 576 [1/2] (3.25ns)   --->   "%tempB_load_29 = load i10 %tempB_addr_30" [mul.cpp:33]   --->   Operation 576 'load' 'tempB_load_29' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 577 [2/2] (6.91ns)   --->   "%mul_ln33_30 = mul i32 %tempB_load_30, i32 %tempA_load_30" [mul.cpp:33]   --->   Operation 577 'mul' 'mul_ln33_30' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 578 [2/2] (6.91ns)   --->   "%mul_ln33_31 = mul i32 %tempB_load_31, i32 %tempA_load_31" [mul.cpp:33]   --->   Operation 578 'mul' 'mul_ln33_31' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.91>
ST_11 : Operation 579 [2/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %tempB_load, i32 %tempA_load" [mul.cpp:33]   --->   Operation 579 'mul' 'mul_ln33' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 580 [1/2] (6.91ns)   --->   "%mul_ln33_4 = mul i32 %tempB_load_4, i32 %tempA_load_4" [mul.cpp:33]   --->   Operation 580 'mul' 'mul_ln33_4' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 581 [2/2] (6.91ns)   --->   "%mul_ln33_5 = mul i32 %tempB_load_5, i32 %tempA_load_5" [mul.cpp:33]   --->   Operation 581 'mul' 'mul_ln33_5' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 582 [1/2] (6.91ns)   --->   "%mul_ln33_6 = mul i32 %tempB_load_6, i32 %tempA_load_6" [mul.cpp:33]   --->   Operation 582 'mul' 'mul_ln33_6' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 583 [2/2] (6.91ns)   --->   "%mul_ln33_7 = mul i32 %tempB_load_7, i32 %tempA_load_7" [mul.cpp:33]   --->   Operation 583 'mul' 'mul_ln33_7' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 584 [1/2] (6.91ns)   --->   "%mul_ln33_12 = mul i32 %tempB_load_12, i32 %tempA_load_12" [mul.cpp:33]   --->   Operation 584 'mul' 'mul_ln33_12' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 585 [2/2] (6.91ns)   --->   "%mul_ln33_13 = mul i32 %tempB_load_13, i32 %tempA_load_13" [mul.cpp:33]   --->   Operation 585 'mul' 'mul_ln33_13' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 586 [1/2] (6.91ns)   --->   "%mul_ln33_14 = mul i32 %tempB_load_14, i32 %tempA_load_14" [mul.cpp:33]   --->   Operation 586 'mul' 'mul_ln33_14' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 587 [2/2] (6.91ns)   --->   "%mul_ln33_15 = mul i32 %tempB_load_15, i32 %tempA_load_15" [mul.cpp:33]   --->   Operation 587 'mul' 'mul_ln33_15' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 588 [1/2] (6.91ns)   --->   "%mul_ln33_16 = mul i32 %tempB_load_16, i32 %tempA_load_16" [mul.cpp:33]   --->   Operation 588 'mul' 'mul_ln33_16' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 589 [2/2] (6.91ns)   --->   "%mul_ln33_17 = mul i32 %tempB_load_17, i32 %tempA_load_17" [mul.cpp:33]   --->   Operation 589 'mul' 'mul_ln33_17' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 590 [1/2] (6.91ns)   --->   "%mul_ln33_18 = mul i32 %tempB_load_18, i32 %tempA_load_18" [mul.cpp:33]   --->   Operation 590 'mul' 'mul_ln33_18' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 591 [2/2] (6.91ns)   --->   "%mul_ln33_19 = mul i32 %tempB_load_19, i32 %tempA_load_19" [mul.cpp:33]   --->   Operation 591 'mul' 'mul_ln33_19' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 592 [2/2] (6.91ns)   --->   "%mul_ln33_20 = mul i32 %tempB_load_20, i32 %tempA_load_20" [mul.cpp:33]   --->   Operation 592 'mul' 'mul_ln33_20' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 593 [2/2] (6.91ns)   --->   "%mul_ln33_21 = mul i32 %tempB_load_21, i32 %tempA_load_21" [mul.cpp:33]   --->   Operation 593 'mul' 'mul_ln33_21' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 594 [2/2] (6.91ns)   --->   "%mul_ln33_22 = mul i32 %tempB_load_22, i32 %tempA_load_22" [mul.cpp:33]   --->   Operation 594 'mul' 'mul_ln33_22' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 595 [2/2] (6.91ns)   --->   "%mul_ln33_23 = mul i32 %tempB_load_23, i32 %tempA_load_23" [mul.cpp:33]   --->   Operation 595 'mul' 'mul_ln33_23' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 596 [2/2] (6.91ns)   --->   "%mul_ln33_24 = mul i32 %tempB_load_24, i32 %tempA_load_24" [mul.cpp:33]   --->   Operation 596 'mul' 'mul_ln33_24' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 597 [2/2] (6.91ns)   --->   "%mul_ln33_25 = mul i32 %tempB_load_25, i32 %tempA_load_25" [mul.cpp:33]   --->   Operation 597 'mul' 'mul_ln33_25' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 598 [2/2] (6.91ns)   --->   "%mul_ln33_26 = mul i32 %tempB_load_26, i32 %tempA_load_26" [mul.cpp:33]   --->   Operation 598 'mul' 'mul_ln33_26' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 599 [2/2] (6.91ns)   --->   "%mul_ln33_27 = mul i32 %tempB_load_27, i32 %tempA_load_27" [mul.cpp:33]   --->   Operation 599 'mul' 'mul_ln33_27' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 600 [1/2] (6.91ns)   --->   "%mul_ln33_28 = mul i32 %tempB_load_28, i32 %tempA_load_28" [mul.cpp:33]   --->   Operation 600 'mul' 'mul_ln33_28' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 601 [2/2] (6.91ns)   --->   "%mul_ln33_29 = mul i32 %tempB_load_29, i32 %tempA_load_29" [mul.cpp:33]   --->   Operation 601 'mul' 'mul_ln33_29' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 602 [1/2] (6.91ns)   --->   "%mul_ln33_30 = mul i32 %tempB_load_30, i32 %tempA_load_30" [mul.cpp:33]   --->   Operation 602 'mul' 'mul_ln33_30' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 603 [1/2] (6.91ns)   --->   "%mul_ln33_31 = mul i32 %tempB_load_31, i32 %tempA_load_31" [mul.cpp:33]   --->   Operation 603 'mul' 'mul_ln33_31' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.91>
ST_12 : Operation 604 [1/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %tempB_load, i32 %tempA_load" [mul.cpp:33]   --->   Operation 604 'mul' 'mul_ln33' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 605 [2/2] (6.91ns)   --->   "%mul_ln33_1 = mul i32 %tempB_load_1, i32 %tempA_load_1" [mul.cpp:33]   --->   Operation 605 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 606 [2/2] (6.91ns)   --->   "%mul_ln33_2 = mul i32 %tempB_load_2, i32 %tempA_load_2" [mul.cpp:33]   --->   Operation 606 'mul' 'mul_ln33_2' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 607 [2/2] (6.91ns)   --->   "%mul_ln33_3 = mul i32 %tempB_load_3, i32 %tempA_load_3" [mul.cpp:33]   --->   Operation 607 'mul' 'mul_ln33_3' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 608 [1/2] (6.91ns)   --->   "%mul_ln33_5 = mul i32 %tempB_load_5, i32 %tempA_load_5" [mul.cpp:33]   --->   Operation 608 'mul' 'mul_ln33_5' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 609 [1/2] (6.91ns)   --->   "%mul_ln33_7 = mul i32 %tempB_load_7, i32 %tempA_load_7" [mul.cpp:33]   --->   Operation 609 'mul' 'mul_ln33_7' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 610 [2/2] (6.91ns)   --->   "%mul_ln33_8 = mul i32 %tempB_load_8, i32 %tempA_load_8" [mul.cpp:33]   --->   Operation 610 'mul' 'mul_ln33_8' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 611 [2/2] (6.91ns)   --->   "%mul_ln33_9 = mul i32 %tempB_load_9, i32 %tempA_load_9" [mul.cpp:33]   --->   Operation 611 'mul' 'mul_ln33_9' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 612 [2/2] (6.91ns)   --->   "%mul_ln33_10 = mul i32 %tempB_load_10, i32 %tempA_load_10" [mul.cpp:33]   --->   Operation 612 'mul' 'mul_ln33_10' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [2/2] (6.91ns)   --->   "%mul_ln33_11 = mul i32 %tempB_load_11, i32 %tempA_load_11" [mul.cpp:33]   --->   Operation 613 'mul' 'mul_ln33_11' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 614 [1/2] (6.91ns)   --->   "%mul_ln33_13 = mul i32 %tempB_load_13, i32 %tempA_load_13" [mul.cpp:33]   --->   Operation 614 'mul' 'mul_ln33_13' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 615 [1/2] (6.91ns)   --->   "%mul_ln33_15 = mul i32 %tempB_load_15, i32 %tempA_load_15" [mul.cpp:33]   --->   Operation 615 'mul' 'mul_ln33_15' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 616 [1/2] (6.91ns)   --->   "%mul_ln33_17 = mul i32 %tempB_load_17, i32 %tempA_load_17" [mul.cpp:33]   --->   Operation 616 'mul' 'mul_ln33_17' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 617 [1/2] (6.91ns)   --->   "%mul_ln33_19 = mul i32 %tempB_load_19, i32 %tempA_load_19" [mul.cpp:33]   --->   Operation 617 'mul' 'mul_ln33_19' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 618 [1/2] (6.91ns)   --->   "%mul_ln33_20 = mul i32 %tempB_load_20, i32 %tempA_load_20" [mul.cpp:33]   --->   Operation 618 'mul' 'mul_ln33_20' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 619 [1/2] (6.91ns)   --->   "%mul_ln33_21 = mul i32 %tempB_load_21, i32 %tempA_load_21" [mul.cpp:33]   --->   Operation 619 'mul' 'mul_ln33_21' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 620 [1/2] (6.91ns)   --->   "%mul_ln33_22 = mul i32 %tempB_load_22, i32 %tempA_load_22" [mul.cpp:33]   --->   Operation 620 'mul' 'mul_ln33_22' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 621 [1/2] (6.91ns)   --->   "%mul_ln33_23 = mul i32 %tempB_load_23, i32 %tempA_load_23" [mul.cpp:33]   --->   Operation 621 'mul' 'mul_ln33_23' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 622 [1/2] (6.91ns)   --->   "%mul_ln33_24 = mul i32 %tempB_load_24, i32 %tempA_load_24" [mul.cpp:33]   --->   Operation 622 'mul' 'mul_ln33_24' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 623 [1/2] (6.91ns)   --->   "%mul_ln33_25 = mul i32 %tempB_load_25, i32 %tempA_load_25" [mul.cpp:33]   --->   Operation 623 'mul' 'mul_ln33_25' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 624 [1/2] (6.91ns)   --->   "%mul_ln33_26 = mul i32 %tempB_load_26, i32 %tempA_load_26" [mul.cpp:33]   --->   Operation 624 'mul' 'mul_ln33_26' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 625 [1/2] (6.91ns)   --->   "%mul_ln33_27 = mul i32 %tempB_load_27, i32 %tempA_load_27" [mul.cpp:33]   --->   Operation 625 'mul' 'mul_ln33_27' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 626 [1/2] (6.91ns)   --->   "%mul_ln33_29 = mul i32 %tempB_load_29, i32 %tempA_load_29" [mul.cpp:33]   --->   Operation 626 'mul' 'mul_ln33_29' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 627 [1/1] (2.55ns)   --->   "%add_ln33_26 = add i32 %mul_ln33_30, i32 %mul_ln33_31" [mul.cpp:33]   --->   Operation 627 'add' 'add_ln33_26' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.92>
ST_13 : Operation 628 [1/2] (6.91ns)   --->   "%mul_ln33_1 = mul i32 %tempB_load_1, i32 %tempA_load_1" [mul.cpp:33]   --->   Operation 628 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 629 [1/2] (6.91ns)   --->   "%mul_ln33_2 = mul i32 %tempB_load_2, i32 %tempA_load_2" [mul.cpp:33]   --->   Operation 629 'mul' 'mul_ln33_2' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 630 [1/2] (6.91ns)   --->   "%mul_ln33_3 = mul i32 %tempB_load_3, i32 %tempA_load_3" [mul.cpp:33]   --->   Operation 630 'mul' 'mul_ln33_3' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 631 [1/2] (6.91ns)   --->   "%mul_ln33_8 = mul i32 %tempB_load_8, i32 %tempA_load_8" [mul.cpp:33]   --->   Operation 631 'mul' 'mul_ln33_8' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 632 [1/2] (6.91ns)   --->   "%mul_ln33_9 = mul i32 %tempB_load_9, i32 %tempA_load_9" [mul.cpp:33]   --->   Operation 632 'mul' 'mul_ln33_9' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 633 [1/2] (6.91ns)   --->   "%mul_ln33_10 = mul i32 %tempB_load_10, i32 %tempA_load_10" [mul.cpp:33]   --->   Operation 633 'mul' 'mul_ln33_10' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 634 [1/2] (6.91ns)   --->   "%mul_ln33_11 = mul i32 %tempB_load_11, i32 %tempA_load_11" [mul.cpp:33]   --->   Operation 634 'mul' 'mul_ln33_11' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i32 %mul_ln33_4, i32 %mul_ln33_5" [mul.cpp:33]   --->   Operation 635 'add' 'add_ln33_3' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 636 [1/1] (2.55ns)   --->   "%add_ln33_4 = add i32 %mul_ln33_6, i32 %mul_ln33_7" [mul.cpp:33]   --->   Operation 636 'add' 'add_ln33_4' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 637 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_5 = add i32 %add_ln33_4, i32 %add_ln33_3" [mul.cpp:33]   --->   Operation 637 'add' 'add_ln33_5' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_10 = add i32 %mul_ln33_12, i32 %mul_ln33_13" [mul.cpp:33]   --->   Operation 638 'add' 'add_ln33_10' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 639 [1/1] (2.55ns)   --->   "%add_ln33_11 = add i32 %mul_ln33_14, i32 %mul_ln33_15" [mul.cpp:33]   --->   Operation 639 'add' 'add_ln33_11' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 640 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_12 = add i32 %add_ln33_11, i32 %add_ln33_10" [mul.cpp:33]   --->   Operation 640 'add' 'add_ln33_12' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_15 = add i32 %mul_ln33_16, i32 %mul_ln33_17" [mul.cpp:33]   --->   Operation 641 'add' 'add_ln33_15' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 642 [1/1] (2.55ns)   --->   "%add_ln33_16 = add i32 %mul_ln33_18, i32 %mul_ln33_19" [mul.cpp:33]   --->   Operation 642 'add' 'add_ln33_16' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 643 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_17 = add i32 %add_ln33_16, i32 %add_ln33_15" [mul.cpp:33]   --->   Operation 643 'add' 'add_ln33_17' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_18 = add i32 %mul_ln33_20, i32 %mul_ln33_21" [mul.cpp:33]   --->   Operation 644 'add' 'add_ln33_18' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 645 [1/1] (2.55ns)   --->   "%add_ln33_19 = add i32 %mul_ln33_22, i32 %mul_ln33_23" [mul.cpp:33]   --->   Operation 645 'add' 'add_ln33_19' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 646 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_20 = add i32 %add_ln33_19, i32 %add_ln33_18" [mul.cpp:33]   --->   Operation 646 'add' 'add_ln33_20' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 647 [1/1] (2.55ns)   --->   "%add_ln33_22 = add i32 %mul_ln33_24, i32 %mul_ln33_25" [mul.cpp:33]   --->   Operation 647 'add' 'add_ln33_22' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 648 [1/1] (2.55ns)   --->   "%add_ln33_23 = add i32 %mul_ln33_26, i32 %mul_ln33_27" [mul.cpp:33]   --->   Operation 648 'add' 'add_ln33_23' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_25 = add i32 %mul_ln33_28, i32 %mul_ln33_29" [mul.cpp:33]   --->   Operation 649 'add' 'add_ln33_25' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 650 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_27 = add i32 %add_ln33_26, i32 %add_ln33_25" [mul.cpp:33]   --->   Operation 650 'add' 'add_ln33_27' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 14 <SV = 11> <Delay = 6.92>
ST_14 : Operation 651 [1/1] (2.55ns)   --->   "%add_ln33 = add i32 %mul_ln33_1, i32 %mul_ln33" [mul.cpp:33]   --->   Operation 651 'add' 'add_ln33' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 652 [1/1] (2.55ns)   --->   "%add_ln33_1 = add i32 %mul_ln33_2, i32 %mul_ln33_3" [mul.cpp:33]   --->   Operation 652 'add' 'add_ln33_1' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i32 %add_ln33_1, i32 %add_ln33" [mul.cpp:33]   --->   Operation 653 'add' 'add_ln33_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 654 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i32 %add_ln33_5, i32 %add_ln33_2" [mul.cpp:33]   --->   Operation 654 'add' 'add_ln33_6' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 655 [1/1] (2.55ns)   --->   "%add_ln33_7 = add i32 %mul_ln33_8, i32 %mul_ln33_9" [mul.cpp:33]   --->   Operation 655 'add' 'add_ln33_7' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 656 [1/1] (2.55ns)   --->   "%add_ln33_8 = add i32 %mul_ln33_10, i32 %mul_ln33_11" [mul.cpp:33]   --->   Operation 656 'add' 'add_ln33_8' <Predicate = (!icmp_ln24)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_9 = add i32 %add_ln33_8, i32 %add_ln33_7" [mul.cpp:33]   --->   Operation 657 'add' 'add_ln33_9' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 658 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_13 = add i32 %add_ln33_12, i32 %add_ln33_9" [mul.cpp:33]   --->   Operation 658 'add' 'add_ln33_13' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_24 = add i32 %add_ln33_23, i32 %add_ln33_22" [mul.cpp:33]   --->   Operation 659 'add' 'add_ln33_24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 660 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_28 = add i32 %add_ln33_27, i32 %add_ln33_24" [mul.cpp:33]   --->   Operation 660 'add' 'add_ln33_28' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 15 <SV = 12> <Delay = 4.37>
ST_15 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_21 = add i32 %add_ln33_20, i32 %add_ln33_17" [mul.cpp:33]   --->   Operation 661 'add' 'add_ln33_21' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 662 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_29 = add i32 %add_ln33_28, i32 %add_ln33_21" [mul.cpp:33]   --->   Operation 662 'add' 'add_ln33_29' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 16 <SV = 13> <Delay = 4.37>
ST_16 : Operation 663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_14 = add i32 %add_ln33_13, i32 %add_ln33_6" [mul.cpp:33]   --->   Operation 663 'add' 'add_ln33_14' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 664 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln33_30 = add i32 %add_ln33_29, i32 %add_ln33_14" [mul.cpp:33]   --->   Operation 664 'add' 'add_ln33_30' <Predicate = (!icmp_ln24)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 17 <SV = 14> <Delay = 3.25>
ST_17 : Operation 665 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str"   --->   Operation 665 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 666 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 666 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i10 %add_ln36" [mul.cpp:36]   --->   Operation 667 'zext' 'zext_ln36' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 668 [1/1] (0.00ns)   --->   "%tempAB_addr_1 = getelementptr i32 %tempAB, i64 0, i64 %zext_ln36" [mul.cpp:36]   --->   Operation 668 'getelementptr' 'tempAB_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 669 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [mul.cpp:30]   --->   Operation 669 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 670 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [mul.cpp:30]   --->   Operation 670 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_17 : Operation 671 [1/1] (3.25ns)   --->   "%store_ln36 = store i32 %add_ln33_30, i10 %tempAB_addr_1" [mul.cpp:36]   --->   Operation 671 'store' 'store_ln36' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 672 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 1.58>
ST_18 : Operation 673 [1/1] (1.58ns)   --->   "%br_ln40 = br void %.preheader.preheader" [mul.cpp:40]   --->   Operation 673 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 19 <SV = 7> <Delay = 4.74>
ST_19 : Operation 674 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i11 %add_ln40_1, void %.preheader, i11 0, void %.preheader.preheader.preheader" [mul.cpp:40]   --->   Operation 674 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 675 [1/1] (0.00ns)   --->   "%iab = phi i6 %select_ln40_1, void %.preheader, i6 0, void %.preheader.preheader.preheader" [mul.cpp:40]   --->   Operation 675 'phi' 'iab' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 676 [1/1] (0.00ns)   --->   "%jab = phi i6 %add_ln41, void %.preheader, i6 0, void %.preheader.preheader.preheader" [mul.cpp:41]   --->   Operation 676 'phi' 'jab' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 677 [1/1] (1.63ns)   --->   "%add_ln40_1 = add i11 %indvar_flatten55, i11 1" [mul.cpp:40]   --->   Operation 677 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 678 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 678 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 679 [1/1] (1.88ns)   --->   "%icmp_ln40 = icmp_eq  i11 %indvar_flatten55, i11 1024" [mul.cpp:40]   --->   Operation 679 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.preheader, void" [mul.cpp:40]   --->   Operation 680 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 681 [1/1] (1.82ns)   --->   "%add_ln40 = add i6 %iab, i6 1" [mul.cpp:40]   --->   Operation 681 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 682 [1/1] (1.42ns)   --->   "%icmp_ln41 = icmp_eq  i6 %jab, i6 32" [mul.cpp:41]   --->   Operation 682 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 683 [1/1] (1.18ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i6 0, i6 %jab" [mul.cpp:40]   --->   Operation 683 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 684 [1/1] (1.18ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i6 %add_ln40, i6 %iab" [mul.cpp:40]   --->   Operation 684 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %select_ln40_1" [mul.cpp:42]   --->   Operation 685 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_82_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln42, i5 0" [mul.cpp:42]   --->   Operation 686 'bitconcatenate' 'tmp_82_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %select_ln40" [mul.cpp:42]   --->   Operation 687 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_19 : Operation 688 [1/1] (1.73ns)   --->   "%add_ln42 = add i10 %tmp_82_cast, i10 %zext_ln42" [mul.cpp:42]   --->   Operation 688 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 689 [1/1] (1.82ns)   --->   "%add_ln41 = add i6 %select_ln40, i6 1" [mul.cpp:41]   --->   Operation 689 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 3.25>
ST_20 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i10 %add_ln42" [mul.cpp:42]   --->   Operation 690 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 691 [1/1] (0.00ns)   --->   "%tempAB_addr = getelementptr i32 %tempAB, i64 0, i64 %zext_ln42_1" [mul.cpp:42]   --->   Operation 691 'getelementptr' 'tempAB_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_20 : Operation 692 [2/2] (3.25ns)   --->   "%tempAB_load = load i10 %tempAB_addr" [mul.cpp:42]   --->   Operation 692 'load' 'tempAB_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 9> <Delay = 3.25>
ST_21 : Operation 693 [1/2] (3.25ns)   --->   "%tempAB_load = load i10 %tempAB_addr" [mul.cpp:42]   --->   Operation 693 'load' 'tempAB_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 694 [2/2] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %res, i32 %tempAB_load" [mul.cpp:42]   --->   Operation 694 'write' 'write_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 10> <Delay = 0.00>
ST_22 : Operation 695 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_5_VITIS_LOOP_41_6_str"   --->   Operation 695 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 696 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 696 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 697 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 697 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 698 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [mul.cpp:41]   --->   Operation 698 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_22 : Operation 699 [1/2] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %res, i32 %tempAB_load" [mul.cpp:42]   --->   Operation 699 'write' 'write_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 700 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 23 <SV = 8> <Delay = 0.00>
ST_23 : Operation 701 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [mul.cpp:46]   --->   Operation 701 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', mul.cpp:12) with incoming values : ('add_ln12_1', mul.cpp:12) [17]  (1.59 ns)

 <State 2>: 4.74ns
The critical path consists of the following:
	'phi' operation ('ia', mul.cpp:12) with incoming values : ('select_ln12_1', mul.cpp:12) [18]  (0 ns)
	'add' operation ('add_ln12', mul.cpp:12) [25]  (1.83 ns)
	'select' operation ('select_ln12_1', mul.cpp:12) [30]  (1.19 ns)
	'add' operation ('add_ln14', mul.cpp:14) [35]  (1.73 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tempA_addr', mul.cpp:14) [37]  (0 ns)
	'store' operation ('store_ln14', mul.cpp:14) of variable 'a_read', mul.cpp:14 on array 'tempA', mul.cpp:8 [40]  (3.25 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7', mul.cpp:17) with incoming values : ('add_ln17_1', mul.cpp:17) [46]  (1.59 ns)

 <State 5>: 4.74ns
The critical path consists of the following:
	'phi' operation ('ib', mul.cpp:17) with incoming values : ('select_ln17_1', mul.cpp:17) [47]  (0 ns)
	'add' operation ('add_ln17', mul.cpp:17) [54]  (1.83 ns)
	'select' operation ('select_ln17_1', mul.cpp:17) [59]  (1.19 ns)
	'add' operation ('add_ln19', mul.cpp:19) [64]  (1.73 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tempB_addr', mul.cpp:19) [66]  (0 ns)
	'store' operation ('store_ln19', mul.cpp:19) of variable 'b_read', mul.cpp:19 on array 'tempB', mul.cpp:9 [69]  (3.25 ns)

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten47', mul.cpp:24) with incoming values : ('add_ln24_1', mul.cpp:24) [75]  (1.59 ns)

 <State 8>: 6.85ns
The critical path consists of the following:
	'phi' operation ('j', mul.cpp:26) with incoming values : ('add_ln26', mul.cpp:26) [77]  (0 ns)
	'icmp' operation ('icmp_ln26', mul.cpp:26) [87]  (1.43 ns)
	'select' operation ('select_ln24', mul.cpp:24) [88]  (1.19 ns)
	'xor' operation ('xor_ln33', mul.cpp:33) [458]  (0.978 ns)
	'getelementptr' operation ('tempB_addr_32', mul.cpp:33) [461]  (0 ns)
	'load' operation ('tempB_load_31', mul.cpp:33) on array 'tempB', mul.cpp:9 [529]  (3.25 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln33_32', mul.cpp:33) [388]  (1.92 ns)
	'getelementptr' operation ('tempB_addr_4', mul.cpp:33) [390]  (0 ns)
	'load' operation ('tempB_load_3', mul.cpp:33) on array 'tempB', mul.cpp:9 [473]  (3.25 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln33_4', mul.cpp:33) [476]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln33', mul.cpp:33) [468]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln33', mul.cpp:33) [468]  (6.91 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln33_4', mul.cpp:33) [535]  (2.55 ns)
	'add' operation ('add_ln33_5', mul.cpp:33) [536]  (4.37 ns)

 <State 14>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln33', mul.cpp:33) [531]  (2.55 ns)
	'add' operation ('add_ln33_2', mul.cpp:33) [533]  (0 ns)
	'add' operation ('add_ln33_6', mul.cpp:33) [537]  (4.37 ns)

 <State 15>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln33_21', mul.cpp:33) [552]  (0 ns)
	'add' operation ('add_ln33_29', mul.cpp:33) [560]  (4.37 ns)

 <State 16>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln33_14', mul.cpp:33) [545]  (0 ns)
	'add' operation ('add_ln33_30', mul.cpp:33) [561]  (4.37 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tempAB_addr_1', mul.cpp:36) [464]  (0 ns)
	'store' operation ('store_ln36', mul.cpp:36) of variable 'add_ln33_30', mul.cpp:33 on array 'tempAB', mul.cpp:10 [562]  (3.25 ns)

 <State 18>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten55', mul.cpp:40) with incoming values : ('add_ln40_1', mul.cpp:40) [568]  (1.59 ns)

 <State 19>: 4.74ns
The critical path consists of the following:
	'phi' operation ('iab', mul.cpp:40) with incoming values : ('select_ln40_1', mul.cpp:40) [569]  (0 ns)
	'add' operation ('add_ln40', mul.cpp:40) [576]  (1.83 ns)
	'select' operation ('select_ln40_1', mul.cpp:40) [581]  (1.19 ns)
	'add' operation ('add_ln42', mul.cpp:42) [586]  (1.73 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tempAB_addr', mul.cpp:42) [588]  (0 ns)
	'load' operation ('tempAB_load', mul.cpp:42) on array 'tempAB', mul.cpp:10 [590]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('tempAB_load', mul.cpp:42) on array 'tempAB', mul.cpp:10 [590]  (3.25 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
