Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec 17 23:38:32 2018
| Host         : DESKTOP-7MRF67A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.477        0.000                      0                  331        0.046        0.000                      0                  331        3.000        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk                      {0.000 5.000}      10.000          100.000         
  clkOut_clkConverter    {0.000 20.000}     40.000          25.000          
  clkfbout_clkConverter  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clkOut_clkConverter         26.477        0.000                      0                  331        0.046        0.000                      0                  331       19.500        0.000                       0                   179  
  clkfbout_clkConverter                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkOut_clkConverter
  To Clock:  clkOut_clkConverter

Setup :            0  Failing Endpoints,  Worst Slack       26.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.477ns  (required time - arrival time)
  Source:                 VGA_THING/hCountOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/Add_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        13.432ns  (logic 4.517ns (33.629%)  route 8.915ns (66.371%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.634    -0.878    VGA_THING/CLK
    SLICE_X4Y42          FDRE                                         r  VGA_THING/hCountOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  VGA_THING/hCountOut_reg[4]/Q
                         net (fo=5, routed)           0.897     0.476    VGA_THING/cnt_x_reg[0][4]
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.149     0.625 r  VGA_THING/x0_carry_i_9/O
                         net (fo=1, routed)           0.580     1.205    VGA_THING/x0_carry_i_9_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.332     1.537 r  VGA_THING/x0_carry_i_6/O
                         net (fo=1, routed)           0.444     1.981    VGA_THING/x0_carry_i_6_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.124     2.105 r  VGA_THING/x0_carry_i_5/O
                         net (fo=128, routed)         2.452     4.557    ItsASquare/vCountOut_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124     4.681 r  ItsASquare/x0_carry__4_i_3/O
                         net (fo=1, routed)           0.000     4.681    ItsASquare/x0_carry__4_i_3_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.214 r  ItsASquare/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.214    ItsASquare/x0_carry__4_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.537 r  ItsASquare/x0_carry__5/O[1]
                         net (fo=2, routed)           0.457     5.994    ItsASquare/x[25]
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.701 r  ItsASquare/Add_x1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.701    ItsASquare/Add_x1_carry__0_i_5_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.035 f  ItsASquare/Add_x1_carry__1_i_5/O[1]
                         net (fo=1, routed)           1.045     8.080    ItsASquare/Add_x2[27]
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.303     8.383 r  ItsASquare/Add_x1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.383    ItsASquare/Add_x1_carry__1_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.957 r  ItsASquare/Add_x1_carry__1/CO[2]
                         net (fo=5, routed)           1.037     9.994    ItsASquare/Add_x1
    SLICE_X4Y49          LUT2 (Prop_lut2_I0_O)        0.310    10.304 r  ItsASquare/Add_x[10]_i_8/O
                         net (fo=5, routed)           1.070    11.373    ItsASquare/Add_x[10]_i_8_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124    11.497 r  ItsASquare/Add_x[10]_i_5/O
                         net (fo=1, routed)           0.933    12.430    ItsASquare/Add_x[10]_i_5_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I3_O)        0.124    12.554 r  ItsASquare/Add_x[10]_i_1/O
                         net (fo=1, routed)           0.000    12.554    ItsASquare/Add_x[10]_i_1_n_0
    SLICE_X4Y48          FDRE                                         r  ItsASquare/Add_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.518    38.523    ItsASquare/clkOut
    SLICE_X4Y48          FDRE                                         r  ItsASquare/Add_x_reg[10]/C
                         clock pessimism              0.577    39.099    
                         clock uncertainty           -0.098    39.002    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.029    39.031    ItsASquare/Add_x_reg[10]
  -------------------------------------------------------------------
                         required time                         39.031    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                 26.477    

Slack (MET) :             26.699ns  (required time - arrival time)
  Source:                 VGA_THING/hCountOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/Add_y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        13.107ns  (logic 4.340ns (33.113%)  route 8.767ns (66.887%))
  Logic Levels:           13  (CARRY4=5 LUT2=3 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.634    -0.878    VGA_THING/CLK
    SLICE_X4Y42          FDRE                                         r  VGA_THING/hCountOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.422 f  VGA_THING/hCountOut_reg[4]/Q
                         net (fo=5, routed)           0.897     0.476    VGA_THING/cnt_x_reg[0][4]
    SLICE_X4Y42          LUT2 (Prop_lut2_I0_O)        0.149     0.625 r  VGA_THING/x0_carry_i_9/O
                         net (fo=1, routed)           0.580     1.205    VGA_THING/x0_carry_i_9_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I3_O)        0.332     1.537 r  VGA_THING/x0_carry_i_6/O
                         net (fo=1, routed)           0.444     1.981    VGA_THING/x0_carry_i_6_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I4_O)        0.124     2.105 r  VGA_THING/x0_carry_i_5/O
                         net (fo=128, routed)         2.929     5.034    ItsASquare/vCountOut_reg[5]
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  ItsASquare/y0_carry__5_i_3/O
                         net (fo=1, routed)           0.000     5.158    ItsASquare/y0_carry__5_i_3_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.691 r  ItsASquare/y0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.691    ItsASquare/y0_carry__5_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.014 r  ItsASquare/y0_carry__6/O[1]
                         net (fo=2, routed)           0.498     6.512    ItsASquare/y[29]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.219 r  ItsASquare/Add_y2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.219    ItsASquare/Add_y2_carry__5_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.441 f  ItsASquare/Add_y2_carry__6/O[0]
                         net (fo=1, routed)           0.788     8.228    ItsASquare/Add_y2[30]
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.299     8.527 r  ItsASquare/Add_y1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.527    ItsASquare/Add_y1_carry__1_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     8.841 r  ItsASquare/Add_y1_carry__1/CO[2]
                         net (fo=5, routed)           0.449     9.291    ItsASquare/Add_y1
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.307     9.598 r  ItsASquare/Add_y[10]_i_8/O
                         net (fo=5, routed)           1.187    10.785    ItsASquare/Add_y[10]_i_8_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I4_O)        0.326    11.111 r  ItsASquare/Add_y[10]_i_2/O
                         net (fo=1, routed)           0.994    12.105    ItsASquare/Add_y[10]_i_2_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.124    12.229 r  ItsASquare/Add_y[10]_i_1/O
                         net (fo=1, routed)           0.000    12.229    ItsASquare/Add_y[10]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  ItsASquare/Add_y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.509    38.513    ItsASquare/clkOut
    SLICE_X0Y54          FDRE                                         r  ItsASquare/Add_y_reg[10]/C
                         clock pessimism              0.484    38.997    
                         clock uncertainty           -0.098    38.899    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)        0.029    38.928    ItsASquare/Add_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                 26.699    

Slack (MET) :             31.329ns  (required time - arrival time)
  Source:                 ItsASquare/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/cnt_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.844ns (23.209%)  route 6.101ns (76.791%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.639    -0.873    ItsASquare/clkOut
    SLICE_X3Y48          FDRE                                         r  ItsASquare/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ItsASquare/y_reg[7]/Q
                         net (fo=12, routed)          1.471     1.054    ItsASquare/y_reg[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.152     1.206 r  ItsASquare/geqOp_carry__0_i_5/O
                         net (fo=2, routed)           0.817     2.023    ItsASquare/geqOp_carry__0_i_5_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.326     2.349 r  ItsASquare/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.349    ItsASquare/geqOp_carry__0_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.806 r  ItsASquare/geqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.893     3.700    ItsASquare/cnt_x_reg[0]_0[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.329     4.029 r  ItsASquare/cnt_y[31]_i_2/O
                         net (fo=33, routed)          1.954     5.983    ItsASquare/cnt_y[31]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124     6.107 r  ItsASquare/cnt_y[31]_i_1/O
                         net (fo=31, routed)          0.966     7.073    ItsASquare/cnt_y[31]_i_1_n_0
    SLICE_X9Y53          FDRE                                         r  ItsASquare/cnt_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    38.444    ItsASquare/clkOut
    SLICE_X9Y53          FDRE                                         r  ItsASquare/cnt_y_reg[1]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y53          FDRE (Setup_fdre_C_R)       -0.429    38.401    ItsASquare/cnt_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 31.329    

Slack (MET) :             31.329ns  (required time - arrival time)
  Source:                 ItsASquare/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/cnt_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.844ns (23.209%)  route 6.101ns (76.791%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.639    -0.873    ItsASquare/clkOut
    SLICE_X3Y48          FDRE                                         r  ItsASquare/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ItsASquare/y_reg[7]/Q
                         net (fo=12, routed)          1.471     1.054    ItsASquare/y_reg[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.152     1.206 r  ItsASquare/geqOp_carry__0_i_5/O
                         net (fo=2, routed)           0.817     2.023    ItsASquare/geqOp_carry__0_i_5_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.326     2.349 r  ItsASquare/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.349    ItsASquare/geqOp_carry__0_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.806 r  ItsASquare/geqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.893     3.700    ItsASquare/cnt_x_reg[0]_0[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.329     4.029 r  ItsASquare/cnt_y[31]_i_2/O
                         net (fo=33, routed)          1.954     5.983    ItsASquare/cnt_y[31]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124     6.107 r  ItsASquare/cnt_y[31]_i_1/O
                         net (fo=31, routed)          0.966     7.073    ItsASquare/cnt_y[31]_i_1_n_0
    SLICE_X9Y53          FDRE                                         r  ItsASquare/cnt_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    38.444    ItsASquare/clkOut
    SLICE_X9Y53          FDRE                                         r  ItsASquare/cnt_y_reg[2]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y53          FDRE (Setup_fdre_C_R)       -0.429    38.401    ItsASquare/cnt_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 31.329    

Slack (MET) :             31.329ns  (required time - arrival time)
  Source:                 ItsASquare/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/cnt_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.844ns (23.209%)  route 6.101ns (76.791%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.639    -0.873    ItsASquare/clkOut
    SLICE_X3Y48          FDRE                                         r  ItsASquare/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ItsASquare/y_reg[7]/Q
                         net (fo=12, routed)          1.471     1.054    ItsASquare/y_reg[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.152     1.206 r  ItsASquare/geqOp_carry__0_i_5/O
                         net (fo=2, routed)           0.817     2.023    ItsASquare/geqOp_carry__0_i_5_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.326     2.349 r  ItsASquare/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.349    ItsASquare/geqOp_carry__0_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.806 r  ItsASquare/geqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.893     3.700    ItsASquare/cnt_x_reg[0]_0[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.329     4.029 r  ItsASquare/cnt_y[31]_i_2/O
                         net (fo=33, routed)          1.954     5.983    ItsASquare/cnt_y[31]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124     6.107 r  ItsASquare/cnt_y[31]_i_1/O
                         net (fo=31, routed)          0.966     7.073    ItsASquare/cnt_y[31]_i_1_n_0
    SLICE_X9Y53          FDRE                                         r  ItsASquare/cnt_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    38.444    ItsASquare/clkOut
    SLICE_X9Y53          FDRE                                         r  ItsASquare/cnt_y_reg[3]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y53          FDRE (Setup_fdre_C_R)       -0.429    38.401    ItsASquare/cnt_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 31.329    

Slack (MET) :             31.329ns  (required time - arrival time)
  Source:                 ItsASquare/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/cnt_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 1.844ns (23.209%)  route 6.101ns (76.791%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.639    -0.873    ItsASquare/clkOut
    SLICE_X3Y48          FDRE                                         r  ItsASquare/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ItsASquare/y_reg[7]/Q
                         net (fo=12, routed)          1.471     1.054    ItsASquare/y_reg[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.152     1.206 r  ItsASquare/geqOp_carry__0_i_5/O
                         net (fo=2, routed)           0.817     2.023    ItsASquare/geqOp_carry__0_i_5_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.326     2.349 r  ItsASquare/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.349    ItsASquare/geqOp_carry__0_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.806 r  ItsASquare/geqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.893     3.700    ItsASquare/cnt_x_reg[0]_0[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.329     4.029 r  ItsASquare/cnt_y[31]_i_2/O
                         net (fo=33, routed)          1.954     5.983    ItsASquare/cnt_y[31]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124     6.107 r  ItsASquare/cnt_y[31]_i_1/O
                         net (fo=31, routed)          0.966     7.073    ItsASquare/cnt_y[31]_i_1_n_0
    SLICE_X9Y53          FDRE                                         r  ItsASquare/cnt_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    38.444    ItsASquare/clkOut
    SLICE_X9Y53          FDRE                                         r  ItsASquare/cnt_y_reg[4]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y53          FDRE (Setup_fdre_C_R)       -0.429    38.401    ItsASquare/cnt_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                 31.329    

Slack (MET) :             31.358ns  (required time - arrival time)
  Source:                 ItsASquare/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/cnt_y_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 1.844ns (23.302%)  route 6.069ns (76.698%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.639    -0.873    ItsASquare/clkOut
    SLICE_X3Y48          FDRE                                         r  ItsASquare/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ItsASquare/y_reg[7]/Q
                         net (fo=12, routed)          1.471     1.054    ItsASquare/y_reg[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.152     1.206 r  ItsASquare/geqOp_carry__0_i_5/O
                         net (fo=2, routed)           0.817     2.023    ItsASquare/geqOp_carry__0_i_5_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.326     2.349 r  ItsASquare/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.349    ItsASquare/geqOp_carry__0_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.806 r  ItsASquare/geqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.893     3.700    ItsASquare/cnt_x_reg[0]_0[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.329     4.029 r  ItsASquare/cnt_y[31]_i_2/O
                         net (fo=33, routed)          1.954     5.983    ItsASquare/cnt_y[31]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124     6.107 r  ItsASquare/cnt_y[31]_i_1/O
                         net (fo=31, routed)          0.934     7.041    ItsASquare/cnt_y[31]_i_1_n_0
    SLICE_X9Y60          FDRE                                         r  ItsASquare/cnt_y_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.438    38.442    ItsASquare/clkOut
    SLICE_X9Y60          FDRE                                         r  ItsASquare/cnt_y_reg[29]/C
                         clock pessimism              0.484    38.926    
                         clock uncertainty           -0.098    38.828    
    SLICE_X9Y60          FDRE (Setup_fdre_C_R)       -0.429    38.399    ItsASquare/cnt_y_reg[29]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 31.358    

Slack (MET) :             31.358ns  (required time - arrival time)
  Source:                 ItsASquare/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/cnt_y_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 1.844ns (23.302%)  route 6.069ns (76.698%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.639    -0.873    ItsASquare/clkOut
    SLICE_X3Y48          FDRE                                         r  ItsASquare/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ItsASquare/y_reg[7]/Q
                         net (fo=12, routed)          1.471     1.054    ItsASquare/y_reg[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.152     1.206 r  ItsASquare/geqOp_carry__0_i_5/O
                         net (fo=2, routed)           0.817     2.023    ItsASquare/geqOp_carry__0_i_5_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.326     2.349 r  ItsASquare/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.349    ItsASquare/geqOp_carry__0_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.806 r  ItsASquare/geqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.893     3.700    ItsASquare/cnt_x_reg[0]_0[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.329     4.029 r  ItsASquare/cnt_y[31]_i_2/O
                         net (fo=33, routed)          1.954     5.983    ItsASquare/cnt_y[31]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124     6.107 r  ItsASquare/cnt_y[31]_i_1/O
                         net (fo=31, routed)          0.934     7.041    ItsASquare/cnt_y[31]_i_1_n_0
    SLICE_X9Y60          FDRE                                         r  ItsASquare/cnt_y_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.438    38.442    ItsASquare/clkOut
    SLICE_X9Y60          FDRE                                         r  ItsASquare/cnt_y_reg[30]/C
                         clock pessimism              0.484    38.926    
                         clock uncertainty           -0.098    38.828    
    SLICE_X9Y60          FDRE (Setup_fdre_C_R)       -0.429    38.399    ItsASquare/cnt_y_reg[30]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 31.358    

Slack (MET) :             31.358ns  (required time - arrival time)
  Source:                 ItsASquare/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/cnt_y_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 1.844ns (23.302%)  route 6.069ns (76.698%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.639    -0.873    ItsASquare/clkOut
    SLICE_X3Y48          FDRE                                         r  ItsASquare/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ItsASquare/y_reg[7]/Q
                         net (fo=12, routed)          1.471     1.054    ItsASquare/y_reg[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.152     1.206 r  ItsASquare/geqOp_carry__0_i_5/O
                         net (fo=2, routed)           0.817     2.023    ItsASquare/geqOp_carry__0_i_5_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.326     2.349 r  ItsASquare/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.349    ItsASquare/geqOp_carry__0_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.806 r  ItsASquare/geqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.893     3.700    ItsASquare/cnt_x_reg[0]_0[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.329     4.029 r  ItsASquare/cnt_y[31]_i_2/O
                         net (fo=33, routed)          1.954     5.983    ItsASquare/cnt_y[31]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124     6.107 r  ItsASquare/cnt_y[31]_i_1/O
                         net (fo=31, routed)          0.934     7.041    ItsASquare/cnt_y[31]_i_1_n_0
    SLICE_X9Y60          FDRE                                         r  ItsASquare/cnt_y_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.438    38.442    ItsASquare/clkOut
    SLICE_X9Y60          FDRE                                         r  ItsASquare/cnt_y_reg[31]/C
                         clock pessimism              0.484    38.926    
                         clock uncertainty           -0.098    38.828    
    SLICE_X9Y60          FDRE (Setup_fdre_C_R)       -0.429    38.399    ItsASquare/cnt_y_reg[31]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                 31.358    

Slack (MET) :             31.470ns  (required time - arrival time)
  Source:                 ItsASquare/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/cnt_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkOut_clkConverter rise@40.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.844ns (23.628%)  route 5.960ns (76.372%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.639    -0.873    ItsASquare/clkOut
    SLICE_X3Y48          FDRE                                         r  ItsASquare/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  ItsASquare/y_reg[7]/Q
                         net (fo=12, routed)          1.471     1.054    ItsASquare/y_reg[7]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.152     1.206 r  ItsASquare/geqOp_carry__0_i_5/O
                         net (fo=2, routed)           0.817     2.023    ItsASquare/geqOp_carry__0_i_5_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.326     2.349 r  ItsASquare/geqOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.349    ItsASquare/geqOp_carry__0_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.806 r  ItsASquare/geqOp_carry__0/CO[1]
                         net (fo=5, routed)           0.893     3.700    ItsASquare/cnt_x_reg[0]_0[0]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.329     4.029 r  ItsASquare/cnt_y[31]_i_2/O
                         net (fo=33, routed)          1.954     5.983    ItsASquare/cnt_y[31]_i_2_n_0
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.124     6.107 r  ItsASquare/cnt_y[31]_i_1/O
                         net (fo=31, routed)          0.825     6.932    ItsASquare/cnt_y[31]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  ItsASquare/cnt_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         1.440    38.444    ItsASquare/clkOut
    SLICE_X9Y54          FDRE                                         r  ItsASquare/cnt_y_reg[5]/C
                         clock pessimism              0.484    38.928    
                         clock uncertainty           -0.098    38.830    
    SLICE_X9Y54          FDRE (Setup_fdre_C_R)       -0.429    38.401    ItsASquare/cnt_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 31.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ItsASquare/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/x_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.351ns (83.613%)  route 0.069ns (16.387%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.594    -0.587    ItsASquare/clkOut
    SLICE_X5Y48          FDRE                                         r  ItsASquare/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ItsASquare/x_reg[14]/Q
                         net (fo=4, routed)           0.068    -0.378    ItsASquare/x_reg[14]
    SLICE_X5Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.261 r  ItsASquare/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.261    ItsASquare/x_reg[12]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.222 r  ItsASquare/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.222    ItsASquare/x_reg[16]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.168 r  ItsASquare/x_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.168    ItsASquare/x_reg[20]_i_1_n_7
    SLICE_X5Y50          FDRE                                         r  ItsASquare/x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863    -0.827    ItsASquare/clkOut
    SLICE_X5Y50          FDRE                                         r  ItsASquare/x_reg[20]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    ItsASquare/x_reg[20]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ItsASquare/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/x_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.362ns (84.032%)  route 0.069ns (15.968%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.594    -0.587    ItsASquare/clkOut
    SLICE_X5Y48          FDRE                                         r  ItsASquare/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ItsASquare/x_reg[14]/Q
                         net (fo=4, routed)           0.068    -0.378    ItsASquare/x_reg[14]
    SLICE_X5Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.261 r  ItsASquare/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.261    ItsASquare/x_reg[12]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.222 r  ItsASquare/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.222    ItsASquare/x_reg[16]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.157 r  ItsASquare/x_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.157    ItsASquare/x_reg[20]_i_1_n_5
    SLICE_X5Y50          FDRE                                         r  ItsASquare/x_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863    -0.827    ItsASquare/clkOut
    SLICE_X5Y50          FDRE                                         r  ItsASquare/x_reg[22]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    ItsASquare/x_reg[22]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ItsASquare/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.342ns (78.394%)  route 0.094ns (21.606%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.585    ItsASquare/clkOut
    SLICE_X3Y49          FDRE                                         r  ItsASquare/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ItsASquare/y_reg[9]/Q
                         net (fo=10, routed)          0.094    -0.351    ItsASquare/y_reg[9]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.204 r  ItsASquare/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    ItsASquare/y_reg[8]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.149 r  ItsASquare/y_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    ItsASquare/y_reg[12]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  ItsASquare/y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.864    -0.825    ItsASquare/clkOut
    SLICE_X3Y50          FDRE                                         r  ItsASquare/y_reg[12]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    ItsASquare/y_reg[12]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ItsASquare/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.353ns (78.925%)  route 0.094ns (21.075%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.585    ItsASquare/clkOut
    SLICE_X3Y49          FDRE                                         r  ItsASquare/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ItsASquare/y_reg[9]/Q
                         net (fo=10, routed)          0.094    -0.351    ItsASquare/y_reg[9]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.204 r  ItsASquare/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    ItsASquare/y_reg[8]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.138 r  ItsASquare/y_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.138    ItsASquare/y_reg[12]_i_1_n_5
    SLICE_X3Y50          FDRE                                         r  ItsASquare/y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.864    -0.825    ItsASquare/clkOut
    SLICE_X3Y50          FDRE                                         r  ItsASquare/y_reg[14]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    ItsASquare/y_reg[14]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ItsASquare/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/x_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.387ns (84.908%)  route 0.069ns (15.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.594    -0.587    ItsASquare/clkOut
    SLICE_X5Y48          FDRE                                         r  ItsASquare/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ItsASquare/x_reg[14]/Q
                         net (fo=4, routed)           0.068    -0.378    ItsASquare/x_reg[14]
    SLICE_X5Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.261 r  ItsASquare/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.261    ItsASquare/x_reg[12]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.222 r  ItsASquare/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.222    ItsASquare/x_reg[16]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.132 r  ItsASquare/x_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.132    ItsASquare/x_reg[20]_i_1_n_6
    SLICE_X5Y50          FDRE                                         r  ItsASquare/x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863    -0.827    ItsASquare/clkOut
    SLICE_X5Y50          FDRE                                         r  ItsASquare/x_reg[21]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    ItsASquare/x_reg[21]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ItsASquare/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/x_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.387ns (84.908%)  route 0.069ns (15.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.594    -0.587    ItsASquare/clkOut
    SLICE_X5Y48          FDRE                                         r  ItsASquare/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ItsASquare/x_reg[14]/Q
                         net (fo=4, routed)           0.068    -0.378    ItsASquare/x_reg[14]
    SLICE_X5Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.261 r  ItsASquare/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.261    ItsASquare/x_reg[12]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.222 r  ItsASquare/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.222    ItsASquare/x_reg[16]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.132 r  ItsASquare/x_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.132    ItsASquare/x_reg[20]_i_1_n_4
    SLICE_X5Y50          FDRE                                         r  ItsASquare/x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863    -0.827    ItsASquare/clkOut
    SLICE_X5Y50          FDRE                                         r  ItsASquare/x_reg[23]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105    -0.213    ItsASquare/x_reg[23]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ItsASquare/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/x_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.390ns (85.006%)  route 0.069ns (14.994%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.594    -0.587    ItsASquare/clkOut
    SLICE_X5Y48          FDRE                                         r  ItsASquare/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ItsASquare/x_reg[14]/Q
                         net (fo=4, routed)           0.068    -0.378    ItsASquare/x_reg[14]
    SLICE_X5Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.261 r  ItsASquare/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.261    ItsASquare/x_reg[12]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.222 r  ItsASquare/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.222    ItsASquare/x_reg[16]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.183 r  ItsASquare/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    ItsASquare/x_reg[20]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.129 r  ItsASquare/x_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.129    ItsASquare/x_reg[24]_i_1_n_7
    SLICE_X5Y51          FDRE                                         r  ItsASquare/x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863    -0.827    ItsASquare/clkOut
    SLICE_X5Y51          FDRE                                         r  ItsASquare/x_reg[24]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.213    ItsASquare/x_reg[24]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ItsASquare/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/x_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.401ns (85.357%)  route 0.069ns (14.643%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.594    -0.587    ItsASquare/clkOut
    SLICE_X5Y48          FDRE                                         r  ItsASquare/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ItsASquare/x_reg[14]/Q
                         net (fo=4, routed)           0.068    -0.378    ItsASquare/x_reg[14]
    SLICE_X5Y48          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.261 r  ItsASquare/x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.261    ItsASquare/x_reg[12]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.222 r  ItsASquare/x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.222    ItsASquare/x_reg[16]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.183 r  ItsASquare/x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    ItsASquare/x_reg[20]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.118 r  ItsASquare/x_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.118    ItsASquare/x_reg[24]_i_1_n_5
    SLICE_X5Y51          FDRE                                         r  ItsASquare/x_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863    -0.827    ItsASquare/clkOut
    SLICE_X5Y51          FDRE                                         r  ItsASquare/x_reg[26]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105    -0.213    ItsASquare/x_reg[26]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ItsASquare/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.378ns (80.041%)  route 0.094ns (19.959%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.585    ItsASquare/clkOut
    SLICE_X3Y49          FDRE                                         r  ItsASquare/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ItsASquare/y_reg[9]/Q
                         net (fo=10, routed)          0.094    -0.351    ItsASquare/y_reg[9]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.204 r  ItsASquare/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    ItsASquare/y_reg[8]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.113 r  ItsASquare/y_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.113    ItsASquare/y_reg[12]_i_1_n_6
    SLICE_X3Y50          FDRE                                         r  ItsASquare/y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.864    -0.825    ItsASquare/clkOut
    SLICE_X3Y50          FDRE                                         r  ItsASquare/y_reg[13]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    ItsASquare/y_reg[13]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ItsASquare/y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ItsASquare/y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkOut_clkConverter  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkOut_clkConverter
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOut_clkConverter rise@0.000ns - clkOut_clkConverter rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.378ns (80.041%)  route 0.094ns (19.959%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.585    ItsASquare/clkOut
    SLICE_X3Y49          FDRE                                         r  ItsASquare/y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ItsASquare/y_reg[9]/Q
                         net (fo=10, routed)          0.094    -0.351    ItsASquare/y_reg[9]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.204 r  ItsASquare/y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.203    ItsASquare/y_reg[8]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.113 r  ItsASquare/y_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    ItsASquare/y_reg[12]_i_1_n_4
    SLICE_X3Y50          FDRE                                         r  ItsASquare/y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOut_clkConverter rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK_Converter/inst/clkIn
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_Converter/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK_Converter/inst/clkIn_clkConverter
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK_Converter/inst/clkOut_clkConverter
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK_Converter/inst/clkout1_buf/O
                         net (fo=177, routed)         0.864    -0.825    ItsASquare/clkOut
    SLICE_X3Y50          FDRE                                         r  ItsASquare/y_reg[15]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    ItsASquare/y_reg[15]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkOut_clkConverter
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    CLK_Converter/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y48      ItsASquare/cnt_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y53      ItsASquare/cnt_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y53      ItsASquare/cnt_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y53      ItsASquare/cnt_x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y57      ItsASquare/cnt_x_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y58      ItsASquare/cnt_x_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y51      ItsASquare/cnt_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y58      ItsASquare/cnt_x_reg[30]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y48      ItsASquare/cnt_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y57      ItsASquare/cnt_x_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y57      ItsASquare/cnt_x_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y58      ItsASquare/cnt_x_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y58      ItsASquare/cnt_x_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      ItsASquare/cnt_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      ItsASquare/cnt_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y58      ItsASquare/cnt_x_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y58      ItsASquare/cnt_x_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y58      ItsASquare/cnt_x_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y48      ItsASquare/cnt_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y53      ItsASquare/cnt_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y53      ItsASquare/cnt_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y53      ItsASquare/cnt_x_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y57      ItsASquare/cnt_x_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y57      ItsASquare/cnt_x_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y58      ItsASquare/cnt_x_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y58      ItsASquare/cnt_x_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y51      ItsASquare/cnt_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y58      ItsASquare/cnt_x_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkConverter
  To Clock:  clkfbout_clkConverter

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkConverter
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_Converter/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_Converter/inst/mmcm_adv_inst/CLKFBOUT



