Analysis & Synthesis report for lab5
Thu Apr 04 09:15:50 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab5|control_fsm:the_control_fsm|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Top-level Entity: |lab5
 17. Source assignments for datapath:the_datapath
 18. Source assignments for datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated
 19. Source assignments for datapath:the_datapath|regfile:the_regfile
 20. Source assignments for datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_nro1:auto_generated
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Parameter Settings for User Entity Instance: control_fsm:the_control_fsm
 23. Parameter Settings for User Entity Instance: datapath:the_datapath|pc:the_pc
 24. Parameter Settings for User Entity Instance: datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: datapath:the_datapath|delay_counter:the_delay_counter
 27. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "datapath:the_datapath|stepper_rom:the_stepper_rom"
 30. Port Connectivity Checks: "datapath:the_datapath|instruction_rom:the_instruction_rom"
 31. Signal Tap Logic Analyzer Settings
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "auto_signaltap_0"
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 04 09:15:50 2024           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; lab5                                            ;
; Top-level Entity Name           ; lab5                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 800                                             ;
; Total pins                      ; 16                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 9,632                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab5               ; lab5               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; write_address_select.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/write_address_select.v                                             ;             ;
; temp_register.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/temp_register.v                                                    ;             ;
; result_mux.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/result_mux.v                                                       ;             ;
; regfile.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/regfile.v                                                          ;             ;
; pc.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/pc.v                                                               ;             ;
; op2_mux.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/op2_mux.v                                                          ;             ;
; op1_mux.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/op1_mux.v                                                          ;             ;
; lab5.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v                                                             ;             ;
; immediate_extractor.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/immediate_extractor.v                                              ;             ;
; delay_counter.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/delay_counter.v                                                    ;             ;
; decoder.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/decoder.v                                                          ;             ;
; datapath.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v                                                         ;             ;
; control_fsm.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/control_fsm.v                                                      ;             ;
; branch_logic.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/branch_logic.v                                                     ;             ;
; alu.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/alu.v                                                              ;             ;
; instruction_rom.mif                                                ; yes             ; User Memory Initialization File              ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/instruction_rom.mif                                                ;             ;
; instruction_rom.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/instruction_rom.v                                                  ;             ;
; stepper_rom.mif                                                    ; yes             ; User Memory Initialization File              ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/stepper_rom.mif                                                    ;             ;
; stepper_rom.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/stepper_rom.v                                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;             ;
; db/altsyncram_4dp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/altsyncram_4dp1.tdf                                             ;             ;
; db/altsyncram_nro1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/altsyncram_nro1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                         ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                                          ;             ;
; db/sld_ela_trigger_flow_sel_3831.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/sld_ela_trigger_flow_sel_3831.tdf                               ;             ;
; db/sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c.v              ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c.v              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                ;             ;
; db/altsyncram_2c84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/altsyncram_2c84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                          ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/declut.inc                                                                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                       ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                               ;             ;
; db/cntr_a9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cntr_a9i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                           ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 479            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 540            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 98             ;
;     -- 5 input functions                    ; 76             ;
;     -- 4 input functions                    ; 75             ;
;     -- <=3 input functions                  ; 291            ;
;                                             ;                ;
; Dedicated logic registers                   ; 800            ;
;                                             ;                ;
; I/O pins                                    ; 16             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 9632           ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 565            ;
; Total fan-out                               ; 5734           ;
; Average fan-out                             ; 3.95           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |lab5                                                                                                                                   ; 540 (5)             ; 800 (0)                   ; 9632              ; 0          ; 16   ; 0            ; |lab5                                                                                                                                                                                                                                                                                                                                            ; lab5                                             ; work         ;
;    |control_fsm:the_control_fsm|                                                                                                        ; 50 (50)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|control_fsm:the_control_fsm                                                                                                                                                                                                                                                                                                                ; control_fsm                                      ; work         ;
;    |datapath:the_datapath|                                                                                                              ; 190 (98)            ; 77 (0)                    ; 2080              ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath                                                                                                                                                                                                                                                                                                                      ; datapath                                         ; work         ;
;       |alu:the_alu|                                                                                                                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|alu:the_alu                                                                                                                                                                                                                                                                                                          ; alu                                              ; work         ;
;       |branch_logic:the_branch_logic|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|branch_logic:the_branch_logic                                                                                                                                                                                                                                                                                        ; branch_logic                                     ; work         ;
;       |decoder:the_decoder|                                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|decoder:the_decoder                                                                                                                                                                                                                                                                                                  ; decoder                                          ; work         ;
;       |delay_counter:the_delay_counter|                                                                                                 ; 52 (52)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|delay_counter:the_delay_counter                                                                                                                                                                                                                                                                                      ; delay_counter                                    ; work         ;
;       |immediate_extractor:the_immediate_extractor|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|immediate_extractor:the_immediate_extractor                                                                                                                                                                                                                                                                          ; immediate_extractor                              ; work         ;
;       |instruction_rom:the_instruction_rom|                                                                                             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|instruction_rom:the_instruction_rom                                                                                                                                                                                                                                                                                  ; instruction_rom                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                                       ; work         ;
;             |altsyncram_4dp1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated                                                                                                                                                                                                                   ; altsyncram_4dp1                                  ; work         ;
;       |pc:the_pc|                                                                                                                       ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|pc:the_pc                                                                                                                                                                                                                                                                                                            ; pc                                               ; work         ;
;       |regfile:the_regfile|                                                                                                             ; 4 (4)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|regfile:the_regfile                                                                                                                                                                                                                                                                                                  ; regfile                                          ; work         ;
;       |stepper_rom:the_stepper_rom|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|stepper_rom:the_stepper_rom                                                                                                                                                                                                                                                                                          ; stepper_rom                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                          ; altsyncram                                       ; work         ;
;             |altsyncram_nro1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_nro1:auto_generated                                                                                                                                                                                                                           ; altsyncram_nro1                                  ; work         ;
;       |temp_register:the_temp_register|                                                                                                 ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|datapath:the_datapath|temp_register:the_temp_register                                                                                                                                                                                                                                                                                      ; temp_register                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                   ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 203 (2)             ; 613 (60)                  ; 7552              ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                    ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 201 (0)             ; 553 (0)                   ; 7552              ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                               ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 201 (67)            ; 553 (310)                 ; 7552              ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                              ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                         ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 7552              ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                       ; work         ;
;                |altsyncram_2c84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 7552              ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated                                                                                                                                                 ; altsyncram_2c84                                  ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                     ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                     ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                    ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 60 (60)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                               ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                  ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                     ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                         ; work         ;
;                   |sld_ela_trigger_flow_sel_3831:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_3831                    ; work         ;
;                      |sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                                       ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                            ; sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                           ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                      ; work         ;
;                   |cntr_a9i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_a9i:auto_generated                                                             ; cntr_a9i                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                      ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                                         ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                      ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                         ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                      ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                     ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                     ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+
; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048 ; instruction_rom.mif ;
; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_nro1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Single Port      ; 8            ; 4            ; --           ; --           ; 32   ; stepper_rom.mif     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2c84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 59           ; 128          ; 59           ; 7552 ; None                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                       ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                         ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                               ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                               ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                   ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |lab5|datapath:the_datapath|instruction_rom:the_instruction_rom                                                                                                                                                                                                                                                       ; instruction_rom.v ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |lab5|datapath:the_datapath|stepper_rom:the_stepper_rom                                                                                                                                                                                                                                                               ; stepper_rom.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab5|control_fsm:the_control_fsm|state                                                                                                                                                                                                                                                          ;
+---------------------+-------------------+--------------------+---------------------+------------------+-------------------+-------------+--------------+------------+-----------+-----------+------------+-----------+------------+------------+-----------+----------+--------------+-------------+-------------+
; Name                ; state.PAUSE_DELAY ; state.MOVRHS_DELAY ; state.MOVRHS_STAGE2 ; state.MOVR_DELAY ; state.MOVR_STAGE2 ; state.PAUSE ; state.MOVRHS ; state.MOVR ; state.MOV ; state.CLR ; state.SRH0 ; state.SR0 ; state.SUBI ; state.ADDI ; state.BRZ ; state.BR ; state.DECODE ; state.FETCH ; state.RESET ;
+---------------------+-------------------+--------------------+---------------------+------------------+-------------------+-------------+--------------+------------+-----------+-----------+------------+-----------+------------+------------+-----------+----------+--------------+-------------+-------------+
; state.RESET         ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 0           ;
; state.FETCH         ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 1           ; 1           ;
; state.DECODE        ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 1            ; 0           ; 1           ;
; state.BR            ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 1        ; 0            ; 0           ; 1           ;
; state.BRZ           ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 1         ; 0        ; 0            ; 0           ; 1           ;
; state.ADDI          ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 1          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.SUBI          ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 1          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.SR0           ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 1         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.SRH0          ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 1          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.CLR           ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 1         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.MOV           ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 1         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.MOVR          ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 1          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.MOVRHS        ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 1            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.PAUSE         ; 0                 ; 0                  ; 0                   ; 0                ; 0                 ; 1           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.MOVR_STAGE2   ; 0                 ; 0                  ; 0                   ; 0                ; 1                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.MOVR_DELAY    ; 0                 ; 0                  ; 0                   ; 1                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.MOVRHS_STAGE2 ; 0                 ; 0                  ; 1                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.MOVRHS_DELAY  ; 0                 ; 1                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
; state.PAUSE_DELAY   ; 1                 ; 0                  ; 0                   ; 0                ; 0                 ; 0           ; 0            ; 0          ; 0         ; 0         ; 0          ; 0         ; 0          ; 0          ; 0         ; 0        ; 0            ; 0           ; 1           ;
+---------------------+-------------------+--------------------+---------------------+------------------+-------------------+-------------+--------------+------------+-----------+-----------+------------+-----------+------------+------------+-----------+----------+--------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                  ;
+---------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; datapath:the_datapath|regfile:the_regfile|reg0[7] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[6] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[5] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[4] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[3] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[2] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[1] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg0[0] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[0] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[0] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[0] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[1] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[1] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[1] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[2] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[2] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[2] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[3] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[3] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[3] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[4] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[4] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[4] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[5] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[5] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[5] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[6] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[6] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[6] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg1[7] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg2[7] ; yes                                                              ; yes                                        ;
; datapath:the_datapath|regfile:the_regfile|reg3[7] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 32         ;                                                                  ;                                            ;
+---------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; control_fsm:the_control_fsm|state~2   ; Lost fanout        ;
; control_fsm:the_control_fsm|state~3   ; Lost fanout        ;
; control_fsm:the_control_fsm|state~4   ; Lost fanout        ;
; control_fsm:the_control_fsm|state~5   ; Lost fanout        ;
; control_fsm:the_control_fsm|state~6   ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 800   ;
; Number of registers using Synchronous Clear  ; 133   ;
; Number of registers using Synchronous Load   ; 184   ;
; Number of registers using Asynchronous Clear ; 260   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 306   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab5|datapath:the_datapath|pc:the_pc|pc[2]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |lab5|datapath:the_datapath|temp_register:the_temp_register|temp[4]            ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |lab5|datapath:the_datapath|delay_counter:the_delay_counter|sub_count[0]       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lab5|datapath:the_datapath|delay_counter:the_delay_counter|count[0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|alu:the_alu|result[1]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|op1_mux:the_op1_mux|Mux6                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|write_address_select:the_write_address_select|Mux1 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|op2_mux:the_op2_mux|Mux6                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|regfile:the_regfile|Mux0                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|regfile:the_regfile|Mux12                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab5|datapath:the_datapath|immediate_extractor:the_immediate_extractor|Mux1   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab5|control_fsm:the_control_fsm|next_state_logic.RESET                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for Top-level Entity: |lab5                   ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; stepper_signals[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; stepper_signals[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; stepper_signals[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; stepper_signals[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; stepper_signals[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; stepper_signals[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; stepper_signals[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; stepper_signals[0] ;
+------------------------------+-------+------+--------------------+


+--------------------------------------------------------------------+
; Source assignments for datapath:the_datapath                       ;
+------------------------------+-------+------+----------------------+
; Assignment                   ; Value ; From ; To                   ;
+------------------------------+-------+------+----------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; position[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; position[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; delay[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; delay[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[7]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[7]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[6]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[6]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[5]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[5]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[4]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[4]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[3]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[3]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[2]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[2]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; register0[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; register0[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; alu_result_wire[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; alu_result_wire[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; alu_result_wire[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; alu_result_wire[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; alu_result_wire[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; alu_result_wire[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; alu_result_wire[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; alu_result_wire[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; alu_result_wire[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; alu_result_wire[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; alu_result_wire[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; alu_result_wire[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; alu_result_wire[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; alu_result_wire[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; alu_result_wire[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; alu_result_wire[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pc_wire[7]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pc_wire[7]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pc_wire[6]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pc_wire[6]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pc_wire[5]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pc_wire[5]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pc_wire[4]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pc_wire[4]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pc_wire[3]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pc_wire[3]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pc_wire[2]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pc_wire[2]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pc_wire[1]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pc_wire[1]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pc_wire[0]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pc_wire[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q_wire[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q_wire[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q_wire[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q_wire[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q_wire[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q_wire[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q_wire[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q_wire[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q_wire[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q_wire[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q_wire[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q_wire[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q_wire[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q_wire[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; q_wire[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; q_wire[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; result_mux_wire[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; result_mux_wire[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; result_mux_wire[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; result_mux_wire[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; result_mux_wire[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; result_mux_wire[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; result_mux_wire[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; result_mux_wire[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; result_mux_wire[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; result_mux_wire[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; result_mux_wire[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; result_mux_wire[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; result_mux_wire[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; result_mux_wire[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; result_mux_wire[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; result_mux_wire[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_select_wire[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_select_wire[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_select_wire[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_select_wire[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected0_wire[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected0_wire[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected0_wire[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected0_wire[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected0_wire[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected0_wire[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected0_wire[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected0_wire[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected0_wire[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected0_wire[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected0_wire[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected0_wire[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected0_wire[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected0_wire[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected0_wire[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected0_wire[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected1_wire[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected1_wire[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected1_wire[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected1_wire[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected1_wire[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected1_wire[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected1_wire[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected1_wire[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected1_wire[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected1_wire[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected1_wire[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected1_wire[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected1_wire[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected1_wire[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; selected1_wire[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; selected1_wire[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_wire[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_wire[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_wire[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_wire[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_wire[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_wire[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_wire[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_wire[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_wire[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_wire[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_wire[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_wire[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_wire[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_wire[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; immediate_wire[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; immediate_wire[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op1_wire[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op1_wire[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op1_wire[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op1_wire[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op1_wire[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op1_wire[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op1_wire[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op1_wire[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op1_wire[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op1_wire[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op1_wire[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op1_wire[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op1_wire[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op1_wire[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op1_wire[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op1_wire[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op2_wire[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op2_wire[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op2_wire[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op2_wire[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op2_wire[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op2_wire[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op2_wire[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op2_wire[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op2_wire[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op2_wire[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op2_wire[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op2_wire[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op2_wire[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op2_wire[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; op2_wire[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; op2_wire[0]          ;
+------------------------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|regfile:the_regfile ;
+-------------------+-------+------+-------------------------------+
; Assignment        ; Value ; From ; To                            ;
+-------------------+-------+------+-------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; reg3[0]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[7]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[6]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[5]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg0[0]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[7]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[6]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[5]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg1[0]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[7]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[6]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[5]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[1]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg2[0]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[7]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[6]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[5]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[4]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[3]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[2]                       ;
; PRESERVE_REGISTER ; on    ; -    ; reg3[1]                       ;
+-------------------+-------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_nro1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_fsm:the_control_fsm ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; RESET          ; 00000 ; Unsigned Binary                                 ;
; FETCH          ; 00001 ; Unsigned Binary                                 ;
; DECODE         ; 00010 ; Unsigned Binary                                 ;
; BR             ; 00011 ; Unsigned Binary                                 ;
; BRZ            ; 00100 ; Unsigned Binary                                 ;
; ADDI           ; 00101 ; Unsigned Binary                                 ;
; SUBI           ; 00110 ; Unsigned Binary                                 ;
; SR0            ; 00111 ; Unsigned Binary                                 ;
; SRH0           ; 01000 ; Unsigned Binary                                 ;
; CLR            ; 01001 ; Unsigned Binary                                 ;
; MOV            ; 01010 ; Unsigned Binary                                 ;
; MOVA           ; 01011 ; Unsigned Binary                                 ;
; MOVR           ; 01100 ; Unsigned Binary                                 ;
; MOVRHS         ; 01101 ; Unsigned Binary                                 ;
; PAUSE          ; 01110 ; Unsigned Binary                                 ;
; MOVR_STAGE2    ; 01111 ; Unsigned Binary                                 ;
; MOVR_DELAY     ; 10000 ; Unsigned Binary                                 ;
; MOVRHS_STAGE2  ; 10001 ; Unsigned Binary                                 ;
; MOVRHS_DELAY   ; 10010 ; Unsigned Binary                                 ;
; PAUSE_DELAY    ; 10011 ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|pc:the_pc ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; RESET_LOCATION ; 00000000 ; Unsigned Binary                                  ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; instruction_rom.mif  ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_4dp1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 4                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; stepper_rom.mif      ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_nro1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:the_datapath|delay_counter:the_delay_counter ;
+----------------+----------------------+------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                       ;
+----------------+----------------------+------------------------------------------------------------+
; BASIC_PERIOD   ; 01111010000100100000 ; Unsigned Binary                                            ;
+----------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                     ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                    ; String         ;
; sld_node_info                                   ; 805334528                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                ; Signed Integer ;
; sld_data_bits                                   ; 59                                               ; Untyped        ;
; sld_trigger_bits                                ; 1                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                              ; Untyped        ;
; sld_segment_size                                ; 128                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                             ; Untyped        ;
; sld_state_bits                                  ; 2                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                             ; String         ;
; sld_inversion_mask_length                       ; 14                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000                                   ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                ; Untyped        ;
; sld_current_resource_width                      ; 0                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 59                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                         ;
; Entity Instance                           ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                               ;
;     -- WIDTH_A                            ; 4                                                                                         ;
;     -- NUMWORDS_A                         ; 8                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|stepper_rom:the_stepper_rom" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                              ;
; wren ; Input ; Info     ; Explicitly unconnected                              ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:the_datapath|instruction_rom:the_instruction_rom" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; data ; Input ; Info     ; Explicitly unconnected                                      ;
; wren ; Input ; Info     ; Explicitly unconnected                                      ;
+------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 59               ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     CLR               ; 1                           ;
;     CLR SCLR          ; 20                          ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SLD       ; 16                          ;
;     SCLR              ; 6                           ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 245                         ;
;     arith             ; 53                          ;
;         1 data inputs ; 38                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 6                           ;
;     normal            ; 192                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 24                          ;
;         6 data inputs ; 47                          ;
; boundary_port         ; 75                          ;
; stratixv_ram_block    ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 8.70                        ;
; Average LUT depth     ; 4.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                   ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                               ; Details ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                        ; N/A     ;
; control_fsm:the_control_fsm|increment_pc            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector15~1                                                                                        ; N/A     ;
; control_fsm:the_control_fsm|reset_n                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                          ; N/A     ;
; control_fsm:the_control_fsm|result_mux_select       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector11~0                                                                                        ; N/A     ;
; control_fsm:the_control_fsm|select_write_address[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector14~0                                                                                        ; N/A     ;
; control_fsm:the_control_fsm|select_write_address[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector13~0                                                                                        ; N/A     ;
; control_fsm:the_control_fsm|write_reg_file          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector12~0                                                                                        ; N/A     ;
; datapath:the_datapath|addi                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|decoder:the_decoder|Equal3~0                                                                              ; N/A     ;
; datapath:the_datapath|addi                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|decoder:the_decoder|Equal3~0                                                                              ; N/A     ;
; datapath:the_datapath|alu_add_sub                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector10~0                                                                                        ; N/A     ;
; datapath:the_datapath|alu_set_high                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|state.SRH0                                                                                          ; N/A     ;
; datapath:the_datapath|alu_set_low                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|state.SR0                                                                                           ; N/A     ;
; datapath:the_datapath|commit_branch                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector16~0_wirecell                                                                               ; N/A     ;
; datapath:the_datapath|immediate_wire[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|immediate_wire[0]                                                                                         ; N/A     ;
; datapath:the_datapath|immediate_wire[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|immediate_wire[1]                                                                                         ; N/A     ;
; datapath:the_datapath|immediate_wire[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|immediate_wire[2]                                                                                         ; N/A     ;
; datapath:the_datapath|immediate_wire[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|immediate_wire[3]                                                                                         ; N/A     ;
; datapath:the_datapath|immediate_wire[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|immediate_wire[4]                                                                                         ; N/A     ;
; datapath:the_datapath|immediate_wire[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|immediate_wire[5]                                                                                         ; N/A     ;
; datapath:the_datapath|immediate_wire[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|immediate_wire[6]                                                                                         ; N/A     ;
; datapath:the_datapath|immediate_wire[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|immediate_wire[7]                                                                                         ; N/A     ;
; datapath:the_datapath|op1_mux_select[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|WideOr14~0_wirecell                                                                                 ; N/A     ;
; datapath:the_datapath|op1_mux_select[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector7~0                                                                                         ; N/A     ;
; datapath:the_datapath|op2_mux_select[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector9~0                                                                                         ; N/A     ;
; datapath:the_datapath|op2_mux_select[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector8~0_wirecell                                                                                ; N/A     ;
; datapath:the_datapath|pc_wire[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|pc:the_pc|pc[0]                                                                                           ; N/A     ;
; datapath:the_datapath|pc_wire[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|pc:the_pc|pc[1]                                                                                           ; N/A     ;
; datapath:the_datapath|pc_wire[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|pc:the_pc|pc[2]                                                                                           ; N/A     ;
; datapath:the_datapath|pc_wire[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|pc:the_pc|pc[3]                                                                                           ; N/A     ;
; datapath:the_datapath|pc_wire[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|pc:the_pc|pc[4]                                                                                           ; N/A     ;
; datapath:the_datapath|pc_wire[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|pc:the_pc|pc[5]                                                                                           ; N/A     ;
; datapath:the_datapath|pc_wire[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|pc:the_pc|pc[6]                                                                                           ; N/A     ;
; datapath:the_datapath|pc_wire[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|pc:the_pc|pc[7]                                                                                           ; N/A     ;
; datapath:the_datapath|q_wire[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|q_a[0] ; N/A     ;
; datapath:the_datapath|q_wire[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|q_a[1] ; N/A     ;
; datapath:the_datapath|q_wire[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|q_a[2] ; N/A     ;
; datapath:the_datapath|q_wire[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|q_a[3] ; N/A     ;
; datapath:the_datapath|q_wire[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|q_a[4] ; N/A     ;
; datapath:the_datapath|q_wire[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|q_a[5] ; N/A     ;
; datapath:the_datapath|q_wire[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|q_a[6] ; N/A     ;
; datapath:the_datapath|q_wire[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated|q_a[7] ; N/A     ;
; datapath:the_datapath|result_mux_wire[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|result_mux_wire[0]                                                                                        ; N/A     ;
; datapath:the_datapath|result_mux_wire[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|result_mux_wire[1]                                                                                        ; N/A     ;
; datapath:the_datapath|result_mux_wire[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|result_mux_wire[2]                                                                                        ; N/A     ;
; datapath:the_datapath|result_mux_wire[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|result_mux_wire[3]                                                                                        ; N/A     ;
; datapath:the_datapath|result_mux_wire[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|result_mux_wire[4]                                                                                        ; N/A     ;
; datapath:the_datapath|result_mux_wire[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|result_mux_wire[5]                                                                                        ; N/A     ;
; datapath:the_datapath|result_mux_wire[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|result_mux_wire[6]                                                                                        ; N/A     ;
; datapath:the_datapath|result_mux_wire[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|result_mux_wire[7]                                                                                        ; N/A     ;
; datapath:the_datapath|select_immediate[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|WideOr8~0_wirecell                                                                                  ; N/A     ;
; datapath:the_datapath|select_immediate[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_fsm:the_control_fsm|Selector6~0                                                                                         ; N/A     ;
; datapath:the_datapath|selected0_wire[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|selected0_wire[0]                                                                                         ; N/A     ;
; datapath:the_datapath|selected0_wire[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|selected0_wire[1]                                                                                         ; N/A     ;
; datapath:the_datapath|selected0_wire[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|selected0_wire[2]                                                                                         ; N/A     ;
; datapath:the_datapath|selected0_wire[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|selected0_wire[3]                                                                                         ; N/A     ;
; datapath:the_datapath|selected0_wire[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|selected0_wire[4]                                                                                         ; N/A     ;
; datapath:the_datapath|selected0_wire[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|selected0_wire[5]                                                                                         ; N/A     ;
; datapath:the_datapath|selected0_wire[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|selected0_wire[6]                                                                                         ; N/A     ;
; datapath:the_datapath|selected0_wire[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|selected0_wire[7]                                                                                         ; N/A     ;
; datapath:the_datapath|write_select_wire[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|write_select_wire[0]                                                                                      ; N/A     ;
; datapath:the_datapath|write_select_wire[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; datapath:the_datapath|write_select_wire[1]                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                             ; N/A     ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Thu Apr 04 09:15:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file write_address_select.v
    Info (12023): Found entity 1: write_address_select File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/write_address_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temp_register.v
    Info (12023): Found entity 1: temp_register File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/temp_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file result_mux.v
    Info (12023): Found entity 1: result_mux File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/result_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/regfile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file op2_mux.v
    Info (12023): Found entity 1: op2_mux File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/op2_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file op1_mux.v
    Info (12023): Found entity 1: op1_mux File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/op1_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab5.v
    Info (12023): Found entity 1: lab5 File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file immediate_extractor.v
    Info (12023): Found entity 1: immediate_extractor File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/immediate_extractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_counter.v
    Info (12023): Found entity 1: delay_counter File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/delay_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_fsm.v
    Info (12023): Found entity 1: control_fsm File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/control_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_logic.v
    Info (12023): Found entity 1: branch_logic File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/branch_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_rom.v
    Info (12023): Found entity 1: instruction_rom File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/instruction_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file stepper_rom.v
    Info (12023): Found entity 1: stepper_rom File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/stepper_rom.v Line: 39
Info (12127): Elaborating entity "lab5" for the top level hierarchy
Warning (10034): Output port "LEDR[9..4]" at lab5.v(2) has no driver File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 2
Info (12128): Elaborating entity "control_fsm" for hierarchy "control_fsm:the_control_fsm" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 73
Warning (10270): Verilog HDL Case Statement warning at control_fsm.v(153): incomplete case statement has no default case item File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/control_fsm.v Line: 153
Info (10264): Verilog HDL Case Statement information at control_fsm.v(153): all case item expressions in this case statement are onehot File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/control_fsm.v Line: 153
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:the_datapath" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 116
Info (12128): Elaborating entity "pc" for hierarchy "datapath:the_datapath|pc:the_pc" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 48
Info (12128): Elaborating entity "instruction_rom" for hierarchy "datapath:the_datapath|instruction_rom:the_instruction_rom" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/instruction_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/instruction_rom.v Line: 85
Info (12133): Instantiated megafunction "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/instruction_rom.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instruction_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4dp1.tdf
    Info (12023): Found entity 1: altsyncram_4dp1 File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/altsyncram_4dp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4dp1" for hierarchy "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_4dp1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "decoder" for hierarchy "datapath:the_datapath|decoder:the_decoder" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 77
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:the_datapath|regfile:the_regfile" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 93
Info (12128): Elaborating entity "write_address_select" for hierarchy "datapath:the_datapath|write_address_select:the_write_address_select" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 102
Info (12128): Elaborating entity "result_mux" for hierarchy "datapath:the_datapath|result_mux:the_result_mux" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 108
Info (12128): Elaborating entity "immediate_extractor" for hierarchy "datapath:the_datapath|immediate_extractor:the_immediate_extractor" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 116
Info (12128): Elaborating entity "alu" for hierarchy "datapath:the_datapath|alu:the_alu" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 127
Info (12128): Elaborating entity "op1_mux" for hierarchy "datapath:the_datapath|op1_mux:the_op1_mux" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 138
Info (12128): Elaborating entity "op2_mux" for hierarchy "datapath:the_datapath|op2_mux:the_op2_mux" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 147
Info (12128): Elaborating entity "stepper_rom" for hierarchy "datapath:the_datapath|stepper_rom:the_stepper_rom" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 158
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/stepper_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/stepper_rom.v Line: 85
Info (12133): Instantiated megafunction "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/stepper_rom.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "stepper_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nro1.tdf
    Info (12023): Found entity 1: altsyncram_nro1 File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/altsyncram_nro1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nro1" for hierarchy "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_nro1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "branch_logic" for hierarchy "datapath:the_datapath|branch_logic:the_branch_logic" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 165
Info (12128): Elaborating entity "delay_counter" for hierarchy "datapath:the_datapath|delay_counter:the_delay_counter" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 176
Info (12128): Elaborating entity "temp_register" for hierarchy "datapath:the_datapath|temp_register:the_temp_register" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_3831.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_3831 File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/sld_ela_trigger_flow_sel_3831.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/sld_reserved_lab5_auto_signaltap_0_flow_mgr_c90c.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2c84.tdf
    Info (12023): Found entity 1: altsyncram_2c84 File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/altsyncram_2c84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a9i.tdf
    Info (12023): Found entity 1: cntr_a9i File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cntr_a9i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.04.09:15:42 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 2
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 2
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 2
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 2
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 2
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 2
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "stepper_signals[0]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 23
    Info (17048): Logic cell "stepper_signals[1]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 23
    Info (17048): Logic cell "stepper_signals[2]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 23
    Info (17048): Logic cell "stepper_signals[3]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/lab5.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|register0[7]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 24
    Info (17048): Logic cell "datapath:the_datapath|register0[6]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 24
    Info (17048): Logic cell "datapath:the_datapath|register0[5]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 24
    Info (17048): Logic cell "datapath:the_datapath|register0[4]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 24
    Info (17048): Logic cell "datapath:the_datapath|register0[3]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 24
    Info (17048): Logic cell "datapath:the_datapath|register0[2]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 24
    Info (17048): Logic cell "datapath:the_datapath|register0[1]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 24
    Info (17048): Logic cell "datapath:the_datapath|register0[0]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 24
    Info (17048): Logic cell "datapath:the_datapath|q_wire[7]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 28
    Info (17048): Logic cell "datapath:the_datapath|q_wire[6]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 28
    Info (17048): Logic cell "datapath:the_datapath|q_wire[5]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 28
    Info (17048): Logic cell "datapath:the_datapath|pc_wire[0]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 27
    Info (17048): Logic cell "datapath:the_datapath|pc_wire[1]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 27
    Info (17048): Logic cell "datapath:the_datapath|pc_wire[2]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 27
    Info (17048): Logic cell "datapath:the_datapath|pc_wire[3]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 27
    Info (17048): Logic cell "datapath:the_datapath|pc_wire[4]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 27
    Info (17048): Logic cell "datapath:the_datapath|pc_wire[5]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 27
    Info (17048): Logic cell "datapath:the_datapath|pc_wire[6]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 27
    Info (17048): Logic cell "datapath:the_datapath|pc_wire[7]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 27
    Info (17048): Logic cell "datapath:the_datapath|q_wire[0]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 28
    Info (17048): Logic cell "datapath:the_datapath|q_wire[1]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 28
    Info (17048): Logic cell "datapath:the_datapath|q_wire[2]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 28
    Info (17048): Logic cell "datapath:the_datapath|q_wire[3]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 28
    Info (17048): Logic cell "datapath:the_datapath|q_wire[4]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 28
    Info (17048): Logic cell "datapath:the_datapath|position[0]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 22
    Info (17048): Logic cell "datapath:the_datapath|position[1]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 22
    Info (17048): Logic cell "datapath:the_datapath|position[2]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 22
    Info (17048): Logic cell "datapath:the_datapath|delay[1]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|delay[7]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|delay[6]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|delay[5]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|delay[0]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|delay[4]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|delay[3]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|delay[2]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 23
    Info (17048): Logic cell "datapath:the_datapath|position[3]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 22
    Info (17048): Logic cell "datapath:the_datapath|position[4]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 22
    Info (17048): Logic cell "datapath:the_datapath|position[5]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 22
    Info (17048): Logic cell "datapath:the_datapath|position[6]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 22
    Info (17048): Logic cell "datapath:the_datapath|position[7]" File: C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/datapath.v Line: 22
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/output_files/lab5.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1207 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 1115 logic cells
    Info (21064): Implemented 71 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 582 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Thu Apr 04 09:15:50 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/bowen/OneDrive/Documents/School/Winter2024/3TB4/Lab/lab5/lab5/lab5_restored/output_files/lab5.map.smsg.


