
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000054dc  00400000  00400000  00008000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004054dc  004054dc  0000d4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20000000  004054e4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000ec  2000086c  00405d50  0001086c  2**2
                  ALLOC
  4 .stack        00003000  20000958  00405e3c  0001086c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001086c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010896  2**0
                  CONTENTS, READONLY
  7 .debug_info   000097ac  00000000  00000000  000108f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001672  00000000  00000000  0001a09d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000061a0  00000000  00000000  0001b70f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a70  00000000  00000000  000218af  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000990  00000000  00000000  0002231f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000054c5  00000000  00000000  00022caf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a360  00000000  00000000  00028174  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052ac4  00000000  00000000  000324d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003984  00000000  00000000  00084f98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003958 	.word	0x20003958
  400004:	004013f1 	.word	0x004013f1
  400008:	004014b9 	.word	0x004014b9
  40000c:	004014b9 	.word	0x004014b9
  400010:	004014b9 	.word	0x004014b9
  400014:	004014b9 	.word	0x004014b9
  400018:	004014b9 	.word	0x004014b9
	...
  40002c:	004014b9 	.word	0x004014b9
  400030:	004014b9 	.word	0x004014b9
  400034:	00000000 	.word	0x00000000
  400038:	004014b9 	.word	0x004014b9
  40003c:	004014b9 	.word	0x004014b9
  400040:	004014b9 	.word	0x004014b9
  400044:	004014b9 	.word	0x004014b9
  400048:	004014b9 	.word	0x004014b9
  40004c:	004014b9 	.word	0x004014b9
  400050:	004014b9 	.word	0x004014b9
  400054:	004014b9 	.word	0x004014b9
  400058:	004014b9 	.word	0x004014b9
  40005c:	004014b9 	.word	0x004014b9
  400060:	004014b9 	.word	0x004014b9
  400064:	004014b9 	.word	0x004014b9
  400068:	00000000 	.word	0x00000000
  40006c:	00400c91 	.word	0x00400c91
  400070:	00400ca9 	.word	0x00400ca9
  400074:	00400cc1 	.word	0x00400cc1
  400078:	004014b9 	.word	0x004014b9
  40007c:	004014b9 	.word	0x004014b9
	...
  400088:	004014b9 	.word	0x004014b9
  40008c:	004014b9 	.word	0x004014b9
  400090:	004014b9 	.word	0x004014b9
  400094:	004014b9 	.word	0x004014b9
  400098:	004014b9 	.word	0x004014b9
  40009c:	00401d15 	.word	0x00401d15
  4000a0:	004014b9 	.word	0x004014b9
  4000a4:	004014b9 	.word	0x004014b9
  4000a8:	004014b9 	.word	0x004014b9
  4000ac:	004014b9 	.word	0x004014b9
  4000b0:	004014b9 	.word	0x004014b9
  4000b4:	004014b9 	.word	0x004014b9
  4000b8:	004014b9 	.word	0x004014b9
  4000bc:	004014b9 	.word	0x004014b9
  4000c0:	004014b9 	.word	0x004014b9
  4000c4:	004014b9 	.word	0x004014b9
  4000c8:	004014b9 	.word	0x004014b9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000086c 	.word	0x2000086c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004054e4 	.word	0x004054e4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004054e4 	.word	0x004054e4
  40011c:	20000870 	.word	0x20000870
  400120:	004054e4 	.word	0x004054e4
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
  400162:	e019      	b.n	400198 <osc_enable+0x70>
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
  40016a:	e015      	b.n	400198 <osc_enable+0x70>
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
  400172:	e011      	b.n	400198 <osc_enable+0x70>
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
  400182:	e009      	b.n	400198 <osc_enable+0x70>
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
  40018c:	e004      	b.n	400198 <osc_enable+0x70>
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
  400196:	bf00      	nop
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00400d5d 	.word	0x00400d5d
  4001a4:	00400dc9 	.word	0x00400dc9
  4001a8:	00400e39 	.word	0x00400e39

004001ac <osc_is_ready>:
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
  400208:	2300      	movs	r3, #0
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400d95 	.word	0x00400d95
  400218:	00400eb1 	.word	0x00400eb1

0040021c <osc_get_rate>:
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
  400276:	2300      	movs	r3, #0
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00400ecd 	.word	0x00400ecd
  400348:	400e0400 	.word	0x400e0400
  40034c:	00400f01 	.word	0x00400f01

00400350 <pll_is_locked>:
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	00400ee5 	.word	0x00400ee5
  400378:	00400f19 	.word	0x00400f19

0040037c <pll_enable_source>:
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>
  4003a0:	bf00      	nop
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
  4003c6:	2300      	movs	r3, #0
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	0040165d 	.word	0x0040165d
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	00400cd9 	.word	0x00400cd9
  40046c:	004014c1 	.word	0x004014c1
  400470:	004003f1 	.word	0x004003f1

00400474 <_read>:
  400474:	b580      	push	{r7, lr}
  400476:	b086      	sub	sp, #24
  400478:	af00      	add	r7, sp, #0
  40047a:	60f8      	str	r0, [r7, #12]
  40047c:	60b9      	str	r1, [r7, #8]
  40047e:	607a      	str	r2, [r7, #4]
  400480:	2300      	movs	r3, #0
  400482:	617b      	str	r3, [r7, #20]
  400484:	68fb      	ldr	r3, [r7, #12]
  400486:	2b00      	cmp	r3, #0
  400488:	d002      	beq.n	400490 <_read+0x1c>
  40048a:	f04f 33ff 	mov.w	r3, #4294967295
  40048e:	e014      	b.n	4004ba <_read+0x46>
  400490:	e00f      	b.n	4004b2 <_read+0x3e>
  400492:	4b0c      	ldr	r3, [pc, #48]	; (4004c4 <_read+0x50>)
  400494:	681b      	ldr	r3, [r3, #0]
  400496:	4a0c      	ldr	r2, [pc, #48]	; (4004c8 <_read+0x54>)
  400498:	6812      	ldr	r2, [r2, #0]
  40049a:	4610      	mov	r0, r2
  40049c:	68b9      	ldr	r1, [r7, #8]
  40049e:	4798      	blx	r3
  4004a0:	68bb      	ldr	r3, [r7, #8]
  4004a2:	3301      	adds	r3, #1
  4004a4:	60bb      	str	r3, [r7, #8]
  4004a6:	697b      	ldr	r3, [r7, #20]
  4004a8:	3301      	adds	r3, #1
  4004aa:	617b      	str	r3, [r7, #20]
  4004ac:	687b      	ldr	r3, [r7, #4]
  4004ae:	3b01      	subs	r3, #1
  4004b0:	607b      	str	r3, [r7, #4]
  4004b2:	687b      	ldr	r3, [r7, #4]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	dcec      	bgt.n	400492 <_read+0x1e>
  4004b8:	697b      	ldr	r3, [r7, #20]
  4004ba:	4618      	mov	r0, r3
  4004bc:	3718      	adds	r7, #24
  4004be:	46bd      	mov	sp, r7
  4004c0:	bd80      	pop	{r7, pc}
  4004c2:	bf00      	nop
  4004c4:	20000938 	.word	0x20000938
  4004c8:	20000940 	.word	0x20000940

004004cc <_write>:
  4004cc:	b580      	push	{r7, lr}
  4004ce:	b086      	sub	sp, #24
  4004d0:	af00      	add	r7, sp, #0
  4004d2:	60f8      	str	r0, [r7, #12]
  4004d4:	60b9      	str	r1, [r7, #8]
  4004d6:	607a      	str	r2, [r7, #4]
  4004d8:	2300      	movs	r3, #0
  4004da:	617b      	str	r3, [r7, #20]
  4004dc:	68fb      	ldr	r3, [r7, #12]
  4004de:	2b01      	cmp	r3, #1
  4004e0:	d008      	beq.n	4004f4 <_write+0x28>
  4004e2:	68fb      	ldr	r3, [r7, #12]
  4004e4:	2b02      	cmp	r3, #2
  4004e6:	d005      	beq.n	4004f4 <_write+0x28>
  4004e8:	68fb      	ldr	r3, [r7, #12]
  4004ea:	2b03      	cmp	r3, #3
  4004ec:	d002      	beq.n	4004f4 <_write+0x28>
  4004ee:	f04f 33ff 	mov.w	r3, #4294967295
  4004f2:	e01a      	b.n	40052a <_write+0x5e>
  4004f4:	e015      	b.n	400522 <_write+0x56>
  4004f6:	4b0f      	ldr	r3, [pc, #60]	; (400534 <_write+0x68>)
  4004f8:	681a      	ldr	r2, [r3, #0]
  4004fa:	4b0f      	ldr	r3, [pc, #60]	; (400538 <_write+0x6c>)
  4004fc:	6818      	ldr	r0, [r3, #0]
  4004fe:	68bb      	ldr	r3, [r7, #8]
  400500:	1c59      	adds	r1, r3, #1
  400502:	60b9      	str	r1, [r7, #8]
  400504:	781b      	ldrb	r3, [r3, #0]
  400506:	4619      	mov	r1, r3
  400508:	4790      	blx	r2
  40050a:	4603      	mov	r3, r0
  40050c:	2b00      	cmp	r3, #0
  40050e:	da02      	bge.n	400516 <_write+0x4a>
  400510:	f04f 33ff 	mov.w	r3, #4294967295
  400514:	e009      	b.n	40052a <_write+0x5e>
  400516:	697b      	ldr	r3, [r7, #20]
  400518:	3301      	adds	r3, #1
  40051a:	617b      	str	r3, [r7, #20]
  40051c:	687b      	ldr	r3, [r7, #4]
  40051e:	3b01      	subs	r3, #1
  400520:	607b      	str	r3, [r7, #4]
  400522:	687b      	ldr	r3, [r7, #4]
  400524:	2b00      	cmp	r3, #0
  400526:	d1e6      	bne.n	4004f6 <_write+0x2a>
  400528:	697b      	ldr	r3, [r7, #20]
  40052a:	4618      	mov	r0, r3
  40052c:	3718      	adds	r7, #24
  40052e:	46bd      	mov	sp, r7
  400530:	bd80      	pop	{r7, pc}
  400532:	bf00      	nop
  400534:	2000093c 	.word	0x2000093c
  400538:	20000940 	.word	0x20000940

0040053c <sysclk_enable_peripheral_clock>:
  40053c:	b580      	push	{r7, lr}
  40053e:	b082      	sub	sp, #8
  400540:	af00      	add	r7, sp, #0
  400542:	6078      	str	r0, [r7, #4]
  400544:	6878      	ldr	r0, [r7, #4]
  400546:	4b02      	ldr	r3, [pc, #8]	; (400550 <sysclk_enable_peripheral_clock+0x14>)
  400548:	4798      	blx	r3
  40054a:	3708      	adds	r7, #8
  40054c:	46bd      	mov	sp, r7
  40054e:	bd80      	pop	{r7, pc}
  400550:	00400f35 	.word	0x00400f35

00400554 <ioport_init>:
  400554:	b580      	push	{r7, lr}
  400556:	af00      	add	r7, sp, #0
  400558:	200b      	movs	r0, #11
  40055a:	4b04      	ldr	r3, [pc, #16]	; (40056c <ioport_init+0x18>)
  40055c:	4798      	blx	r3
  40055e:	200c      	movs	r0, #12
  400560:	4b02      	ldr	r3, [pc, #8]	; (40056c <ioport_init+0x18>)
  400562:	4798      	blx	r3
  400564:	200d      	movs	r0, #13
  400566:	4b01      	ldr	r3, [pc, #4]	; (40056c <ioport_init+0x18>)
  400568:	4798      	blx	r3
  40056a:	bd80      	pop	{r7, pc}
  40056c:	0040053d 	.word	0x0040053d

00400570 <board_init>:
  400570:	b580      	push	{r7, lr}
  400572:	af00      	add	r7, sp, #0
  400574:	4b0f      	ldr	r3, [pc, #60]	; (4005b4 <board_init+0x44>)
  400576:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40057a:	605a      	str	r2, [r3, #4]
  40057c:	4b0e      	ldr	r3, [pc, #56]	; (4005b8 <board_init+0x48>)
  40057e:	4798      	blx	r3
  400580:	2013      	movs	r0, #19
  400582:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400586:	4b0d      	ldr	r3, [pc, #52]	; (4005bc <board_init+0x4c>)
  400588:	4798      	blx	r3
  40058a:	2014      	movs	r0, #20
  40058c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400590:	4b0a      	ldr	r3, [pc, #40]	; (4005bc <board_init+0x4c>)
  400592:	4798      	blx	r3
  400594:	2023      	movs	r0, #35	; 0x23
  400596:	490a      	ldr	r1, [pc, #40]	; (4005c0 <board_init+0x50>)
  400598:	4b08      	ldr	r3, [pc, #32]	; (4005bc <board_init+0x4c>)
  40059a:	4798      	blx	r3
  40059c:	204c      	movs	r0, #76	; 0x4c
  40059e:	4909      	ldr	r1, [pc, #36]	; (4005c4 <board_init+0x54>)
  4005a0:	4b06      	ldr	r3, [pc, #24]	; (4005bc <board_init+0x4c>)
  4005a2:	4798      	blx	r3
  4005a4:	4808      	ldr	r0, [pc, #32]	; (4005c8 <board_init+0x58>)
  4005a6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4005aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4005ae:	4b07      	ldr	r3, [pc, #28]	; (4005cc <board_init+0x5c>)
  4005b0:	4798      	blx	r3
  4005b2:	bd80      	pop	{r7, pc}
  4005b4:	400e1450 	.word	0x400e1450
  4005b8:	00400555 	.word	0x00400555
  4005bc:	004008b9 	.word	0x004008b9
  4005c0:	28000079 	.word	0x28000079
  4005c4:	28000059 	.word	0x28000059
  4005c8:	400e0e00 	.word	0x400e0e00
  4005cc:	00400a71 	.word	0x00400a71

004005d0 <pio_pull_up>:
  4005d0:	b480      	push	{r7}
  4005d2:	b085      	sub	sp, #20
  4005d4:	af00      	add	r7, sp, #0
  4005d6:	60f8      	str	r0, [r7, #12]
  4005d8:	60b9      	str	r1, [r7, #8]
  4005da:	607a      	str	r2, [r7, #4]
  4005dc:	687b      	ldr	r3, [r7, #4]
  4005de:	2b00      	cmp	r3, #0
  4005e0:	d003      	beq.n	4005ea <pio_pull_up+0x1a>
  4005e2:	68fb      	ldr	r3, [r7, #12]
  4005e4:	68ba      	ldr	r2, [r7, #8]
  4005e6:	665a      	str	r2, [r3, #100]	; 0x64
  4005e8:	e002      	b.n	4005f0 <pio_pull_up+0x20>
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	661a      	str	r2, [r3, #96]	; 0x60
  4005f0:	3714      	adds	r7, #20
  4005f2:	46bd      	mov	sp, r7
  4005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop

004005fc <pio_set>:
  4005fc:	b480      	push	{r7}
  4005fe:	b083      	sub	sp, #12
  400600:	af00      	add	r7, sp, #0
  400602:	6078      	str	r0, [r7, #4]
  400604:	6039      	str	r1, [r7, #0]
  400606:	687b      	ldr	r3, [r7, #4]
  400608:	683a      	ldr	r2, [r7, #0]
  40060a:	631a      	str	r2, [r3, #48]	; 0x30
  40060c:	370c      	adds	r7, #12
  40060e:	46bd      	mov	sp, r7
  400610:	f85d 7b04 	ldr.w	r7, [sp], #4
  400614:	4770      	bx	lr
  400616:	bf00      	nop

00400618 <pio_clear>:
  400618:	b480      	push	{r7}
  40061a:	b083      	sub	sp, #12
  40061c:	af00      	add	r7, sp, #0
  40061e:	6078      	str	r0, [r7, #4]
  400620:	6039      	str	r1, [r7, #0]
  400622:	687b      	ldr	r3, [r7, #4]
  400624:	683a      	ldr	r2, [r7, #0]
  400626:	635a      	str	r2, [r3, #52]	; 0x34
  400628:	370c      	adds	r7, #12
  40062a:	46bd      	mov	sp, r7
  40062c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400630:	4770      	bx	lr
  400632:	bf00      	nop

00400634 <pio_get>:
  400634:	b480      	push	{r7}
  400636:	b087      	sub	sp, #28
  400638:	af00      	add	r7, sp, #0
  40063a:	60f8      	str	r0, [r7, #12]
  40063c:	60b9      	str	r1, [r7, #8]
  40063e:	607a      	str	r2, [r7, #4]
  400640:	68bb      	ldr	r3, [r7, #8]
  400642:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400646:	d003      	beq.n	400650 <pio_get+0x1c>
  400648:	68bb      	ldr	r3, [r7, #8]
  40064a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40064e:	d103      	bne.n	400658 <pio_get+0x24>
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400654:	617b      	str	r3, [r7, #20]
  400656:	e002      	b.n	40065e <pio_get+0x2a>
  400658:	68fb      	ldr	r3, [r7, #12]
  40065a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40065c:	617b      	str	r3, [r7, #20]
  40065e:	697a      	ldr	r2, [r7, #20]
  400660:	687b      	ldr	r3, [r7, #4]
  400662:	4013      	ands	r3, r2
  400664:	2b00      	cmp	r3, #0
  400666:	d101      	bne.n	40066c <pio_get+0x38>
  400668:	2300      	movs	r3, #0
  40066a:	e000      	b.n	40066e <pio_get+0x3a>
  40066c:	2301      	movs	r3, #1
  40066e:	4618      	mov	r0, r3
  400670:	371c      	adds	r7, #28
  400672:	46bd      	mov	sp, r7
  400674:	f85d 7b04 	ldr.w	r7, [sp], #4
  400678:	4770      	bx	lr
  40067a:	bf00      	nop

0040067c <pio_set_peripheral>:
  40067c:	b480      	push	{r7}
  40067e:	b087      	sub	sp, #28
  400680:	af00      	add	r7, sp, #0
  400682:	60f8      	str	r0, [r7, #12]
  400684:	60b9      	str	r1, [r7, #8]
  400686:	607a      	str	r2, [r7, #4]
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	645a      	str	r2, [r3, #68]	; 0x44
  40068e:	68bb      	ldr	r3, [r7, #8]
  400690:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400694:	d04a      	beq.n	40072c <pio_set_peripheral+0xb0>
  400696:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40069a:	d808      	bhi.n	4006ae <pio_set_peripheral+0x32>
  40069c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4006a0:	d016      	beq.n	4006d0 <pio_set_peripheral+0x54>
  4006a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4006a6:	d02c      	beq.n	400702 <pio_set_peripheral+0x86>
  4006a8:	2b00      	cmp	r3, #0
  4006aa:	d069      	beq.n	400780 <pio_set_peripheral+0x104>
  4006ac:	e064      	b.n	400778 <pio_set_peripheral+0xfc>
  4006ae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4006b2:	d065      	beq.n	400780 <pio_set_peripheral+0x104>
  4006b4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4006b8:	d803      	bhi.n	4006c2 <pio_set_peripheral+0x46>
  4006ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4006be:	d04a      	beq.n	400756 <pio_set_peripheral+0xda>
  4006c0:	e05a      	b.n	400778 <pio_set_peripheral+0xfc>
  4006c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4006c6:	d05b      	beq.n	400780 <pio_set_peripheral+0x104>
  4006c8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4006cc:	d058      	beq.n	400780 <pio_set_peripheral+0x104>
  4006ce:	e053      	b.n	400778 <pio_set_peripheral+0xfc>
  4006d0:	68fb      	ldr	r3, [r7, #12]
  4006d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006d4:	617b      	str	r3, [r7, #20]
  4006d6:	68fb      	ldr	r3, [r7, #12]
  4006d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006da:	687b      	ldr	r3, [r7, #4]
  4006dc:	43d9      	mvns	r1, r3
  4006de:	697b      	ldr	r3, [r7, #20]
  4006e0:	400b      	ands	r3, r1
  4006e2:	401a      	ands	r2, r3
  4006e4:	68fb      	ldr	r3, [r7, #12]
  4006e6:	671a      	str	r2, [r3, #112]	; 0x70
  4006e8:	68fb      	ldr	r3, [r7, #12]
  4006ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ec:	617b      	str	r3, [r7, #20]
  4006ee:	68fb      	ldr	r3, [r7, #12]
  4006f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006f2:	687b      	ldr	r3, [r7, #4]
  4006f4:	43d9      	mvns	r1, r3
  4006f6:	697b      	ldr	r3, [r7, #20]
  4006f8:	400b      	ands	r3, r1
  4006fa:	401a      	ands	r2, r3
  4006fc:	68fb      	ldr	r3, [r7, #12]
  4006fe:	675a      	str	r2, [r3, #116]	; 0x74
  400700:	e03a      	b.n	400778 <pio_set_peripheral+0xfc>
  400702:	68fb      	ldr	r3, [r7, #12]
  400704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400706:	617b      	str	r3, [r7, #20]
  400708:	687a      	ldr	r2, [r7, #4]
  40070a:	697b      	ldr	r3, [r7, #20]
  40070c:	431a      	orrs	r2, r3
  40070e:	68fb      	ldr	r3, [r7, #12]
  400710:	671a      	str	r2, [r3, #112]	; 0x70
  400712:	68fb      	ldr	r3, [r7, #12]
  400714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400716:	617b      	str	r3, [r7, #20]
  400718:	68fb      	ldr	r3, [r7, #12]
  40071a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40071c:	687b      	ldr	r3, [r7, #4]
  40071e:	43d9      	mvns	r1, r3
  400720:	697b      	ldr	r3, [r7, #20]
  400722:	400b      	ands	r3, r1
  400724:	401a      	ands	r2, r3
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	675a      	str	r2, [r3, #116]	; 0x74
  40072a:	e025      	b.n	400778 <pio_set_peripheral+0xfc>
  40072c:	68fb      	ldr	r3, [r7, #12]
  40072e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400730:	617b      	str	r3, [r7, #20]
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400736:	687b      	ldr	r3, [r7, #4]
  400738:	43d9      	mvns	r1, r3
  40073a:	697b      	ldr	r3, [r7, #20]
  40073c:	400b      	ands	r3, r1
  40073e:	401a      	ands	r2, r3
  400740:	68fb      	ldr	r3, [r7, #12]
  400742:	671a      	str	r2, [r3, #112]	; 0x70
  400744:	68fb      	ldr	r3, [r7, #12]
  400746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400748:	617b      	str	r3, [r7, #20]
  40074a:	687a      	ldr	r2, [r7, #4]
  40074c:	697b      	ldr	r3, [r7, #20]
  40074e:	431a      	orrs	r2, r3
  400750:	68fb      	ldr	r3, [r7, #12]
  400752:	675a      	str	r2, [r3, #116]	; 0x74
  400754:	e010      	b.n	400778 <pio_set_peripheral+0xfc>
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40075a:	617b      	str	r3, [r7, #20]
  40075c:	687a      	ldr	r2, [r7, #4]
  40075e:	697b      	ldr	r3, [r7, #20]
  400760:	431a      	orrs	r2, r3
  400762:	68fb      	ldr	r3, [r7, #12]
  400764:	671a      	str	r2, [r3, #112]	; 0x70
  400766:	68fb      	ldr	r3, [r7, #12]
  400768:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40076a:	617b      	str	r3, [r7, #20]
  40076c:	687a      	ldr	r2, [r7, #4]
  40076e:	697b      	ldr	r3, [r7, #20]
  400770:	431a      	orrs	r2, r3
  400772:	68fb      	ldr	r3, [r7, #12]
  400774:	675a      	str	r2, [r3, #116]	; 0x74
  400776:	bf00      	nop
  400778:	68fb      	ldr	r3, [r7, #12]
  40077a:	687a      	ldr	r2, [r7, #4]
  40077c:	605a      	str	r2, [r3, #4]
  40077e:	e000      	b.n	400782 <pio_set_peripheral+0x106>
  400780:	bf00      	nop
  400782:	371c      	adds	r7, #28
  400784:	46bd      	mov	sp, r7
  400786:	f85d 7b04 	ldr.w	r7, [sp], #4
  40078a:	4770      	bx	lr

0040078c <pio_set_input>:
  40078c:	b580      	push	{r7, lr}
  40078e:	b084      	sub	sp, #16
  400790:	af00      	add	r7, sp, #0
  400792:	60f8      	str	r0, [r7, #12]
  400794:	60b9      	str	r1, [r7, #8]
  400796:	607a      	str	r2, [r7, #4]
  400798:	68f8      	ldr	r0, [r7, #12]
  40079a:	68b9      	ldr	r1, [r7, #8]
  40079c:	4b18      	ldr	r3, [pc, #96]	; (400800 <pio_set_input+0x74>)
  40079e:	4798      	blx	r3
  4007a0:	687b      	ldr	r3, [r7, #4]
  4007a2:	f003 0301 	and.w	r3, r3, #1
  4007a6:	68f8      	ldr	r0, [r7, #12]
  4007a8:	68b9      	ldr	r1, [r7, #8]
  4007aa:	461a      	mov	r2, r3
  4007ac:	4b15      	ldr	r3, [pc, #84]	; (400804 <pio_set_input+0x78>)
  4007ae:	4798      	blx	r3
  4007b0:	687b      	ldr	r3, [r7, #4]
  4007b2:	f003 030a 	and.w	r3, r3, #10
  4007b6:	2b00      	cmp	r3, #0
  4007b8:	d003      	beq.n	4007c2 <pio_set_input+0x36>
  4007ba:	68fb      	ldr	r3, [r7, #12]
  4007bc:	68ba      	ldr	r2, [r7, #8]
  4007be:	621a      	str	r2, [r3, #32]
  4007c0:	e002      	b.n	4007c8 <pio_set_input+0x3c>
  4007c2:	68fb      	ldr	r3, [r7, #12]
  4007c4:	68ba      	ldr	r2, [r7, #8]
  4007c6:	625a      	str	r2, [r3, #36]	; 0x24
  4007c8:	687b      	ldr	r3, [r7, #4]
  4007ca:	f003 0302 	and.w	r3, r3, #2
  4007ce:	2b00      	cmp	r3, #0
  4007d0:	d004      	beq.n	4007dc <pio_set_input+0x50>
  4007d2:	68fb      	ldr	r3, [r7, #12]
  4007d4:	68ba      	ldr	r2, [r7, #8]
  4007d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4007da:	e008      	b.n	4007ee <pio_set_input+0x62>
  4007dc:	687b      	ldr	r3, [r7, #4]
  4007de:	f003 0308 	and.w	r3, r3, #8
  4007e2:	2b00      	cmp	r3, #0
  4007e4:	d003      	beq.n	4007ee <pio_set_input+0x62>
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	68ba      	ldr	r2, [r7, #8]
  4007ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4007ee:	68fb      	ldr	r3, [r7, #12]
  4007f0:	68ba      	ldr	r2, [r7, #8]
  4007f2:	615a      	str	r2, [r3, #20]
  4007f4:	68fb      	ldr	r3, [r7, #12]
  4007f6:	68ba      	ldr	r2, [r7, #8]
  4007f8:	601a      	str	r2, [r3, #0]
  4007fa:	3710      	adds	r7, #16
  4007fc:	46bd      	mov	sp, r7
  4007fe:	bd80      	pop	{r7, pc}
  400800:	0040086d 	.word	0x0040086d
  400804:	004005d1 	.word	0x004005d1

00400808 <pio_set_output>:
  400808:	b580      	push	{r7, lr}
  40080a:	b084      	sub	sp, #16
  40080c:	af00      	add	r7, sp, #0
  40080e:	60f8      	str	r0, [r7, #12]
  400810:	60b9      	str	r1, [r7, #8]
  400812:	607a      	str	r2, [r7, #4]
  400814:	603b      	str	r3, [r7, #0]
  400816:	68f8      	ldr	r0, [r7, #12]
  400818:	68b9      	ldr	r1, [r7, #8]
  40081a:	4b12      	ldr	r3, [pc, #72]	; (400864 <pio_set_output+0x5c>)
  40081c:	4798      	blx	r3
  40081e:	68f8      	ldr	r0, [r7, #12]
  400820:	68b9      	ldr	r1, [r7, #8]
  400822:	69ba      	ldr	r2, [r7, #24]
  400824:	4b10      	ldr	r3, [pc, #64]	; (400868 <pio_set_output+0x60>)
  400826:	4798      	blx	r3
  400828:	683b      	ldr	r3, [r7, #0]
  40082a:	2b00      	cmp	r3, #0
  40082c:	d003      	beq.n	400836 <pio_set_output+0x2e>
  40082e:	68fb      	ldr	r3, [r7, #12]
  400830:	68ba      	ldr	r2, [r7, #8]
  400832:	651a      	str	r2, [r3, #80]	; 0x50
  400834:	e002      	b.n	40083c <pio_set_output+0x34>
  400836:	68fb      	ldr	r3, [r7, #12]
  400838:	68ba      	ldr	r2, [r7, #8]
  40083a:	655a      	str	r2, [r3, #84]	; 0x54
  40083c:	687b      	ldr	r3, [r7, #4]
  40083e:	2b00      	cmp	r3, #0
  400840:	d003      	beq.n	40084a <pio_set_output+0x42>
  400842:	68fb      	ldr	r3, [r7, #12]
  400844:	68ba      	ldr	r2, [r7, #8]
  400846:	631a      	str	r2, [r3, #48]	; 0x30
  400848:	e002      	b.n	400850 <pio_set_output+0x48>
  40084a:	68fb      	ldr	r3, [r7, #12]
  40084c:	68ba      	ldr	r2, [r7, #8]
  40084e:	635a      	str	r2, [r3, #52]	; 0x34
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	68ba      	ldr	r2, [r7, #8]
  400854:	611a      	str	r2, [r3, #16]
  400856:	68fb      	ldr	r3, [r7, #12]
  400858:	68ba      	ldr	r2, [r7, #8]
  40085a:	601a      	str	r2, [r3, #0]
  40085c:	3710      	adds	r7, #16
  40085e:	46bd      	mov	sp, r7
  400860:	bd80      	pop	{r7, pc}
  400862:	bf00      	nop
  400864:	0040086d 	.word	0x0040086d
  400868:	004005d1 	.word	0x004005d1

0040086c <pio_disable_interrupt>:
  40086c:	b480      	push	{r7}
  40086e:	b083      	sub	sp, #12
  400870:	af00      	add	r7, sp, #0
  400872:	6078      	str	r0, [r7, #4]
  400874:	6039      	str	r1, [r7, #0]
  400876:	687b      	ldr	r3, [r7, #4]
  400878:	683a      	ldr	r2, [r7, #0]
  40087a:	645a      	str	r2, [r3, #68]	; 0x44
  40087c:	370c      	adds	r7, #12
  40087e:	46bd      	mov	sp, r7
  400880:	f85d 7b04 	ldr.w	r7, [sp], #4
  400884:	4770      	bx	lr
  400886:	bf00      	nop

00400888 <pio_get_interrupt_status>:
  400888:	b480      	push	{r7}
  40088a:	b083      	sub	sp, #12
  40088c:	af00      	add	r7, sp, #0
  40088e:	6078      	str	r0, [r7, #4]
  400890:	687b      	ldr	r3, [r7, #4]
  400892:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  400894:	4618      	mov	r0, r3
  400896:	370c      	adds	r7, #12
  400898:	46bd      	mov	sp, r7
  40089a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40089e:	4770      	bx	lr

004008a0 <pio_get_interrupt_mask>:
  4008a0:	b480      	push	{r7}
  4008a2:	b083      	sub	sp, #12
  4008a4:	af00      	add	r7, sp, #0
  4008a6:	6078      	str	r0, [r7, #4]
  4008a8:	687b      	ldr	r3, [r7, #4]
  4008aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4008ac:	4618      	mov	r0, r3
  4008ae:	370c      	adds	r7, #12
  4008b0:	46bd      	mov	sp, r7
  4008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008b6:	4770      	bx	lr

004008b8 <pio_configure_pin>:
  4008b8:	b590      	push	{r4, r7, lr}
  4008ba:	b087      	sub	sp, #28
  4008bc:	af02      	add	r7, sp, #8
  4008be:	6078      	str	r0, [r7, #4]
  4008c0:	6039      	str	r1, [r7, #0]
  4008c2:	6878      	ldr	r0, [r7, #4]
  4008c4:	4b65      	ldr	r3, [pc, #404]	; (400a5c <pio_configure_pin+0x1a4>)
  4008c6:	4798      	blx	r3
  4008c8:	60f8      	str	r0, [r7, #12]
  4008ca:	683b      	ldr	r3, [r7, #0]
  4008cc:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4008d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4008d4:	d06b      	beq.n	4009ae <pio_configure_pin+0xf6>
  4008d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4008da:	d809      	bhi.n	4008f0 <pio_configure_pin+0x38>
  4008dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4008e0:	d02d      	beq.n	40093e <pio_configure_pin+0x86>
  4008e2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4008e6:	d046      	beq.n	400976 <pio_configure_pin+0xbe>
  4008e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4008ec:	d00b      	beq.n	400906 <pio_configure_pin+0x4e>
  4008ee:	e0ae      	b.n	400a4e <pio_configure_pin+0x196>
  4008f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4008f4:	f000 8083 	beq.w	4009fe <pio_configure_pin+0x146>
  4008f8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4008fc:	d07f      	beq.n	4009fe <pio_configure_pin+0x146>
  4008fe:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400902:	d070      	beq.n	4009e6 <pio_configure_pin+0x12e>
  400904:	e0a3      	b.n	400a4e <pio_configure_pin+0x196>
  400906:	687b      	ldr	r3, [r7, #4]
  400908:	f003 031f 	and.w	r3, r3, #31
  40090c:	2201      	movs	r2, #1
  40090e:	fa02 f303 	lsl.w	r3, r2, r3
  400912:	68f8      	ldr	r0, [r7, #12]
  400914:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400918:	461a      	mov	r2, r3
  40091a:	4b51      	ldr	r3, [pc, #324]	; (400a60 <pio_configure_pin+0x1a8>)
  40091c:	4798      	blx	r3
  40091e:	687b      	ldr	r3, [r7, #4]
  400920:	f003 031f 	and.w	r3, r3, #31
  400924:	2201      	movs	r2, #1
  400926:	fa02 f303 	lsl.w	r3, r2, r3
  40092a:	461a      	mov	r2, r3
  40092c:	683b      	ldr	r3, [r7, #0]
  40092e:	f003 0301 	and.w	r3, r3, #1
  400932:	68f8      	ldr	r0, [r7, #12]
  400934:	4611      	mov	r1, r2
  400936:	461a      	mov	r2, r3
  400938:	4b4a      	ldr	r3, [pc, #296]	; (400a64 <pio_configure_pin+0x1ac>)
  40093a:	4798      	blx	r3
  40093c:	e089      	b.n	400a52 <pio_configure_pin+0x19a>
  40093e:	687b      	ldr	r3, [r7, #4]
  400940:	f003 031f 	and.w	r3, r3, #31
  400944:	2201      	movs	r2, #1
  400946:	fa02 f303 	lsl.w	r3, r2, r3
  40094a:	68f8      	ldr	r0, [r7, #12]
  40094c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400950:	461a      	mov	r2, r3
  400952:	4b43      	ldr	r3, [pc, #268]	; (400a60 <pio_configure_pin+0x1a8>)
  400954:	4798      	blx	r3
  400956:	687b      	ldr	r3, [r7, #4]
  400958:	f003 031f 	and.w	r3, r3, #31
  40095c:	2201      	movs	r2, #1
  40095e:	fa02 f303 	lsl.w	r3, r2, r3
  400962:	461a      	mov	r2, r3
  400964:	683b      	ldr	r3, [r7, #0]
  400966:	f003 0301 	and.w	r3, r3, #1
  40096a:	68f8      	ldr	r0, [r7, #12]
  40096c:	4611      	mov	r1, r2
  40096e:	461a      	mov	r2, r3
  400970:	4b3c      	ldr	r3, [pc, #240]	; (400a64 <pio_configure_pin+0x1ac>)
  400972:	4798      	blx	r3
  400974:	e06d      	b.n	400a52 <pio_configure_pin+0x19a>
  400976:	687b      	ldr	r3, [r7, #4]
  400978:	f003 031f 	and.w	r3, r3, #31
  40097c:	2201      	movs	r2, #1
  40097e:	fa02 f303 	lsl.w	r3, r2, r3
  400982:	68f8      	ldr	r0, [r7, #12]
  400984:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400988:	461a      	mov	r2, r3
  40098a:	4b35      	ldr	r3, [pc, #212]	; (400a60 <pio_configure_pin+0x1a8>)
  40098c:	4798      	blx	r3
  40098e:	687b      	ldr	r3, [r7, #4]
  400990:	f003 031f 	and.w	r3, r3, #31
  400994:	2201      	movs	r2, #1
  400996:	fa02 f303 	lsl.w	r3, r2, r3
  40099a:	461a      	mov	r2, r3
  40099c:	683b      	ldr	r3, [r7, #0]
  40099e:	f003 0301 	and.w	r3, r3, #1
  4009a2:	68f8      	ldr	r0, [r7, #12]
  4009a4:	4611      	mov	r1, r2
  4009a6:	461a      	mov	r2, r3
  4009a8:	4b2e      	ldr	r3, [pc, #184]	; (400a64 <pio_configure_pin+0x1ac>)
  4009aa:	4798      	blx	r3
  4009ac:	e051      	b.n	400a52 <pio_configure_pin+0x19a>
  4009ae:	687b      	ldr	r3, [r7, #4]
  4009b0:	f003 031f 	and.w	r3, r3, #31
  4009b4:	2201      	movs	r2, #1
  4009b6:	fa02 f303 	lsl.w	r3, r2, r3
  4009ba:	68f8      	ldr	r0, [r7, #12]
  4009bc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4009c0:	461a      	mov	r2, r3
  4009c2:	4b27      	ldr	r3, [pc, #156]	; (400a60 <pio_configure_pin+0x1a8>)
  4009c4:	4798      	blx	r3
  4009c6:	687b      	ldr	r3, [r7, #4]
  4009c8:	f003 031f 	and.w	r3, r3, #31
  4009cc:	2201      	movs	r2, #1
  4009ce:	fa02 f303 	lsl.w	r3, r2, r3
  4009d2:	461a      	mov	r2, r3
  4009d4:	683b      	ldr	r3, [r7, #0]
  4009d6:	f003 0301 	and.w	r3, r3, #1
  4009da:	68f8      	ldr	r0, [r7, #12]
  4009dc:	4611      	mov	r1, r2
  4009de:	461a      	mov	r2, r3
  4009e0:	4b20      	ldr	r3, [pc, #128]	; (400a64 <pio_configure_pin+0x1ac>)
  4009e2:	4798      	blx	r3
  4009e4:	e035      	b.n	400a52 <pio_configure_pin+0x19a>
  4009e6:	687b      	ldr	r3, [r7, #4]
  4009e8:	f003 031f 	and.w	r3, r3, #31
  4009ec:	2201      	movs	r2, #1
  4009ee:	fa02 f303 	lsl.w	r3, r2, r3
  4009f2:	68f8      	ldr	r0, [r7, #12]
  4009f4:	4619      	mov	r1, r3
  4009f6:	683a      	ldr	r2, [r7, #0]
  4009f8:	4b1b      	ldr	r3, [pc, #108]	; (400a68 <pio_configure_pin+0x1b0>)
  4009fa:	4798      	blx	r3
  4009fc:	e029      	b.n	400a52 <pio_configure_pin+0x19a>
  4009fe:	687b      	ldr	r3, [r7, #4]
  400a00:	f003 031f 	and.w	r3, r3, #31
  400a04:	2201      	movs	r2, #1
  400a06:	fa02 f303 	lsl.w	r3, r2, r3
  400a0a:	4619      	mov	r1, r3
  400a0c:	683b      	ldr	r3, [r7, #0]
  400a0e:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
  400a12:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400a16:	bf0c      	ite	eq
  400a18:	2301      	moveq	r3, #1
  400a1a:	2300      	movne	r3, #0
  400a1c:	b2db      	uxtb	r3, r3
  400a1e:	461a      	mov	r2, r3
  400a20:	683b      	ldr	r3, [r7, #0]
  400a22:	f003 0304 	and.w	r3, r3, #4
  400a26:	2b00      	cmp	r3, #0
  400a28:	bf14      	ite	ne
  400a2a:	2301      	movne	r3, #1
  400a2c:	2300      	moveq	r3, #0
  400a2e:	b2db      	uxtb	r3, r3
  400a30:	461c      	mov	r4, r3
  400a32:	683b      	ldr	r3, [r7, #0]
  400a34:	f003 0301 	and.w	r3, r3, #1
  400a38:	2b00      	cmp	r3, #0
  400a3a:	bf14      	ite	ne
  400a3c:	2301      	movne	r3, #1
  400a3e:	2300      	moveq	r3, #0
  400a40:	b2db      	uxtb	r3, r3
  400a42:	9300      	str	r3, [sp, #0]
  400a44:	68f8      	ldr	r0, [r7, #12]
  400a46:	4623      	mov	r3, r4
  400a48:	4c08      	ldr	r4, [pc, #32]	; (400a6c <pio_configure_pin+0x1b4>)
  400a4a:	47a0      	blx	r4
  400a4c:	e001      	b.n	400a52 <pio_configure_pin+0x19a>
  400a4e:	2300      	movs	r3, #0
  400a50:	e000      	b.n	400a54 <pio_configure_pin+0x19c>
  400a52:	2301      	movs	r3, #1
  400a54:	4618      	mov	r0, r3
  400a56:	3714      	adds	r7, #20
  400a58:	46bd      	mov	sp, r7
  400a5a:	bd90      	pop	{r4, r7, pc}
  400a5c:	00400b9d 	.word	0x00400b9d
  400a60:	0040067d 	.word	0x0040067d
  400a64:	004005d1 	.word	0x004005d1
  400a68:	0040078d 	.word	0x0040078d
  400a6c:	00400809 	.word	0x00400809

00400a70 <pio_configure_pin_group>:
  400a70:	b590      	push	{r4, r7, lr}
  400a72:	b087      	sub	sp, #28
  400a74:	af02      	add	r7, sp, #8
  400a76:	60f8      	str	r0, [r7, #12]
  400a78:	60b9      	str	r1, [r7, #8]
  400a7a:	607a      	str	r2, [r7, #4]
  400a7c:	687b      	ldr	r3, [r7, #4]
  400a7e:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400a82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a86:	d043      	beq.n	400b10 <pio_configure_pin_group+0xa0>
  400a88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a8c:	d809      	bhi.n	400aa2 <pio_configure_pin_group+0x32>
  400a8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400a92:	d01f      	beq.n	400ad4 <pio_configure_pin_group+0x64>
  400a94:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400a98:	d02b      	beq.n	400af2 <pio_configure_pin_group+0x82>
  400a9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400a9e:	d00a      	beq.n	400ab6 <pio_configure_pin_group+0x46>
  400aa0:	e06d      	b.n	400b7e <pio_configure_pin_group+0x10e>
  400aa2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400aa6:	d048      	beq.n	400b3a <pio_configure_pin_group+0xca>
  400aa8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400aac:	d045      	beq.n	400b3a <pio_configure_pin_group+0xca>
  400aae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400ab2:	d03c      	beq.n	400b2e <pio_configure_pin_group+0xbe>
  400ab4:	e063      	b.n	400b7e <pio_configure_pin_group+0x10e>
  400ab6:	68f8      	ldr	r0, [r7, #12]
  400ab8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400abc:	68ba      	ldr	r2, [r7, #8]
  400abe:	4b33      	ldr	r3, [pc, #204]	; (400b8c <pio_configure_pin_group+0x11c>)
  400ac0:	4798      	blx	r3
  400ac2:	687b      	ldr	r3, [r7, #4]
  400ac4:	f003 0301 	and.w	r3, r3, #1
  400ac8:	68f8      	ldr	r0, [r7, #12]
  400aca:	68b9      	ldr	r1, [r7, #8]
  400acc:	461a      	mov	r2, r3
  400ace:	4b30      	ldr	r3, [pc, #192]	; (400b90 <pio_configure_pin_group+0x120>)
  400ad0:	4798      	blx	r3
  400ad2:	e056      	b.n	400b82 <pio_configure_pin_group+0x112>
  400ad4:	68f8      	ldr	r0, [r7, #12]
  400ad6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ada:	68ba      	ldr	r2, [r7, #8]
  400adc:	4b2b      	ldr	r3, [pc, #172]	; (400b8c <pio_configure_pin_group+0x11c>)
  400ade:	4798      	blx	r3
  400ae0:	687b      	ldr	r3, [r7, #4]
  400ae2:	f003 0301 	and.w	r3, r3, #1
  400ae6:	68f8      	ldr	r0, [r7, #12]
  400ae8:	68b9      	ldr	r1, [r7, #8]
  400aea:	461a      	mov	r2, r3
  400aec:	4b28      	ldr	r3, [pc, #160]	; (400b90 <pio_configure_pin_group+0x120>)
  400aee:	4798      	blx	r3
  400af0:	e047      	b.n	400b82 <pio_configure_pin_group+0x112>
  400af2:	68f8      	ldr	r0, [r7, #12]
  400af4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400af8:	68ba      	ldr	r2, [r7, #8]
  400afa:	4b24      	ldr	r3, [pc, #144]	; (400b8c <pio_configure_pin_group+0x11c>)
  400afc:	4798      	blx	r3
  400afe:	687b      	ldr	r3, [r7, #4]
  400b00:	f003 0301 	and.w	r3, r3, #1
  400b04:	68f8      	ldr	r0, [r7, #12]
  400b06:	68b9      	ldr	r1, [r7, #8]
  400b08:	461a      	mov	r2, r3
  400b0a:	4b21      	ldr	r3, [pc, #132]	; (400b90 <pio_configure_pin_group+0x120>)
  400b0c:	4798      	blx	r3
  400b0e:	e038      	b.n	400b82 <pio_configure_pin_group+0x112>
  400b10:	68f8      	ldr	r0, [r7, #12]
  400b12:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400b16:	68ba      	ldr	r2, [r7, #8]
  400b18:	4b1c      	ldr	r3, [pc, #112]	; (400b8c <pio_configure_pin_group+0x11c>)
  400b1a:	4798      	blx	r3
  400b1c:	687b      	ldr	r3, [r7, #4]
  400b1e:	f003 0301 	and.w	r3, r3, #1
  400b22:	68f8      	ldr	r0, [r7, #12]
  400b24:	68b9      	ldr	r1, [r7, #8]
  400b26:	461a      	mov	r2, r3
  400b28:	4b19      	ldr	r3, [pc, #100]	; (400b90 <pio_configure_pin_group+0x120>)
  400b2a:	4798      	blx	r3
  400b2c:	e029      	b.n	400b82 <pio_configure_pin_group+0x112>
  400b2e:	68f8      	ldr	r0, [r7, #12]
  400b30:	68b9      	ldr	r1, [r7, #8]
  400b32:	687a      	ldr	r2, [r7, #4]
  400b34:	4b17      	ldr	r3, [pc, #92]	; (400b94 <pio_configure_pin_group+0x124>)
  400b36:	4798      	blx	r3
  400b38:	e023      	b.n	400b82 <pio_configure_pin_group+0x112>
  400b3a:	687b      	ldr	r3, [r7, #4]
  400b3c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
  400b40:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400b44:	bf0c      	ite	eq
  400b46:	2301      	moveq	r3, #1
  400b48:	2300      	movne	r3, #0
  400b4a:	b2db      	uxtb	r3, r3
  400b4c:	461a      	mov	r2, r3
  400b4e:	687b      	ldr	r3, [r7, #4]
  400b50:	f003 0304 	and.w	r3, r3, #4
  400b54:	2b00      	cmp	r3, #0
  400b56:	bf14      	ite	ne
  400b58:	2301      	movne	r3, #1
  400b5a:	2300      	moveq	r3, #0
  400b5c:	b2db      	uxtb	r3, r3
  400b5e:	461c      	mov	r4, r3
  400b60:	687b      	ldr	r3, [r7, #4]
  400b62:	f003 0301 	and.w	r3, r3, #1
  400b66:	2b00      	cmp	r3, #0
  400b68:	bf14      	ite	ne
  400b6a:	2301      	movne	r3, #1
  400b6c:	2300      	moveq	r3, #0
  400b6e:	b2db      	uxtb	r3, r3
  400b70:	9300      	str	r3, [sp, #0]
  400b72:	68f8      	ldr	r0, [r7, #12]
  400b74:	68b9      	ldr	r1, [r7, #8]
  400b76:	4623      	mov	r3, r4
  400b78:	4c07      	ldr	r4, [pc, #28]	; (400b98 <pio_configure_pin_group+0x128>)
  400b7a:	47a0      	blx	r4
  400b7c:	e001      	b.n	400b82 <pio_configure_pin_group+0x112>
  400b7e:	2300      	movs	r3, #0
  400b80:	e000      	b.n	400b84 <pio_configure_pin_group+0x114>
  400b82:	2301      	movs	r3, #1
  400b84:	4618      	mov	r0, r3
  400b86:	3714      	adds	r7, #20
  400b88:	46bd      	mov	sp, r7
  400b8a:	bd90      	pop	{r4, r7, pc}
  400b8c:	0040067d 	.word	0x0040067d
  400b90:	004005d1 	.word	0x004005d1
  400b94:	0040078d 	.word	0x0040078d
  400b98:	00400809 	.word	0x00400809

00400b9c <pio_get_pin_group>:
  400b9c:	b480      	push	{r7}
  400b9e:	b085      	sub	sp, #20
  400ba0:	af00      	add	r7, sp, #0
  400ba2:	6078      	str	r0, [r7, #4]
  400ba4:	687b      	ldr	r3, [r7, #4]
  400ba6:	095b      	lsrs	r3, r3, #5
  400ba8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400bac:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400bb0:	025b      	lsls	r3, r3, #9
  400bb2:	60fb      	str	r3, [r7, #12]
  400bb4:	68fb      	ldr	r3, [r7, #12]
  400bb6:	4618      	mov	r0, r3
  400bb8:	3714      	adds	r7, #20
  400bba:	46bd      	mov	sp, r7
  400bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bc0:	4770      	bx	lr
  400bc2:	bf00      	nop

00400bc4 <pio_handler_process>:
  400bc4:	b580      	push	{r7, lr}
  400bc6:	b084      	sub	sp, #16
  400bc8:	af00      	add	r7, sp, #0
  400bca:	6078      	str	r0, [r7, #4]
  400bcc:	6039      	str	r1, [r7, #0]
  400bce:	6878      	ldr	r0, [r7, #4]
  400bd0:	4b2a      	ldr	r3, [pc, #168]	; (400c7c <pio_handler_process+0xb8>)
  400bd2:	4798      	blx	r3
  400bd4:	60f8      	str	r0, [r7, #12]
  400bd6:	6878      	ldr	r0, [r7, #4]
  400bd8:	4b29      	ldr	r3, [pc, #164]	; (400c80 <pio_handler_process+0xbc>)
  400bda:	4798      	blx	r3
  400bdc:	4602      	mov	r2, r0
  400bde:	68fb      	ldr	r3, [r7, #12]
  400be0:	4013      	ands	r3, r2
  400be2:	60fb      	str	r3, [r7, #12]
  400be4:	68fb      	ldr	r3, [r7, #12]
  400be6:	2b00      	cmp	r3, #0
  400be8:	d038      	beq.n	400c5c <pio_handler_process+0x98>
  400bea:	2300      	movs	r3, #0
  400bec:	60bb      	str	r3, [r7, #8]
  400bee:	e032      	b.n	400c56 <pio_handler_process+0x92>
  400bf0:	4a24      	ldr	r2, [pc, #144]	; (400c84 <pio_handler_process+0xc0>)
  400bf2:	68bb      	ldr	r3, [r7, #8]
  400bf4:	011b      	lsls	r3, r3, #4
  400bf6:	4413      	add	r3, r2
  400bf8:	681a      	ldr	r2, [r3, #0]
  400bfa:	683b      	ldr	r3, [r7, #0]
  400bfc:	429a      	cmp	r2, r3
  400bfe:	d123      	bne.n	400c48 <pio_handler_process+0x84>
  400c00:	4a20      	ldr	r2, [pc, #128]	; (400c84 <pio_handler_process+0xc0>)
  400c02:	68bb      	ldr	r3, [r7, #8]
  400c04:	011b      	lsls	r3, r3, #4
  400c06:	4413      	add	r3, r2
  400c08:	685a      	ldr	r2, [r3, #4]
  400c0a:	68fb      	ldr	r3, [r7, #12]
  400c0c:	4013      	ands	r3, r2
  400c0e:	2b00      	cmp	r3, #0
  400c10:	d01a      	beq.n	400c48 <pio_handler_process+0x84>
  400c12:	4a1c      	ldr	r2, [pc, #112]	; (400c84 <pio_handler_process+0xc0>)
  400c14:	68bb      	ldr	r3, [r7, #8]
  400c16:	011b      	lsls	r3, r3, #4
  400c18:	4413      	add	r3, r2
  400c1a:	3308      	adds	r3, #8
  400c1c:	685b      	ldr	r3, [r3, #4]
  400c1e:	4919      	ldr	r1, [pc, #100]	; (400c84 <pio_handler_process+0xc0>)
  400c20:	68ba      	ldr	r2, [r7, #8]
  400c22:	0112      	lsls	r2, r2, #4
  400c24:	440a      	add	r2, r1
  400c26:	6810      	ldr	r0, [r2, #0]
  400c28:	4916      	ldr	r1, [pc, #88]	; (400c84 <pio_handler_process+0xc0>)
  400c2a:	68ba      	ldr	r2, [r7, #8]
  400c2c:	0112      	lsls	r2, r2, #4
  400c2e:	440a      	add	r2, r1
  400c30:	6852      	ldr	r2, [r2, #4]
  400c32:	4611      	mov	r1, r2
  400c34:	4798      	blx	r3
  400c36:	4a13      	ldr	r2, [pc, #76]	; (400c84 <pio_handler_process+0xc0>)
  400c38:	68bb      	ldr	r3, [r7, #8]
  400c3a:	011b      	lsls	r3, r3, #4
  400c3c:	4413      	add	r3, r2
  400c3e:	685b      	ldr	r3, [r3, #4]
  400c40:	43db      	mvns	r3, r3
  400c42:	68fa      	ldr	r2, [r7, #12]
  400c44:	4013      	ands	r3, r2
  400c46:	60fb      	str	r3, [r7, #12]
  400c48:	68bb      	ldr	r3, [r7, #8]
  400c4a:	3301      	adds	r3, #1
  400c4c:	60bb      	str	r3, [r7, #8]
  400c4e:	68bb      	ldr	r3, [r7, #8]
  400c50:	2b06      	cmp	r3, #6
  400c52:	d900      	bls.n	400c56 <pio_handler_process+0x92>
  400c54:	e002      	b.n	400c5c <pio_handler_process+0x98>
  400c56:	68fb      	ldr	r3, [r7, #12]
  400c58:	2b00      	cmp	r3, #0
  400c5a:	d1c9      	bne.n	400bf0 <pio_handler_process+0x2c>
  400c5c:	4b0a      	ldr	r3, [pc, #40]	; (400c88 <pio_handler_process+0xc4>)
  400c5e:	681b      	ldr	r3, [r3, #0]
  400c60:	2b00      	cmp	r3, #0
  400c62:	d007      	beq.n	400c74 <pio_handler_process+0xb0>
  400c64:	4b09      	ldr	r3, [pc, #36]	; (400c8c <pio_handler_process+0xc8>)
  400c66:	681b      	ldr	r3, [r3, #0]
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d003      	beq.n	400c74 <pio_handler_process+0xb0>
  400c6c:	4b07      	ldr	r3, [pc, #28]	; (400c8c <pio_handler_process+0xc8>)
  400c6e:	681b      	ldr	r3, [r3, #0]
  400c70:	6878      	ldr	r0, [r7, #4]
  400c72:	4798      	blx	r3
  400c74:	3710      	adds	r7, #16
  400c76:	46bd      	mov	sp, r7
  400c78:	bd80      	pop	{r7, pc}
  400c7a:	bf00      	nop
  400c7c:	00400889 	.word	0x00400889
  400c80:	004008a1 	.word	0x004008a1
  400c84:	20000888 	.word	0x20000888
  400c88:	20000944 	.word	0x20000944
  400c8c:	200008f8 	.word	0x200008f8

00400c90 <PIOA_Handler>:
  400c90:	b580      	push	{r7, lr}
  400c92:	af00      	add	r7, sp, #0
  400c94:	4802      	ldr	r0, [pc, #8]	; (400ca0 <PIOA_Handler+0x10>)
  400c96:	210b      	movs	r1, #11
  400c98:	4b02      	ldr	r3, [pc, #8]	; (400ca4 <PIOA_Handler+0x14>)
  400c9a:	4798      	blx	r3
  400c9c:	bd80      	pop	{r7, pc}
  400c9e:	bf00      	nop
  400ca0:	400e0e00 	.word	0x400e0e00
  400ca4:	00400bc5 	.word	0x00400bc5

00400ca8 <PIOB_Handler>:
  400ca8:	b580      	push	{r7, lr}
  400caa:	af00      	add	r7, sp, #0
  400cac:	4802      	ldr	r0, [pc, #8]	; (400cb8 <PIOB_Handler+0x10>)
  400cae:	210c      	movs	r1, #12
  400cb0:	4b02      	ldr	r3, [pc, #8]	; (400cbc <PIOB_Handler+0x14>)
  400cb2:	4798      	blx	r3
  400cb4:	bd80      	pop	{r7, pc}
  400cb6:	bf00      	nop
  400cb8:	400e1000 	.word	0x400e1000
  400cbc:	00400bc5 	.word	0x00400bc5

00400cc0 <PIOC_Handler>:
  400cc0:	b580      	push	{r7, lr}
  400cc2:	af00      	add	r7, sp, #0
  400cc4:	4802      	ldr	r0, [pc, #8]	; (400cd0 <PIOC_Handler+0x10>)
  400cc6:	210d      	movs	r1, #13
  400cc8:	4b02      	ldr	r3, [pc, #8]	; (400cd4 <PIOC_Handler+0x14>)
  400cca:	4798      	blx	r3
  400ccc:	bd80      	pop	{r7, pc}
  400cce:	bf00      	nop
  400cd0:	400e1200 	.word	0x400e1200
  400cd4:	00400bc5 	.word	0x00400bc5

00400cd8 <pmc_switch_mck_to_pllack>:
  400cd8:	b480      	push	{r7}
  400cda:	b085      	sub	sp, #20
  400cdc:	af00      	add	r7, sp, #0
  400cde:	6078      	str	r0, [r7, #4]
  400ce0:	491d      	ldr	r1, [pc, #116]	; (400d58 <pmc_switch_mck_to_pllack+0x80>)
  400ce2:	4b1d      	ldr	r3, [pc, #116]	; (400d58 <pmc_switch_mck_to_pllack+0x80>)
  400ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ce6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400cea:	687b      	ldr	r3, [r7, #4]
  400cec:	4313      	orrs	r3, r2
  400cee:	630b      	str	r3, [r1, #48]	; 0x30
  400cf0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400cf4:	60fb      	str	r3, [r7, #12]
  400cf6:	e007      	b.n	400d08 <pmc_switch_mck_to_pllack+0x30>
  400cf8:	68fb      	ldr	r3, [r7, #12]
  400cfa:	2b00      	cmp	r3, #0
  400cfc:	d101      	bne.n	400d02 <pmc_switch_mck_to_pllack+0x2a>
  400cfe:	2301      	movs	r3, #1
  400d00:	e023      	b.n	400d4a <pmc_switch_mck_to_pllack+0x72>
  400d02:	68fb      	ldr	r3, [r7, #12]
  400d04:	3b01      	subs	r3, #1
  400d06:	60fb      	str	r3, [r7, #12]
  400d08:	4b13      	ldr	r3, [pc, #76]	; (400d58 <pmc_switch_mck_to_pllack+0x80>)
  400d0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d0c:	f003 0308 	and.w	r3, r3, #8
  400d10:	2b00      	cmp	r3, #0
  400d12:	d0f1      	beq.n	400cf8 <pmc_switch_mck_to_pllack+0x20>
  400d14:	4a10      	ldr	r2, [pc, #64]	; (400d58 <pmc_switch_mck_to_pllack+0x80>)
  400d16:	4b10      	ldr	r3, [pc, #64]	; (400d58 <pmc_switch_mck_to_pllack+0x80>)
  400d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d1a:	f023 0303 	bic.w	r3, r3, #3
  400d1e:	f043 0302 	orr.w	r3, r3, #2
  400d22:	6313      	str	r3, [r2, #48]	; 0x30
  400d24:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400d28:	60fb      	str	r3, [r7, #12]
  400d2a:	e007      	b.n	400d3c <pmc_switch_mck_to_pllack+0x64>
  400d2c:	68fb      	ldr	r3, [r7, #12]
  400d2e:	2b00      	cmp	r3, #0
  400d30:	d101      	bne.n	400d36 <pmc_switch_mck_to_pllack+0x5e>
  400d32:	2301      	movs	r3, #1
  400d34:	e009      	b.n	400d4a <pmc_switch_mck_to_pllack+0x72>
  400d36:	68fb      	ldr	r3, [r7, #12]
  400d38:	3b01      	subs	r3, #1
  400d3a:	60fb      	str	r3, [r7, #12]
  400d3c:	4b06      	ldr	r3, [pc, #24]	; (400d58 <pmc_switch_mck_to_pllack+0x80>)
  400d3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d40:	f003 0308 	and.w	r3, r3, #8
  400d44:	2b00      	cmp	r3, #0
  400d46:	d0f1      	beq.n	400d2c <pmc_switch_mck_to_pllack+0x54>
  400d48:	2300      	movs	r3, #0
  400d4a:	4618      	mov	r0, r3
  400d4c:	3714      	adds	r7, #20
  400d4e:	46bd      	mov	sp, r7
  400d50:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d54:	4770      	bx	lr
  400d56:	bf00      	nop
  400d58:	400e0400 	.word	0x400e0400

00400d5c <pmc_switch_sclk_to_32kxtal>:
  400d5c:	b480      	push	{r7}
  400d5e:	b083      	sub	sp, #12
  400d60:	af00      	add	r7, sp, #0
  400d62:	6078      	str	r0, [r7, #4]
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	2b01      	cmp	r3, #1
  400d68:	d107      	bne.n	400d7a <pmc_switch_sclk_to_32kxtal+0x1e>
  400d6a:	4a08      	ldr	r2, [pc, #32]	; (400d8c <pmc_switch_sclk_to_32kxtal+0x30>)
  400d6c:	4b07      	ldr	r3, [pc, #28]	; (400d8c <pmc_switch_sclk_to_32kxtal+0x30>)
  400d6e:	689b      	ldr	r3, [r3, #8]
  400d70:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400d74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d78:	6093      	str	r3, [r2, #8]
  400d7a:	4b04      	ldr	r3, [pc, #16]	; (400d8c <pmc_switch_sclk_to_32kxtal+0x30>)
  400d7c:	4a04      	ldr	r2, [pc, #16]	; (400d90 <pmc_switch_sclk_to_32kxtal+0x34>)
  400d7e:	601a      	str	r2, [r3, #0]
  400d80:	370c      	adds	r7, #12
  400d82:	46bd      	mov	sp, r7
  400d84:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop
  400d8c:	400e1410 	.word	0x400e1410
  400d90:	a5000008 	.word	0xa5000008

00400d94 <pmc_osc_is_ready_32kxtal>:
  400d94:	b480      	push	{r7}
  400d96:	af00      	add	r7, sp, #0
  400d98:	4b09      	ldr	r3, [pc, #36]	; (400dc0 <pmc_osc_is_ready_32kxtal+0x2c>)
  400d9a:	695b      	ldr	r3, [r3, #20]
  400d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400da0:	2b00      	cmp	r3, #0
  400da2:	d007      	beq.n	400db4 <pmc_osc_is_ready_32kxtal+0x20>
  400da4:	4b07      	ldr	r3, [pc, #28]	; (400dc4 <pmc_osc_is_ready_32kxtal+0x30>)
  400da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400da8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400dac:	2b00      	cmp	r3, #0
  400dae:	d001      	beq.n	400db4 <pmc_osc_is_ready_32kxtal+0x20>
  400db0:	2301      	movs	r3, #1
  400db2:	e000      	b.n	400db6 <pmc_osc_is_ready_32kxtal+0x22>
  400db4:	2300      	movs	r3, #0
  400db6:	4618      	mov	r0, r3
  400db8:	46bd      	mov	sp, r7
  400dba:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dbe:	4770      	bx	lr
  400dc0:	400e1410 	.word	0x400e1410
  400dc4:	400e0400 	.word	0x400e0400

00400dc8 <pmc_switch_mainck_to_fastrc>:
  400dc8:	b480      	push	{r7}
  400dca:	b083      	sub	sp, #12
  400dcc:	af00      	add	r7, sp, #0
  400dce:	6078      	str	r0, [r7, #4]
  400dd0:	4a18      	ldr	r2, [pc, #96]	; (400e34 <pmc_switch_mainck_to_fastrc+0x6c>)
  400dd2:	4b18      	ldr	r3, [pc, #96]	; (400e34 <pmc_switch_mainck_to_fastrc+0x6c>)
  400dd4:	6a1b      	ldr	r3, [r3, #32]
  400dd6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400dda:	f043 0308 	orr.w	r3, r3, #8
  400dde:	6213      	str	r3, [r2, #32]
  400de0:	bf00      	nop
  400de2:	4b14      	ldr	r3, [pc, #80]	; (400e34 <pmc_switch_mainck_to_fastrc+0x6c>)
  400de4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400dea:	2b00      	cmp	r3, #0
  400dec:	d0f9      	beq.n	400de2 <pmc_switch_mainck_to_fastrc+0x1a>
  400dee:	4911      	ldr	r1, [pc, #68]	; (400e34 <pmc_switch_mainck_to_fastrc+0x6c>)
  400df0:	4b10      	ldr	r3, [pc, #64]	; (400e34 <pmc_switch_mainck_to_fastrc+0x6c>)
  400df2:	6a1b      	ldr	r3, [r3, #32]
  400df4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400df8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400dfc:	687a      	ldr	r2, [r7, #4]
  400dfe:	4313      	orrs	r3, r2
  400e00:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e04:	620b      	str	r3, [r1, #32]
  400e06:	bf00      	nop
  400e08:	4b0a      	ldr	r3, [pc, #40]	; (400e34 <pmc_switch_mainck_to_fastrc+0x6c>)
  400e0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400e10:	2b00      	cmp	r3, #0
  400e12:	d0f9      	beq.n	400e08 <pmc_switch_mainck_to_fastrc+0x40>
  400e14:	4a07      	ldr	r2, [pc, #28]	; (400e34 <pmc_switch_mainck_to_fastrc+0x6c>)
  400e16:	4b07      	ldr	r3, [pc, #28]	; (400e34 <pmc_switch_mainck_to_fastrc+0x6c>)
  400e18:	6a1b      	ldr	r3, [r3, #32]
  400e1a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400e1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400e22:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e26:	6213      	str	r3, [r2, #32]
  400e28:	370c      	adds	r7, #12
  400e2a:	46bd      	mov	sp, r7
  400e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e30:	4770      	bx	lr
  400e32:	bf00      	nop
  400e34:	400e0400 	.word	0x400e0400

00400e38 <pmc_switch_mainck_to_xtal>:
  400e38:	b480      	push	{r7}
  400e3a:	b083      	sub	sp, #12
  400e3c:	af00      	add	r7, sp, #0
  400e3e:	6078      	str	r0, [r7, #4]
  400e40:	6039      	str	r1, [r7, #0]
  400e42:	687b      	ldr	r3, [r7, #4]
  400e44:	2b00      	cmp	r3, #0
  400e46:	d008      	beq.n	400e5a <pmc_switch_mainck_to_xtal+0x22>
  400e48:	4916      	ldr	r1, [pc, #88]	; (400ea4 <pmc_switch_mainck_to_xtal+0x6c>)
  400e4a:	4b16      	ldr	r3, [pc, #88]	; (400ea4 <pmc_switch_mainck_to_xtal+0x6c>)
  400e4c:	6a1b      	ldr	r3, [r3, #32]
  400e4e:	4a16      	ldr	r2, [pc, #88]	; (400ea8 <pmc_switch_mainck_to_xtal+0x70>)
  400e50:	401a      	ands	r2, r3
  400e52:	4b16      	ldr	r3, [pc, #88]	; (400eac <pmc_switch_mainck_to_xtal+0x74>)
  400e54:	4313      	orrs	r3, r2
  400e56:	620b      	str	r3, [r1, #32]
  400e58:	e01e      	b.n	400e98 <pmc_switch_mainck_to_xtal+0x60>
  400e5a:	4912      	ldr	r1, [pc, #72]	; (400ea4 <pmc_switch_mainck_to_xtal+0x6c>)
  400e5c:	4b11      	ldr	r3, [pc, #68]	; (400ea4 <pmc_switch_mainck_to_xtal+0x6c>)
  400e5e:	6a1b      	ldr	r3, [r3, #32]
  400e60:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400e64:	f023 0303 	bic.w	r3, r3, #3
  400e68:	683a      	ldr	r2, [r7, #0]
  400e6a:	0212      	lsls	r2, r2, #8
  400e6c:	b292      	uxth	r2, r2
  400e6e:	4313      	orrs	r3, r2
  400e70:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e74:	f043 0301 	orr.w	r3, r3, #1
  400e78:	620b      	str	r3, [r1, #32]
  400e7a:	bf00      	nop
  400e7c:	4b09      	ldr	r3, [pc, #36]	; (400ea4 <pmc_switch_mainck_to_xtal+0x6c>)
  400e7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e80:	f003 0301 	and.w	r3, r3, #1
  400e84:	2b00      	cmp	r3, #0
  400e86:	d0f9      	beq.n	400e7c <pmc_switch_mainck_to_xtal+0x44>
  400e88:	4a06      	ldr	r2, [pc, #24]	; (400ea4 <pmc_switch_mainck_to_xtal+0x6c>)
  400e8a:	4b06      	ldr	r3, [pc, #24]	; (400ea4 <pmc_switch_mainck_to_xtal+0x6c>)
  400e8c:	6a1b      	ldr	r3, [r3, #32]
  400e8e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400e92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400e96:	6213      	str	r3, [r2, #32]
  400e98:	370c      	adds	r7, #12
  400e9a:	46bd      	mov	sp, r7
  400e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea0:	4770      	bx	lr
  400ea2:	bf00      	nop
  400ea4:	400e0400 	.word	0x400e0400
  400ea8:	fec8fffc 	.word	0xfec8fffc
  400eac:	01370002 	.word	0x01370002

00400eb0 <pmc_osc_is_ready_mainck>:
  400eb0:	b480      	push	{r7}
  400eb2:	af00      	add	r7, sp, #0
  400eb4:	4b04      	ldr	r3, [pc, #16]	; (400ec8 <pmc_osc_is_ready_mainck+0x18>)
  400eb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400ebc:	4618      	mov	r0, r3
  400ebe:	46bd      	mov	sp, r7
  400ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec4:	4770      	bx	lr
  400ec6:	bf00      	nop
  400ec8:	400e0400 	.word	0x400e0400

00400ecc <pmc_disable_pllack>:
  400ecc:	b480      	push	{r7}
  400ece:	af00      	add	r7, sp, #0
  400ed0:	4b03      	ldr	r3, [pc, #12]	; (400ee0 <pmc_disable_pllack+0x14>)
  400ed2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ed6:	629a      	str	r2, [r3, #40]	; 0x28
  400ed8:	46bd      	mov	sp, r7
  400eda:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ede:	4770      	bx	lr
  400ee0:	400e0400 	.word	0x400e0400

00400ee4 <pmc_is_locked_pllack>:
  400ee4:	b480      	push	{r7}
  400ee6:	af00      	add	r7, sp, #0
  400ee8:	4b04      	ldr	r3, [pc, #16]	; (400efc <pmc_is_locked_pllack+0x18>)
  400eea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400eec:	f003 0302 	and.w	r3, r3, #2
  400ef0:	4618      	mov	r0, r3
  400ef2:	46bd      	mov	sp, r7
  400ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop
  400efc:	400e0400 	.word	0x400e0400

00400f00 <pmc_disable_pllbck>:
  400f00:	b480      	push	{r7}
  400f02:	af00      	add	r7, sp, #0
  400f04:	4b03      	ldr	r3, [pc, #12]	; (400f14 <pmc_disable_pllbck+0x14>)
  400f06:	2200      	movs	r2, #0
  400f08:	62da      	str	r2, [r3, #44]	; 0x2c
  400f0a:	46bd      	mov	sp, r7
  400f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f10:	4770      	bx	lr
  400f12:	bf00      	nop
  400f14:	400e0400 	.word	0x400e0400

00400f18 <pmc_is_locked_pllbck>:
  400f18:	b480      	push	{r7}
  400f1a:	af00      	add	r7, sp, #0
  400f1c:	4b04      	ldr	r3, [pc, #16]	; (400f30 <pmc_is_locked_pllbck+0x18>)
  400f1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f20:	f003 0304 	and.w	r3, r3, #4
  400f24:	4618      	mov	r0, r3
  400f26:	46bd      	mov	sp, r7
  400f28:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f2c:	4770      	bx	lr
  400f2e:	bf00      	nop
  400f30:	400e0400 	.word	0x400e0400

00400f34 <pmc_enable_periph_clk>:
  400f34:	b480      	push	{r7}
  400f36:	b083      	sub	sp, #12
  400f38:	af00      	add	r7, sp, #0
  400f3a:	6078      	str	r0, [r7, #4]
  400f3c:	687b      	ldr	r3, [r7, #4]
  400f3e:	2b22      	cmp	r3, #34	; 0x22
  400f40:	d901      	bls.n	400f46 <pmc_enable_periph_clk+0x12>
  400f42:	2301      	movs	r3, #1
  400f44:	e02f      	b.n	400fa6 <pmc_enable_periph_clk+0x72>
  400f46:	687b      	ldr	r3, [r7, #4]
  400f48:	2b1f      	cmp	r3, #31
  400f4a:	d813      	bhi.n	400f74 <pmc_enable_periph_clk+0x40>
  400f4c:	4b19      	ldr	r3, [pc, #100]	; (400fb4 <pmc_enable_periph_clk+0x80>)
  400f4e:	699a      	ldr	r2, [r3, #24]
  400f50:	687b      	ldr	r3, [r7, #4]
  400f52:	2101      	movs	r1, #1
  400f54:	fa01 f303 	lsl.w	r3, r1, r3
  400f58:	401a      	ands	r2, r3
  400f5a:	687b      	ldr	r3, [r7, #4]
  400f5c:	2101      	movs	r1, #1
  400f5e:	fa01 f303 	lsl.w	r3, r1, r3
  400f62:	429a      	cmp	r2, r3
  400f64:	d01e      	beq.n	400fa4 <pmc_enable_periph_clk+0x70>
  400f66:	4a13      	ldr	r2, [pc, #76]	; (400fb4 <pmc_enable_periph_clk+0x80>)
  400f68:	687b      	ldr	r3, [r7, #4]
  400f6a:	2101      	movs	r1, #1
  400f6c:	fa01 f303 	lsl.w	r3, r1, r3
  400f70:	6113      	str	r3, [r2, #16]
  400f72:	e017      	b.n	400fa4 <pmc_enable_periph_clk+0x70>
  400f74:	687b      	ldr	r3, [r7, #4]
  400f76:	3b20      	subs	r3, #32
  400f78:	607b      	str	r3, [r7, #4]
  400f7a:	4b0e      	ldr	r3, [pc, #56]	; (400fb4 <pmc_enable_periph_clk+0x80>)
  400f7c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f80:	687b      	ldr	r3, [r7, #4]
  400f82:	2101      	movs	r1, #1
  400f84:	fa01 f303 	lsl.w	r3, r1, r3
  400f88:	401a      	ands	r2, r3
  400f8a:	687b      	ldr	r3, [r7, #4]
  400f8c:	2101      	movs	r1, #1
  400f8e:	fa01 f303 	lsl.w	r3, r1, r3
  400f92:	429a      	cmp	r2, r3
  400f94:	d006      	beq.n	400fa4 <pmc_enable_periph_clk+0x70>
  400f96:	4a07      	ldr	r2, [pc, #28]	; (400fb4 <pmc_enable_periph_clk+0x80>)
  400f98:	687b      	ldr	r3, [r7, #4]
  400f9a:	2101      	movs	r1, #1
  400f9c:	fa01 f303 	lsl.w	r3, r1, r3
  400fa0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  400fa4:	2300      	movs	r3, #0
  400fa6:	4618      	mov	r0, r3
  400fa8:	370c      	adds	r7, #12
  400faa:	46bd      	mov	sp, r7
  400fac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb0:	4770      	bx	lr
  400fb2:	bf00      	nop
  400fb4:	400e0400 	.word	0x400e0400

00400fb8 <tc_init>:
  400fb8:	b480      	push	{r7}
  400fba:	b087      	sub	sp, #28
  400fbc:	af00      	add	r7, sp, #0
  400fbe:	60f8      	str	r0, [r7, #12]
  400fc0:	60b9      	str	r1, [r7, #8]
  400fc2:	607a      	str	r2, [r7, #4]
  400fc4:	68bb      	ldr	r3, [r7, #8]
  400fc6:	019b      	lsls	r3, r3, #6
  400fc8:	68fa      	ldr	r2, [r7, #12]
  400fca:	4413      	add	r3, r2
  400fcc:	617b      	str	r3, [r7, #20]
  400fce:	697b      	ldr	r3, [r7, #20]
  400fd0:	2202      	movs	r2, #2
  400fd2:	601a      	str	r2, [r3, #0]
  400fd4:	697b      	ldr	r3, [r7, #20]
  400fd6:	f04f 32ff 	mov.w	r2, #4294967295
  400fda:	629a      	str	r2, [r3, #40]	; 0x28
  400fdc:	697b      	ldr	r3, [r7, #20]
  400fde:	6a1b      	ldr	r3, [r3, #32]
  400fe0:	697b      	ldr	r3, [r7, #20]
  400fe2:	687a      	ldr	r2, [r7, #4]
  400fe4:	605a      	str	r2, [r3, #4]
  400fe6:	371c      	adds	r7, #28
  400fe8:	46bd      	mov	sp, r7
  400fea:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fee:	4770      	bx	lr

00400ff0 <tc_start>:
  400ff0:	b480      	push	{r7}
  400ff2:	b083      	sub	sp, #12
  400ff4:	af00      	add	r7, sp, #0
  400ff6:	6078      	str	r0, [r7, #4]
  400ff8:	6039      	str	r1, [r7, #0]
  400ffa:	687a      	ldr	r2, [r7, #4]
  400ffc:	683b      	ldr	r3, [r7, #0]
  400ffe:	019b      	lsls	r3, r3, #6
  401000:	4413      	add	r3, r2
  401002:	2205      	movs	r2, #5
  401004:	601a      	str	r2, [r3, #0]
  401006:	370c      	adds	r7, #12
  401008:	46bd      	mov	sp, r7
  40100a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40100e:	4770      	bx	lr

00401010 <tc_write_rc>:
  401010:	b480      	push	{r7}
  401012:	b085      	sub	sp, #20
  401014:	af00      	add	r7, sp, #0
  401016:	60f8      	str	r0, [r7, #12]
  401018:	60b9      	str	r1, [r7, #8]
  40101a:	607a      	str	r2, [r7, #4]
  40101c:	68fa      	ldr	r2, [r7, #12]
  40101e:	68bb      	ldr	r3, [r7, #8]
  401020:	019b      	lsls	r3, r3, #6
  401022:	4413      	add	r3, r2
  401024:	3318      	adds	r3, #24
  401026:	687a      	ldr	r2, [r7, #4]
  401028:	605a      	str	r2, [r3, #4]
  40102a:	3714      	adds	r7, #20
  40102c:	46bd      	mov	sp, r7
  40102e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401032:	4770      	bx	lr

00401034 <tc_enable_interrupt>:
  401034:	b480      	push	{r7}
  401036:	b087      	sub	sp, #28
  401038:	af00      	add	r7, sp, #0
  40103a:	60f8      	str	r0, [r7, #12]
  40103c:	60b9      	str	r1, [r7, #8]
  40103e:	607a      	str	r2, [r7, #4]
  401040:	68bb      	ldr	r3, [r7, #8]
  401042:	019b      	lsls	r3, r3, #6
  401044:	68fa      	ldr	r2, [r7, #12]
  401046:	4413      	add	r3, r2
  401048:	617b      	str	r3, [r7, #20]
  40104a:	697b      	ldr	r3, [r7, #20]
  40104c:	687a      	ldr	r2, [r7, #4]
  40104e:	625a      	str	r2, [r3, #36]	; 0x24
  401050:	371c      	adds	r7, #28
  401052:	46bd      	mov	sp, r7
  401054:	f85d 7b04 	ldr.w	r7, [sp], #4
  401058:	4770      	bx	lr
  40105a:	bf00      	nop

0040105c <tc_get_status>:
  40105c:	b480      	push	{r7}
  40105e:	b085      	sub	sp, #20
  401060:	af00      	add	r7, sp, #0
  401062:	6078      	str	r0, [r7, #4]
  401064:	6039      	str	r1, [r7, #0]
  401066:	683b      	ldr	r3, [r7, #0]
  401068:	019b      	lsls	r3, r3, #6
  40106a:	687a      	ldr	r2, [r7, #4]
  40106c:	4413      	add	r3, r2
  40106e:	60fb      	str	r3, [r7, #12]
  401070:	68fb      	ldr	r3, [r7, #12]
  401072:	6a1b      	ldr	r3, [r3, #32]
  401074:	4618      	mov	r0, r3
  401076:	3714      	adds	r7, #20
  401078:	46bd      	mov	sp, r7
  40107a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40107e:	4770      	bx	lr

00401080 <uart_init>:
  401080:	b480      	push	{r7}
  401082:	b085      	sub	sp, #20
  401084:	af00      	add	r7, sp, #0
  401086:	6078      	str	r0, [r7, #4]
  401088:	6039      	str	r1, [r7, #0]
  40108a:	2300      	movs	r3, #0
  40108c:	60fb      	str	r3, [r7, #12]
  40108e:	687b      	ldr	r3, [r7, #4]
  401090:	22ac      	movs	r2, #172	; 0xac
  401092:	601a      	str	r2, [r3, #0]
  401094:	683b      	ldr	r3, [r7, #0]
  401096:	681a      	ldr	r2, [r3, #0]
  401098:	683b      	ldr	r3, [r7, #0]
  40109a:	685b      	ldr	r3, [r3, #4]
  40109c:	fbb2 f3f3 	udiv	r3, r2, r3
  4010a0:	091b      	lsrs	r3, r3, #4
  4010a2:	60fb      	str	r3, [r7, #12]
  4010a4:	68fb      	ldr	r3, [r7, #12]
  4010a6:	2b00      	cmp	r3, #0
  4010a8:	d003      	beq.n	4010b2 <uart_init+0x32>
  4010aa:	68fb      	ldr	r3, [r7, #12]
  4010ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4010b0:	d301      	bcc.n	4010b6 <uart_init+0x36>
  4010b2:	2301      	movs	r3, #1
  4010b4:	e00f      	b.n	4010d6 <uart_init+0x56>
  4010b6:	687b      	ldr	r3, [r7, #4]
  4010b8:	68fa      	ldr	r2, [r7, #12]
  4010ba:	621a      	str	r2, [r3, #32]
  4010bc:	683b      	ldr	r3, [r7, #0]
  4010be:	689a      	ldr	r2, [r3, #8]
  4010c0:	687b      	ldr	r3, [r7, #4]
  4010c2:	605a      	str	r2, [r3, #4]
  4010c4:	687b      	ldr	r3, [r7, #4]
  4010c6:	f240 2202 	movw	r2, #514	; 0x202
  4010ca:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  4010ce:	687b      	ldr	r3, [r7, #4]
  4010d0:	2250      	movs	r2, #80	; 0x50
  4010d2:	601a      	str	r2, [r3, #0]
  4010d4:	2300      	movs	r3, #0
  4010d6:	4618      	mov	r0, r3
  4010d8:	3714      	adds	r7, #20
  4010da:	46bd      	mov	sp, r7
  4010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010e0:	4770      	bx	lr
  4010e2:	bf00      	nop

004010e4 <uart_write>:
  4010e4:	b480      	push	{r7}
  4010e6:	b083      	sub	sp, #12
  4010e8:	af00      	add	r7, sp, #0
  4010ea:	6078      	str	r0, [r7, #4]
  4010ec:	460b      	mov	r3, r1
  4010ee:	70fb      	strb	r3, [r7, #3]
  4010f0:	687b      	ldr	r3, [r7, #4]
  4010f2:	695b      	ldr	r3, [r3, #20]
  4010f4:	f003 0302 	and.w	r3, r3, #2
  4010f8:	2b00      	cmp	r3, #0
  4010fa:	d101      	bne.n	401100 <uart_write+0x1c>
  4010fc:	2301      	movs	r3, #1
  4010fe:	e003      	b.n	401108 <uart_write+0x24>
  401100:	78fa      	ldrb	r2, [r7, #3]
  401102:	687b      	ldr	r3, [r7, #4]
  401104:	61da      	str	r2, [r3, #28]
  401106:	2300      	movs	r3, #0
  401108:	4618      	mov	r0, r3
  40110a:	370c      	adds	r7, #12
  40110c:	46bd      	mov	sp, r7
  40110e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401112:	4770      	bx	lr

00401114 <uart_read>:
  401114:	b480      	push	{r7}
  401116:	b083      	sub	sp, #12
  401118:	af00      	add	r7, sp, #0
  40111a:	6078      	str	r0, [r7, #4]
  40111c:	6039      	str	r1, [r7, #0]
  40111e:	687b      	ldr	r3, [r7, #4]
  401120:	695b      	ldr	r3, [r3, #20]
  401122:	f003 0301 	and.w	r3, r3, #1
  401126:	2b00      	cmp	r3, #0
  401128:	d101      	bne.n	40112e <uart_read+0x1a>
  40112a:	2301      	movs	r3, #1
  40112c:	e005      	b.n	40113a <uart_read+0x26>
  40112e:	687b      	ldr	r3, [r7, #4]
  401130:	699b      	ldr	r3, [r3, #24]
  401132:	b2da      	uxtb	r2, r3
  401134:	683b      	ldr	r3, [r7, #0]
  401136:	701a      	strb	r2, [r3, #0]
  401138:	2300      	movs	r3, #0
  40113a:	4618      	mov	r0, r3
  40113c:	370c      	adds	r7, #12
  40113e:	46bd      	mov	sp, r7
  401140:	f85d 7b04 	ldr.w	r7, [sp], #4
  401144:	4770      	bx	lr
  401146:	bf00      	nop

00401148 <usart_set_async_baudrate>:
  401148:	b480      	push	{r7}
  40114a:	b089      	sub	sp, #36	; 0x24
  40114c:	af00      	add	r7, sp, #0
  40114e:	60f8      	str	r0, [r7, #12]
  401150:	60b9      	str	r1, [r7, #8]
  401152:	607a      	str	r2, [r7, #4]
  401154:	68bb      	ldr	r3, [r7, #8]
  401156:	011a      	lsls	r2, r3, #4
  401158:	687b      	ldr	r3, [r7, #4]
  40115a:	429a      	cmp	r2, r3
  40115c:	d802      	bhi.n	401164 <usart_set_async_baudrate+0x1c>
  40115e:	2310      	movs	r3, #16
  401160:	61fb      	str	r3, [r7, #28]
  401162:	e001      	b.n	401168 <usart_set_async_baudrate+0x20>
  401164:	2308      	movs	r3, #8
  401166:	61fb      	str	r3, [r7, #28]
  401168:	687b      	ldr	r3, [r7, #4]
  40116a:	00da      	lsls	r2, r3, #3
  40116c:	69fb      	ldr	r3, [r7, #28]
  40116e:	68b9      	ldr	r1, [r7, #8]
  401170:	fb01 f303 	mul.w	r3, r1, r3
  401174:	085b      	lsrs	r3, r3, #1
  401176:	441a      	add	r2, r3
  401178:	69fb      	ldr	r3, [r7, #28]
  40117a:	68b9      	ldr	r1, [r7, #8]
  40117c:	fb01 f303 	mul.w	r3, r1, r3
  401180:	fbb2 f3f3 	udiv	r3, r2, r3
  401184:	61bb      	str	r3, [r7, #24]
  401186:	69bb      	ldr	r3, [r7, #24]
  401188:	08db      	lsrs	r3, r3, #3
  40118a:	617b      	str	r3, [r7, #20]
  40118c:	69bb      	ldr	r3, [r7, #24]
  40118e:	f003 0307 	and.w	r3, r3, #7
  401192:	613b      	str	r3, [r7, #16]
  401194:	697b      	ldr	r3, [r7, #20]
  401196:	2b00      	cmp	r3, #0
  401198:	d003      	beq.n	4011a2 <usart_set_async_baudrate+0x5a>
  40119a:	697b      	ldr	r3, [r7, #20]
  40119c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4011a0:	d301      	bcc.n	4011a6 <usart_set_async_baudrate+0x5e>
  4011a2:	2301      	movs	r3, #1
  4011a4:	e00f      	b.n	4011c6 <usart_set_async_baudrate+0x7e>
  4011a6:	69fb      	ldr	r3, [r7, #28]
  4011a8:	2b08      	cmp	r3, #8
  4011aa:	d105      	bne.n	4011b8 <usart_set_async_baudrate+0x70>
  4011ac:	68fb      	ldr	r3, [r7, #12]
  4011ae:	685b      	ldr	r3, [r3, #4]
  4011b0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4011b4:	68fb      	ldr	r3, [r7, #12]
  4011b6:	605a      	str	r2, [r3, #4]
  4011b8:	693b      	ldr	r3, [r7, #16]
  4011ba:	041a      	lsls	r2, r3, #16
  4011bc:	697b      	ldr	r3, [r7, #20]
  4011be:	431a      	orrs	r2, r3
  4011c0:	68fb      	ldr	r3, [r7, #12]
  4011c2:	621a      	str	r2, [r3, #32]
  4011c4:	2300      	movs	r3, #0
  4011c6:	4618      	mov	r0, r3
  4011c8:	3724      	adds	r7, #36	; 0x24
  4011ca:	46bd      	mov	sp, r7
  4011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d0:	4770      	bx	lr
  4011d2:	bf00      	nop

004011d4 <usart_reset>:
  4011d4:	b580      	push	{r7, lr}
  4011d6:	b082      	sub	sp, #8
  4011d8:	af00      	add	r7, sp, #0
  4011da:	6078      	str	r0, [r7, #4]
  4011dc:	6878      	ldr	r0, [r7, #4]
  4011de:	4b0e      	ldr	r3, [pc, #56]	; (401218 <usart_reset+0x44>)
  4011e0:	4798      	blx	r3
  4011e2:	687b      	ldr	r3, [r7, #4]
  4011e4:	2200      	movs	r2, #0
  4011e6:	605a      	str	r2, [r3, #4]
  4011e8:	687b      	ldr	r3, [r7, #4]
  4011ea:	2200      	movs	r2, #0
  4011ec:	625a      	str	r2, [r3, #36]	; 0x24
  4011ee:	687b      	ldr	r3, [r7, #4]
  4011f0:	2200      	movs	r2, #0
  4011f2:	629a      	str	r2, [r3, #40]	; 0x28
  4011f4:	6878      	ldr	r0, [r7, #4]
  4011f6:	4b09      	ldr	r3, [pc, #36]	; (40121c <usart_reset+0x48>)
  4011f8:	4798      	blx	r3
  4011fa:	6878      	ldr	r0, [r7, #4]
  4011fc:	4b08      	ldr	r3, [pc, #32]	; (401220 <usart_reset+0x4c>)
  4011fe:	4798      	blx	r3
  401200:	6878      	ldr	r0, [r7, #4]
  401202:	4b08      	ldr	r3, [pc, #32]	; (401224 <usart_reset+0x50>)
  401204:	4798      	blx	r3
  401206:	6878      	ldr	r0, [r7, #4]
  401208:	4b07      	ldr	r3, [pc, #28]	; (401228 <usart_reset+0x54>)
  40120a:	4798      	blx	r3
  40120c:	6878      	ldr	r0, [r7, #4]
  40120e:	4b07      	ldr	r3, [pc, #28]	; (40122c <usart_reset+0x58>)
  401210:	4798      	blx	r3
  401212:	3708      	adds	r7, #8
  401214:	46bd      	mov	sp, r7
  401216:	bd80      	pop	{r7, pc}
  401218:	004013d1 	.word	0x004013d1
  40121c:	004012cd 	.word	0x004012cd
  401220:	004012fd 	.word	0x004012fd
  401224:	00401315 	.word	0x00401315
  401228:	0040134d 	.word	0x0040134d
  40122c:	00401331 	.word	0x00401331

00401230 <usart_init_rs232>:
  401230:	b580      	push	{r7, lr}
  401232:	b084      	sub	sp, #16
  401234:	af00      	add	r7, sp, #0
  401236:	60f8      	str	r0, [r7, #12]
  401238:	60b9      	str	r1, [r7, #8]
  40123a:	607a      	str	r2, [r7, #4]
  40123c:	68f8      	ldr	r0, [r7, #12]
  40123e:	4b1a      	ldr	r3, [pc, #104]	; (4012a8 <usart_init_rs232+0x78>)
  401240:	4798      	blx	r3
  401242:	4b1a      	ldr	r3, [pc, #104]	; (4012ac <usart_init_rs232+0x7c>)
  401244:	2200      	movs	r2, #0
  401246:	601a      	str	r2, [r3, #0]
  401248:	68bb      	ldr	r3, [r7, #8]
  40124a:	2b00      	cmp	r3, #0
  40124c:	d009      	beq.n	401262 <usart_init_rs232+0x32>
  40124e:	68bb      	ldr	r3, [r7, #8]
  401250:	681b      	ldr	r3, [r3, #0]
  401252:	68f8      	ldr	r0, [r7, #12]
  401254:	4619      	mov	r1, r3
  401256:	687a      	ldr	r2, [r7, #4]
  401258:	4b15      	ldr	r3, [pc, #84]	; (4012b0 <usart_init_rs232+0x80>)
  40125a:	4798      	blx	r3
  40125c:	4603      	mov	r3, r0
  40125e:	2b00      	cmp	r3, #0
  401260:	d001      	beq.n	401266 <usart_init_rs232+0x36>
  401262:	2301      	movs	r3, #1
  401264:	e01b      	b.n	40129e <usart_init_rs232+0x6e>
  401266:	68bb      	ldr	r3, [r7, #8]
  401268:	685a      	ldr	r2, [r3, #4]
  40126a:	68bb      	ldr	r3, [r7, #8]
  40126c:	689b      	ldr	r3, [r3, #8]
  40126e:	431a      	orrs	r2, r3
  401270:	68bb      	ldr	r3, [r7, #8]
  401272:	691b      	ldr	r3, [r3, #16]
  401274:	431a      	orrs	r2, r3
  401276:	68bb      	ldr	r3, [r7, #8]
  401278:	68db      	ldr	r3, [r3, #12]
  40127a:	431a      	orrs	r2, r3
  40127c:	4b0b      	ldr	r3, [pc, #44]	; (4012ac <usart_init_rs232+0x7c>)
  40127e:	681b      	ldr	r3, [r3, #0]
  401280:	4313      	orrs	r3, r2
  401282:	4a0a      	ldr	r2, [pc, #40]	; (4012ac <usart_init_rs232+0x7c>)
  401284:	6013      	str	r3, [r2, #0]
  401286:	4b09      	ldr	r3, [pc, #36]	; (4012ac <usart_init_rs232+0x7c>)
  401288:	681b      	ldr	r3, [r3, #0]
  40128a:	4a08      	ldr	r2, [pc, #32]	; (4012ac <usart_init_rs232+0x7c>)
  40128c:	6013      	str	r3, [r2, #0]
  40128e:	68fb      	ldr	r3, [r7, #12]
  401290:	685a      	ldr	r2, [r3, #4]
  401292:	4b06      	ldr	r3, [pc, #24]	; (4012ac <usart_init_rs232+0x7c>)
  401294:	681b      	ldr	r3, [r3, #0]
  401296:	431a      	orrs	r2, r3
  401298:	68fb      	ldr	r3, [r7, #12]
  40129a:	605a      	str	r2, [r3, #4]
  40129c:	2300      	movs	r3, #0
  40129e:	4618      	mov	r0, r3
  4012a0:	3710      	adds	r7, #16
  4012a2:	46bd      	mov	sp, r7
  4012a4:	bd80      	pop	{r7, pc}
  4012a6:	bf00      	nop
  4012a8:	004011d5 	.word	0x004011d5
  4012ac:	200008fc 	.word	0x200008fc
  4012b0:	00401149 	.word	0x00401149

004012b4 <usart_enable_tx>:
  4012b4:	b480      	push	{r7}
  4012b6:	b083      	sub	sp, #12
  4012b8:	af00      	add	r7, sp, #0
  4012ba:	6078      	str	r0, [r7, #4]
  4012bc:	687b      	ldr	r3, [r7, #4]
  4012be:	2240      	movs	r2, #64	; 0x40
  4012c0:	601a      	str	r2, [r3, #0]
  4012c2:	370c      	adds	r7, #12
  4012c4:	46bd      	mov	sp, r7
  4012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ca:	4770      	bx	lr

004012cc <usart_reset_tx>:
  4012cc:	b480      	push	{r7}
  4012ce:	b083      	sub	sp, #12
  4012d0:	af00      	add	r7, sp, #0
  4012d2:	6078      	str	r0, [r7, #4]
  4012d4:	687b      	ldr	r3, [r7, #4]
  4012d6:	2288      	movs	r2, #136	; 0x88
  4012d8:	601a      	str	r2, [r3, #0]
  4012da:	370c      	adds	r7, #12
  4012dc:	46bd      	mov	sp, r7
  4012de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012e2:	4770      	bx	lr

004012e4 <usart_enable_rx>:
  4012e4:	b480      	push	{r7}
  4012e6:	b083      	sub	sp, #12
  4012e8:	af00      	add	r7, sp, #0
  4012ea:	6078      	str	r0, [r7, #4]
  4012ec:	687b      	ldr	r3, [r7, #4]
  4012ee:	2210      	movs	r2, #16
  4012f0:	601a      	str	r2, [r3, #0]
  4012f2:	370c      	adds	r7, #12
  4012f4:	46bd      	mov	sp, r7
  4012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012fa:	4770      	bx	lr

004012fc <usart_reset_rx>:
  4012fc:	b480      	push	{r7}
  4012fe:	b083      	sub	sp, #12
  401300:	af00      	add	r7, sp, #0
  401302:	6078      	str	r0, [r7, #4]
  401304:	687b      	ldr	r3, [r7, #4]
  401306:	2224      	movs	r2, #36	; 0x24
  401308:	601a      	str	r2, [r3, #0]
  40130a:	370c      	adds	r7, #12
  40130c:	46bd      	mov	sp, r7
  40130e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401312:	4770      	bx	lr

00401314 <usart_reset_status>:
  401314:	b480      	push	{r7}
  401316:	b083      	sub	sp, #12
  401318:	af00      	add	r7, sp, #0
  40131a:	6078      	str	r0, [r7, #4]
  40131c:	687b      	ldr	r3, [r7, #4]
  40131e:	f44f 7280 	mov.w	r2, #256	; 0x100
  401322:	601a      	str	r2, [r3, #0]
  401324:	370c      	adds	r7, #12
  401326:	46bd      	mov	sp, r7
  401328:	f85d 7b04 	ldr.w	r7, [sp], #4
  40132c:	4770      	bx	lr
  40132e:	bf00      	nop

00401330 <usart_drive_DTR_pin_high>:
  401330:	b480      	push	{r7}
  401332:	b083      	sub	sp, #12
  401334:	af00      	add	r7, sp, #0
  401336:	6078      	str	r0, [r7, #4]
  401338:	687b      	ldr	r3, [r7, #4]
  40133a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40133e:	601a      	str	r2, [r3, #0]
  401340:	370c      	adds	r7, #12
  401342:	46bd      	mov	sp, r7
  401344:	f85d 7b04 	ldr.w	r7, [sp], #4
  401348:	4770      	bx	lr
  40134a:	bf00      	nop

0040134c <usart_drive_RTS_pin_high>:
  40134c:	b480      	push	{r7}
  40134e:	b083      	sub	sp, #12
  401350:	af00      	add	r7, sp, #0
  401352:	6078      	str	r0, [r7, #4]
  401354:	687b      	ldr	r3, [r7, #4]
  401356:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40135a:	601a      	str	r2, [r3, #0]
  40135c:	370c      	adds	r7, #12
  40135e:	46bd      	mov	sp, r7
  401360:	f85d 7b04 	ldr.w	r7, [sp], #4
  401364:	4770      	bx	lr
  401366:	bf00      	nop

00401368 <usart_write>:
  401368:	b480      	push	{r7}
  40136a:	b083      	sub	sp, #12
  40136c:	af00      	add	r7, sp, #0
  40136e:	6078      	str	r0, [r7, #4]
  401370:	6039      	str	r1, [r7, #0]
  401372:	687b      	ldr	r3, [r7, #4]
  401374:	695b      	ldr	r3, [r3, #20]
  401376:	f003 0302 	and.w	r3, r3, #2
  40137a:	2b00      	cmp	r3, #0
  40137c:	d101      	bne.n	401382 <usart_write+0x1a>
  40137e:	2301      	movs	r3, #1
  401380:	e005      	b.n	40138e <usart_write+0x26>
  401382:	683b      	ldr	r3, [r7, #0]
  401384:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401388:	687b      	ldr	r3, [r7, #4]
  40138a:	61da      	str	r2, [r3, #28]
  40138c:	2300      	movs	r3, #0
  40138e:	4618      	mov	r0, r3
  401390:	370c      	adds	r7, #12
  401392:	46bd      	mov	sp, r7
  401394:	f85d 7b04 	ldr.w	r7, [sp], #4
  401398:	4770      	bx	lr
  40139a:	bf00      	nop

0040139c <usart_read>:
  40139c:	b480      	push	{r7}
  40139e:	b083      	sub	sp, #12
  4013a0:	af00      	add	r7, sp, #0
  4013a2:	6078      	str	r0, [r7, #4]
  4013a4:	6039      	str	r1, [r7, #0]
  4013a6:	687b      	ldr	r3, [r7, #4]
  4013a8:	695b      	ldr	r3, [r3, #20]
  4013aa:	f003 0301 	and.w	r3, r3, #1
  4013ae:	2b00      	cmp	r3, #0
  4013b0:	d101      	bne.n	4013b6 <usart_read+0x1a>
  4013b2:	2301      	movs	r3, #1
  4013b4:	e006      	b.n	4013c4 <usart_read+0x28>
  4013b6:	687b      	ldr	r3, [r7, #4]
  4013b8:	699b      	ldr	r3, [r3, #24]
  4013ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4013be:	683b      	ldr	r3, [r7, #0]
  4013c0:	601a      	str	r2, [r3, #0]
  4013c2:	2300      	movs	r3, #0
  4013c4:	4618      	mov	r0, r3
  4013c6:	370c      	adds	r7, #12
  4013c8:	46bd      	mov	sp, r7
  4013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013ce:	4770      	bx	lr

004013d0 <usart_disable_writeprotect>:
  4013d0:	b480      	push	{r7}
  4013d2:	b083      	sub	sp, #12
  4013d4:	af00      	add	r7, sp, #0
  4013d6:	6078      	str	r0, [r7, #4]
  4013d8:	687b      	ldr	r3, [r7, #4]
  4013da:	4a04      	ldr	r2, [pc, #16]	; (4013ec <usart_disable_writeprotect+0x1c>)
  4013dc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  4013e0:	370c      	adds	r7, #12
  4013e2:	46bd      	mov	sp, r7
  4013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013e8:	4770      	bx	lr
  4013ea:	bf00      	nop
  4013ec:	55534100 	.word	0x55534100

004013f0 <Reset_Handler>:
  4013f0:	b580      	push	{r7, lr}
  4013f2:	b084      	sub	sp, #16
  4013f4:	af00      	add	r7, sp, #0
  4013f6:	4b27      	ldr	r3, [pc, #156]	; (401494 <Reset_Handler+0xa4>)
  4013f8:	60fb      	str	r3, [r7, #12]
  4013fa:	4b27      	ldr	r3, [pc, #156]	; (401498 <Reset_Handler+0xa8>)
  4013fc:	60bb      	str	r3, [r7, #8]
  4013fe:	68fa      	ldr	r2, [r7, #12]
  401400:	68bb      	ldr	r3, [r7, #8]
  401402:	429a      	cmp	r2, r3
  401404:	d90d      	bls.n	401422 <Reset_Handler+0x32>
  401406:	e007      	b.n	401418 <Reset_Handler+0x28>
  401408:	68bb      	ldr	r3, [r7, #8]
  40140a:	1d1a      	adds	r2, r3, #4
  40140c:	60ba      	str	r2, [r7, #8]
  40140e:	68fa      	ldr	r2, [r7, #12]
  401410:	1d11      	adds	r1, r2, #4
  401412:	60f9      	str	r1, [r7, #12]
  401414:	6812      	ldr	r2, [r2, #0]
  401416:	601a      	str	r2, [r3, #0]
  401418:	68bb      	ldr	r3, [r7, #8]
  40141a:	4a20      	ldr	r2, [pc, #128]	; (40149c <Reset_Handler+0xac>)
  40141c:	4293      	cmp	r3, r2
  40141e:	d3f3      	bcc.n	401408 <Reset_Handler+0x18>
  401420:	e020      	b.n	401464 <Reset_Handler+0x74>
  401422:	68fa      	ldr	r2, [r7, #12]
  401424:	68bb      	ldr	r3, [r7, #8]
  401426:	429a      	cmp	r2, r3
  401428:	d21c      	bcs.n	401464 <Reset_Handler+0x74>
  40142a:	4a1c      	ldr	r2, [pc, #112]	; (40149c <Reset_Handler+0xac>)
  40142c:	4b1a      	ldr	r3, [pc, #104]	; (401498 <Reset_Handler+0xa8>)
  40142e:	1ad3      	subs	r3, r2, r3
  401430:	607b      	str	r3, [r7, #4]
  401432:	68fa      	ldr	r2, [r7, #12]
  401434:	687b      	ldr	r3, [r7, #4]
  401436:	4413      	add	r3, r2
  401438:	3b04      	subs	r3, #4
  40143a:	60fb      	str	r3, [r7, #12]
  40143c:	68ba      	ldr	r2, [r7, #8]
  40143e:	687b      	ldr	r3, [r7, #4]
  401440:	4413      	add	r3, r2
  401442:	3b04      	subs	r3, #4
  401444:	60bb      	str	r3, [r7, #8]
  401446:	e00a      	b.n	40145e <Reset_Handler+0x6e>
  401448:	68bb      	ldr	r3, [r7, #8]
  40144a:	1f1a      	subs	r2, r3, #4
  40144c:	60ba      	str	r2, [r7, #8]
  40144e:	68fa      	ldr	r2, [r7, #12]
  401450:	1f11      	subs	r1, r2, #4
  401452:	60f9      	str	r1, [r7, #12]
  401454:	6812      	ldr	r2, [r2, #0]
  401456:	601a      	str	r2, [r3, #0]
  401458:	687b      	ldr	r3, [r7, #4]
  40145a:	3b04      	subs	r3, #4
  40145c:	607b      	str	r3, [r7, #4]
  40145e:	687b      	ldr	r3, [r7, #4]
  401460:	2b00      	cmp	r3, #0
  401462:	d1f1      	bne.n	401448 <Reset_Handler+0x58>
  401464:	bf00      	nop
  401466:	4b0e      	ldr	r3, [pc, #56]	; (4014a0 <Reset_Handler+0xb0>)
  401468:	60bb      	str	r3, [r7, #8]
  40146a:	e004      	b.n	401476 <Reset_Handler+0x86>
  40146c:	68bb      	ldr	r3, [r7, #8]
  40146e:	1d1a      	adds	r2, r3, #4
  401470:	60ba      	str	r2, [r7, #8]
  401472:	2200      	movs	r2, #0
  401474:	601a      	str	r2, [r3, #0]
  401476:	68bb      	ldr	r3, [r7, #8]
  401478:	4a0a      	ldr	r2, [pc, #40]	; (4014a4 <Reset_Handler+0xb4>)
  40147a:	4293      	cmp	r3, r2
  40147c:	d3f6      	bcc.n	40146c <Reset_Handler+0x7c>
  40147e:	4b0a      	ldr	r3, [pc, #40]	; (4014a8 <Reset_Handler+0xb8>)
  401480:	60fb      	str	r3, [r7, #12]
  401482:	4a0a      	ldr	r2, [pc, #40]	; (4014ac <Reset_Handler+0xbc>)
  401484:	68fb      	ldr	r3, [r7, #12]
  401486:	6093      	str	r3, [r2, #8]
  401488:	4b09      	ldr	r3, [pc, #36]	; (4014b0 <Reset_Handler+0xc0>)
  40148a:	4798      	blx	r3
  40148c:	4b09      	ldr	r3, [pc, #36]	; (4014b4 <Reset_Handler+0xc4>)
  40148e:	4798      	blx	r3
  401490:	e7fe      	b.n	401490 <Reset_Handler+0xa0>
  401492:	bf00      	nop
  401494:	004054e4 	.word	0x004054e4
  401498:	20000000 	.word	0x20000000
  40149c:	2000086c 	.word	0x2000086c
  4014a0:	2000086c 	.word	0x2000086c
  4014a4:	20000958 	.word	0x20000958
  4014a8:	00400000 	.word	0x00400000
  4014ac:	e000ed00 	.word	0xe000ed00
  4014b0:	00401fdd 	.word	0x00401fdd
  4014b4:	00401de5 	.word	0x00401de5

004014b8 <Dummy_Handler>:
  4014b8:	b480      	push	{r7}
  4014ba:	af00      	add	r7, sp, #0
  4014bc:	e7fe      	b.n	4014bc <Dummy_Handler+0x4>
  4014be:	bf00      	nop

004014c0 <SystemCoreClockUpdate>:
  4014c0:	b480      	push	{r7}
  4014c2:	af00      	add	r7, sp, #0
  4014c4:	4b5d      	ldr	r3, [pc, #372]	; (40163c <SystemCoreClockUpdate+0x17c>)
  4014c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014c8:	f003 0303 	and.w	r3, r3, #3
  4014cc:	2b03      	cmp	r3, #3
  4014ce:	f200 8096 	bhi.w	4015fe <SystemCoreClockUpdate+0x13e>
  4014d2:	a201      	add	r2, pc, #4	; (adr r2, 4014d8 <SystemCoreClockUpdate+0x18>)
  4014d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014d8:	004014e9 	.word	0x004014e9
  4014dc:	00401509 	.word	0x00401509
  4014e0:	00401553 	.word	0x00401553
  4014e4:	00401553 	.word	0x00401553
  4014e8:	4b55      	ldr	r3, [pc, #340]	; (401640 <SystemCoreClockUpdate+0x180>)
  4014ea:	695b      	ldr	r3, [r3, #20]
  4014ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4014f0:	2b00      	cmp	r3, #0
  4014f2:	d004      	beq.n	4014fe <SystemCoreClockUpdate+0x3e>
  4014f4:	4b53      	ldr	r3, [pc, #332]	; (401644 <SystemCoreClockUpdate+0x184>)
  4014f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4014fa:	601a      	str	r2, [r3, #0]
  4014fc:	e080      	b.n	401600 <SystemCoreClockUpdate+0x140>
  4014fe:	4b51      	ldr	r3, [pc, #324]	; (401644 <SystemCoreClockUpdate+0x184>)
  401500:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401504:	601a      	str	r2, [r3, #0]
  401506:	e07b      	b.n	401600 <SystemCoreClockUpdate+0x140>
  401508:	4b4c      	ldr	r3, [pc, #304]	; (40163c <SystemCoreClockUpdate+0x17c>)
  40150a:	6a1b      	ldr	r3, [r3, #32]
  40150c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401510:	2b00      	cmp	r3, #0
  401512:	d003      	beq.n	40151c <SystemCoreClockUpdate+0x5c>
  401514:	4b4b      	ldr	r3, [pc, #300]	; (401644 <SystemCoreClockUpdate+0x184>)
  401516:	4a4c      	ldr	r2, [pc, #304]	; (401648 <SystemCoreClockUpdate+0x188>)
  401518:	601a      	str	r2, [r3, #0]
  40151a:	e019      	b.n	401550 <SystemCoreClockUpdate+0x90>
  40151c:	4b49      	ldr	r3, [pc, #292]	; (401644 <SystemCoreClockUpdate+0x184>)
  40151e:	4a4b      	ldr	r2, [pc, #300]	; (40164c <SystemCoreClockUpdate+0x18c>)
  401520:	601a      	str	r2, [r3, #0]
  401522:	4b46      	ldr	r3, [pc, #280]	; (40163c <SystemCoreClockUpdate+0x17c>)
  401524:	6a1b      	ldr	r3, [r3, #32]
  401526:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40152a:	2b10      	cmp	r3, #16
  40152c:	d008      	beq.n	401540 <SystemCoreClockUpdate+0x80>
  40152e:	2b20      	cmp	r3, #32
  401530:	d00a      	beq.n	401548 <SystemCoreClockUpdate+0x88>
  401532:	2b00      	cmp	r3, #0
  401534:	d000      	beq.n	401538 <SystemCoreClockUpdate+0x78>
  401536:	e00b      	b.n	401550 <SystemCoreClockUpdate+0x90>
  401538:	4b42      	ldr	r3, [pc, #264]	; (401644 <SystemCoreClockUpdate+0x184>)
  40153a:	4a44      	ldr	r2, [pc, #272]	; (40164c <SystemCoreClockUpdate+0x18c>)
  40153c:	601a      	str	r2, [r3, #0]
  40153e:	e007      	b.n	401550 <SystemCoreClockUpdate+0x90>
  401540:	4b40      	ldr	r3, [pc, #256]	; (401644 <SystemCoreClockUpdate+0x184>)
  401542:	4a43      	ldr	r2, [pc, #268]	; (401650 <SystemCoreClockUpdate+0x190>)
  401544:	601a      	str	r2, [r3, #0]
  401546:	e003      	b.n	401550 <SystemCoreClockUpdate+0x90>
  401548:	4b3e      	ldr	r3, [pc, #248]	; (401644 <SystemCoreClockUpdate+0x184>)
  40154a:	4a3f      	ldr	r2, [pc, #252]	; (401648 <SystemCoreClockUpdate+0x188>)
  40154c:	601a      	str	r2, [r3, #0]
  40154e:	bf00      	nop
  401550:	e056      	b.n	401600 <SystemCoreClockUpdate+0x140>
  401552:	4b3a      	ldr	r3, [pc, #232]	; (40163c <SystemCoreClockUpdate+0x17c>)
  401554:	6a1b      	ldr	r3, [r3, #32]
  401556:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40155a:	2b00      	cmp	r3, #0
  40155c:	d003      	beq.n	401566 <SystemCoreClockUpdate+0xa6>
  40155e:	4b39      	ldr	r3, [pc, #228]	; (401644 <SystemCoreClockUpdate+0x184>)
  401560:	4a39      	ldr	r2, [pc, #228]	; (401648 <SystemCoreClockUpdate+0x188>)
  401562:	601a      	str	r2, [r3, #0]
  401564:	e019      	b.n	40159a <SystemCoreClockUpdate+0xda>
  401566:	4b37      	ldr	r3, [pc, #220]	; (401644 <SystemCoreClockUpdate+0x184>)
  401568:	4a38      	ldr	r2, [pc, #224]	; (40164c <SystemCoreClockUpdate+0x18c>)
  40156a:	601a      	str	r2, [r3, #0]
  40156c:	4b33      	ldr	r3, [pc, #204]	; (40163c <SystemCoreClockUpdate+0x17c>)
  40156e:	6a1b      	ldr	r3, [r3, #32]
  401570:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401574:	2b10      	cmp	r3, #16
  401576:	d008      	beq.n	40158a <SystemCoreClockUpdate+0xca>
  401578:	2b20      	cmp	r3, #32
  40157a:	d00a      	beq.n	401592 <SystemCoreClockUpdate+0xd2>
  40157c:	2b00      	cmp	r3, #0
  40157e:	d000      	beq.n	401582 <SystemCoreClockUpdate+0xc2>
  401580:	e00b      	b.n	40159a <SystemCoreClockUpdate+0xda>
  401582:	4b30      	ldr	r3, [pc, #192]	; (401644 <SystemCoreClockUpdate+0x184>)
  401584:	4a31      	ldr	r2, [pc, #196]	; (40164c <SystemCoreClockUpdate+0x18c>)
  401586:	601a      	str	r2, [r3, #0]
  401588:	e007      	b.n	40159a <SystemCoreClockUpdate+0xda>
  40158a:	4b2e      	ldr	r3, [pc, #184]	; (401644 <SystemCoreClockUpdate+0x184>)
  40158c:	4a30      	ldr	r2, [pc, #192]	; (401650 <SystemCoreClockUpdate+0x190>)
  40158e:	601a      	str	r2, [r3, #0]
  401590:	e003      	b.n	40159a <SystemCoreClockUpdate+0xda>
  401592:	4b2c      	ldr	r3, [pc, #176]	; (401644 <SystemCoreClockUpdate+0x184>)
  401594:	4a2c      	ldr	r2, [pc, #176]	; (401648 <SystemCoreClockUpdate+0x188>)
  401596:	601a      	str	r2, [r3, #0]
  401598:	bf00      	nop
  40159a:	4b28      	ldr	r3, [pc, #160]	; (40163c <SystemCoreClockUpdate+0x17c>)
  40159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40159e:	f003 0303 	and.w	r3, r3, #3
  4015a2:	2b02      	cmp	r3, #2
  4015a4:	d115      	bne.n	4015d2 <SystemCoreClockUpdate+0x112>
  4015a6:	4b25      	ldr	r3, [pc, #148]	; (40163c <SystemCoreClockUpdate+0x17c>)
  4015a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4015aa:	4b2a      	ldr	r3, [pc, #168]	; (401654 <SystemCoreClockUpdate+0x194>)
  4015ac:	4013      	ands	r3, r2
  4015ae:	0c1b      	lsrs	r3, r3, #16
  4015b0:	3301      	adds	r3, #1
  4015b2:	4a24      	ldr	r2, [pc, #144]	; (401644 <SystemCoreClockUpdate+0x184>)
  4015b4:	6812      	ldr	r2, [r2, #0]
  4015b6:	fb02 f303 	mul.w	r3, r2, r3
  4015ba:	4a22      	ldr	r2, [pc, #136]	; (401644 <SystemCoreClockUpdate+0x184>)
  4015bc:	6013      	str	r3, [r2, #0]
  4015be:	4b1f      	ldr	r3, [pc, #124]	; (40163c <SystemCoreClockUpdate+0x17c>)
  4015c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015c2:	b2db      	uxtb	r3, r3
  4015c4:	4a1f      	ldr	r2, [pc, #124]	; (401644 <SystemCoreClockUpdate+0x184>)
  4015c6:	6812      	ldr	r2, [r2, #0]
  4015c8:	fbb2 f3f3 	udiv	r3, r2, r3
  4015cc:	4a1d      	ldr	r2, [pc, #116]	; (401644 <SystemCoreClockUpdate+0x184>)
  4015ce:	6013      	str	r3, [r2, #0]
  4015d0:	e016      	b.n	401600 <SystemCoreClockUpdate+0x140>
  4015d2:	4b1a      	ldr	r3, [pc, #104]	; (40163c <SystemCoreClockUpdate+0x17c>)
  4015d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4015d6:	4b1f      	ldr	r3, [pc, #124]	; (401654 <SystemCoreClockUpdate+0x194>)
  4015d8:	4013      	ands	r3, r2
  4015da:	0c1b      	lsrs	r3, r3, #16
  4015dc:	3301      	adds	r3, #1
  4015de:	4a19      	ldr	r2, [pc, #100]	; (401644 <SystemCoreClockUpdate+0x184>)
  4015e0:	6812      	ldr	r2, [r2, #0]
  4015e2:	fb02 f303 	mul.w	r3, r2, r3
  4015e6:	4a17      	ldr	r2, [pc, #92]	; (401644 <SystemCoreClockUpdate+0x184>)
  4015e8:	6013      	str	r3, [r2, #0]
  4015ea:	4b14      	ldr	r3, [pc, #80]	; (40163c <SystemCoreClockUpdate+0x17c>)
  4015ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4015ee:	b2db      	uxtb	r3, r3
  4015f0:	4a14      	ldr	r2, [pc, #80]	; (401644 <SystemCoreClockUpdate+0x184>)
  4015f2:	6812      	ldr	r2, [r2, #0]
  4015f4:	fbb2 f3f3 	udiv	r3, r2, r3
  4015f8:	4a12      	ldr	r2, [pc, #72]	; (401644 <SystemCoreClockUpdate+0x184>)
  4015fa:	6013      	str	r3, [r2, #0]
  4015fc:	e000      	b.n	401600 <SystemCoreClockUpdate+0x140>
  4015fe:	bf00      	nop
  401600:	4b0e      	ldr	r3, [pc, #56]	; (40163c <SystemCoreClockUpdate+0x17c>)
  401602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401604:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401608:	2b70      	cmp	r3, #112	; 0x70
  40160a:	d108      	bne.n	40161e <SystemCoreClockUpdate+0x15e>
  40160c:	4b0d      	ldr	r3, [pc, #52]	; (401644 <SystemCoreClockUpdate+0x184>)
  40160e:	681b      	ldr	r3, [r3, #0]
  401610:	4a11      	ldr	r2, [pc, #68]	; (401658 <SystemCoreClockUpdate+0x198>)
  401612:	fba2 2303 	umull	r2, r3, r2, r3
  401616:	085b      	lsrs	r3, r3, #1
  401618:	4a0a      	ldr	r2, [pc, #40]	; (401644 <SystemCoreClockUpdate+0x184>)
  40161a:	6013      	str	r3, [r2, #0]
  40161c:	e009      	b.n	401632 <SystemCoreClockUpdate+0x172>
  40161e:	4b07      	ldr	r3, [pc, #28]	; (40163c <SystemCoreClockUpdate+0x17c>)
  401620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401622:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401626:	091a      	lsrs	r2, r3, #4
  401628:	4b06      	ldr	r3, [pc, #24]	; (401644 <SystemCoreClockUpdate+0x184>)
  40162a:	681b      	ldr	r3, [r3, #0]
  40162c:	40d3      	lsrs	r3, r2
  40162e:	4a05      	ldr	r2, [pc, #20]	; (401644 <SystemCoreClockUpdate+0x184>)
  401630:	6013      	str	r3, [r2, #0]
  401632:	46bd      	mov	sp, r7
  401634:	f85d 7b04 	ldr.w	r7, [sp], #4
  401638:	4770      	bx	lr
  40163a:	bf00      	nop
  40163c:	400e0400 	.word	0x400e0400
  401640:	400e1410 	.word	0x400e1410
  401644:	20000000 	.word	0x20000000
  401648:	00b71b00 	.word	0x00b71b00
  40164c:	003d0900 	.word	0x003d0900
  401650:	007a1200 	.word	0x007a1200
  401654:	07ff0000 	.word	0x07ff0000
  401658:	aaaaaaab 	.word	0xaaaaaaab

0040165c <system_init_flash>:
  40165c:	b480      	push	{r7}
  40165e:	b083      	sub	sp, #12
  401660:	af00      	add	r7, sp, #0
  401662:	6078      	str	r0, [r7, #4]
  401664:	687b      	ldr	r3, [r7, #4]
  401666:	4a22      	ldr	r2, [pc, #136]	; (4016f0 <system_init_flash+0x94>)
  401668:	4293      	cmp	r3, r2
  40166a:	d808      	bhi.n	40167e <system_init_flash+0x22>
  40166c:	4b21      	ldr	r3, [pc, #132]	; (4016f4 <system_init_flash+0x98>)
  40166e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401672:	601a      	str	r2, [r3, #0]
  401674:	4b20      	ldr	r3, [pc, #128]	; (4016f8 <system_init_flash+0x9c>)
  401676:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40167a:	601a      	str	r2, [r3, #0]
  40167c:	e033      	b.n	4016e6 <system_init_flash+0x8a>
  40167e:	687b      	ldr	r3, [r7, #4]
  401680:	4a1e      	ldr	r2, [pc, #120]	; (4016fc <system_init_flash+0xa0>)
  401682:	4293      	cmp	r3, r2
  401684:	d806      	bhi.n	401694 <system_init_flash+0x38>
  401686:	4b1b      	ldr	r3, [pc, #108]	; (4016f4 <system_init_flash+0x98>)
  401688:	4a1d      	ldr	r2, [pc, #116]	; (401700 <system_init_flash+0xa4>)
  40168a:	601a      	str	r2, [r3, #0]
  40168c:	4b1a      	ldr	r3, [pc, #104]	; (4016f8 <system_init_flash+0x9c>)
  40168e:	4a1c      	ldr	r2, [pc, #112]	; (401700 <system_init_flash+0xa4>)
  401690:	601a      	str	r2, [r3, #0]
  401692:	e028      	b.n	4016e6 <system_init_flash+0x8a>
  401694:	687b      	ldr	r3, [r7, #4]
  401696:	4a1b      	ldr	r2, [pc, #108]	; (401704 <system_init_flash+0xa8>)
  401698:	4293      	cmp	r3, r2
  40169a:	d806      	bhi.n	4016aa <system_init_flash+0x4e>
  40169c:	4b15      	ldr	r3, [pc, #84]	; (4016f4 <system_init_flash+0x98>)
  40169e:	4a1a      	ldr	r2, [pc, #104]	; (401708 <system_init_flash+0xac>)
  4016a0:	601a      	str	r2, [r3, #0]
  4016a2:	4b15      	ldr	r3, [pc, #84]	; (4016f8 <system_init_flash+0x9c>)
  4016a4:	4a18      	ldr	r2, [pc, #96]	; (401708 <system_init_flash+0xac>)
  4016a6:	601a      	str	r2, [r3, #0]
  4016a8:	e01d      	b.n	4016e6 <system_init_flash+0x8a>
  4016aa:	687b      	ldr	r3, [r7, #4]
  4016ac:	4a17      	ldr	r2, [pc, #92]	; (40170c <system_init_flash+0xb0>)
  4016ae:	4293      	cmp	r3, r2
  4016b0:	d806      	bhi.n	4016c0 <system_init_flash+0x64>
  4016b2:	4b10      	ldr	r3, [pc, #64]	; (4016f4 <system_init_flash+0x98>)
  4016b4:	4a16      	ldr	r2, [pc, #88]	; (401710 <system_init_flash+0xb4>)
  4016b6:	601a      	str	r2, [r3, #0]
  4016b8:	4b0f      	ldr	r3, [pc, #60]	; (4016f8 <system_init_flash+0x9c>)
  4016ba:	4a15      	ldr	r2, [pc, #84]	; (401710 <system_init_flash+0xb4>)
  4016bc:	601a      	str	r2, [r3, #0]
  4016be:	e012      	b.n	4016e6 <system_init_flash+0x8a>
  4016c0:	687b      	ldr	r3, [r7, #4]
  4016c2:	4a14      	ldr	r2, [pc, #80]	; (401714 <system_init_flash+0xb8>)
  4016c4:	4293      	cmp	r3, r2
  4016c6:	d808      	bhi.n	4016da <system_init_flash+0x7e>
  4016c8:	4b0a      	ldr	r3, [pc, #40]	; (4016f4 <system_init_flash+0x98>)
  4016ca:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4016ce:	601a      	str	r2, [r3, #0]
  4016d0:	4b09      	ldr	r3, [pc, #36]	; (4016f8 <system_init_flash+0x9c>)
  4016d2:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4016d6:	601a      	str	r2, [r3, #0]
  4016d8:	e005      	b.n	4016e6 <system_init_flash+0x8a>
  4016da:	4b06      	ldr	r3, [pc, #24]	; (4016f4 <system_init_flash+0x98>)
  4016dc:	4a0e      	ldr	r2, [pc, #56]	; (401718 <system_init_flash+0xbc>)
  4016de:	601a      	str	r2, [r3, #0]
  4016e0:	4b05      	ldr	r3, [pc, #20]	; (4016f8 <system_init_flash+0x9c>)
  4016e2:	4a0d      	ldr	r2, [pc, #52]	; (401718 <system_init_flash+0xbc>)
  4016e4:	601a      	str	r2, [r3, #0]
  4016e6:	370c      	adds	r7, #12
  4016e8:	46bd      	mov	sp, r7
  4016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ee:	4770      	bx	lr
  4016f0:	01312cff 	.word	0x01312cff
  4016f4:	400e0a00 	.word	0x400e0a00
  4016f8:	400e0c00 	.word	0x400e0c00
  4016fc:	026259ff 	.word	0x026259ff
  401700:	04000100 	.word	0x04000100
  401704:	039386ff 	.word	0x039386ff
  401708:	04000200 	.word	0x04000200
  40170c:	04c4b3ff 	.word	0x04c4b3ff
  401710:	04000300 	.word	0x04000300
  401714:	05f5e0ff 	.word	0x05f5e0ff
  401718:	04000500 	.word	0x04000500

0040171c <_sbrk>:
  40171c:	b480      	push	{r7}
  40171e:	b085      	sub	sp, #20
  401720:	af00      	add	r7, sp, #0
  401722:	6078      	str	r0, [r7, #4]
  401724:	4b10      	ldr	r3, [pc, #64]	; (401768 <_sbrk+0x4c>)
  401726:	60fb      	str	r3, [r7, #12]
  401728:	4b10      	ldr	r3, [pc, #64]	; (40176c <_sbrk+0x50>)
  40172a:	681b      	ldr	r3, [r3, #0]
  40172c:	2b00      	cmp	r3, #0
  40172e:	d102      	bne.n	401736 <_sbrk+0x1a>
  401730:	4b0e      	ldr	r3, [pc, #56]	; (40176c <_sbrk+0x50>)
  401732:	4a0f      	ldr	r2, [pc, #60]	; (401770 <_sbrk+0x54>)
  401734:	601a      	str	r2, [r3, #0]
  401736:	4b0d      	ldr	r3, [pc, #52]	; (40176c <_sbrk+0x50>)
  401738:	681b      	ldr	r3, [r3, #0]
  40173a:	60bb      	str	r3, [r7, #8]
  40173c:	68ba      	ldr	r2, [r7, #8]
  40173e:	687b      	ldr	r3, [r7, #4]
  401740:	441a      	add	r2, r3
  401742:	68fb      	ldr	r3, [r7, #12]
  401744:	429a      	cmp	r2, r3
  401746:	dd02      	ble.n	40174e <_sbrk+0x32>
  401748:	f04f 33ff 	mov.w	r3, #4294967295
  40174c:	e006      	b.n	40175c <_sbrk+0x40>
  40174e:	4b07      	ldr	r3, [pc, #28]	; (40176c <_sbrk+0x50>)
  401750:	681a      	ldr	r2, [r3, #0]
  401752:	687b      	ldr	r3, [r7, #4]
  401754:	4413      	add	r3, r2
  401756:	4a05      	ldr	r2, [pc, #20]	; (40176c <_sbrk+0x50>)
  401758:	6013      	str	r3, [r2, #0]
  40175a:	68bb      	ldr	r3, [r7, #8]
  40175c:	4618      	mov	r0, r3
  40175e:	3714      	adds	r7, #20
  401760:	46bd      	mov	sp, r7
  401762:	f85d 7b04 	ldr.w	r7, [sp], #4
  401766:	4770      	bx	lr
  401768:	20027ffc 	.word	0x20027ffc
  40176c:	20000900 	.word	0x20000900
  401770:	20003958 	.word	0x20003958

00401774 <_close>:
  401774:	b480      	push	{r7}
  401776:	b083      	sub	sp, #12
  401778:	af00      	add	r7, sp, #0
  40177a:	6078      	str	r0, [r7, #4]
  40177c:	f04f 33ff 	mov.w	r3, #4294967295
  401780:	4618      	mov	r0, r3
  401782:	370c      	adds	r7, #12
  401784:	46bd      	mov	sp, r7
  401786:	f85d 7b04 	ldr.w	r7, [sp], #4
  40178a:	4770      	bx	lr

0040178c <_fstat>:
  40178c:	b480      	push	{r7}
  40178e:	b083      	sub	sp, #12
  401790:	af00      	add	r7, sp, #0
  401792:	6078      	str	r0, [r7, #4]
  401794:	6039      	str	r1, [r7, #0]
  401796:	683b      	ldr	r3, [r7, #0]
  401798:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40179c:	605a      	str	r2, [r3, #4]
  40179e:	2300      	movs	r3, #0
  4017a0:	4618      	mov	r0, r3
  4017a2:	370c      	adds	r7, #12
  4017a4:	46bd      	mov	sp, r7
  4017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017aa:	4770      	bx	lr

004017ac <_isatty>:
  4017ac:	b480      	push	{r7}
  4017ae:	b083      	sub	sp, #12
  4017b0:	af00      	add	r7, sp, #0
  4017b2:	6078      	str	r0, [r7, #4]
  4017b4:	2301      	movs	r3, #1
  4017b6:	4618      	mov	r0, r3
  4017b8:	370c      	adds	r7, #12
  4017ba:	46bd      	mov	sp, r7
  4017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017c0:	4770      	bx	lr
  4017c2:	bf00      	nop

004017c4 <_lseek>:
  4017c4:	b480      	push	{r7}
  4017c6:	b085      	sub	sp, #20
  4017c8:	af00      	add	r7, sp, #0
  4017ca:	60f8      	str	r0, [r7, #12]
  4017cc:	60b9      	str	r1, [r7, #8]
  4017ce:	607a      	str	r2, [r7, #4]
  4017d0:	2300      	movs	r3, #0
  4017d2:	4618      	mov	r0, r3
  4017d4:	3714      	adds	r7, #20
  4017d6:	46bd      	mov	sp, r7
  4017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017dc:	4770      	bx	lr
  4017de:	bf00      	nop

004017e0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4017e0:	b480      	push	{r7}
  4017e2:	b083      	sub	sp, #12
  4017e4:	af00      	add	r7, sp, #0
  4017e6:	4603      	mov	r3, r0
  4017e8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017ea:	4908      	ldr	r1, [pc, #32]	; (40180c <NVIC_EnableIRQ+0x2c>)
  4017ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017f0:	095b      	lsrs	r3, r3, #5
  4017f2:	79fa      	ldrb	r2, [r7, #7]
  4017f4:	f002 021f 	and.w	r2, r2, #31
  4017f8:	2001      	movs	r0, #1
  4017fa:	fa00 f202 	lsl.w	r2, r0, r2
  4017fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401802:	370c      	adds	r7, #12
  401804:	46bd      	mov	sp, r7
  401806:	f85d 7b04 	ldr.w	r7, [sp], #4
  40180a:	4770      	bx	lr
  40180c:	e000e100 	.word	0xe000e100

00401810 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401810:	b480      	push	{r7}
  401812:	b083      	sub	sp, #12
  401814:	af00      	add	r7, sp, #0
  401816:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401818:	687b      	ldr	r3, [r7, #4]
  40181a:	2b07      	cmp	r3, #7
  40181c:	d825      	bhi.n	40186a <osc_get_rate+0x5a>
  40181e:	a201      	add	r2, pc, #4	; (adr r2, 401824 <osc_get_rate+0x14>)
  401820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401824:	00401845 	.word	0x00401845
  401828:	0040184b 	.word	0x0040184b
  40182c:	00401851 	.word	0x00401851
  401830:	00401857 	.word	0x00401857
  401834:	0040185b 	.word	0x0040185b
  401838:	0040185f 	.word	0x0040185f
  40183c:	00401863 	.word	0x00401863
  401840:	00401867 	.word	0x00401867
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401844:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401848:	e010      	b.n	40186c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40184a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40184e:	e00d      	b.n	40186c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401850:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401854:	e00a      	b.n	40186c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401856:	4b08      	ldr	r3, [pc, #32]	; (401878 <osc_get_rate+0x68>)
  401858:	e008      	b.n	40186c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40185a:	4b08      	ldr	r3, [pc, #32]	; (40187c <osc_get_rate+0x6c>)
  40185c:	e006      	b.n	40186c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40185e:	4b08      	ldr	r3, [pc, #32]	; (401880 <osc_get_rate+0x70>)
  401860:	e004      	b.n	40186c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401862:	4b07      	ldr	r3, [pc, #28]	; (401880 <osc_get_rate+0x70>)
  401864:	e002      	b.n	40186c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401866:	4b06      	ldr	r3, [pc, #24]	; (401880 <osc_get_rate+0x70>)
  401868:	e000      	b.n	40186c <osc_get_rate+0x5c>
	}

	return 0;
  40186a:	2300      	movs	r3, #0
}
  40186c:	4618      	mov	r0, r3
  40186e:	370c      	adds	r7, #12
  401870:	46bd      	mov	sp, r7
  401872:	f85d 7b04 	ldr.w	r7, [sp], #4
  401876:	4770      	bx	lr
  401878:	003d0900 	.word	0x003d0900
  40187c:	007a1200 	.word	0x007a1200
  401880:	00b71b00 	.word	0x00b71b00

00401884 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401884:	b580      	push	{r7, lr}
  401886:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401888:	2006      	movs	r0, #6
  40188a:	4b04      	ldr	r3, [pc, #16]	; (40189c <sysclk_get_main_hz+0x18>)
  40188c:	4798      	blx	r3
  40188e:	4602      	mov	r2, r0
  401890:	4613      	mov	r3, r2
  401892:	009b      	lsls	r3, r3, #2
  401894:	4413      	add	r3, r2
  401896:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401898:	4618      	mov	r0, r3
  40189a:	bd80      	pop	{r7, pc}
  40189c:	00401811 	.word	0x00401811

004018a0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4018a0:	b580      	push	{r7, lr}
  4018a2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4018a4:	4b02      	ldr	r3, [pc, #8]	; (4018b0 <sysclk_get_cpu_hz+0x10>)
  4018a6:	4798      	blx	r3
  4018a8:	4603      	mov	r3, r0
  4018aa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4018ac:	4618      	mov	r0, r3
  4018ae:	bd80      	pop	{r7, pc}
  4018b0:	00401885 	.word	0x00401885

004018b4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4018b4:	b580      	push	{r7, lr}
  4018b6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4018b8:	4b02      	ldr	r3, [pc, #8]	; (4018c4 <sysclk_get_peripheral_hz+0x10>)
  4018ba:	4798      	blx	r3
  4018bc:	4603      	mov	r3, r0
  4018be:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4018c0:	4618      	mov	r0, r3
  4018c2:	bd80      	pop	{r7, pc}
  4018c4:	00401885 	.word	0x00401885

004018c8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4018c8:	b580      	push	{r7, lr}
  4018ca:	b082      	sub	sp, #8
  4018cc:	af00      	add	r7, sp, #0
  4018ce:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4018d0:	6878      	ldr	r0, [r7, #4]
  4018d2:	4b02      	ldr	r3, [pc, #8]	; (4018dc <sysclk_enable_peripheral_clock+0x14>)
  4018d4:	4798      	blx	r3
}
  4018d6:	3708      	adds	r7, #8
  4018d8:	46bd      	mov	sp, r7
  4018da:	bd80      	pop	{r7, pc}
  4018dc:	00400f35 	.word	0x00400f35

004018e0 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  4018e0:	b580      	push	{r7, lr}
  4018e2:	b08c      	sub	sp, #48	; 0x30
  4018e4:	af00      	add	r7, sp, #0
  4018e6:	6078      	str	r0, [r7, #4]
  4018e8:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4018ea:	4b30      	ldr	r3, [pc, #192]	; (4019ac <usart_serial_init+0xcc>)
  4018ec:	4798      	blx	r3
  4018ee:	4603      	mov	r3, r0
  4018f0:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4018f2:	683b      	ldr	r3, [r7, #0]
  4018f4:	681b      	ldr	r3, [r3, #0]
  4018f6:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4018f8:	683b      	ldr	r3, [r7, #0]
  4018fa:	689b      	ldr	r3, [r3, #8]
  4018fc:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4018fe:	683b      	ldr	r3, [r7, #0]
  401900:	681b      	ldr	r3, [r3, #0]
  401902:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401904:	683b      	ldr	r3, [r7, #0]
  401906:	685b      	ldr	r3, [r3, #4]
  401908:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40190a:	683b      	ldr	r3, [r7, #0]
  40190c:	689b      	ldr	r3, [r3, #8]
  40190e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401910:	683b      	ldr	r3, [r7, #0]
  401912:	68db      	ldr	r3, [r3, #12]
  401914:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401916:	2300      	movs	r3, #0
  401918:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40191a:	687b      	ldr	r3, [r7, #4]
  40191c:	4a24      	ldr	r2, [pc, #144]	; (4019b0 <usart_serial_init+0xd0>)
  40191e:	4293      	cmp	r3, r2
  401920:	d108      	bne.n	401934 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401922:	2008      	movs	r0, #8
  401924:	4b23      	ldr	r3, [pc, #140]	; (4019b4 <usart_serial_init+0xd4>)
  401926:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401928:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40192c:	6878      	ldr	r0, [r7, #4]
  40192e:	4619      	mov	r1, r3
  401930:	4b21      	ldr	r3, [pc, #132]	; (4019b8 <usart_serial_init+0xd8>)
  401932:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401934:	687b      	ldr	r3, [r7, #4]
  401936:	4a21      	ldr	r2, [pc, #132]	; (4019bc <usart_serial_init+0xdc>)
  401938:	4293      	cmp	r3, r2
  40193a:	d108      	bne.n	40194e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  40193c:	2009      	movs	r0, #9
  40193e:	4b1d      	ldr	r3, [pc, #116]	; (4019b4 <usart_serial_init+0xd4>)
  401940:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401942:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401946:	6878      	ldr	r0, [r7, #4]
  401948:	4619      	mov	r1, r3
  40194a:	4b1b      	ldr	r3, [pc, #108]	; (4019b8 <usart_serial_init+0xd8>)
  40194c:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40194e:	687b      	ldr	r3, [r7, #4]
  401950:	4a1b      	ldr	r2, [pc, #108]	; (4019c0 <usart_serial_init+0xe0>)
  401952:	4293      	cmp	r3, r2
  401954:	d111      	bne.n	40197a <usart_serial_init+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401956:	200e      	movs	r0, #14
  401958:	4b16      	ldr	r3, [pc, #88]	; (4019b4 <usart_serial_init+0xd4>)
  40195a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40195c:	4b13      	ldr	r3, [pc, #76]	; (4019ac <usart_serial_init+0xcc>)
  40195e:	4798      	blx	r3
  401960:	4602      	mov	r2, r0
  401962:	f107 030c 	add.w	r3, r7, #12
  401966:	6878      	ldr	r0, [r7, #4]
  401968:	4619      	mov	r1, r3
  40196a:	4b16      	ldr	r3, [pc, #88]	; (4019c4 <usart_serial_init+0xe4>)
  40196c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40196e:	6878      	ldr	r0, [r7, #4]
  401970:	4b15      	ldr	r3, [pc, #84]	; (4019c8 <usart_serial_init+0xe8>)
  401972:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401974:	6878      	ldr	r0, [r7, #4]
  401976:	4b15      	ldr	r3, [pc, #84]	; (4019cc <usart_serial_init+0xec>)
  401978:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40197a:	687b      	ldr	r3, [r7, #4]
  40197c:	4a14      	ldr	r2, [pc, #80]	; (4019d0 <usart_serial_init+0xf0>)
  40197e:	4293      	cmp	r3, r2
  401980:	d111      	bne.n	4019a6 <usart_serial_init+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401982:	200f      	movs	r0, #15
  401984:	4b0b      	ldr	r3, [pc, #44]	; (4019b4 <usart_serial_init+0xd4>)
  401986:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401988:	4b08      	ldr	r3, [pc, #32]	; (4019ac <usart_serial_init+0xcc>)
  40198a:	4798      	blx	r3
  40198c:	4602      	mov	r2, r0
  40198e:	f107 030c 	add.w	r3, r7, #12
  401992:	6878      	ldr	r0, [r7, #4]
  401994:	4619      	mov	r1, r3
  401996:	4b0b      	ldr	r3, [pc, #44]	; (4019c4 <usart_serial_init+0xe4>)
  401998:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40199a:	6878      	ldr	r0, [r7, #4]
  40199c:	4b0a      	ldr	r3, [pc, #40]	; (4019c8 <usart_serial_init+0xe8>)
  40199e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4019a0:	6878      	ldr	r0, [r7, #4]
  4019a2:	4b0a      	ldr	r3, [pc, #40]	; (4019cc <usart_serial_init+0xec>)
  4019a4:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  4019a6:	3730      	adds	r7, #48	; 0x30
  4019a8:	46bd      	mov	sp, r7
  4019aa:	bd80      	pop	{r7, pc}
  4019ac:	004018b5 	.word	0x004018b5
  4019b0:	400e0600 	.word	0x400e0600
  4019b4:	004018c9 	.word	0x004018c9
  4019b8:	00401081 	.word	0x00401081
  4019bc:	400e0800 	.word	0x400e0800
  4019c0:	40024000 	.word	0x40024000
  4019c4:	00401231 	.word	0x00401231
  4019c8:	004012b5 	.word	0x004012b5
  4019cc:	004012e5 	.word	0x004012e5
  4019d0:	40028000 	.word	0x40028000

004019d4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4019d4:	b580      	push	{r7, lr}
  4019d6:	b082      	sub	sp, #8
  4019d8:	af00      	add	r7, sp, #0
  4019da:	6078      	str	r0, [r7, #4]
  4019dc:	460b      	mov	r3, r1
  4019de:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4019e0:	687b      	ldr	r3, [r7, #4]
  4019e2:	4a20      	ldr	r2, [pc, #128]	; (401a64 <usart_serial_putchar+0x90>)
  4019e4:	4293      	cmp	r3, r2
  4019e6:	d10a      	bne.n	4019fe <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4019e8:	bf00      	nop
  4019ea:	78fb      	ldrb	r3, [r7, #3]
  4019ec:	6878      	ldr	r0, [r7, #4]
  4019ee:	4619      	mov	r1, r3
  4019f0:	4b1d      	ldr	r3, [pc, #116]	; (401a68 <usart_serial_putchar+0x94>)
  4019f2:	4798      	blx	r3
  4019f4:	4603      	mov	r3, r0
  4019f6:	2b00      	cmp	r3, #0
  4019f8:	d1f7      	bne.n	4019ea <usart_serial_putchar+0x16>
		return 1;
  4019fa:	2301      	movs	r3, #1
  4019fc:	e02d      	b.n	401a5a <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4019fe:	687b      	ldr	r3, [r7, #4]
  401a00:	4a1a      	ldr	r2, [pc, #104]	; (401a6c <usart_serial_putchar+0x98>)
  401a02:	4293      	cmp	r3, r2
  401a04:	d10a      	bne.n	401a1c <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401a06:	bf00      	nop
  401a08:	78fb      	ldrb	r3, [r7, #3]
  401a0a:	6878      	ldr	r0, [r7, #4]
  401a0c:	4619      	mov	r1, r3
  401a0e:	4b16      	ldr	r3, [pc, #88]	; (401a68 <usart_serial_putchar+0x94>)
  401a10:	4798      	blx	r3
  401a12:	4603      	mov	r3, r0
  401a14:	2b00      	cmp	r3, #0
  401a16:	d1f7      	bne.n	401a08 <usart_serial_putchar+0x34>
		return 1;
  401a18:	2301      	movs	r3, #1
  401a1a:	e01e      	b.n	401a5a <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401a1c:	687b      	ldr	r3, [r7, #4]
  401a1e:	4a14      	ldr	r2, [pc, #80]	; (401a70 <usart_serial_putchar+0x9c>)
  401a20:	4293      	cmp	r3, r2
  401a22:	d10a      	bne.n	401a3a <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  401a24:	bf00      	nop
  401a26:	78fb      	ldrb	r3, [r7, #3]
  401a28:	6878      	ldr	r0, [r7, #4]
  401a2a:	4619      	mov	r1, r3
  401a2c:	4b11      	ldr	r3, [pc, #68]	; (401a74 <usart_serial_putchar+0xa0>)
  401a2e:	4798      	blx	r3
  401a30:	4603      	mov	r3, r0
  401a32:	2b00      	cmp	r3, #0
  401a34:	d1f7      	bne.n	401a26 <usart_serial_putchar+0x52>
		return 1;
  401a36:	2301      	movs	r3, #1
  401a38:	e00f      	b.n	401a5a <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401a3a:	687b      	ldr	r3, [r7, #4]
  401a3c:	4a0e      	ldr	r2, [pc, #56]	; (401a78 <usart_serial_putchar+0xa4>)
  401a3e:	4293      	cmp	r3, r2
  401a40:	d10a      	bne.n	401a58 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  401a42:	bf00      	nop
  401a44:	78fb      	ldrb	r3, [r7, #3]
  401a46:	6878      	ldr	r0, [r7, #4]
  401a48:	4619      	mov	r1, r3
  401a4a:	4b0a      	ldr	r3, [pc, #40]	; (401a74 <usart_serial_putchar+0xa0>)
  401a4c:	4798      	blx	r3
  401a4e:	4603      	mov	r3, r0
  401a50:	2b00      	cmp	r3, #0
  401a52:	d1f7      	bne.n	401a44 <usart_serial_putchar+0x70>
		return 1;
  401a54:	2301      	movs	r3, #1
  401a56:	e000      	b.n	401a5a <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401a58:	2300      	movs	r3, #0
}
  401a5a:	4618      	mov	r0, r3
  401a5c:	3708      	adds	r7, #8
  401a5e:	46bd      	mov	sp, r7
  401a60:	bd80      	pop	{r7, pc}
  401a62:	bf00      	nop
  401a64:	400e0600 	.word	0x400e0600
  401a68:	004010e5 	.word	0x004010e5
  401a6c:	400e0800 	.word	0x400e0800
  401a70:	40024000 	.word	0x40024000
  401a74:	00401369 	.word	0x00401369
  401a78:	40028000 	.word	0x40028000

00401a7c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401a7c:	b580      	push	{r7, lr}
  401a7e:	b084      	sub	sp, #16
  401a80:	af00      	add	r7, sp, #0
  401a82:	6078      	str	r0, [r7, #4]
  401a84:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401a86:	2300      	movs	r3, #0
  401a88:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401a8a:	687b      	ldr	r3, [r7, #4]
  401a8c:	4a1e      	ldr	r2, [pc, #120]	; (401b08 <usart_serial_getchar+0x8c>)
  401a8e:	4293      	cmp	r3, r2
  401a90:	d107      	bne.n	401aa2 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401a92:	bf00      	nop
  401a94:	6878      	ldr	r0, [r7, #4]
  401a96:	6839      	ldr	r1, [r7, #0]
  401a98:	4b1c      	ldr	r3, [pc, #112]	; (401b0c <usart_serial_getchar+0x90>)
  401a9a:	4798      	blx	r3
  401a9c:	4603      	mov	r3, r0
  401a9e:	2b00      	cmp	r3, #0
  401aa0:	d1f8      	bne.n	401a94 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401aa2:	687b      	ldr	r3, [r7, #4]
  401aa4:	4a1a      	ldr	r2, [pc, #104]	; (401b10 <usart_serial_getchar+0x94>)
  401aa6:	4293      	cmp	r3, r2
  401aa8:	d107      	bne.n	401aba <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401aaa:	bf00      	nop
  401aac:	6878      	ldr	r0, [r7, #4]
  401aae:	6839      	ldr	r1, [r7, #0]
  401ab0:	4b16      	ldr	r3, [pc, #88]	; (401b0c <usart_serial_getchar+0x90>)
  401ab2:	4798      	blx	r3
  401ab4:	4603      	mov	r3, r0
  401ab6:	2b00      	cmp	r3, #0
  401ab8:	d1f8      	bne.n	401aac <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401aba:	687b      	ldr	r3, [r7, #4]
  401abc:	4a15      	ldr	r2, [pc, #84]	; (401b14 <usart_serial_getchar+0x98>)
  401abe:	4293      	cmp	r3, r2
  401ac0:	d10d      	bne.n	401ade <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  401ac2:	bf00      	nop
  401ac4:	f107 030c 	add.w	r3, r7, #12
  401ac8:	6878      	ldr	r0, [r7, #4]
  401aca:	4619      	mov	r1, r3
  401acc:	4b12      	ldr	r3, [pc, #72]	; (401b18 <usart_serial_getchar+0x9c>)
  401ace:	4798      	blx	r3
  401ad0:	4603      	mov	r3, r0
  401ad2:	2b00      	cmp	r3, #0
  401ad4:	d1f6      	bne.n	401ac4 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  401ad6:	68fb      	ldr	r3, [r7, #12]
  401ad8:	b2da      	uxtb	r2, r3
  401ada:	683b      	ldr	r3, [r7, #0]
  401adc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401ade:	687b      	ldr	r3, [r7, #4]
  401ae0:	4a0e      	ldr	r2, [pc, #56]	; (401b1c <usart_serial_getchar+0xa0>)
  401ae2:	4293      	cmp	r3, r2
  401ae4:	d10d      	bne.n	401b02 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  401ae6:	bf00      	nop
  401ae8:	f107 030c 	add.w	r3, r7, #12
  401aec:	6878      	ldr	r0, [r7, #4]
  401aee:	4619      	mov	r1, r3
  401af0:	4b09      	ldr	r3, [pc, #36]	; (401b18 <usart_serial_getchar+0x9c>)
  401af2:	4798      	blx	r3
  401af4:	4603      	mov	r3, r0
  401af6:	2b00      	cmp	r3, #0
  401af8:	d1f6      	bne.n	401ae8 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  401afa:	68fb      	ldr	r3, [r7, #12]
  401afc:	b2da      	uxtb	r2, r3
  401afe:	683b      	ldr	r3, [r7, #0]
  401b00:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401b02:	3710      	adds	r7, #16
  401b04:	46bd      	mov	sp, r7
  401b06:	bd80      	pop	{r7, pc}
  401b08:	400e0600 	.word	0x400e0600
  401b0c:	00401115 	.word	0x00401115
  401b10:	400e0800 	.word	0x400e0800
  401b14:	40024000 	.word	0x40024000
  401b18:	0040139d 	.word	0x0040139d
  401b1c:	40028000 	.word	0x40028000

00401b20 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401b20:	b580      	push	{r7, lr}
  401b22:	b082      	sub	sp, #8
  401b24:	af00      	add	r7, sp, #0
  401b26:	6078      	str	r0, [r7, #4]
  401b28:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401b2a:	4a0f      	ldr	r2, [pc, #60]	; (401b68 <stdio_serial_init+0x48>)
  401b2c:	687b      	ldr	r3, [r7, #4]
  401b2e:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401b30:	4b0e      	ldr	r3, [pc, #56]	; (401b6c <stdio_serial_init+0x4c>)
  401b32:	4a0f      	ldr	r2, [pc, #60]	; (401b70 <stdio_serial_init+0x50>)
  401b34:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401b36:	4b0f      	ldr	r3, [pc, #60]	; (401b74 <stdio_serial_init+0x54>)
  401b38:	4a0f      	ldr	r2, [pc, #60]	; (401b78 <stdio_serial_init+0x58>)
  401b3a:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401b3c:	6878      	ldr	r0, [r7, #4]
  401b3e:	6839      	ldr	r1, [r7, #0]
  401b40:	4b0e      	ldr	r3, [pc, #56]	; (401b7c <stdio_serial_init+0x5c>)
  401b42:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401b44:	4b0e      	ldr	r3, [pc, #56]	; (401b80 <stdio_serial_init+0x60>)
  401b46:	681b      	ldr	r3, [r3, #0]
  401b48:	689b      	ldr	r3, [r3, #8]
  401b4a:	4618      	mov	r0, r3
  401b4c:	2100      	movs	r1, #0
  401b4e:	4b0d      	ldr	r3, [pc, #52]	; (401b84 <stdio_serial_init+0x64>)
  401b50:	4798      	blx	r3
	setbuf(stdin, NULL);
  401b52:	4b0b      	ldr	r3, [pc, #44]	; (401b80 <stdio_serial_init+0x60>)
  401b54:	681b      	ldr	r3, [r3, #0]
  401b56:	685b      	ldr	r3, [r3, #4]
  401b58:	4618      	mov	r0, r3
  401b5a:	2100      	movs	r1, #0
  401b5c:	4b09      	ldr	r3, [pc, #36]	; (401b84 <stdio_serial_init+0x64>)
  401b5e:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401b60:	3708      	adds	r7, #8
  401b62:	46bd      	mov	sp, r7
  401b64:	bd80      	pop	{r7, pc}
  401b66:	bf00      	nop
  401b68:	20000940 	.word	0x20000940
  401b6c:	2000093c 	.word	0x2000093c
  401b70:	004019d5 	.word	0x004019d5
  401b74:	20000938 	.word	0x20000938
  401b78:	00401a7d 	.word	0x00401a7d
  401b7c:	004018e1 	.word	0x004018e1
  401b80:	20000430 	.word	0x20000430
  401b84:	0040215d 	.word	0x0040215d

00401b88 <config_uart>:
int flagG;
int flagR;
/************************************************************************/
/* Configura UART                                                       */
/************************************************************************/
void config_uart(void){
  401b88:	b580      	push	{r7, lr}
  401b8a:	b084      	sub	sp, #16
  401b8c:	af00      	add	r7, sp, #0
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401b8e:	4812      	ldr	r0, [pc, #72]	; (401bd8 <config_uart+0x50>)
  401b90:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401b94:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401b98:	4b10      	ldr	r3, [pc, #64]	; (401bdc <config_uart+0x54>)
  401b9a:	4798      	blx	r3
	
	/* ativa clock */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401b9c:	2008      	movs	r0, #8
  401b9e:	4b10      	ldr	r3, [pc, #64]	; (401be0 <config_uart+0x58>)
  401ba0:	4798      	blx	r3
	
	/* Configurao UART */
	const usart_serial_options_t uart_serial_options = {
  401ba2:	463b      	mov	r3, r7
  401ba4:	2200      	movs	r2, #0
  401ba6:	601a      	str	r2, [r3, #0]
  401ba8:	3304      	adds	r3, #4
  401baa:	2200      	movs	r2, #0
  401bac:	601a      	str	r2, [r3, #0]
  401bae:	3304      	adds	r3, #4
  401bb0:	2200      	movs	r2, #0
  401bb2:	601a      	str	r2, [r3, #0]
  401bb4:	3304      	adds	r3, #4
  401bb6:	2200      	movs	r2, #0
  401bb8:	601a      	str	r2, [r3, #0]
  401bba:	3304      	adds	r3, #4
  401bbc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401bc0:	603b      	str	r3, [r7, #0]
  401bc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401bc6:	60bb      	str	r3, [r7, #8]
		.baudrate   = CONF_UART_BAUDRATE,
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
  401bc8:	463b      	mov	r3, r7
  401bca:	4806      	ldr	r0, [pc, #24]	; (401be4 <config_uart+0x5c>)
  401bcc:	4619      	mov	r1, r3
  401bce:	4b06      	ldr	r3, [pc, #24]	; (401be8 <config_uart+0x60>)
  401bd0:	4798      	blx	r3
}
  401bd2:	3710      	adds	r7, #16
  401bd4:	46bd      	mov	sp, r7
  401bd6:	bd80      	pop	{r7, pc}
  401bd8:	400e0e00 	.word	0x400e0e00
  401bdc:	00400a71 	.word	0x00400a71
  401be0:	004018c9 	.word	0x004018c9
  401be4:	400e0600 	.word	0x400e0600
  401be8:	00401b21 	.word	0x00401b21

00401bec <display_menu>:

/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
  401bec:	b580      	push	{r7, lr}
  401bee:	af00      	add	r7, sp, #0
	puts(" M : exibe novamente esse menu \n\r"
  401bf0:	4801      	ldr	r0, [pc, #4]	; (401bf8 <display_menu+0xc>)
  401bf2:	4b02      	ldr	r3, [pc, #8]	; (401bfc <display_menu+0x10>)
  401bf4:	4798      	blx	r3
		 " LGON : Ativa o LED  \n\r"
		 " LGOFF : Desliga o LED \n\r ");
}
  401bf6:	bd80      	pop	{r7, pc}
  401bf8:	004052fc 	.word	0x004052fc
  401bfc:	0040214d 	.word	0x0040214d

00401c00 <functionPIO>:

/************************************************************************/
/* Config PIO                                  */
/************************************************************************/
void functionPIO(int id, int pin, Pio * port) {
  401c00:	b480      	push	{r7}
  401c02:	b085      	sub	sp, #20
  401c04:	af00      	add	r7, sp, #0
  401c06:	60f8      	str	r0, [r7, #12]
  401c08:	60b9      	str	r1, [r7, #8]
  401c0a:	607a      	str	r2, [r7, #4]
	// 29.17.4 PMC Peripheral Clock Enable Register 0
	// 1: Enables the corresponding peripheral clock.
	// ID_PIOA = 11 - TAB 11-1
	
	PMC->PMC_PCER0 = id;
  401c0c:	4a0d      	ldr	r2, [pc, #52]	; (401c44 <functionPIO+0x44>)
  401c0e:	68fb      	ldr	r3, [r7, #12]
  401c10:	6113      	str	r3, [r2, #16]
	port-> PIO_PER = (1 << pin );
  401c12:	2201      	movs	r2, #1
  401c14:	68bb      	ldr	r3, [r7, #8]
  401c16:	fa02 f303 	lsl.w	r3, r2, r3
  401c1a:	461a      	mov	r2, r3
  401c1c:	687b      	ldr	r3, [r7, #4]
  401c1e:	601a      	str	r2, [r3, #0]
	port->PIO_WPMR = 0;
  401c20:	687b      	ldr	r3, [r7, #4]
  401c22:	2200      	movs	r2, #0
  401c24:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	port->PIO_OER |=  (1 << pin );
  401c28:	687b      	ldr	r3, [r7, #4]
  401c2a:	691b      	ldr	r3, [r3, #16]
  401c2c:	2101      	movs	r1, #1
  401c2e:	68ba      	ldr	r2, [r7, #8]
  401c30:	fa01 f202 	lsl.w	r2, r1, r2
  401c34:	431a      	orrs	r2, r3
  401c36:	687b      	ldr	r3, [r7, #4]
  401c38:	611a      	str	r2, [r3, #16]
}
  401c3a:	3714      	adds	r7, #20
  401c3c:	46bd      	mov	sp, r7
  401c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c42:	4770      	bx	lr
  401c44:	400e0400 	.word	0x400e0400

00401c48 <configure_tc>:
/************************************************************************/
/* Config TC                                                            */
/************************************************************************/

static void configure_tc(void)
{
  401c48:	b580      	push	{r7, lr}
  401c4a:	b082      	sub	sp, #8
  401c4c:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  401c4e:	4b10      	ldr	r3, [pc, #64]	; (401c90 <configure_tc+0x48>)
  401c50:	4798      	blx	r3
  401c52:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ID_TC0);
  401c54:	2017      	movs	r0, #23
  401c56:	4b0f      	ldr	r3, [pc, #60]	; (401c94 <configure_tc+0x4c>)
  401c58:	4798      	blx	r3
	tc_init(TC0,0,TC_CMR_TCCLKS_TIMER_CLOCK5 |TC_CMR_CPCTRG);
  401c5a:	480f      	ldr	r0, [pc, #60]	; (401c98 <configure_tc+0x50>)
  401c5c:	2100      	movs	r1, #0
  401c5e:	f244 0204 	movw	r2, #16388	; 0x4004
  401c62:	4b0e      	ldr	r3, [pc, #56]	; (401c9c <configure_tc+0x54>)
  401c64:	4798      	blx	r3
	tc_write_rc(TC0,0,4000);
  401c66:	480c      	ldr	r0, [pc, #48]	; (401c98 <configure_tc+0x50>)
  401c68:	2100      	movs	r1, #0
  401c6a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
  401c6e:	4b0c      	ldr	r3, [pc, #48]	; (401ca0 <configure_tc+0x58>)
  401c70:	4798      	blx	r3
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  401c72:	4809      	ldr	r0, [pc, #36]	; (401c98 <configure_tc+0x50>)
  401c74:	2100      	movs	r1, #0
  401c76:	2210      	movs	r2, #16
  401c78:	4b0a      	ldr	r3, [pc, #40]	; (401ca4 <configure_tc+0x5c>)
  401c7a:	4798      	blx	r3
	NVIC_EnableIRQ(ID_TC0);
  401c7c:	2017      	movs	r0, #23
  401c7e:	4b0a      	ldr	r3, [pc, #40]	; (401ca8 <configure_tc+0x60>)
  401c80:	4798      	blx	r3
	tc_start(TC0,0);
  401c82:	4805      	ldr	r0, [pc, #20]	; (401c98 <configure_tc+0x50>)
  401c84:	2100      	movs	r1, #0
  401c86:	4b09      	ldr	r3, [pc, #36]	; (401cac <configure_tc+0x64>)
  401c88:	4798      	blx	r3
}
  401c8a:	3708      	adds	r7, #8
  401c8c:	46bd      	mov	sp, r7
  401c8e:	bd80      	pop	{r7, pc}
  401c90:	004018a1 	.word	0x004018a1
  401c94:	00400f35 	.word	0x00400f35
  401c98:	40010000 	.word	0x40010000
  401c9c:	00400fb9 	.word	0x00400fb9
  401ca0:	00401011 	.word	0x00401011
  401ca4:	00401035 	.word	0x00401035
  401ca8:	004017e1 	.word	0x004017e1
  401cac:	00400ff1 	.word	0x00400ff1

00401cb0 <readvec>:
/************************************************************************/
/* Funo lelitura de dados                                                                     */
/************************************************************************/
int readvec(uint8_t *vetor)
{
  401cb0:	b580      	push	{r7, lr}
  401cb2:	b084      	sub	sp, #16
  401cb4:	af00      	add	r7, sp, #0
  401cb6:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
  401cb8:	2300      	movs	r3, #0
  401cba:	73fb      	strb	r3, [r7, #15]
	limparvetor(vetor);
  401cbc:	6878      	ldr	r0, [r7, #4]
  401cbe:	4b12      	ldr	r3, [pc, #72]	; (401d08 <readvec+0x58>)
  401cc0:	4798      	blx	r3
	for (i=0;i<TAMANHO;i++)
  401cc2:	2300      	movs	r3, #0
  401cc4:	73fb      	strb	r3, [r7, #15]
  401cc6:	e016      	b.n	401cf6 <readvec+0x46>
	{
		usart_serial_getchar((Usart *)CONSOLE_UART, (vetor+i));
  401cc8:	7bfb      	ldrb	r3, [r7, #15]
  401cca:	687a      	ldr	r2, [r7, #4]
  401ccc:	4413      	add	r3, r2
  401cce:	480f      	ldr	r0, [pc, #60]	; (401d0c <readvec+0x5c>)
  401cd0:	4619      	mov	r1, r3
  401cd2:	4b0f      	ldr	r3, [pc, #60]	; (401d10 <readvec+0x60>)
  401cd4:	4798      	blx	r3
		if (*(vetor+i) == '\n')
  401cd6:	7bfb      	ldrb	r3, [r7, #15]
  401cd8:	687a      	ldr	r2, [r7, #4]
  401cda:	4413      	add	r3, r2
  401cdc:	781b      	ldrb	r3, [r3, #0]
  401cde:	2b0a      	cmp	r3, #10
  401ce0:	d106      	bne.n	401cf0 <readvec+0x40>
		{
			*(vetor+i) = 0x00;
  401ce2:	7bfb      	ldrb	r3, [r7, #15]
  401ce4:	687a      	ldr	r2, [r7, #4]
  401ce6:	4413      	add	r3, r2
  401ce8:	2200      	movs	r2, #0
  401cea:	701a      	strb	r2, [r3, #0]
			return i;
  401cec:	7bfb      	ldrb	r3, [r7, #15]
  401cee:	e006      	b.n	401cfe <readvec+0x4e>
/************************************************************************/
int readvec(uint8_t *vetor)
{
	uint8_t i=0;
	limparvetor(vetor);
	for (i=0;i<TAMANHO;i++)
  401cf0:	7bfb      	ldrb	r3, [r7, #15]
  401cf2:	3301      	adds	r3, #1
  401cf4:	73fb      	strb	r3, [r7, #15]
  401cf6:	7bfb      	ldrb	r3, [r7, #15]
  401cf8:	2b0f      	cmp	r3, #15
  401cfa:	d9e5      	bls.n	401cc8 <readvec+0x18>
			*(vetor+i) = 0x00;
			return i;
		}
		
	}
	return 0;
  401cfc:	2300      	movs	r3, #0
}
  401cfe:	4618      	mov	r0, r3
  401d00:	3710      	adds	r7, #16
  401d02:	46bd      	mov	sp, r7
  401d04:	bd80      	pop	{r7, pc}
  401d06:	bf00      	nop
  401d08:	00401db5 	.word	0x00401db5
  401d0c:	400e0600 	.word	0x400e0600
  401d10:	00401a7d 	.word	0x00401a7d

00401d14 <TC0_Handler>:

/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC0_Handler(void)
{
  401d14:	b580      	push	{r7, lr}
  401d16:	b082      	sub	sp, #8
  401d18:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;
	
    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0,0);
  401d1a:	481e      	ldr	r0, [pc, #120]	; (401d94 <TC0_Handler+0x80>)
  401d1c:	2100      	movs	r1, #0
  401d1e:	4b1e      	ldr	r3, [pc, #120]	; (401d98 <TC0_Handler+0x84>)
  401d20:	4798      	blx	r3
  401d22:	4603      	mov	r3, r0
  401d24:	607b      	str	r3, [r7, #4]

	if (flagB == 1)
  401d26:	4b1d      	ldr	r3, [pc, #116]	; (401d9c <TC0_Handler+0x88>)
  401d28:	681b      	ldr	r3, [r3, #0]
  401d2a:	2b01      	cmp	r3, #1
  401d2c:	d12e      	bne.n	401d8c <TC0_Handler+0x78>
	{
		/* Avoid compiler warning */
		UNUSED(ul_dummy);
  401d2e:	687b      	ldr	r3, [r7, #4]

		/** Muda o estado do LED */
		if(pio_get(PIOA,PIO_OUTPUT_0,MASK_LED_BLUE))
  401d30:	481b      	ldr	r0, [pc, #108]	; (401da0 <TC0_Handler+0x8c>)
  401d32:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401d36:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401d3a:	4b1a      	ldr	r3, [pc, #104]	; (401da4 <TC0_Handler+0x90>)
  401d3c:	4798      	blx	r3
  401d3e:	4603      	mov	r3, r0
  401d40:	2b00      	cmp	r3, #0
  401d42:	d005      	beq.n	401d50 <TC0_Handler+0x3c>
		{
			pio_clear(PIOA,MASK_LED_BLUE);
  401d44:	4816      	ldr	r0, [pc, #88]	; (401da0 <TC0_Handler+0x8c>)
  401d46:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401d4a:	4b17      	ldr	r3, [pc, #92]	; (401da8 <TC0_Handler+0x94>)
  401d4c:	4798      	blx	r3
  401d4e:	e004      	b.n	401d5a <TC0_Handler+0x46>
		}
		else
		{
			pio_set(PIOA,MASK_LED_BLUE);
  401d50:	4813      	ldr	r0, [pc, #76]	; (401da0 <TC0_Handler+0x8c>)
  401d52:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401d56:	4b15      	ldr	r3, [pc, #84]	; (401dac <TC0_Handler+0x98>)
  401d58:	4798      	blx	r3
		}

	
		if (flagG == 2)
  401d5a:	4b15      	ldr	r3, [pc, #84]	; (401db0 <TC0_Handler+0x9c>)
  401d5c:	681b      	ldr	r3, [r3, #0]
  401d5e:	2b02      	cmp	r3, #2
  401d60:	d114      	bne.n	401d8c <TC0_Handler+0x78>
		{

			/** Muda o estado do LED */
			if(pio_get(PIOA,PIO_OUTPUT_0,MASK_LED_GREEN))
  401d62:	480f      	ldr	r0, [pc, #60]	; (401da0 <TC0_Handler+0x8c>)
  401d64:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401d68:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  401d6c:	4b0d      	ldr	r3, [pc, #52]	; (401da4 <TC0_Handler+0x90>)
  401d6e:	4798      	blx	r3
  401d70:	4603      	mov	r3, r0
  401d72:	2b00      	cmp	r3, #0
  401d74:	d005      	beq.n	401d82 <TC0_Handler+0x6e>
			{
				pio_clear(PIOA,MASK_LED_GREEN);
  401d76:	480a      	ldr	r0, [pc, #40]	; (401da0 <TC0_Handler+0x8c>)
  401d78:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401d7c:	4b0a      	ldr	r3, [pc, #40]	; (401da8 <TC0_Handler+0x94>)
  401d7e:	4798      	blx	r3
  401d80:	e004      	b.n	401d8c <TC0_Handler+0x78>
			}
			else
			{
				pio_set(PIOA,MASK_LED_GREEN);
  401d82:	4807      	ldr	r0, [pc, #28]	; (401da0 <TC0_Handler+0x8c>)
  401d84:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401d88:	4b08      	ldr	r3, [pc, #32]	; (401dac <TC0_Handler+0x98>)
  401d8a:	4798      	blx	r3
			}
		}
	}

}
  401d8c:	3708      	adds	r7, #8
  401d8e:	46bd      	mov	sp, r7
  401d90:	bd80      	pop	{r7, pc}
  401d92:	bf00      	nop
  401d94:	40010000 	.word	0x40010000
  401d98:	0040105d 	.word	0x0040105d
  401d9c:	20000948 	.word	0x20000948
  401da0:	400e0e00 	.word	0x400e0e00
  401da4:	00400635 	.word	0x00400635
  401da8:	00400619 	.word	0x00400619
  401dac:	004005fd 	.word	0x004005fd
  401db0:	2000094c 	.word	0x2000094c

00401db4 <limparvetor>:
/************************************************************************/
/* Funao limpar vetor                                                  */
/************************************************************************/

void limparvetor(uint8_t *vetor)
{
  401db4:	b480      	push	{r7}
  401db6:	b085      	sub	sp, #20
  401db8:	af00      	add	r7, sp, #0
  401dba:	6078      	str	r0, [r7, #4]
	uint8_t n;
	for(n=0;n<TAMANHO;n++)
  401dbc:	2300      	movs	r3, #0
  401dbe:	73fb      	strb	r3, [r7, #15]
  401dc0:	e007      	b.n	401dd2 <limparvetor+0x1e>
	{
		*(vetor+n) = 0X00;
  401dc2:	7bfb      	ldrb	r3, [r7, #15]
  401dc4:	687a      	ldr	r2, [r7, #4]
  401dc6:	4413      	add	r3, r2
  401dc8:	2200      	movs	r2, #0
  401dca:	701a      	strb	r2, [r3, #0]
/************************************************************************/

void limparvetor(uint8_t *vetor)
{
	uint8_t n;
	for(n=0;n<TAMANHO;n++)
  401dcc:	7bfb      	ldrb	r3, [r7, #15]
  401dce:	3301      	adds	r3, #1
  401dd0:	73fb      	strb	r3, [r7, #15]
  401dd2:	7bfb      	ldrb	r3, [r7, #15]
  401dd4:	2b0f      	cmp	r3, #15
  401dd6:	d9f4      	bls.n	401dc2 <limparvetor+0xe>
	{
		*(vetor+n) = 0X00;
	}
}
  401dd8:	3714      	adds	r7, #20
  401dda:	46bd      	mov	sp, r7
  401ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401de0:	4770      	bx	lr
  401de2:	bf00      	nop

00401de4 <main>:
/* Main                                                                 */
/************************************************************************/


int main(void)
{
  401de4:	b590      	push	{r4, r7, lr}
  401de6:	b089      	sub	sp, #36	; 0x24
  401de8:	af02      	add	r7, sp, #8
	uint8_t vetor[TAMANHO+1];
	uint8_t uc_key;
	uint8_t rtn;

	/* Initialize the system */
	sysclk_init();
  401dea:	4b5c      	ldr	r3, [pc, #368]	; (401f5c <main+0x178>)
  401dec:	4798      	blx	r3
	board_init();
  401dee:	4b5c      	ldr	r3, [pc, #368]	; (401f60 <main+0x17c>)
  401df0:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE);
  401df2:	200b      	movs	r0, #11
  401df4:	4b5b      	ldr	r3, [pc, #364]	; (401f64 <main+0x180>)
  401df6:	4798      	blx	r3
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  401df8:	2300      	movs	r3, #0
  401dfa:	9300      	str	r3, [sp, #0]
  401dfc:	485a      	ldr	r0, [pc, #360]	; (401f68 <main+0x184>)
  401dfe:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401e02:	2201      	movs	r2, #1
  401e04:	2300      	movs	r3, #0
  401e06:	4c59      	ldr	r4, [pc, #356]	; (401f6c <main+0x188>)
  401e08:	47a0      	blx	r4
	
	functionPIO(ID_PIOA, PIN_LED_GREEN, PIOA);
  401e0a:	200b      	movs	r0, #11
  401e0c:	2114      	movs	r1, #20
  401e0e:	4a56      	ldr	r2, [pc, #344]	; (401f68 <main+0x184>)
  401e10:	4b57      	ldr	r3, [pc, #348]	; (401f70 <main+0x18c>)
  401e12:	4798      	blx	r3
	functionPIO(ID_PIOC, PIN_LED_RED, PIOC);
  401e14:	200d      	movs	r0, #13
  401e16:	2114      	movs	r1, #20
  401e18:	4a56      	ldr	r2, [pc, #344]	; (401f74 <main+0x190>)
  401e1a:	4b55      	ldr	r3, [pc, #340]	; (401f70 <main+0x18c>)
  401e1c:	4798      	blx	r3

	/* Initialize debug console */
	config_uart();
  401e1e:	4b56      	ldr	r3, [pc, #344]	; (401f78 <main+0x194>)
  401e20:	4798      	blx	r3
	/* Initialize_tc */
	configure_tc();
  401e22:	4b56      	ldr	r3, [pc, #344]	; (401f7c <main+0x198>)
  401e24:	4798      	blx	r3
	
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  401e26:	4856      	ldr	r0, [pc, #344]	; (401f80 <main+0x19c>)
  401e28:	4b56      	ldr	r3, [pc, #344]	; (401f84 <main+0x1a0>)
  401e2a:	4798      	blx	r3
	 	 " Bem vindo terraquio !		\n\r"
		 " ---------------------------- \n\r");
		 
	/* display main menu */
	display_menu();
  401e2c:	4b56      	ldr	r3, [pc, #344]	; (401f88 <main+0x1a4>)
  401e2e:	4798      	blx	r3
	
	/* init var */
	vetor[TAMANHO] = STRING_NULL;
  401e30:	2300      	movs	r3, #0
  401e32:	753b      	strb	r3, [r7, #20]
	
	while (1) {
		rtn = readvec(&vetor[0]);
  401e34:	1d3b      	adds	r3, r7, #4
  401e36:	4618      	mov	r0, r3
  401e38:	4b54      	ldr	r3, [pc, #336]	; (401f8c <main+0x1a8>)
  401e3a:	4798      	blx	r3
  401e3c:	4603      	mov	r3, r0
  401e3e:	75fb      	strb	r3, [r7, #23]
		if(rtn){
  401e40:	7dfb      	ldrb	r3, [r7, #23]
  401e42:	2b00      	cmp	r3, #0
  401e44:	d003      	beq.n	401e4e <main+0x6a>
			printf("[EER]");
  401e46:	4852      	ldr	r0, [pc, #328]	; (401f90 <main+0x1ac>)
  401e48:	4b52      	ldr	r3, [pc, #328]	; (401f94 <main+0x1b0>)
  401e4a:	4798      	blx	r3
  401e4c:	e002      	b.n	401e54 <main+0x70>
		}
		else
		{
			printf("[ERR ] Quantidade de dados > permitido \n");
  401e4e:	4852      	ldr	r0, [pc, #328]	; (401f98 <main+0x1b4>)
  401e50:	4b50      	ldr	r3, [pc, #320]	; (401f94 <main+0x1b0>)
  401e52:	4798      	blx	r3
		}
	
			if (strcmp(vetor, "LGON") == 0)
  401e54:	1d3b      	adds	r3, r7, #4
  401e56:	4618      	mov	r0, r3
  401e58:	4950      	ldr	r1, [pc, #320]	; (401f9c <main+0x1b8>)
  401e5a:	4b51      	ldr	r3, [pc, #324]	; (401fa0 <main+0x1bc>)
  401e5c:	4798      	blx	r3
  401e5e:	4603      	mov	r3, r0
  401e60:	2b00      	cmp	r3, #0
  401e62:	d108      	bne.n	401e76 <main+0x92>
			{
				pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  401e64:	4840      	ldr	r0, [pc, #256]	; (401f68 <main+0x184>)
  401e66:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401e6a:	4b4e      	ldr	r3, [pc, #312]	; (401fa4 <main+0x1c0>)
  401e6c:	4798      	blx	r3
				puts("Led ON \n\r");
  401e6e:	484e      	ldr	r0, [pc, #312]	; (401fa8 <main+0x1c4>)
  401e70:	4b44      	ldr	r3, [pc, #272]	; (401f84 <main+0x1a0>)
  401e72:	4798      	blx	r3
  401e74:	e071      	b.n	401f5a <main+0x176>
			}
			else if (strcmp(vetor, "LBPISCA") == 0)
  401e76:	1d3b      	adds	r3, r7, #4
  401e78:	4618      	mov	r0, r3
  401e7a:	494c      	ldr	r1, [pc, #304]	; (401fac <main+0x1c8>)
  401e7c:	4b48      	ldr	r3, [pc, #288]	; (401fa0 <main+0x1bc>)
  401e7e:	4798      	blx	r3
  401e80:	4603      	mov	r3, r0
  401e82:	2b00      	cmp	r3, #0
  401e84:	d103      	bne.n	401e8e <main+0xaa>
			{
			flagB = 1;		
  401e86:	4b4a      	ldr	r3, [pc, #296]	; (401fb0 <main+0x1cc>)
  401e88:	2201      	movs	r2, #1
  401e8a:	601a      	str	r2, [r3, #0]
  401e8c:	e065      	b.n	401f5a <main+0x176>
			}
			else if (strcmp(vetor, "LGPISCA") == 0)
  401e8e:	1d3b      	adds	r3, r7, #4
  401e90:	4618      	mov	r0, r3
  401e92:	4948      	ldr	r1, [pc, #288]	; (401fb4 <main+0x1d0>)
  401e94:	4b42      	ldr	r3, [pc, #264]	; (401fa0 <main+0x1bc>)
  401e96:	4798      	blx	r3
  401e98:	4603      	mov	r3, r0
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	d103      	bne.n	401ea6 <main+0xc2>
			{
				flagG = 2;
  401e9e:	4b46      	ldr	r3, [pc, #280]	; (401fb8 <main+0x1d4>)
  401ea0:	2202      	movs	r2, #2
  401ea2:	601a      	str	r2, [r3, #0]
  401ea4:	e059      	b.n	401f5a <main+0x176>
			}
			else if (strcmp(vetor, "LBON") == 0)
  401ea6:	1d3b      	adds	r3, r7, #4
  401ea8:	4618      	mov	r0, r3
  401eaa:	4944      	ldr	r1, [pc, #272]	; (401fbc <main+0x1d8>)
  401eac:	4b3c      	ldr	r3, [pc, #240]	; (401fa0 <main+0x1bc>)
  401eae:	4798      	blx	r3
  401eb0:	4603      	mov	r3, r0
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	d108      	bne.n	401ec8 <main+0xe4>
			{
				pio_clear(PORT_LED_BLUE, MASK_LED_BLUE);
  401eb6:	482c      	ldr	r0, [pc, #176]	; (401f68 <main+0x184>)
  401eb8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401ebc:	4b39      	ldr	r3, [pc, #228]	; (401fa4 <main+0x1c0>)
  401ebe:	4798      	blx	r3
				puts("Led ON \n\r");
  401ec0:	4839      	ldr	r0, [pc, #228]	; (401fa8 <main+0x1c4>)
  401ec2:	4b30      	ldr	r3, [pc, #192]	; (401f84 <main+0x1a0>)
  401ec4:	4798      	blx	r3
  401ec6:	e048      	b.n	401f5a <main+0x176>
			}
			else if (strcmp(vetor, "LRON") == 0)
  401ec8:	1d3b      	adds	r3, r7, #4
  401eca:	4618      	mov	r0, r3
  401ecc:	493c      	ldr	r1, [pc, #240]	; (401fc0 <main+0x1dc>)
  401ece:	4b34      	ldr	r3, [pc, #208]	; (401fa0 <main+0x1bc>)
  401ed0:	4798      	blx	r3
  401ed2:	4603      	mov	r3, r0
  401ed4:	2b00      	cmp	r3, #0
  401ed6:	d108      	bne.n	401eea <main+0x106>
			{
				pio_set(PORT_LED_RED, MASK_LED_RED);
  401ed8:	4826      	ldr	r0, [pc, #152]	; (401f74 <main+0x190>)
  401eda:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401ede:	4b39      	ldr	r3, [pc, #228]	; (401fc4 <main+0x1e0>)
  401ee0:	4798      	blx	r3
				puts("Led ON \n\r");
  401ee2:	4831      	ldr	r0, [pc, #196]	; (401fa8 <main+0x1c4>)
  401ee4:	4b27      	ldr	r3, [pc, #156]	; (401f84 <main+0x1a0>)
  401ee6:	4798      	blx	r3
  401ee8:	e037      	b.n	401f5a <main+0x176>
			}
			else if (strcmp(vetor, "LGOFF") == 0)
  401eea:	1d3b      	adds	r3, r7, #4
  401eec:	4618      	mov	r0, r3
  401eee:	4936      	ldr	r1, [pc, #216]	; (401fc8 <main+0x1e4>)
  401ef0:	4b2b      	ldr	r3, [pc, #172]	; (401fa0 <main+0x1bc>)
  401ef2:	4798      	blx	r3
  401ef4:	4603      	mov	r3, r0
  401ef6:	2b00      	cmp	r3, #0
  401ef8:	d108      	bne.n	401f0c <main+0x128>
			{
			pio_set(PORT_LED_GREEN, MASK_LED_GREEN);
  401efa:	481b      	ldr	r0, [pc, #108]	; (401f68 <main+0x184>)
  401efc:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401f00:	4b30      	ldr	r3, [pc, #192]	; (401fc4 <main+0x1e0>)
  401f02:	4798      	blx	r3
			puts("Led OFF \n\r");	
  401f04:	4831      	ldr	r0, [pc, #196]	; (401fcc <main+0x1e8>)
  401f06:	4b1f      	ldr	r3, [pc, #124]	; (401f84 <main+0x1a0>)
  401f08:	4798      	blx	r3
  401f0a:	e026      	b.n	401f5a <main+0x176>
			}
			else if (strcmp(vetor, "LBOFF") == 0)
  401f0c:	1d3b      	adds	r3, r7, #4
  401f0e:	4618      	mov	r0, r3
  401f10:	492f      	ldr	r1, [pc, #188]	; (401fd0 <main+0x1ec>)
  401f12:	4b23      	ldr	r3, [pc, #140]	; (401fa0 <main+0x1bc>)
  401f14:	4798      	blx	r3
  401f16:	4603      	mov	r3, r0
  401f18:	2b00      	cmp	r3, #0
  401f1a:	d108      	bne.n	401f2e <main+0x14a>
			{
				pio_set(PORT_LED_BLUE, MASK_LED_BLUE);
  401f1c:	4812      	ldr	r0, [pc, #72]	; (401f68 <main+0x184>)
  401f1e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401f22:	4b28      	ldr	r3, [pc, #160]	; (401fc4 <main+0x1e0>)
  401f24:	4798      	blx	r3
				puts("Led OFF \n\r");
  401f26:	4829      	ldr	r0, [pc, #164]	; (401fcc <main+0x1e8>)
  401f28:	4b16      	ldr	r3, [pc, #88]	; (401f84 <main+0x1a0>)
  401f2a:	4798      	blx	r3
  401f2c:	e015      	b.n	401f5a <main+0x176>
			}
			else if (strcmp(vetor, "LROFF") == 0)
  401f2e:	1d3b      	adds	r3, r7, #4
  401f30:	4618      	mov	r0, r3
  401f32:	4928      	ldr	r1, [pc, #160]	; (401fd4 <main+0x1f0>)
  401f34:	4b1a      	ldr	r3, [pc, #104]	; (401fa0 <main+0x1bc>)
  401f36:	4798      	blx	r3
  401f38:	4603      	mov	r3, r0
  401f3a:	2b00      	cmp	r3, #0
  401f3c:	d108      	bne.n	401f50 <main+0x16c>
			{
				pio_clear(PORT_LED_RED, MASK_LED_RED);
  401f3e:	480d      	ldr	r0, [pc, #52]	; (401f74 <main+0x190>)
  401f40:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401f44:	4b17      	ldr	r3, [pc, #92]	; (401fa4 <main+0x1c0>)
  401f46:	4798      	blx	r3
				puts("Led OFF \n\r");
  401f48:	4820      	ldr	r0, [pc, #128]	; (401fcc <main+0x1e8>)
  401f4a:	4b0e      	ldr	r3, [pc, #56]	; (401f84 <main+0x1a0>)
  401f4c:	4798      	blx	r3
  401f4e:	e004      	b.n	401f5a <main+0x176>
			}
			
			/* more else if clauses */
			else 
			{
				printf("[INFO] Opcao nao definida: %s \n\r", vetor);
  401f50:	1d3b      	adds	r3, r7, #4
  401f52:	4821      	ldr	r0, [pc, #132]	; (401fd8 <main+0x1f4>)
  401f54:	4619      	mov	r1, r3
  401f56:	4b0f      	ldr	r3, [pc, #60]	; (401f94 <main+0x1b0>)
  401f58:	4798      	blx	r3
			}

	}
  401f5a:	e76b      	b.n	401e34 <main+0x50>
  401f5c:	00400405 	.word	0x00400405
  401f60:	00400571 	.word	0x00400571
  401f64:	00400f35 	.word	0x00400f35
  401f68:	400e0e00 	.word	0x400e0e00
  401f6c:	00400809 	.word	0x00400809
  401f70:	00401c01 	.word	0x00401c01
  401f74:	400e1200 	.word	0x400e1200
  401f78:	00401b89 	.word	0x00401b89
  401f7c:	00401c49 	.word	0x00401c49
  401f80:	00405350 	.word	0x00405350
  401f84:	0040214d 	.word	0x0040214d
  401f88:	00401bed 	.word	0x00401bed
  401f8c:	00401cb1 	.word	0x00401cb1
  401f90:	004053ac 	.word	0x004053ac
  401f94:	0040202d 	.word	0x0040202d
  401f98:	004053b4 	.word	0x004053b4
  401f9c:	004053e0 	.word	0x004053e0
  401fa0:	00402289 	.word	0x00402289
  401fa4:	00400619 	.word	0x00400619
  401fa8:	004053e8 	.word	0x004053e8
  401fac:	004053f4 	.word	0x004053f4
  401fb0:	20000948 	.word	0x20000948
  401fb4:	004053fc 	.word	0x004053fc
  401fb8:	2000094c 	.word	0x2000094c
  401fbc:	00405404 	.word	0x00405404
  401fc0:	0040540c 	.word	0x0040540c
  401fc4:	004005fd 	.word	0x004005fd
  401fc8:	00405414 	.word	0x00405414
  401fcc:	0040541c 	.word	0x0040541c
  401fd0:	00405428 	.word	0x00405428
  401fd4:	00405430 	.word	0x00405430
  401fd8:	00405438 	.word	0x00405438

00401fdc <__libc_init_array>:
  401fdc:	b570      	push	{r4, r5, r6, lr}
  401fde:	4e0f      	ldr	r6, [pc, #60]	; (40201c <__libc_init_array+0x40>)
  401fe0:	4d0f      	ldr	r5, [pc, #60]	; (402020 <__libc_init_array+0x44>)
  401fe2:	1b76      	subs	r6, r6, r5
  401fe4:	10b6      	asrs	r6, r6, #2
  401fe6:	bf18      	it	ne
  401fe8:	2400      	movne	r4, #0
  401fea:	d005      	beq.n	401ff8 <__libc_init_array+0x1c>
  401fec:	3401      	adds	r4, #1
  401fee:	f855 3b04 	ldr.w	r3, [r5], #4
  401ff2:	4798      	blx	r3
  401ff4:	42a6      	cmp	r6, r4
  401ff6:	d1f9      	bne.n	401fec <__libc_init_array+0x10>
  401ff8:	4e0a      	ldr	r6, [pc, #40]	; (402024 <__libc_init_array+0x48>)
  401ffa:	4d0b      	ldr	r5, [pc, #44]	; (402028 <__libc_init_array+0x4c>)
  401ffc:	1b76      	subs	r6, r6, r5
  401ffe:	f003 fa5b 	bl	4054b8 <_init>
  402002:	10b6      	asrs	r6, r6, #2
  402004:	bf18      	it	ne
  402006:	2400      	movne	r4, #0
  402008:	d006      	beq.n	402018 <__libc_init_array+0x3c>
  40200a:	3401      	adds	r4, #1
  40200c:	f855 3b04 	ldr.w	r3, [r5], #4
  402010:	4798      	blx	r3
  402012:	42a6      	cmp	r6, r4
  402014:	d1f9      	bne.n	40200a <__libc_init_array+0x2e>
  402016:	bd70      	pop	{r4, r5, r6, pc}
  402018:	bd70      	pop	{r4, r5, r6, pc}
  40201a:	bf00      	nop
  40201c:	004054c4 	.word	0x004054c4
  402020:	004054c4 	.word	0x004054c4
  402024:	004054cc 	.word	0x004054cc
  402028:	004054c4 	.word	0x004054c4

0040202c <iprintf>:
  40202c:	b40f      	push	{r0, r1, r2, r3}
  40202e:	b500      	push	{lr}
  402030:	4907      	ldr	r1, [pc, #28]	; (402050 <iprintf+0x24>)
  402032:	b083      	sub	sp, #12
  402034:	ab04      	add	r3, sp, #16
  402036:	6808      	ldr	r0, [r1, #0]
  402038:	f853 2b04 	ldr.w	r2, [r3], #4
  40203c:	6881      	ldr	r1, [r0, #8]
  40203e:	9301      	str	r3, [sp, #4]
  402040:	f000 faf6 	bl	402630 <_vfiprintf_r>
  402044:	b003      	add	sp, #12
  402046:	f85d eb04 	ldr.w	lr, [sp], #4
  40204a:	b004      	add	sp, #16
  40204c:	4770      	bx	lr
  40204e:	bf00      	nop
  402050:	20000430 	.word	0x20000430

00402054 <memset>:
  402054:	b470      	push	{r4, r5, r6}
  402056:	0784      	lsls	r4, r0, #30
  402058:	d046      	beq.n	4020e8 <memset+0x94>
  40205a:	1e54      	subs	r4, r2, #1
  40205c:	2a00      	cmp	r2, #0
  40205e:	d041      	beq.n	4020e4 <memset+0x90>
  402060:	b2cd      	uxtb	r5, r1
  402062:	4603      	mov	r3, r0
  402064:	e002      	b.n	40206c <memset+0x18>
  402066:	1e62      	subs	r2, r4, #1
  402068:	b3e4      	cbz	r4, 4020e4 <memset+0x90>
  40206a:	4614      	mov	r4, r2
  40206c:	f803 5b01 	strb.w	r5, [r3], #1
  402070:	079a      	lsls	r2, r3, #30
  402072:	d1f8      	bne.n	402066 <memset+0x12>
  402074:	2c03      	cmp	r4, #3
  402076:	d92e      	bls.n	4020d6 <memset+0x82>
  402078:	b2cd      	uxtb	r5, r1
  40207a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40207e:	2c0f      	cmp	r4, #15
  402080:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402084:	d919      	bls.n	4020ba <memset+0x66>
  402086:	f103 0210 	add.w	r2, r3, #16
  40208a:	4626      	mov	r6, r4
  40208c:	3e10      	subs	r6, #16
  40208e:	2e0f      	cmp	r6, #15
  402090:	f842 5c10 	str.w	r5, [r2, #-16]
  402094:	f842 5c0c 	str.w	r5, [r2, #-12]
  402098:	f842 5c08 	str.w	r5, [r2, #-8]
  40209c:	f842 5c04 	str.w	r5, [r2, #-4]
  4020a0:	f102 0210 	add.w	r2, r2, #16
  4020a4:	d8f2      	bhi.n	40208c <memset+0x38>
  4020a6:	f1a4 0210 	sub.w	r2, r4, #16
  4020aa:	f022 020f 	bic.w	r2, r2, #15
  4020ae:	f004 040f 	and.w	r4, r4, #15
  4020b2:	3210      	adds	r2, #16
  4020b4:	2c03      	cmp	r4, #3
  4020b6:	4413      	add	r3, r2
  4020b8:	d90d      	bls.n	4020d6 <memset+0x82>
  4020ba:	461e      	mov	r6, r3
  4020bc:	4622      	mov	r2, r4
  4020be:	3a04      	subs	r2, #4
  4020c0:	2a03      	cmp	r2, #3
  4020c2:	f846 5b04 	str.w	r5, [r6], #4
  4020c6:	d8fa      	bhi.n	4020be <memset+0x6a>
  4020c8:	1f22      	subs	r2, r4, #4
  4020ca:	f022 0203 	bic.w	r2, r2, #3
  4020ce:	3204      	adds	r2, #4
  4020d0:	4413      	add	r3, r2
  4020d2:	f004 0403 	and.w	r4, r4, #3
  4020d6:	b12c      	cbz	r4, 4020e4 <memset+0x90>
  4020d8:	b2c9      	uxtb	r1, r1
  4020da:	441c      	add	r4, r3
  4020dc:	f803 1b01 	strb.w	r1, [r3], #1
  4020e0:	42a3      	cmp	r3, r4
  4020e2:	d1fb      	bne.n	4020dc <memset+0x88>
  4020e4:	bc70      	pop	{r4, r5, r6}
  4020e6:	4770      	bx	lr
  4020e8:	4614      	mov	r4, r2
  4020ea:	4603      	mov	r3, r0
  4020ec:	e7c2      	b.n	402074 <memset+0x20>
  4020ee:	bf00      	nop

004020f0 <_puts_r>:
  4020f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4020f2:	4604      	mov	r4, r0
  4020f4:	b089      	sub	sp, #36	; 0x24
  4020f6:	4608      	mov	r0, r1
  4020f8:	460d      	mov	r5, r1
  4020fa:	f000 fa2f 	bl	40255c <strlen>
  4020fe:	68a3      	ldr	r3, [r4, #8]
  402100:	4f11      	ldr	r7, [pc, #68]	; (402148 <_puts_r+0x58>)
  402102:	899a      	ldrh	r2, [r3, #12]
  402104:	9504      	str	r5, [sp, #16]
  402106:	2102      	movs	r1, #2
  402108:	f100 0e01 	add.w	lr, r0, #1
  40210c:	2601      	movs	r6, #1
  40210e:	ad04      	add	r5, sp, #16
  402110:	9102      	str	r1, [sp, #8]
  402112:	0491      	lsls	r1, r2, #18
  402114:	9005      	str	r0, [sp, #20]
  402116:	f8cd e00c 	str.w	lr, [sp, #12]
  40211a:	9706      	str	r7, [sp, #24]
  40211c:	9607      	str	r6, [sp, #28]
  40211e:	9501      	str	r5, [sp, #4]
  402120:	d406      	bmi.n	402130 <_puts_r+0x40>
  402122:	6e59      	ldr	r1, [r3, #100]	; 0x64
  402124:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402128:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40212c:	819a      	strh	r2, [r3, #12]
  40212e:	6659      	str	r1, [r3, #100]	; 0x64
  402130:	4620      	mov	r0, r4
  402132:	4619      	mov	r1, r3
  402134:	aa01      	add	r2, sp, #4
  402136:	f001 fc1f 	bl	403978 <__sfvwrite_r>
  40213a:	2800      	cmp	r0, #0
  40213c:	bf14      	ite	ne
  40213e:	f04f 30ff 	movne.w	r0, #4294967295
  402142:	200a      	moveq	r0, #10
  402144:	b009      	add	sp, #36	; 0x24
  402146:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402148:	00405464 	.word	0x00405464

0040214c <puts>:
  40214c:	4b02      	ldr	r3, [pc, #8]	; (402158 <puts+0xc>)
  40214e:	4601      	mov	r1, r0
  402150:	6818      	ldr	r0, [r3, #0]
  402152:	f7ff bfcd 	b.w	4020f0 <_puts_r>
  402156:	bf00      	nop
  402158:	20000430 	.word	0x20000430

0040215c <setbuf>:
  40215c:	2900      	cmp	r1, #0
  40215e:	bf0c      	ite	eq
  402160:	2202      	moveq	r2, #2
  402162:	2200      	movne	r2, #0
  402164:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402168:	f000 b800 	b.w	40216c <setvbuf>

0040216c <setvbuf>:
  40216c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402170:	4c3a      	ldr	r4, [pc, #232]	; (40225c <setvbuf+0xf0>)
  402172:	6826      	ldr	r6, [r4, #0]
  402174:	460d      	mov	r5, r1
  402176:	4604      	mov	r4, r0
  402178:	4690      	mov	r8, r2
  40217a:	461f      	mov	r7, r3
  40217c:	b116      	cbz	r6, 402184 <setvbuf+0x18>
  40217e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  402180:	2b00      	cmp	r3, #0
  402182:	d03c      	beq.n	4021fe <setvbuf+0x92>
  402184:	f1b8 0f02 	cmp.w	r8, #2
  402188:	d82f      	bhi.n	4021ea <setvbuf+0x7e>
  40218a:	2f00      	cmp	r7, #0
  40218c:	db2d      	blt.n	4021ea <setvbuf+0x7e>
  40218e:	4621      	mov	r1, r4
  402190:	4630      	mov	r0, r6
  402192:	f001 f9ad 	bl	4034f0 <_fflush_r>
  402196:	89a1      	ldrh	r1, [r4, #12]
  402198:	2300      	movs	r3, #0
  40219a:	6063      	str	r3, [r4, #4]
  40219c:	61a3      	str	r3, [r4, #24]
  40219e:	060b      	lsls	r3, r1, #24
  4021a0:	d427      	bmi.n	4021f2 <setvbuf+0x86>
  4021a2:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  4021a6:	b289      	uxth	r1, r1
  4021a8:	f1b8 0f02 	cmp.w	r8, #2
  4021ac:	81a1      	strh	r1, [r4, #12]
  4021ae:	d02a      	beq.n	402206 <setvbuf+0x9a>
  4021b0:	2d00      	cmp	r5, #0
  4021b2:	d036      	beq.n	402222 <setvbuf+0xb6>
  4021b4:	f1b8 0f01 	cmp.w	r8, #1
  4021b8:	d011      	beq.n	4021de <setvbuf+0x72>
  4021ba:	b289      	uxth	r1, r1
  4021bc:	f001 0008 	and.w	r0, r1, #8
  4021c0:	4b27      	ldr	r3, [pc, #156]	; (402260 <setvbuf+0xf4>)
  4021c2:	63f3      	str	r3, [r6, #60]	; 0x3c
  4021c4:	b280      	uxth	r0, r0
  4021c6:	6025      	str	r5, [r4, #0]
  4021c8:	6125      	str	r5, [r4, #16]
  4021ca:	6167      	str	r7, [r4, #20]
  4021cc:	b178      	cbz	r0, 4021ee <setvbuf+0x82>
  4021ce:	f011 0f03 	tst.w	r1, #3
  4021d2:	bf18      	it	ne
  4021d4:	2700      	movne	r7, #0
  4021d6:	60a7      	str	r7, [r4, #8]
  4021d8:	2000      	movs	r0, #0
  4021da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021de:	f041 0101 	orr.w	r1, r1, #1
  4021e2:	427b      	negs	r3, r7
  4021e4:	81a1      	strh	r1, [r4, #12]
  4021e6:	61a3      	str	r3, [r4, #24]
  4021e8:	e7e7      	b.n	4021ba <setvbuf+0x4e>
  4021ea:	f04f 30ff 	mov.w	r0, #4294967295
  4021ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021f2:	6921      	ldr	r1, [r4, #16]
  4021f4:	4630      	mov	r0, r6
  4021f6:	f001 fae7 	bl	4037c8 <_free_r>
  4021fa:	89a1      	ldrh	r1, [r4, #12]
  4021fc:	e7d1      	b.n	4021a2 <setvbuf+0x36>
  4021fe:	4630      	mov	r0, r6
  402200:	f001 fa0a 	bl	403618 <__sinit>
  402204:	e7be      	b.n	402184 <setvbuf+0x18>
  402206:	2000      	movs	r0, #0
  402208:	f104 0343 	add.w	r3, r4, #67	; 0x43
  40220c:	f041 0102 	orr.w	r1, r1, #2
  402210:	2500      	movs	r5, #0
  402212:	2201      	movs	r2, #1
  402214:	81a1      	strh	r1, [r4, #12]
  402216:	60a5      	str	r5, [r4, #8]
  402218:	6023      	str	r3, [r4, #0]
  40221a:	6123      	str	r3, [r4, #16]
  40221c:	6162      	str	r2, [r4, #20]
  40221e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402222:	2f00      	cmp	r7, #0
  402224:	bf08      	it	eq
  402226:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40222a:	4638      	mov	r0, r7
  40222c:	f001 fdd4 	bl	403dd8 <malloc>
  402230:	4605      	mov	r5, r0
  402232:	b128      	cbz	r0, 402240 <setvbuf+0xd4>
  402234:	89a1      	ldrh	r1, [r4, #12]
  402236:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40223a:	b289      	uxth	r1, r1
  40223c:	81a1      	strh	r1, [r4, #12]
  40223e:	e7b9      	b.n	4021b4 <setvbuf+0x48>
  402240:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402244:	f001 fdc8 	bl	403dd8 <malloc>
  402248:	4605      	mov	r5, r0
  40224a:	b918      	cbnz	r0, 402254 <setvbuf+0xe8>
  40224c:	89a1      	ldrh	r1, [r4, #12]
  40224e:	f04f 30ff 	mov.w	r0, #4294967295
  402252:	e7d9      	b.n	402208 <setvbuf+0x9c>
  402254:	f44f 6780 	mov.w	r7, #1024	; 0x400
  402258:	e7ec      	b.n	402234 <setvbuf+0xc8>
  40225a:	bf00      	nop
  40225c:	20000430 	.word	0x20000430
  402260:	0040351d 	.word	0x0040351d
	...
  402280:	eba2 0003 	sub.w	r0, r2, r3
  402284:	4770      	bx	lr
  402286:	bf00      	nop

00402288 <strcmp>:
  402288:	7802      	ldrb	r2, [r0, #0]
  40228a:	780b      	ldrb	r3, [r1, #0]
  40228c:	2a01      	cmp	r2, #1
  40228e:	bf28      	it	cs
  402290:	429a      	cmpcs	r2, r3
  402292:	d1f5      	bne.n	402280 <setvbuf+0x114>
  402294:	e96d 4504 	strd	r4, r5, [sp, #-16]!
  402298:	ea40 0401 	orr.w	r4, r0, r1
  40229c:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4022a0:	f06f 0c00 	mvn.w	ip, #0
  4022a4:	ea4f 7244 	mov.w	r2, r4, lsl #29
  4022a8:	b312      	cbz	r2, 4022f0 <strcmp+0x68>
  4022aa:	ea80 0401 	eor.w	r4, r0, r1
  4022ae:	f014 0f07 	tst.w	r4, #7
  4022b2:	d16a      	bne.n	40238a <strcmp+0x102>
  4022b4:	f000 0407 	and.w	r4, r0, #7
  4022b8:	f020 0007 	bic.w	r0, r0, #7
  4022bc:	f004 0503 	and.w	r5, r4, #3
  4022c0:	f021 0107 	bic.w	r1, r1, #7
  4022c4:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4022c8:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  4022cc:	f014 0f04 	tst.w	r4, #4
  4022d0:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  4022d4:	fa0c f405 	lsl.w	r4, ip, r5
  4022d8:	ea62 0204 	orn	r2, r2, r4
  4022dc:	ea66 0604 	orn	r6, r6, r4
  4022e0:	d00a      	beq.n	4022f8 <strcmp+0x70>
  4022e2:	ea63 0304 	orn	r3, r3, r4
  4022e6:	4662      	mov	r2, ip
  4022e8:	ea67 0704 	orn	r7, r7, r4
  4022ec:	4666      	mov	r6, ip
  4022ee:	e003      	b.n	4022f8 <strcmp+0x70>
  4022f0:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  4022f4:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  4022f8:	fa82 f54c 	uadd8	r5, r2, ip
  4022fc:	ea82 0406 	eor.w	r4, r2, r6
  402300:	faa4 f48c 	sel	r4, r4, ip
  402304:	bb6c      	cbnz	r4, 402362 <strcmp+0xda>
  402306:	fa83 f54c 	uadd8	r5, r3, ip
  40230a:	ea83 0507 	eor.w	r5, r3, r7
  40230e:	faa5 f58c 	sel	r5, r5, ip
  402312:	b995      	cbnz	r5, 40233a <strcmp+0xb2>
  402314:	e950 2302 	ldrd	r2, r3, [r0, #-8]
  402318:	e951 6702 	ldrd	r6, r7, [r1, #-8]
  40231c:	fa82 f54c 	uadd8	r5, r2, ip
  402320:	ea82 0406 	eor.w	r4, r2, r6
  402324:	faa4 f48c 	sel	r4, r4, ip
  402328:	fa83 f54c 	uadd8	r5, r3, ip
  40232c:	ea83 0507 	eor.w	r5, r3, r7
  402330:	faa5 f58c 	sel	r5, r5, ip
  402334:	4325      	orrs	r5, r4
  402336:	d0db      	beq.n	4022f0 <strcmp+0x68>
  402338:	b99c      	cbnz	r4, 402362 <strcmp+0xda>
  40233a:	ba2d      	rev	r5, r5
  40233c:	fab5 f485 	clz	r4, r5
  402340:	f024 0407 	bic.w	r4, r4, #7
  402344:	fa27 f104 	lsr.w	r1, r7, r4
  402348:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40234c:	fa23 f304 	lsr.w	r3, r3, r4
  402350:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  402354:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  402358:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  40235c:	eba0 0001 	sub.w	r0, r0, r1
  402360:	4770      	bx	lr
  402362:	ba24      	rev	r4, r4
  402364:	fab4 f484 	clz	r4, r4
  402368:	f024 0407 	bic.w	r4, r4, #7
  40236c:	fa26 f104 	lsr.w	r1, r6, r4
  402370:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  402374:	fa22 f204 	lsr.w	r2, r2, r4
  402378:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  40237c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  402380:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  402384:	eba0 0001 	sub.w	r0, r0, r1
  402388:	4770      	bx	lr
  40238a:	f014 0f03 	tst.w	r4, #3
  40238e:	d13c      	bne.n	40240a <strcmp+0x182>
  402390:	f010 0403 	ands.w	r4, r0, #3
  402394:	d128      	bne.n	4023e8 <strcmp+0x160>
  402396:	f850 2b08 	ldr.w	r2, [r0], #8
  40239a:	f851 3b08 	ldr.w	r3, [r1], #8
  40239e:	fa82 f54c 	uadd8	r5, r2, ip
  4023a2:	ea82 0503 	eor.w	r5, r2, r3
  4023a6:	faa5 f58c 	sel	r5, r5, ip
  4023aa:	b95d      	cbnz	r5, 4023c4 <strcmp+0x13c>
  4023ac:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4023b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4023b4:	fa82 f54c 	uadd8	r5, r2, ip
  4023b8:	ea82 0503 	eor.w	r5, r2, r3
  4023bc:	faa5 f58c 	sel	r5, r5, ip
  4023c0:	2d00      	cmp	r5, #0
  4023c2:	d0e8      	beq.n	402396 <strcmp+0x10e>
  4023c4:	ba2d      	rev	r5, r5
  4023c6:	fab5 f485 	clz	r4, r5
  4023ca:	f024 0407 	bic.w	r4, r4, #7
  4023ce:	fa23 f104 	lsr.w	r1, r3, r4
  4023d2:	fa22 f204 	lsr.w	r2, r2, r4
  4023d6:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  4023da:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4023de:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  4023e2:	eba0 0001 	sub.w	r0, r0, r1
  4023e6:	4770      	bx	lr
  4023e8:	ea4f 04c4 	mov.w	r4, r4, lsl #3
  4023ec:	f020 0003 	bic.w	r0, r0, #3
  4023f0:	f850 2b08 	ldr.w	r2, [r0], #8
  4023f4:	f021 0103 	bic.w	r1, r1, #3
  4023f8:	f851 3b08 	ldr.w	r3, [r1], #8
  4023fc:	fa0c f404 	lsl.w	r4, ip, r4
  402400:	ea62 0204 	orn	r2, r2, r4
  402404:	ea63 0304 	orn	r3, r3, r4
  402408:	e7c9      	b.n	40239e <strcmp+0x116>
  40240a:	f010 0403 	ands.w	r4, r0, #3
  40240e:	d01a      	beq.n	402446 <strcmp+0x1be>
  402410:	eba1 0104 	sub.w	r1, r1, r4
  402414:	f020 0003 	bic.w	r0, r0, #3
  402418:	07e4      	lsls	r4, r4, #31
  40241a:	f850 2b04 	ldr.w	r2, [r0], #4
  40241e:	d006      	beq.n	40242e <strcmp+0x1a6>
  402420:	d20f      	bcs.n	402442 <strcmp+0x1ba>
  402422:	788b      	ldrb	r3, [r1, #2]
  402424:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
  402428:	1ae4      	subs	r4, r4, r3
  40242a:	d106      	bne.n	40243a <strcmp+0x1b2>
  40242c:	b12b      	cbz	r3, 40243a <strcmp+0x1b2>
  40242e:	78cb      	ldrb	r3, [r1, #3]
  402430:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
  402434:	1ae4      	subs	r4, r4, r3
  402436:	d100      	bne.n	40243a <strcmp+0x1b2>
  402438:	b91b      	cbnz	r3, 402442 <strcmp+0x1ba>
  40243a:	4620      	mov	r0, r4
  40243c:	f85d 4b10 	ldr.w	r4, [sp], #16
  402440:	4770      	bx	lr
  402442:	f101 0104 	add.w	r1, r1, #4
  402446:	f850 2b04 	ldr.w	r2, [r0], #4
  40244a:	07cc      	lsls	r4, r1, #31
  40244c:	f021 0103 	bic.w	r1, r1, #3
  402450:	f851 3b04 	ldr.w	r3, [r1], #4
  402454:	d848      	bhi.n	4024e8 <strcmp+0x260>
  402456:	d224      	bcs.n	4024a2 <strcmp+0x21a>
  402458:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
  40245c:	fa82 f54c 	uadd8	r5, r2, ip
  402460:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
  402464:	faa5 f58c 	sel	r5, r5, ip
  402468:	d10a      	bne.n	402480 <strcmp+0x1f8>
  40246a:	b965      	cbnz	r5, 402486 <strcmp+0x1fe>
  40246c:	f851 3b04 	ldr.w	r3, [r1], #4
  402470:	ea84 0402 	eor.w	r4, r4, r2
  402474:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
  402478:	d10e      	bne.n	402498 <strcmp+0x210>
  40247a:	f850 2b04 	ldr.w	r2, [r0], #4
  40247e:	e7eb      	b.n	402458 <strcmp+0x1d0>
  402480:	ea4f 2313 	mov.w	r3, r3, lsr #8
  402484:	e055      	b.n	402532 <strcmp+0x2aa>
  402486:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
  40248a:	d14d      	bne.n	402528 <strcmp+0x2a0>
  40248c:	7808      	ldrb	r0, [r1, #0]
  40248e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  402492:	f1c0 0000 	rsb	r0, r0, #0
  402496:	4770      	bx	lr
  402498:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40249c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  4024a0:	e047      	b.n	402532 <strcmp+0x2aa>
  4024a2:	ea02 441c 	and.w	r4, r2, ip, lsr #16
  4024a6:	fa82 f54c 	uadd8	r5, r2, ip
  4024aa:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
  4024ae:	faa5 f58c 	sel	r5, r5, ip
  4024b2:	d10a      	bne.n	4024ca <strcmp+0x242>
  4024b4:	b965      	cbnz	r5, 4024d0 <strcmp+0x248>
  4024b6:	f851 3b04 	ldr.w	r3, [r1], #4
  4024ba:	ea84 0402 	eor.w	r4, r4, r2
  4024be:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
  4024c2:	d10c      	bne.n	4024de <strcmp+0x256>
  4024c4:	f850 2b04 	ldr.w	r2, [r0], #4
  4024c8:	e7eb      	b.n	4024a2 <strcmp+0x21a>
  4024ca:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4024ce:	e030      	b.n	402532 <strcmp+0x2aa>
  4024d0:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
  4024d4:	d128      	bne.n	402528 <strcmp+0x2a0>
  4024d6:	880b      	ldrh	r3, [r1, #0]
  4024d8:	ea4f 4212 	mov.w	r2, r2, lsr #16
  4024dc:	e029      	b.n	402532 <strcmp+0x2aa>
  4024de:	ea4f 4212 	mov.w	r2, r2, lsr #16
  4024e2:	ea03 431c 	and.w	r3, r3, ip, lsr #16
  4024e6:	e024      	b.n	402532 <strcmp+0x2aa>
  4024e8:	f002 04ff 	and.w	r4, r2, #255	; 0xff
  4024ec:	fa82 f54c 	uadd8	r5, r2, ip
  4024f0:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
  4024f4:	faa5 f58c 	sel	r5, r5, ip
  4024f8:	d10a      	bne.n	402510 <strcmp+0x288>
  4024fa:	b965      	cbnz	r5, 402516 <strcmp+0x28e>
  4024fc:	f851 3b04 	ldr.w	r3, [r1], #4
  402500:	ea84 0402 	eor.w	r4, r4, r2
  402504:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
  402508:	d109      	bne.n	40251e <strcmp+0x296>
  40250a:	f850 2b04 	ldr.w	r2, [r0], #4
  40250e:	e7eb      	b.n	4024e8 <strcmp+0x260>
  402510:	ea4f 6313 	mov.w	r3, r3, lsr #24
  402514:	e00d      	b.n	402532 <strcmp+0x2aa>
  402516:	f015 0fff 	tst.w	r5, #255	; 0xff
  40251a:	d105      	bne.n	402528 <strcmp+0x2a0>
  40251c:	680b      	ldr	r3, [r1, #0]
  40251e:	ea4f 2212 	mov.w	r2, r2, lsr #8
  402522:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  402526:	e004      	b.n	402532 <strcmp+0x2aa>
  402528:	f04f 0000 	mov.w	r0, #0
  40252c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  402530:	4770      	bx	lr
  402532:	ba12      	rev	r2, r2
  402534:	ba1b      	rev	r3, r3
  402536:	fa82 f44c 	uadd8	r4, r2, ip
  40253a:	ea82 0403 	eor.w	r4, r2, r3
  40253e:	faa4 f58c 	sel	r5, r4, ip
  402542:	fab5 f485 	clz	r4, r5
  402546:	fa02 f204 	lsl.w	r2, r2, r4
  40254a:	fa03 f304 	lsl.w	r3, r3, r4
  40254e:	ea4f 6012 	mov.w	r0, r2, lsr #24
  402552:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  402556:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
  40255a:	4770      	bx	lr

0040255c <strlen>:
  40255c:	f020 0103 	bic.w	r1, r0, #3
  402560:	f010 0003 	ands.w	r0, r0, #3
  402564:	f1c0 0000 	rsb	r0, r0, #0
  402568:	f851 3b04 	ldr.w	r3, [r1], #4
  40256c:	f100 0c04 	add.w	ip, r0, #4
  402570:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  402574:	f06f 0200 	mvn.w	r2, #0
  402578:	bf1c      	itt	ne
  40257a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40257e:	4313      	orrne	r3, r2
  402580:	f04f 0c01 	mov.w	ip, #1
  402584:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  402588:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40258c:	eba3 020c 	sub.w	r2, r3, ip
  402590:	ea22 0203 	bic.w	r2, r2, r3
  402594:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  402598:	bf04      	itt	eq
  40259a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40259e:	3004      	addeq	r0, #4
  4025a0:	d0f4      	beq.n	40258c <strlen+0x30>
  4025a2:	f1c2 0100 	rsb	r1, r2, #0
  4025a6:	ea02 0201 	and.w	r2, r2, r1
  4025aa:	fab2 f282 	clz	r2, r2
  4025ae:	f1c2 021f 	rsb	r2, r2, #31
  4025b2:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4025b6:	4770      	bx	lr

004025b8 <__sprint_r.part.0>:
  4025b8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4025ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4025be:	049c      	lsls	r4, r3, #18
  4025c0:	460f      	mov	r7, r1
  4025c2:	4692      	mov	sl, r2
  4025c4:	d52b      	bpl.n	40261e <__sprint_r.part.0+0x66>
  4025c6:	6893      	ldr	r3, [r2, #8]
  4025c8:	6812      	ldr	r2, [r2, #0]
  4025ca:	b333      	cbz	r3, 40261a <__sprint_r.part.0+0x62>
  4025cc:	4680      	mov	r8, r0
  4025ce:	f102 0908 	add.w	r9, r2, #8
  4025d2:	e919 0060 	ldmdb	r9, {r5, r6}
  4025d6:	08b6      	lsrs	r6, r6, #2
  4025d8:	d017      	beq.n	40260a <__sprint_r.part.0+0x52>
  4025da:	3d04      	subs	r5, #4
  4025dc:	2400      	movs	r4, #0
  4025de:	e001      	b.n	4025e4 <__sprint_r.part.0+0x2c>
  4025e0:	42a6      	cmp	r6, r4
  4025e2:	d010      	beq.n	402606 <__sprint_r.part.0+0x4e>
  4025e4:	4640      	mov	r0, r8
  4025e6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4025ea:	463a      	mov	r2, r7
  4025ec:	f001 f88c 	bl	403708 <_fputwc_r>
  4025f0:	1c43      	adds	r3, r0, #1
  4025f2:	f104 0401 	add.w	r4, r4, #1
  4025f6:	d1f3      	bne.n	4025e0 <__sprint_r.part.0+0x28>
  4025f8:	2300      	movs	r3, #0
  4025fa:	f8ca 3008 	str.w	r3, [sl, #8]
  4025fe:	f8ca 3004 	str.w	r3, [sl, #4]
  402602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402606:	f8da 3008 	ldr.w	r3, [sl, #8]
  40260a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40260e:	f8ca 3008 	str.w	r3, [sl, #8]
  402612:	f109 0908 	add.w	r9, r9, #8
  402616:	2b00      	cmp	r3, #0
  402618:	d1db      	bne.n	4025d2 <__sprint_r.part.0+0x1a>
  40261a:	2000      	movs	r0, #0
  40261c:	e7ec      	b.n	4025f8 <__sprint_r.part.0+0x40>
  40261e:	f001 f9ab 	bl	403978 <__sfvwrite_r>
  402622:	2300      	movs	r3, #0
  402624:	f8ca 3008 	str.w	r3, [sl, #8]
  402628:	f8ca 3004 	str.w	r3, [sl, #4]
  40262c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402630 <_vfiprintf_r>:
  402630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402634:	b0ab      	sub	sp, #172	; 0xac
  402636:	461c      	mov	r4, r3
  402638:	9100      	str	r1, [sp, #0]
  40263a:	4693      	mov	fp, r2
  40263c:	9304      	str	r3, [sp, #16]
  40263e:	9001      	str	r0, [sp, #4]
  402640:	b118      	cbz	r0, 40264a <_vfiprintf_r+0x1a>
  402642:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402644:	2b00      	cmp	r3, #0
  402646:	f000 80e3 	beq.w	402810 <_vfiprintf_r+0x1e0>
  40264a:	9b00      	ldr	r3, [sp, #0]
  40264c:	8999      	ldrh	r1, [r3, #12]
  40264e:	b28a      	uxth	r2, r1
  402650:	0490      	lsls	r0, r2, #18
  402652:	d408      	bmi.n	402666 <_vfiprintf_r+0x36>
  402654:	4618      	mov	r0, r3
  402656:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  402658:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40265c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402660:	8182      	strh	r2, [r0, #12]
  402662:	6643      	str	r3, [r0, #100]	; 0x64
  402664:	b292      	uxth	r2, r2
  402666:	0711      	lsls	r1, r2, #28
  402668:	f140 80b2 	bpl.w	4027d0 <_vfiprintf_r+0x1a0>
  40266c:	9b00      	ldr	r3, [sp, #0]
  40266e:	691b      	ldr	r3, [r3, #16]
  402670:	2b00      	cmp	r3, #0
  402672:	f000 80ad 	beq.w	4027d0 <_vfiprintf_r+0x1a0>
  402676:	f002 021a 	and.w	r2, r2, #26
  40267a:	2a0a      	cmp	r2, #10
  40267c:	f000 80b4 	beq.w	4027e8 <_vfiprintf_r+0x1b8>
  402680:	2300      	movs	r3, #0
  402682:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  402686:	9309      	str	r3, [sp, #36]	; 0x24
  402688:	930f      	str	r3, [sp, #60]	; 0x3c
  40268a:	930e      	str	r3, [sp, #56]	; 0x38
  40268c:	9302      	str	r3, [sp, #8]
  40268e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402692:	4654      	mov	r4, sl
  402694:	f89b 3000 	ldrb.w	r3, [fp]
  402698:	2b00      	cmp	r3, #0
  40269a:	f000 84a3 	beq.w	402fe4 <_vfiprintf_r+0x9b4>
  40269e:	2b25      	cmp	r3, #37	; 0x25
  4026a0:	f000 84a0 	beq.w	402fe4 <_vfiprintf_r+0x9b4>
  4026a4:	465a      	mov	r2, fp
  4026a6:	e001      	b.n	4026ac <_vfiprintf_r+0x7c>
  4026a8:	2b25      	cmp	r3, #37	; 0x25
  4026aa:	d003      	beq.n	4026b4 <_vfiprintf_r+0x84>
  4026ac:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4026b0:	2b00      	cmp	r3, #0
  4026b2:	d1f9      	bne.n	4026a8 <_vfiprintf_r+0x78>
  4026b4:	ebcb 0602 	rsb	r6, fp, r2
  4026b8:	4615      	mov	r5, r2
  4026ba:	b196      	cbz	r6, 4026e2 <_vfiprintf_r+0xb2>
  4026bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4026be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026c0:	f8c4 b000 	str.w	fp, [r4]
  4026c4:	3301      	adds	r3, #1
  4026c6:	4432      	add	r2, r6
  4026c8:	2b07      	cmp	r3, #7
  4026ca:	6066      	str	r6, [r4, #4]
  4026cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4026ce:	930e      	str	r3, [sp, #56]	; 0x38
  4026d0:	dd79      	ble.n	4027c6 <_vfiprintf_r+0x196>
  4026d2:	2a00      	cmp	r2, #0
  4026d4:	f040 84af 	bne.w	403036 <_vfiprintf_r+0xa06>
  4026d8:	9b02      	ldr	r3, [sp, #8]
  4026da:	920e      	str	r2, [sp, #56]	; 0x38
  4026dc:	4433      	add	r3, r6
  4026de:	4654      	mov	r4, sl
  4026e0:	9302      	str	r3, [sp, #8]
  4026e2:	782b      	ldrb	r3, [r5, #0]
  4026e4:	2b00      	cmp	r3, #0
  4026e6:	f000 8360 	beq.w	402daa <_vfiprintf_r+0x77a>
  4026ea:	2100      	movs	r1, #0
  4026ec:	f04f 0300 	mov.w	r3, #0
  4026f0:	f04f 3cff 	mov.w	ip, #4294967295
  4026f4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4026f8:	1c68      	adds	r0, r5, #1
  4026fa:	786b      	ldrb	r3, [r5, #1]
  4026fc:	4688      	mov	r8, r1
  4026fe:	460d      	mov	r5, r1
  402700:	4666      	mov	r6, ip
  402702:	f100 0b01 	add.w	fp, r0, #1
  402706:	f1a3 0220 	sub.w	r2, r3, #32
  40270a:	2a58      	cmp	r2, #88	; 0x58
  40270c:	f200 82ab 	bhi.w	402c66 <_vfiprintf_r+0x636>
  402710:	e8df f012 	tbh	[pc, r2, lsl #1]
  402714:	02a9029b 	.word	0x02a9029b
  402718:	02a302a9 	.word	0x02a302a9
  40271c:	02a902a9 	.word	0x02a902a9
  402720:	02a902a9 	.word	0x02a902a9
  402724:	02a902a9 	.word	0x02a902a9
  402728:	02620255 	.word	0x02620255
  40272c:	010d02a9 	.word	0x010d02a9
  402730:	02a9026e 	.word	0x02a9026e
  402734:	012f0129 	.word	0x012f0129
  402738:	012f012f 	.word	0x012f012f
  40273c:	012f012f 	.word	0x012f012f
  402740:	012f012f 	.word	0x012f012f
  402744:	012f012f 	.word	0x012f012f
  402748:	02a902a9 	.word	0x02a902a9
  40274c:	02a902a9 	.word	0x02a902a9
  402750:	02a902a9 	.word	0x02a902a9
  402754:	02a902a9 	.word	0x02a902a9
  402758:	02a902a9 	.word	0x02a902a9
  40275c:	02a9013d 	.word	0x02a9013d
  402760:	02a902a9 	.word	0x02a902a9
  402764:	02a902a9 	.word	0x02a902a9
  402768:	02a902a9 	.word	0x02a902a9
  40276c:	02a902a9 	.word	0x02a902a9
  402770:	017402a9 	.word	0x017402a9
  402774:	02a902a9 	.word	0x02a902a9
  402778:	02a902a9 	.word	0x02a902a9
  40277c:	018b02a9 	.word	0x018b02a9
  402780:	02a902a9 	.word	0x02a902a9
  402784:	02a901a3 	.word	0x02a901a3
  402788:	02a902a9 	.word	0x02a902a9
  40278c:	02a902a9 	.word	0x02a902a9
  402790:	02a902a9 	.word	0x02a902a9
  402794:	02a902a9 	.word	0x02a902a9
  402798:	01c702a9 	.word	0x01c702a9
  40279c:	02a901da 	.word	0x02a901da
  4027a0:	02a902a9 	.word	0x02a902a9
  4027a4:	01da0123 	.word	0x01da0123
  4027a8:	02a902a9 	.word	0x02a902a9
  4027ac:	02a9024c 	.word	0x02a9024c
  4027b0:	0113028a 	.word	0x0113028a
  4027b4:	020701f3 	.word	0x020701f3
  4027b8:	020d02a9 	.word	0x020d02a9
  4027bc:	008102a9 	.word	0x008102a9
  4027c0:	02a902a9 	.word	0x02a902a9
  4027c4:	0233      	.short	0x0233
  4027c6:	3408      	adds	r4, #8
  4027c8:	9b02      	ldr	r3, [sp, #8]
  4027ca:	4433      	add	r3, r6
  4027cc:	9302      	str	r3, [sp, #8]
  4027ce:	e788      	b.n	4026e2 <_vfiprintf_r+0xb2>
  4027d0:	9801      	ldr	r0, [sp, #4]
  4027d2:	9900      	ldr	r1, [sp, #0]
  4027d4:	f000 fd70 	bl	4032b8 <__swsetup_r>
  4027d8:	b9a8      	cbnz	r0, 402806 <_vfiprintf_r+0x1d6>
  4027da:	9b00      	ldr	r3, [sp, #0]
  4027dc:	899a      	ldrh	r2, [r3, #12]
  4027de:	f002 021a 	and.w	r2, r2, #26
  4027e2:	2a0a      	cmp	r2, #10
  4027e4:	f47f af4c 	bne.w	402680 <_vfiprintf_r+0x50>
  4027e8:	9b00      	ldr	r3, [sp, #0]
  4027ea:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  4027ee:	2b00      	cmp	r3, #0
  4027f0:	f6ff af46 	blt.w	402680 <_vfiprintf_r+0x50>
  4027f4:	9801      	ldr	r0, [sp, #4]
  4027f6:	9900      	ldr	r1, [sp, #0]
  4027f8:	465a      	mov	r2, fp
  4027fa:	4623      	mov	r3, r4
  4027fc:	f000 fd20 	bl	403240 <__sbprintf>
  402800:	b02b      	add	sp, #172	; 0xac
  402802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402806:	f04f 30ff 	mov.w	r0, #4294967295
  40280a:	b02b      	add	sp, #172	; 0xac
  40280c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402810:	f000 ff02 	bl	403618 <__sinit>
  402814:	e719      	b.n	40264a <_vfiprintf_r+0x1a>
  402816:	f018 0f20 	tst.w	r8, #32
  40281a:	9503      	str	r5, [sp, #12]
  40281c:	46b4      	mov	ip, r6
  40281e:	f000 810c 	beq.w	402a3a <_vfiprintf_r+0x40a>
  402822:	9b04      	ldr	r3, [sp, #16]
  402824:	3307      	adds	r3, #7
  402826:	f023 0307 	bic.w	r3, r3, #7
  40282a:	f103 0208 	add.w	r2, r3, #8
  40282e:	e9d3 6700 	ldrd	r6, r7, [r3]
  402832:	9204      	str	r2, [sp, #16]
  402834:	2301      	movs	r3, #1
  402836:	f04f 0200 	mov.w	r2, #0
  40283a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40283e:	46e1      	mov	r9, ip
  402840:	2500      	movs	r5, #0
  402842:	f1bc 0f00 	cmp.w	ip, #0
  402846:	bfa8      	it	ge
  402848:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40284c:	ea56 0207 	orrs.w	r2, r6, r7
  402850:	f040 80c4 	bne.w	4029dc <_vfiprintf_r+0x3ac>
  402854:	f1bc 0f00 	cmp.w	ip, #0
  402858:	f000 8381 	beq.w	402f5e <_vfiprintf_r+0x92e>
  40285c:	2b01      	cmp	r3, #1
  40285e:	f000 80c5 	beq.w	4029ec <_vfiprintf_r+0x3bc>
  402862:	2b02      	cmp	r3, #2
  402864:	f000 8387 	beq.w	402f76 <_vfiprintf_r+0x946>
  402868:	4651      	mov	r1, sl
  40286a:	08f2      	lsrs	r2, r6, #3
  40286c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402870:	08f8      	lsrs	r0, r7, #3
  402872:	f006 0307 	and.w	r3, r6, #7
  402876:	4607      	mov	r7, r0
  402878:	4616      	mov	r6, r2
  40287a:	3330      	adds	r3, #48	; 0x30
  40287c:	ea56 0207 	orrs.w	r2, r6, r7
  402880:	f801 3d01 	strb.w	r3, [r1, #-1]!
  402884:	d1f1      	bne.n	40286a <_vfiprintf_r+0x23a>
  402886:	f018 0f01 	tst.w	r8, #1
  40288a:	9107      	str	r1, [sp, #28]
  40288c:	f040 83fc 	bne.w	403088 <_vfiprintf_r+0xa58>
  402890:	ebc1 090a 	rsb	r9, r1, sl
  402894:	45e1      	cmp	r9, ip
  402896:	464e      	mov	r6, r9
  402898:	bfb8      	it	lt
  40289a:	4666      	movlt	r6, ip
  40289c:	b105      	cbz	r5, 4028a0 <_vfiprintf_r+0x270>
  40289e:	3601      	adds	r6, #1
  4028a0:	f018 0302 	ands.w	r3, r8, #2
  4028a4:	9305      	str	r3, [sp, #20]
  4028a6:	bf18      	it	ne
  4028a8:	3602      	addne	r6, #2
  4028aa:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  4028ae:	9306      	str	r3, [sp, #24]
  4028b0:	f040 81fa 	bne.w	402ca8 <_vfiprintf_r+0x678>
  4028b4:	9b03      	ldr	r3, [sp, #12]
  4028b6:	1b9d      	subs	r5, r3, r6
  4028b8:	2d00      	cmp	r5, #0
  4028ba:	f340 81f5 	ble.w	402ca8 <_vfiprintf_r+0x678>
  4028be:	2d10      	cmp	r5, #16
  4028c0:	f340 848c 	ble.w	4031dc <_vfiprintf_r+0xbac>
  4028c4:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4028c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028ca:	4fc6      	ldr	r7, [pc, #792]	; (402be4 <_vfiprintf_r+0x5b4>)
  4028cc:	4620      	mov	r0, r4
  4028ce:	2310      	movs	r3, #16
  4028d0:	4664      	mov	r4, ip
  4028d2:	4671      	mov	r1, lr
  4028d4:	4684      	mov	ip, r0
  4028d6:	e007      	b.n	4028e8 <_vfiprintf_r+0x2b8>
  4028d8:	f101 0e02 	add.w	lr, r1, #2
  4028dc:	f10c 0c08 	add.w	ip, ip, #8
  4028e0:	4601      	mov	r1, r0
  4028e2:	3d10      	subs	r5, #16
  4028e4:	2d10      	cmp	r5, #16
  4028e6:	dd13      	ble.n	402910 <_vfiprintf_r+0x2e0>
  4028e8:	1c48      	adds	r0, r1, #1
  4028ea:	3210      	adds	r2, #16
  4028ec:	2807      	cmp	r0, #7
  4028ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4028f0:	f8cc 7000 	str.w	r7, [ip]
  4028f4:	f8cc 3004 	str.w	r3, [ip, #4]
  4028f8:	900e      	str	r0, [sp, #56]	; 0x38
  4028fa:	dded      	ble.n	4028d8 <_vfiprintf_r+0x2a8>
  4028fc:	2a00      	cmp	r2, #0
  4028fe:	f040 81c3 	bne.w	402c88 <_vfiprintf_r+0x658>
  402902:	3d10      	subs	r5, #16
  402904:	2d10      	cmp	r5, #16
  402906:	4611      	mov	r1, r2
  402908:	f04f 0e01 	mov.w	lr, #1
  40290c:	46d4      	mov	ip, sl
  40290e:	dceb      	bgt.n	4028e8 <_vfiprintf_r+0x2b8>
  402910:	4663      	mov	r3, ip
  402912:	4671      	mov	r1, lr
  402914:	46a4      	mov	ip, r4
  402916:	461c      	mov	r4, r3
  402918:	442a      	add	r2, r5
  40291a:	2907      	cmp	r1, #7
  40291c:	920f      	str	r2, [sp, #60]	; 0x3c
  40291e:	6027      	str	r7, [r4, #0]
  402920:	6065      	str	r5, [r4, #4]
  402922:	910e      	str	r1, [sp, #56]	; 0x38
  402924:	f300 8346 	bgt.w	402fb4 <_vfiprintf_r+0x984>
  402928:	3408      	adds	r4, #8
  40292a:	1c48      	adds	r0, r1, #1
  40292c:	e1bf      	b.n	402cae <_vfiprintf_r+0x67e>
  40292e:	4658      	mov	r0, fp
  402930:	f048 0804 	orr.w	r8, r8, #4
  402934:	f89b 3000 	ldrb.w	r3, [fp]
  402938:	e6e3      	b.n	402702 <_vfiprintf_r+0xd2>
  40293a:	f018 0320 	ands.w	r3, r8, #32
  40293e:	9503      	str	r5, [sp, #12]
  402940:	46b4      	mov	ip, r6
  402942:	d062      	beq.n	402a0a <_vfiprintf_r+0x3da>
  402944:	9b04      	ldr	r3, [sp, #16]
  402946:	3307      	adds	r3, #7
  402948:	f023 0307 	bic.w	r3, r3, #7
  40294c:	f103 0208 	add.w	r2, r3, #8
  402950:	e9d3 6700 	ldrd	r6, r7, [r3]
  402954:	9204      	str	r2, [sp, #16]
  402956:	2300      	movs	r3, #0
  402958:	e76d      	b.n	402836 <_vfiprintf_r+0x206>
  40295a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  40295e:	f89b 3000 	ldrb.w	r3, [fp]
  402962:	4658      	mov	r0, fp
  402964:	e6cd      	b.n	402702 <_vfiprintf_r+0xd2>
  402966:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  40296a:	f89b 3000 	ldrb.w	r3, [fp]
  40296e:	4658      	mov	r0, fp
  402970:	e6c7      	b.n	402702 <_vfiprintf_r+0xd2>
  402972:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402976:	2500      	movs	r5, #0
  402978:	f81b 3b01 	ldrb.w	r3, [fp], #1
  40297c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402980:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402984:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402988:	2a09      	cmp	r2, #9
  40298a:	d9f5      	bls.n	402978 <_vfiprintf_r+0x348>
  40298c:	e6bb      	b.n	402706 <_vfiprintf_r+0xd6>
  40298e:	f048 0810 	orr.w	r8, r8, #16
  402992:	f018 0f20 	tst.w	r8, #32
  402996:	9503      	str	r5, [sp, #12]
  402998:	46b4      	mov	ip, r6
  40299a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40299e:	f000 809b 	beq.w	402ad8 <_vfiprintf_r+0x4a8>
  4029a2:	9904      	ldr	r1, [sp, #16]
  4029a4:	3107      	adds	r1, #7
  4029a6:	f021 0107 	bic.w	r1, r1, #7
  4029aa:	e9d1 2300 	ldrd	r2, r3, [r1]
  4029ae:	3108      	adds	r1, #8
  4029b0:	9104      	str	r1, [sp, #16]
  4029b2:	4616      	mov	r6, r2
  4029b4:	461f      	mov	r7, r3
  4029b6:	2a00      	cmp	r2, #0
  4029b8:	f173 0300 	sbcs.w	r3, r3, #0
  4029bc:	f2c0 83a6 	blt.w	40310c <_vfiprintf_r+0xadc>
  4029c0:	f1bc 0f00 	cmp.w	ip, #0
  4029c4:	bfa8      	it	ge
  4029c6:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4029ca:	ea56 0207 	orrs.w	r2, r6, r7
  4029ce:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4029d2:	46e1      	mov	r9, ip
  4029d4:	f04f 0301 	mov.w	r3, #1
  4029d8:	f43f af3c 	beq.w	402854 <_vfiprintf_r+0x224>
  4029dc:	2b01      	cmp	r3, #1
  4029de:	f47f af40 	bne.w	402862 <_vfiprintf_r+0x232>
  4029e2:	2f00      	cmp	r7, #0
  4029e4:	bf08      	it	eq
  4029e6:	2e0a      	cmpeq	r6, #10
  4029e8:	f080 8334 	bcs.w	403054 <_vfiprintf_r+0xa24>
  4029ec:	ab2a      	add	r3, sp, #168	; 0xa8
  4029ee:	3630      	adds	r6, #48	; 0x30
  4029f0:	f803 6d41 	strb.w	r6, [r3, #-65]!
  4029f4:	ebc3 090a 	rsb	r9, r3, sl
  4029f8:	9307      	str	r3, [sp, #28]
  4029fa:	e74b      	b.n	402894 <_vfiprintf_r+0x264>
  4029fc:	f048 0810 	orr.w	r8, r8, #16
  402a00:	f018 0320 	ands.w	r3, r8, #32
  402a04:	9503      	str	r5, [sp, #12]
  402a06:	46b4      	mov	ip, r6
  402a08:	d19c      	bne.n	402944 <_vfiprintf_r+0x314>
  402a0a:	f018 0210 	ands.w	r2, r8, #16
  402a0e:	f040 82f7 	bne.w	403000 <_vfiprintf_r+0x9d0>
  402a12:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  402a16:	f000 82f3 	beq.w	403000 <_vfiprintf_r+0x9d0>
  402a1a:	9904      	ldr	r1, [sp, #16]
  402a1c:	4613      	mov	r3, r2
  402a1e:	460a      	mov	r2, r1
  402a20:	3204      	adds	r2, #4
  402a22:	880e      	ldrh	r6, [r1, #0]
  402a24:	9204      	str	r2, [sp, #16]
  402a26:	2700      	movs	r7, #0
  402a28:	e705      	b.n	402836 <_vfiprintf_r+0x206>
  402a2a:	f048 0810 	orr.w	r8, r8, #16
  402a2e:	f018 0f20 	tst.w	r8, #32
  402a32:	9503      	str	r5, [sp, #12]
  402a34:	46b4      	mov	ip, r6
  402a36:	f47f aef4 	bne.w	402822 <_vfiprintf_r+0x1f2>
  402a3a:	9a04      	ldr	r2, [sp, #16]
  402a3c:	f018 0f10 	tst.w	r8, #16
  402a40:	4613      	mov	r3, r2
  402a42:	f040 82e4 	bne.w	40300e <_vfiprintf_r+0x9de>
  402a46:	f018 0f40 	tst.w	r8, #64	; 0x40
  402a4a:	f000 82e0 	beq.w	40300e <_vfiprintf_r+0x9de>
  402a4e:	8816      	ldrh	r6, [r2, #0]
  402a50:	3204      	adds	r2, #4
  402a52:	2700      	movs	r7, #0
  402a54:	2301      	movs	r3, #1
  402a56:	9204      	str	r2, [sp, #16]
  402a58:	e6ed      	b.n	402836 <_vfiprintf_r+0x206>
  402a5a:	4a63      	ldr	r2, [pc, #396]	; (402be8 <_vfiprintf_r+0x5b8>)
  402a5c:	9503      	str	r5, [sp, #12]
  402a5e:	f018 0f20 	tst.w	r8, #32
  402a62:	46b4      	mov	ip, r6
  402a64:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402a68:	9209      	str	r2, [sp, #36]	; 0x24
  402a6a:	f000 8090 	beq.w	402b8e <_vfiprintf_r+0x55e>
  402a6e:	9a04      	ldr	r2, [sp, #16]
  402a70:	3207      	adds	r2, #7
  402a72:	f022 0207 	bic.w	r2, r2, #7
  402a76:	e9d2 6700 	ldrd	r6, r7, [r2]
  402a7a:	f102 0108 	add.w	r1, r2, #8
  402a7e:	9104      	str	r1, [sp, #16]
  402a80:	f018 0f01 	tst.w	r8, #1
  402a84:	f000 8290 	beq.w	402fa8 <_vfiprintf_r+0x978>
  402a88:	ea56 0207 	orrs.w	r2, r6, r7
  402a8c:	f000 828c 	beq.w	402fa8 <_vfiprintf_r+0x978>
  402a90:	2230      	movs	r2, #48	; 0x30
  402a92:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  402a96:	f048 0802 	orr.w	r8, r8, #2
  402a9a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  402a9e:	2302      	movs	r3, #2
  402aa0:	e6c9      	b.n	402836 <_vfiprintf_r+0x206>
  402aa2:	9a04      	ldr	r2, [sp, #16]
  402aa4:	9503      	str	r5, [sp, #12]
  402aa6:	6813      	ldr	r3, [r2, #0]
  402aa8:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402aac:	4613      	mov	r3, r2
  402aae:	3304      	adds	r3, #4
  402ab0:	2601      	movs	r6, #1
  402ab2:	f04f 0100 	mov.w	r1, #0
  402ab6:	9304      	str	r3, [sp, #16]
  402ab8:	ab10      	add	r3, sp, #64	; 0x40
  402aba:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402abe:	46b1      	mov	r9, r6
  402ac0:	9307      	str	r3, [sp, #28]
  402ac2:	f04f 0c00 	mov.w	ip, #0
  402ac6:	e6eb      	b.n	4028a0 <_vfiprintf_r+0x270>
  402ac8:	f018 0f20 	tst.w	r8, #32
  402acc:	9503      	str	r5, [sp, #12]
  402ace:	46b4      	mov	ip, r6
  402ad0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402ad4:	f47f af65 	bne.w	4029a2 <_vfiprintf_r+0x372>
  402ad8:	f018 0f10 	tst.w	r8, #16
  402adc:	f040 82a2 	bne.w	403024 <_vfiprintf_r+0x9f4>
  402ae0:	f018 0f40 	tst.w	r8, #64	; 0x40
  402ae4:	f000 829e 	beq.w	403024 <_vfiprintf_r+0x9f4>
  402ae8:	9904      	ldr	r1, [sp, #16]
  402aea:	f9b1 6000 	ldrsh.w	r6, [r1]
  402aee:	3104      	adds	r1, #4
  402af0:	17f7      	asrs	r7, r6, #31
  402af2:	4632      	mov	r2, r6
  402af4:	463b      	mov	r3, r7
  402af6:	9104      	str	r1, [sp, #16]
  402af8:	e75d      	b.n	4029b6 <_vfiprintf_r+0x386>
  402afa:	9904      	ldr	r1, [sp, #16]
  402afc:	9503      	str	r5, [sp, #12]
  402afe:	2330      	movs	r3, #48	; 0x30
  402b00:	460a      	mov	r2, r1
  402b02:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  402b06:	2378      	movs	r3, #120	; 0x78
  402b08:	3204      	adds	r2, #4
  402b0a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  402b0e:	4b37      	ldr	r3, [pc, #220]	; (402bec <_vfiprintf_r+0x5bc>)
  402b10:	9309      	str	r3, [sp, #36]	; 0x24
  402b12:	46b4      	mov	ip, r6
  402b14:	f048 0802 	orr.w	r8, r8, #2
  402b18:	680e      	ldr	r6, [r1, #0]
  402b1a:	9204      	str	r2, [sp, #16]
  402b1c:	2700      	movs	r7, #0
  402b1e:	2302      	movs	r3, #2
  402b20:	e689      	b.n	402836 <_vfiprintf_r+0x206>
  402b22:	f048 0820 	orr.w	r8, r8, #32
  402b26:	f89b 3000 	ldrb.w	r3, [fp]
  402b2a:	4658      	mov	r0, fp
  402b2c:	e5e9      	b.n	402702 <_vfiprintf_r+0xd2>
  402b2e:	9a04      	ldr	r2, [sp, #16]
  402b30:	9503      	str	r5, [sp, #12]
  402b32:	6813      	ldr	r3, [r2, #0]
  402b34:	9307      	str	r3, [sp, #28]
  402b36:	f04f 0100 	mov.w	r1, #0
  402b3a:	46b4      	mov	ip, r6
  402b3c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402b40:	1d16      	adds	r6, r2, #4
  402b42:	2b00      	cmp	r3, #0
  402b44:	f000 8350 	beq.w	4031e8 <_vfiprintf_r+0xbb8>
  402b48:	f1bc 0f00 	cmp.w	ip, #0
  402b4c:	f2c0 832a 	blt.w	4031a4 <_vfiprintf_r+0xb74>
  402b50:	9d07      	ldr	r5, [sp, #28]
  402b52:	f8cd c010 	str.w	ip, [sp, #16]
  402b56:	4662      	mov	r2, ip
  402b58:	4628      	mov	r0, r5
  402b5a:	2100      	movs	r1, #0
  402b5c:	f001 fbd6 	bl	40430c <memchr>
  402b60:	f8dd c010 	ldr.w	ip, [sp, #16]
  402b64:	2800      	cmp	r0, #0
  402b66:	f000 8350 	beq.w	40320a <_vfiprintf_r+0xbda>
  402b6a:	ebc5 0900 	rsb	r9, r5, r0
  402b6e:	9604      	str	r6, [sp, #16]
  402b70:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402b74:	f04f 0c00 	mov.w	ip, #0
  402b78:	e68c      	b.n	402894 <_vfiprintf_r+0x264>
  402b7a:	4a1c      	ldr	r2, [pc, #112]	; (402bec <_vfiprintf_r+0x5bc>)
  402b7c:	9503      	str	r5, [sp, #12]
  402b7e:	f018 0f20 	tst.w	r8, #32
  402b82:	46b4      	mov	ip, r6
  402b84:	9209      	str	r2, [sp, #36]	; 0x24
  402b86:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402b8a:	f47f af70 	bne.w	402a6e <_vfiprintf_r+0x43e>
  402b8e:	9904      	ldr	r1, [sp, #16]
  402b90:	f018 0f10 	tst.w	r8, #16
  402b94:	460a      	mov	r2, r1
  402b96:	f040 8240 	bne.w	40301a <_vfiprintf_r+0x9ea>
  402b9a:	f018 0f40 	tst.w	r8, #64	; 0x40
  402b9e:	f000 823c 	beq.w	40301a <_vfiprintf_r+0x9ea>
  402ba2:	3204      	adds	r2, #4
  402ba4:	880e      	ldrh	r6, [r1, #0]
  402ba6:	9204      	str	r2, [sp, #16]
  402ba8:	2700      	movs	r7, #0
  402baa:	e769      	b.n	402a80 <_vfiprintf_r+0x450>
  402bac:	f89b 3000 	ldrb.w	r3, [fp]
  402bb0:	2b6c      	cmp	r3, #108	; 0x6c
  402bb2:	f000 82ea 	beq.w	40318a <_vfiprintf_r+0xb5a>
  402bb6:	f048 0810 	orr.w	r8, r8, #16
  402bba:	4658      	mov	r0, fp
  402bbc:	e5a1      	b.n	402702 <_vfiprintf_r+0xd2>
  402bbe:	9a04      	ldr	r2, [sp, #16]
  402bc0:	6815      	ldr	r5, [r2, #0]
  402bc2:	4613      	mov	r3, r2
  402bc4:	2d00      	cmp	r5, #0
  402bc6:	f103 0304 	add.w	r3, r3, #4
  402bca:	f2c0 82e6 	blt.w	40319a <_vfiprintf_r+0xb6a>
  402bce:	9304      	str	r3, [sp, #16]
  402bd0:	f89b 3000 	ldrb.w	r3, [fp]
  402bd4:	4658      	mov	r0, fp
  402bd6:	e594      	b.n	402702 <_vfiprintf_r+0xd2>
  402bd8:	f89b 3000 	ldrb.w	r3, [fp]
  402bdc:	4658      	mov	r0, fp
  402bde:	212b      	movs	r1, #43	; 0x2b
  402be0:	e58f      	b.n	402702 <_vfiprintf_r+0xd2>
  402be2:	bf00      	nop
  402be4:	004054a8 	.word	0x004054a8
  402be8:	00405478 	.word	0x00405478
  402bec:	0040548c 	.word	0x0040548c
  402bf0:	f89b 3000 	ldrb.w	r3, [fp]
  402bf4:	2b2a      	cmp	r3, #42	; 0x2a
  402bf6:	f10b 0001 	add.w	r0, fp, #1
  402bfa:	f000 830f 	beq.w	40321c <_vfiprintf_r+0xbec>
  402bfe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402c02:	2a09      	cmp	r2, #9
  402c04:	4683      	mov	fp, r0
  402c06:	f04f 0600 	mov.w	r6, #0
  402c0a:	f63f ad7c 	bhi.w	402706 <_vfiprintf_r+0xd6>
  402c0e:	f81b 3b01 	ldrb.w	r3, [fp], #1
  402c12:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  402c16:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  402c1a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402c1e:	2a09      	cmp	r2, #9
  402c20:	d9f5      	bls.n	402c0e <_vfiprintf_r+0x5de>
  402c22:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  402c26:	e56e      	b.n	402706 <_vfiprintf_r+0xd6>
  402c28:	f018 0f20 	tst.w	r8, #32
  402c2c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402c30:	f000 8283 	beq.w	40313a <_vfiprintf_r+0xb0a>
  402c34:	9a04      	ldr	r2, [sp, #16]
  402c36:	9902      	ldr	r1, [sp, #8]
  402c38:	6813      	ldr	r3, [r2, #0]
  402c3a:	17cf      	asrs	r7, r1, #31
  402c3c:	4608      	mov	r0, r1
  402c3e:	3204      	adds	r2, #4
  402c40:	4639      	mov	r1, r7
  402c42:	9204      	str	r2, [sp, #16]
  402c44:	e9c3 0100 	strd	r0, r1, [r3]
  402c48:	e524      	b.n	402694 <_vfiprintf_r+0x64>
  402c4a:	4658      	mov	r0, fp
  402c4c:	f89b 3000 	ldrb.w	r3, [fp]
  402c50:	2900      	cmp	r1, #0
  402c52:	f47f ad56 	bne.w	402702 <_vfiprintf_r+0xd2>
  402c56:	2120      	movs	r1, #32
  402c58:	e553      	b.n	402702 <_vfiprintf_r+0xd2>
  402c5a:	f048 0801 	orr.w	r8, r8, #1
  402c5e:	4658      	mov	r0, fp
  402c60:	f89b 3000 	ldrb.w	r3, [fp]
  402c64:	e54d      	b.n	402702 <_vfiprintf_r+0xd2>
  402c66:	9503      	str	r5, [sp, #12]
  402c68:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402c6c:	2b00      	cmp	r3, #0
  402c6e:	f000 809c 	beq.w	402daa <_vfiprintf_r+0x77a>
  402c72:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402c76:	f04f 0300 	mov.w	r3, #0
  402c7a:	2601      	movs	r6, #1
  402c7c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402c80:	ab10      	add	r3, sp, #64	; 0x40
  402c82:	46b1      	mov	r9, r6
  402c84:	9307      	str	r3, [sp, #28]
  402c86:	e71c      	b.n	402ac2 <_vfiprintf_r+0x492>
  402c88:	9801      	ldr	r0, [sp, #4]
  402c8a:	9900      	ldr	r1, [sp, #0]
  402c8c:	9308      	str	r3, [sp, #32]
  402c8e:	aa0d      	add	r2, sp, #52	; 0x34
  402c90:	f7ff fc92 	bl	4025b8 <__sprint_r.part.0>
  402c94:	2800      	cmp	r0, #0
  402c96:	f040 808f 	bne.w	402db8 <_vfiprintf_r+0x788>
  402c9a:	990e      	ldr	r1, [sp, #56]	; 0x38
  402c9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c9e:	9b08      	ldr	r3, [sp, #32]
  402ca0:	f101 0e01 	add.w	lr, r1, #1
  402ca4:	46d4      	mov	ip, sl
  402ca6:	e61c      	b.n	4028e2 <_vfiprintf_r+0x2b2>
  402ca8:	990e      	ldr	r1, [sp, #56]	; 0x38
  402caa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402cac:	1c48      	adds	r0, r1, #1
  402cae:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402cb2:	b16b      	cbz	r3, 402cd0 <_vfiprintf_r+0x6a0>
  402cb4:	3201      	adds	r2, #1
  402cb6:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  402cba:	2101      	movs	r1, #1
  402cbc:	2807      	cmp	r0, #7
  402cbe:	920f      	str	r2, [sp, #60]	; 0x3c
  402cc0:	900e      	str	r0, [sp, #56]	; 0x38
  402cc2:	6023      	str	r3, [r4, #0]
  402cc4:	6061      	str	r1, [r4, #4]
  402cc6:	f300 8134 	bgt.w	402f32 <_vfiprintf_r+0x902>
  402cca:	4601      	mov	r1, r0
  402ccc:	3408      	adds	r4, #8
  402cce:	3001      	adds	r0, #1
  402cd0:	9b05      	ldr	r3, [sp, #20]
  402cd2:	b163      	cbz	r3, 402cee <_vfiprintf_r+0x6be>
  402cd4:	3202      	adds	r2, #2
  402cd6:	a90c      	add	r1, sp, #48	; 0x30
  402cd8:	2302      	movs	r3, #2
  402cda:	2807      	cmp	r0, #7
  402cdc:	920f      	str	r2, [sp, #60]	; 0x3c
  402cde:	900e      	str	r0, [sp, #56]	; 0x38
  402ce0:	e884 000a 	stmia.w	r4, {r1, r3}
  402ce4:	f300 8134 	bgt.w	402f50 <_vfiprintf_r+0x920>
  402ce8:	4601      	mov	r1, r0
  402cea:	3408      	adds	r4, #8
  402cec:	3001      	adds	r0, #1
  402cee:	9b06      	ldr	r3, [sp, #24]
  402cf0:	2b80      	cmp	r3, #128	; 0x80
  402cf2:	f000 80d4 	beq.w	402e9e <_vfiprintf_r+0x86e>
  402cf6:	ebc9 070c 	rsb	r7, r9, ip
  402cfa:	2f00      	cmp	r7, #0
  402cfc:	dd2b      	ble.n	402d56 <_vfiprintf_r+0x726>
  402cfe:	2f10      	cmp	r7, #16
  402d00:	4daa      	ldr	r5, [pc, #680]	; (402fac <_vfiprintf_r+0x97c>)
  402d02:	dd1f      	ble.n	402d44 <_vfiprintf_r+0x714>
  402d04:	46a6      	mov	lr, r4
  402d06:	2310      	movs	r3, #16
  402d08:	9c01      	ldr	r4, [sp, #4]
  402d0a:	e007      	b.n	402d1c <_vfiprintf_r+0x6ec>
  402d0c:	f101 0c02 	add.w	ip, r1, #2
  402d10:	f10e 0e08 	add.w	lr, lr, #8
  402d14:	4601      	mov	r1, r0
  402d16:	3f10      	subs	r7, #16
  402d18:	2f10      	cmp	r7, #16
  402d1a:	dd11      	ble.n	402d40 <_vfiprintf_r+0x710>
  402d1c:	1c48      	adds	r0, r1, #1
  402d1e:	3210      	adds	r2, #16
  402d20:	2807      	cmp	r0, #7
  402d22:	920f      	str	r2, [sp, #60]	; 0x3c
  402d24:	f8ce 5000 	str.w	r5, [lr]
  402d28:	f8ce 3004 	str.w	r3, [lr, #4]
  402d2c:	900e      	str	r0, [sp, #56]	; 0x38
  402d2e:	dded      	ble.n	402d0c <_vfiprintf_r+0x6dc>
  402d30:	bb6a      	cbnz	r2, 402d8e <_vfiprintf_r+0x75e>
  402d32:	3f10      	subs	r7, #16
  402d34:	2f10      	cmp	r7, #16
  402d36:	f04f 0c01 	mov.w	ip, #1
  402d3a:	4611      	mov	r1, r2
  402d3c:	46d6      	mov	lr, sl
  402d3e:	dced      	bgt.n	402d1c <_vfiprintf_r+0x6ec>
  402d40:	4674      	mov	r4, lr
  402d42:	4660      	mov	r0, ip
  402d44:	443a      	add	r2, r7
  402d46:	2807      	cmp	r0, #7
  402d48:	920f      	str	r2, [sp, #60]	; 0x3c
  402d4a:	e884 00a0 	stmia.w	r4, {r5, r7}
  402d4e:	900e      	str	r0, [sp, #56]	; 0x38
  402d50:	dc3b      	bgt.n	402dca <_vfiprintf_r+0x79a>
  402d52:	3408      	adds	r4, #8
  402d54:	3001      	adds	r0, #1
  402d56:	eb02 0309 	add.w	r3, r2, r9
  402d5a:	9a07      	ldr	r2, [sp, #28]
  402d5c:	930f      	str	r3, [sp, #60]	; 0x3c
  402d5e:	2807      	cmp	r0, #7
  402d60:	e884 0204 	stmia.w	r4, {r2, r9}
  402d64:	900e      	str	r0, [sp, #56]	; 0x38
  402d66:	dd3d      	ble.n	402de4 <_vfiprintf_r+0x7b4>
  402d68:	2b00      	cmp	r3, #0
  402d6a:	f040 813e 	bne.w	402fea <_vfiprintf_r+0x9ba>
  402d6e:	f018 0f04 	tst.w	r8, #4
  402d72:	930e      	str	r3, [sp, #56]	; 0x38
  402d74:	f040 812f 	bne.w	402fd6 <_vfiprintf_r+0x9a6>
  402d78:	9b02      	ldr	r3, [sp, #8]
  402d7a:	9a03      	ldr	r2, [sp, #12]
  402d7c:	4296      	cmp	r6, r2
  402d7e:	bfac      	ite	ge
  402d80:	199b      	addge	r3, r3, r6
  402d82:	189b      	addlt	r3, r3, r2
  402d84:	9302      	str	r3, [sp, #8]
  402d86:	2300      	movs	r3, #0
  402d88:	930e      	str	r3, [sp, #56]	; 0x38
  402d8a:	4654      	mov	r4, sl
  402d8c:	e482      	b.n	402694 <_vfiprintf_r+0x64>
  402d8e:	4620      	mov	r0, r4
  402d90:	9900      	ldr	r1, [sp, #0]
  402d92:	9305      	str	r3, [sp, #20]
  402d94:	aa0d      	add	r2, sp, #52	; 0x34
  402d96:	f7ff fc0f 	bl	4025b8 <__sprint_r.part.0>
  402d9a:	b968      	cbnz	r0, 402db8 <_vfiprintf_r+0x788>
  402d9c:	990e      	ldr	r1, [sp, #56]	; 0x38
  402d9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402da0:	9b05      	ldr	r3, [sp, #20]
  402da2:	f101 0c01 	add.w	ip, r1, #1
  402da6:	46d6      	mov	lr, sl
  402da8:	e7b5      	b.n	402d16 <_vfiprintf_r+0x6e6>
  402daa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402dac:	b123      	cbz	r3, 402db8 <_vfiprintf_r+0x788>
  402dae:	9801      	ldr	r0, [sp, #4]
  402db0:	9900      	ldr	r1, [sp, #0]
  402db2:	aa0d      	add	r2, sp, #52	; 0x34
  402db4:	f7ff fc00 	bl	4025b8 <__sprint_r.part.0>
  402db8:	9b00      	ldr	r3, [sp, #0]
  402dba:	899b      	ldrh	r3, [r3, #12]
  402dbc:	065b      	lsls	r3, r3, #25
  402dbe:	f53f ad22 	bmi.w	402806 <_vfiprintf_r+0x1d6>
  402dc2:	9802      	ldr	r0, [sp, #8]
  402dc4:	b02b      	add	sp, #172	; 0xac
  402dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dca:	2a00      	cmp	r2, #0
  402dcc:	f040 8191 	bne.w	4030f2 <_vfiprintf_r+0xac2>
  402dd0:	2201      	movs	r2, #1
  402dd2:	9907      	ldr	r1, [sp, #28]
  402dd4:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  402dd8:	464b      	mov	r3, r9
  402dda:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402dde:	911a      	str	r1, [sp, #104]	; 0x68
  402de0:	920e      	str	r2, [sp, #56]	; 0x38
  402de2:	4654      	mov	r4, sl
  402de4:	f104 0208 	add.w	r2, r4, #8
  402de8:	f018 0f04 	tst.w	r8, #4
  402dec:	d039      	beq.n	402e62 <_vfiprintf_r+0x832>
  402dee:	9903      	ldr	r1, [sp, #12]
  402df0:	1b8d      	subs	r5, r1, r6
  402df2:	2d00      	cmp	r5, #0
  402df4:	dd35      	ble.n	402e62 <_vfiprintf_r+0x832>
  402df6:	2d10      	cmp	r5, #16
  402df8:	f340 8202 	ble.w	403200 <_vfiprintf_r+0xbd0>
  402dfc:	980e      	ldr	r0, [sp, #56]	; 0x38
  402dfe:	4f6c      	ldr	r7, [pc, #432]	; (402fb0 <_vfiprintf_r+0x980>)
  402e00:	f8dd 8004 	ldr.w	r8, [sp, #4]
  402e04:	f8dd 9000 	ldr.w	r9, [sp]
  402e08:	2410      	movs	r4, #16
  402e0a:	e006      	b.n	402e1a <_vfiprintf_r+0x7ea>
  402e0c:	f100 0e02 	add.w	lr, r0, #2
  402e10:	3208      	adds	r2, #8
  402e12:	4608      	mov	r0, r1
  402e14:	3d10      	subs	r5, #16
  402e16:	2d10      	cmp	r5, #16
  402e18:	dd10      	ble.n	402e3c <_vfiprintf_r+0x80c>
  402e1a:	1c41      	adds	r1, r0, #1
  402e1c:	3310      	adds	r3, #16
  402e1e:	2907      	cmp	r1, #7
  402e20:	930f      	str	r3, [sp, #60]	; 0x3c
  402e22:	6017      	str	r7, [r2, #0]
  402e24:	6054      	str	r4, [r2, #4]
  402e26:	910e      	str	r1, [sp, #56]	; 0x38
  402e28:	ddf0      	ble.n	402e0c <_vfiprintf_r+0x7dc>
  402e2a:	2b00      	cmp	r3, #0
  402e2c:	d12a      	bne.n	402e84 <_vfiprintf_r+0x854>
  402e2e:	3d10      	subs	r5, #16
  402e30:	2d10      	cmp	r5, #16
  402e32:	f04f 0e01 	mov.w	lr, #1
  402e36:	4618      	mov	r0, r3
  402e38:	4652      	mov	r2, sl
  402e3a:	dcee      	bgt.n	402e1a <_vfiprintf_r+0x7ea>
  402e3c:	442b      	add	r3, r5
  402e3e:	f1be 0f07 	cmp.w	lr, #7
  402e42:	930f      	str	r3, [sp, #60]	; 0x3c
  402e44:	6017      	str	r7, [r2, #0]
  402e46:	6055      	str	r5, [r2, #4]
  402e48:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402e4c:	dd09      	ble.n	402e62 <_vfiprintf_r+0x832>
  402e4e:	2b00      	cmp	r3, #0
  402e50:	d092      	beq.n	402d78 <_vfiprintf_r+0x748>
  402e52:	9801      	ldr	r0, [sp, #4]
  402e54:	9900      	ldr	r1, [sp, #0]
  402e56:	aa0d      	add	r2, sp, #52	; 0x34
  402e58:	f7ff fbae 	bl	4025b8 <__sprint_r.part.0>
  402e5c:	2800      	cmp	r0, #0
  402e5e:	d1ab      	bne.n	402db8 <_vfiprintf_r+0x788>
  402e60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402e62:	9a02      	ldr	r2, [sp, #8]
  402e64:	9903      	ldr	r1, [sp, #12]
  402e66:	428e      	cmp	r6, r1
  402e68:	bfac      	ite	ge
  402e6a:	1992      	addge	r2, r2, r6
  402e6c:	1852      	addlt	r2, r2, r1
  402e6e:	9202      	str	r2, [sp, #8]
  402e70:	2b00      	cmp	r3, #0
  402e72:	d088      	beq.n	402d86 <_vfiprintf_r+0x756>
  402e74:	9801      	ldr	r0, [sp, #4]
  402e76:	9900      	ldr	r1, [sp, #0]
  402e78:	aa0d      	add	r2, sp, #52	; 0x34
  402e7a:	f7ff fb9d 	bl	4025b8 <__sprint_r.part.0>
  402e7e:	2800      	cmp	r0, #0
  402e80:	d081      	beq.n	402d86 <_vfiprintf_r+0x756>
  402e82:	e799      	b.n	402db8 <_vfiprintf_r+0x788>
  402e84:	4640      	mov	r0, r8
  402e86:	4649      	mov	r1, r9
  402e88:	aa0d      	add	r2, sp, #52	; 0x34
  402e8a:	f7ff fb95 	bl	4025b8 <__sprint_r.part.0>
  402e8e:	2800      	cmp	r0, #0
  402e90:	d192      	bne.n	402db8 <_vfiprintf_r+0x788>
  402e92:	980e      	ldr	r0, [sp, #56]	; 0x38
  402e94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402e96:	f100 0e01 	add.w	lr, r0, #1
  402e9a:	4652      	mov	r2, sl
  402e9c:	e7ba      	b.n	402e14 <_vfiprintf_r+0x7e4>
  402e9e:	9b03      	ldr	r3, [sp, #12]
  402ea0:	1b9f      	subs	r7, r3, r6
  402ea2:	2f00      	cmp	r7, #0
  402ea4:	f77f af27 	ble.w	402cf6 <_vfiprintf_r+0x6c6>
  402ea8:	2f10      	cmp	r7, #16
  402eaa:	4d40      	ldr	r5, [pc, #256]	; (402fac <_vfiprintf_r+0x97c>)
  402eac:	f340 81b4 	ble.w	403218 <_vfiprintf_r+0xbe8>
  402eb0:	4620      	mov	r0, r4
  402eb2:	2310      	movs	r3, #16
  402eb4:	4664      	mov	r4, ip
  402eb6:	4684      	mov	ip, r0
  402eb8:	e007      	b.n	402eca <_vfiprintf_r+0x89a>
  402eba:	f101 0e02 	add.w	lr, r1, #2
  402ebe:	f10c 0c08 	add.w	ip, ip, #8
  402ec2:	4601      	mov	r1, r0
  402ec4:	3f10      	subs	r7, #16
  402ec6:	2f10      	cmp	r7, #16
  402ec8:	dd11      	ble.n	402eee <_vfiprintf_r+0x8be>
  402eca:	1c48      	adds	r0, r1, #1
  402ecc:	3210      	adds	r2, #16
  402ece:	2807      	cmp	r0, #7
  402ed0:	920f      	str	r2, [sp, #60]	; 0x3c
  402ed2:	f8cc 5000 	str.w	r5, [ip]
  402ed6:	f8cc 3004 	str.w	r3, [ip, #4]
  402eda:	900e      	str	r0, [sp, #56]	; 0x38
  402edc:	dded      	ble.n	402eba <_vfiprintf_r+0x88a>
  402ede:	b9c2      	cbnz	r2, 402f12 <_vfiprintf_r+0x8e2>
  402ee0:	3f10      	subs	r7, #16
  402ee2:	2f10      	cmp	r7, #16
  402ee4:	f04f 0e01 	mov.w	lr, #1
  402ee8:	4611      	mov	r1, r2
  402eea:	46d4      	mov	ip, sl
  402eec:	dced      	bgt.n	402eca <_vfiprintf_r+0x89a>
  402eee:	4663      	mov	r3, ip
  402ef0:	46a4      	mov	ip, r4
  402ef2:	461c      	mov	r4, r3
  402ef4:	443a      	add	r2, r7
  402ef6:	f1be 0f07 	cmp.w	lr, #7
  402efa:	920f      	str	r2, [sp, #60]	; 0x3c
  402efc:	e884 00a0 	stmia.w	r4, {r5, r7}
  402f00:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402f04:	f300 80ef 	bgt.w	4030e6 <_vfiprintf_r+0xab6>
  402f08:	3408      	adds	r4, #8
  402f0a:	f10e 0001 	add.w	r0, lr, #1
  402f0e:	4671      	mov	r1, lr
  402f10:	e6f1      	b.n	402cf6 <_vfiprintf_r+0x6c6>
  402f12:	9801      	ldr	r0, [sp, #4]
  402f14:	9900      	ldr	r1, [sp, #0]
  402f16:	9305      	str	r3, [sp, #20]
  402f18:	aa0d      	add	r2, sp, #52	; 0x34
  402f1a:	f7ff fb4d 	bl	4025b8 <__sprint_r.part.0>
  402f1e:	2800      	cmp	r0, #0
  402f20:	f47f af4a 	bne.w	402db8 <_vfiprintf_r+0x788>
  402f24:	990e      	ldr	r1, [sp, #56]	; 0x38
  402f26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f28:	9b05      	ldr	r3, [sp, #20]
  402f2a:	f101 0e01 	add.w	lr, r1, #1
  402f2e:	46d4      	mov	ip, sl
  402f30:	e7c8      	b.n	402ec4 <_vfiprintf_r+0x894>
  402f32:	2a00      	cmp	r2, #0
  402f34:	f040 80c6 	bne.w	4030c4 <_vfiprintf_r+0xa94>
  402f38:	9b05      	ldr	r3, [sp, #20]
  402f3a:	2b00      	cmp	r3, #0
  402f3c:	f000 8086 	beq.w	40304c <_vfiprintf_r+0xa1c>
  402f40:	aa0c      	add	r2, sp, #48	; 0x30
  402f42:	2302      	movs	r3, #2
  402f44:	921a      	str	r2, [sp, #104]	; 0x68
  402f46:	4608      	mov	r0, r1
  402f48:	931b      	str	r3, [sp, #108]	; 0x6c
  402f4a:	461a      	mov	r2, r3
  402f4c:	4654      	mov	r4, sl
  402f4e:	e6cb      	b.n	402ce8 <_vfiprintf_r+0x6b8>
  402f50:	2a00      	cmp	r2, #0
  402f52:	f040 80a6 	bne.w	4030a2 <_vfiprintf_r+0xa72>
  402f56:	2001      	movs	r0, #1
  402f58:	4611      	mov	r1, r2
  402f5a:	4654      	mov	r4, sl
  402f5c:	e6c7      	b.n	402cee <_vfiprintf_r+0x6be>
  402f5e:	bb03      	cbnz	r3, 402fa2 <_vfiprintf_r+0x972>
  402f60:	f018 0f01 	tst.w	r8, #1
  402f64:	d01d      	beq.n	402fa2 <_vfiprintf_r+0x972>
  402f66:	ab2a      	add	r3, sp, #168	; 0xa8
  402f68:	2230      	movs	r2, #48	; 0x30
  402f6a:	f803 2d41 	strb.w	r2, [r3, #-65]!
  402f6e:	ebc3 090a 	rsb	r9, r3, sl
  402f72:	9307      	str	r3, [sp, #28]
  402f74:	e48e      	b.n	402894 <_vfiprintf_r+0x264>
  402f76:	9809      	ldr	r0, [sp, #36]	; 0x24
  402f78:	46d1      	mov	r9, sl
  402f7a:	0933      	lsrs	r3, r6, #4
  402f7c:	f006 010f 	and.w	r1, r6, #15
  402f80:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  402f84:	093a      	lsrs	r2, r7, #4
  402f86:	461e      	mov	r6, r3
  402f88:	4617      	mov	r7, r2
  402f8a:	5c43      	ldrb	r3, [r0, r1]
  402f8c:	f809 3d01 	strb.w	r3, [r9, #-1]!
  402f90:	ea56 0307 	orrs.w	r3, r6, r7
  402f94:	d1f1      	bne.n	402f7a <_vfiprintf_r+0x94a>
  402f96:	464b      	mov	r3, r9
  402f98:	f8cd 901c 	str.w	r9, [sp, #28]
  402f9c:	ebc3 090a 	rsb	r9, r3, sl
  402fa0:	e478      	b.n	402894 <_vfiprintf_r+0x264>
  402fa2:	f8cd a01c 	str.w	sl, [sp, #28]
  402fa6:	e475      	b.n	402894 <_vfiprintf_r+0x264>
  402fa8:	2302      	movs	r3, #2
  402faa:	e444      	b.n	402836 <_vfiprintf_r+0x206>
  402fac:	00405468 	.word	0x00405468
  402fb0:	004054a8 	.word	0x004054a8
  402fb4:	2a00      	cmp	r2, #0
  402fb6:	f040 80d7 	bne.w	403168 <_vfiprintf_r+0xb38>
  402fba:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402fbe:	2b00      	cmp	r3, #0
  402fc0:	f000 80ae 	beq.w	403120 <_vfiprintf_r+0xaf0>
  402fc4:	2301      	movs	r3, #1
  402fc6:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402fca:	4618      	mov	r0, r3
  402fcc:	931b      	str	r3, [sp, #108]	; 0x6c
  402fce:	461a      	mov	r2, r3
  402fd0:	911a      	str	r1, [sp, #104]	; 0x68
  402fd2:	4654      	mov	r4, sl
  402fd4:	e679      	b.n	402cca <_vfiprintf_r+0x69a>
  402fd6:	9a03      	ldr	r2, [sp, #12]
  402fd8:	1b95      	subs	r5, r2, r6
  402fda:	2d00      	cmp	r5, #0
  402fdc:	4652      	mov	r2, sl
  402fde:	f73f af0a 	bgt.w	402df6 <_vfiprintf_r+0x7c6>
  402fe2:	e6c9      	b.n	402d78 <_vfiprintf_r+0x748>
  402fe4:	465d      	mov	r5, fp
  402fe6:	f7ff bb7c 	b.w	4026e2 <_vfiprintf_r+0xb2>
  402fea:	9801      	ldr	r0, [sp, #4]
  402fec:	9900      	ldr	r1, [sp, #0]
  402fee:	aa0d      	add	r2, sp, #52	; 0x34
  402ff0:	f7ff fae2 	bl	4025b8 <__sprint_r.part.0>
  402ff4:	2800      	cmp	r0, #0
  402ff6:	f47f aedf 	bne.w	402db8 <_vfiprintf_r+0x788>
  402ffa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402ffc:	4652      	mov	r2, sl
  402ffe:	e6f3      	b.n	402de8 <_vfiprintf_r+0x7b8>
  403000:	9904      	ldr	r1, [sp, #16]
  403002:	460a      	mov	r2, r1
  403004:	3204      	adds	r2, #4
  403006:	680e      	ldr	r6, [r1, #0]
  403008:	9204      	str	r2, [sp, #16]
  40300a:	2700      	movs	r7, #0
  40300c:	e413      	b.n	402836 <_vfiprintf_r+0x206>
  40300e:	3204      	adds	r2, #4
  403010:	681e      	ldr	r6, [r3, #0]
  403012:	9204      	str	r2, [sp, #16]
  403014:	2301      	movs	r3, #1
  403016:	2700      	movs	r7, #0
  403018:	e40d      	b.n	402836 <_vfiprintf_r+0x206>
  40301a:	6816      	ldr	r6, [r2, #0]
  40301c:	3204      	adds	r2, #4
  40301e:	9204      	str	r2, [sp, #16]
  403020:	2700      	movs	r7, #0
  403022:	e52d      	b.n	402a80 <_vfiprintf_r+0x450>
  403024:	9a04      	ldr	r2, [sp, #16]
  403026:	6816      	ldr	r6, [r2, #0]
  403028:	4613      	mov	r3, r2
  40302a:	3304      	adds	r3, #4
  40302c:	17f7      	asrs	r7, r6, #31
  40302e:	9304      	str	r3, [sp, #16]
  403030:	4632      	mov	r2, r6
  403032:	463b      	mov	r3, r7
  403034:	e4bf      	b.n	4029b6 <_vfiprintf_r+0x386>
  403036:	9801      	ldr	r0, [sp, #4]
  403038:	9900      	ldr	r1, [sp, #0]
  40303a:	aa0d      	add	r2, sp, #52	; 0x34
  40303c:	f7ff fabc 	bl	4025b8 <__sprint_r.part.0>
  403040:	2800      	cmp	r0, #0
  403042:	f47f aeb9 	bne.w	402db8 <_vfiprintf_r+0x788>
  403046:	4654      	mov	r4, sl
  403048:	f7ff bbbe 	b.w	4027c8 <_vfiprintf_r+0x198>
  40304c:	4608      	mov	r0, r1
  40304e:	4654      	mov	r4, sl
  403050:	4611      	mov	r1, r2
  403052:	e64c      	b.n	402cee <_vfiprintf_r+0x6be>
  403054:	46d1      	mov	r9, sl
  403056:	f8cd c014 	str.w	ip, [sp, #20]
  40305a:	4630      	mov	r0, r6
  40305c:	4639      	mov	r1, r7
  40305e:	220a      	movs	r2, #10
  403060:	2300      	movs	r3, #0
  403062:	f001 fe7d 	bl	404d60 <__aeabi_uldivmod>
  403066:	3230      	adds	r2, #48	; 0x30
  403068:	4630      	mov	r0, r6
  40306a:	4639      	mov	r1, r7
  40306c:	f809 2d01 	strb.w	r2, [r9, #-1]!
  403070:	2300      	movs	r3, #0
  403072:	220a      	movs	r2, #10
  403074:	f001 fe74 	bl	404d60 <__aeabi_uldivmod>
  403078:	4606      	mov	r6, r0
  40307a:	460f      	mov	r7, r1
  40307c:	ea56 0307 	orrs.w	r3, r6, r7
  403080:	d1eb      	bne.n	40305a <_vfiprintf_r+0xa2a>
  403082:	f8dd c014 	ldr.w	ip, [sp, #20]
  403086:	e786      	b.n	402f96 <_vfiprintf_r+0x966>
  403088:	2b30      	cmp	r3, #48	; 0x30
  40308a:	9b07      	ldr	r3, [sp, #28]
  40308c:	d086      	beq.n	402f9c <_vfiprintf_r+0x96c>
  40308e:	3b01      	subs	r3, #1
  403090:	461a      	mov	r2, r3
  403092:	9307      	str	r3, [sp, #28]
  403094:	2330      	movs	r3, #48	; 0x30
  403096:	ebc2 090a 	rsb	r9, r2, sl
  40309a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40309e:	f7ff bbf9 	b.w	402894 <_vfiprintf_r+0x264>
  4030a2:	9801      	ldr	r0, [sp, #4]
  4030a4:	9900      	ldr	r1, [sp, #0]
  4030a6:	f8cd c014 	str.w	ip, [sp, #20]
  4030aa:	aa0d      	add	r2, sp, #52	; 0x34
  4030ac:	f7ff fa84 	bl	4025b8 <__sprint_r.part.0>
  4030b0:	2800      	cmp	r0, #0
  4030b2:	f47f ae81 	bne.w	402db8 <_vfiprintf_r+0x788>
  4030b6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4030b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030ba:	f8dd c014 	ldr.w	ip, [sp, #20]
  4030be:	1c48      	adds	r0, r1, #1
  4030c0:	4654      	mov	r4, sl
  4030c2:	e614      	b.n	402cee <_vfiprintf_r+0x6be>
  4030c4:	9801      	ldr	r0, [sp, #4]
  4030c6:	9900      	ldr	r1, [sp, #0]
  4030c8:	f8cd c020 	str.w	ip, [sp, #32]
  4030cc:	aa0d      	add	r2, sp, #52	; 0x34
  4030ce:	f7ff fa73 	bl	4025b8 <__sprint_r.part.0>
  4030d2:	2800      	cmp	r0, #0
  4030d4:	f47f ae70 	bne.w	402db8 <_vfiprintf_r+0x788>
  4030d8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4030da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030dc:	f8dd c020 	ldr.w	ip, [sp, #32]
  4030e0:	1c48      	adds	r0, r1, #1
  4030e2:	4654      	mov	r4, sl
  4030e4:	e5f4      	b.n	402cd0 <_vfiprintf_r+0x6a0>
  4030e6:	2a00      	cmp	r2, #0
  4030e8:	d167      	bne.n	4031ba <_vfiprintf_r+0xb8a>
  4030ea:	2001      	movs	r0, #1
  4030ec:	4611      	mov	r1, r2
  4030ee:	4654      	mov	r4, sl
  4030f0:	e601      	b.n	402cf6 <_vfiprintf_r+0x6c6>
  4030f2:	9801      	ldr	r0, [sp, #4]
  4030f4:	9900      	ldr	r1, [sp, #0]
  4030f6:	aa0d      	add	r2, sp, #52	; 0x34
  4030f8:	f7ff fa5e 	bl	4025b8 <__sprint_r.part.0>
  4030fc:	2800      	cmp	r0, #0
  4030fe:	f47f ae5b 	bne.w	402db8 <_vfiprintf_r+0x788>
  403102:	980e      	ldr	r0, [sp, #56]	; 0x38
  403104:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403106:	3001      	adds	r0, #1
  403108:	4654      	mov	r4, sl
  40310a:	e624      	b.n	402d56 <_vfiprintf_r+0x726>
  40310c:	252d      	movs	r5, #45	; 0x2d
  40310e:	4276      	negs	r6, r6
  403110:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403114:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  403118:	46e1      	mov	r9, ip
  40311a:	2301      	movs	r3, #1
  40311c:	f7ff bb91 	b.w	402842 <_vfiprintf_r+0x212>
  403120:	9b05      	ldr	r3, [sp, #20]
  403122:	4611      	mov	r1, r2
  403124:	2001      	movs	r0, #1
  403126:	4654      	mov	r4, sl
  403128:	2b00      	cmp	r3, #0
  40312a:	f43f ade4 	beq.w	402cf6 <_vfiprintf_r+0x6c6>
  40312e:	aa0c      	add	r2, sp, #48	; 0x30
  403130:	2302      	movs	r3, #2
  403132:	e88a 000c 	stmia.w	sl, {r2, r3}
  403136:	461a      	mov	r2, r3
  403138:	e5d6      	b.n	402ce8 <_vfiprintf_r+0x6b8>
  40313a:	f018 0f10 	tst.w	r8, #16
  40313e:	d10b      	bne.n	403158 <_vfiprintf_r+0xb28>
  403140:	f018 0f40 	tst.w	r8, #64	; 0x40
  403144:	d008      	beq.n	403158 <_vfiprintf_r+0xb28>
  403146:	9a04      	ldr	r2, [sp, #16]
  403148:	6813      	ldr	r3, [r2, #0]
  40314a:	3204      	adds	r2, #4
  40314c:	9204      	str	r2, [sp, #16]
  40314e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  403152:	801a      	strh	r2, [r3, #0]
  403154:	f7ff ba9e 	b.w	402694 <_vfiprintf_r+0x64>
  403158:	9a04      	ldr	r2, [sp, #16]
  40315a:	6813      	ldr	r3, [r2, #0]
  40315c:	3204      	adds	r2, #4
  40315e:	9204      	str	r2, [sp, #16]
  403160:	9a02      	ldr	r2, [sp, #8]
  403162:	601a      	str	r2, [r3, #0]
  403164:	f7ff ba96 	b.w	402694 <_vfiprintf_r+0x64>
  403168:	9801      	ldr	r0, [sp, #4]
  40316a:	9900      	ldr	r1, [sp, #0]
  40316c:	f8cd c020 	str.w	ip, [sp, #32]
  403170:	aa0d      	add	r2, sp, #52	; 0x34
  403172:	f7ff fa21 	bl	4025b8 <__sprint_r.part.0>
  403176:	2800      	cmp	r0, #0
  403178:	f47f ae1e 	bne.w	402db8 <_vfiprintf_r+0x788>
  40317c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40317e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403180:	f8dd c020 	ldr.w	ip, [sp, #32]
  403184:	1c48      	adds	r0, r1, #1
  403186:	4654      	mov	r4, sl
  403188:	e591      	b.n	402cae <_vfiprintf_r+0x67e>
  40318a:	f048 0820 	orr.w	r8, r8, #32
  40318e:	f10b 0001 	add.w	r0, fp, #1
  403192:	f89b 3001 	ldrb.w	r3, [fp, #1]
  403196:	f7ff bab4 	b.w	402702 <_vfiprintf_r+0xd2>
  40319a:	426d      	negs	r5, r5
  40319c:	9304      	str	r3, [sp, #16]
  40319e:	4658      	mov	r0, fp
  4031a0:	f7ff bbc6 	b.w	402930 <_vfiprintf_r+0x300>
  4031a4:	9807      	ldr	r0, [sp, #28]
  4031a6:	9604      	str	r6, [sp, #16]
  4031a8:	f7ff f9d8 	bl	40255c <strlen>
  4031ac:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4031b0:	4681      	mov	r9, r0
  4031b2:	f04f 0c00 	mov.w	ip, #0
  4031b6:	f7ff bb6d 	b.w	402894 <_vfiprintf_r+0x264>
  4031ba:	9801      	ldr	r0, [sp, #4]
  4031bc:	9900      	ldr	r1, [sp, #0]
  4031be:	f8cd c014 	str.w	ip, [sp, #20]
  4031c2:	aa0d      	add	r2, sp, #52	; 0x34
  4031c4:	f7ff f9f8 	bl	4025b8 <__sprint_r.part.0>
  4031c8:	2800      	cmp	r0, #0
  4031ca:	f47f adf5 	bne.w	402db8 <_vfiprintf_r+0x788>
  4031ce:	990e      	ldr	r1, [sp, #56]	; 0x38
  4031d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031d2:	f8dd c014 	ldr.w	ip, [sp, #20]
  4031d6:	1c48      	adds	r0, r1, #1
  4031d8:	4654      	mov	r4, sl
  4031da:	e58c      	b.n	402cf6 <_vfiprintf_r+0x6c6>
  4031dc:	990e      	ldr	r1, [sp, #56]	; 0x38
  4031de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031e0:	4f15      	ldr	r7, [pc, #84]	; (403238 <_vfiprintf_r+0xc08>)
  4031e2:	3101      	adds	r1, #1
  4031e4:	f7ff bb98 	b.w	402918 <_vfiprintf_r+0x2e8>
  4031e8:	f1bc 0f06 	cmp.w	ip, #6
  4031ec:	bf28      	it	cs
  4031ee:	f04f 0c06 	movcs.w	ip, #6
  4031f2:	4b12      	ldr	r3, [pc, #72]	; (40323c <_vfiprintf_r+0xc0c>)
  4031f4:	9604      	str	r6, [sp, #16]
  4031f6:	46e1      	mov	r9, ip
  4031f8:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  4031fc:	9307      	str	r3, [sp, #28]
  4031fe:	e460      	b.n	402ac2 <_vfiprintf_r+0x492>
  403200:	990e      	ldr	r1, [sp, #56]	; 0x38
  403202:	4f0d      	ldr	r7, [pc, #52]	; (403238 <_vfiprintf_r+0xc08>)
  403204:	f101 0e01 	add.w	lr, r1, #1
  403208:	e618      	b.n	402e3c <_vfiprintf_r+0x80c>
  40320a:	46e1      	mov	r9, ip
  40320c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  403210:	9604      	str	r6, [sp, #16]
  403212:	4684      	mov	ip, r0
  403214:	f7ff bb3e 	b.w	402894 <_vfiprintf_r+0x264>
  403218:	4686      	mov	lr, r0
  40321a:	e66b      	b.n	402ef4 <_vfiprintf_r+0x8c4>
  40321c:	9a04      	ldr	r2, [sp, #16]
  40321e:	f89b 3001 	ldrb.w	r3, [fp, #1]
  403222:	6816      	ldr	r6, [r2, #0]
  403224:	3204      	adds	r2, #4
  403226:	2e00      	cmp	r6, #0
  403228:	9204      	str	r2, [sp, #16]
  40322a:	f6bf aa6a 	bge.w	402702 <_vfiprintf_r+0xd2>
  40322e:	f04f 36ff 	mov.w	r6, #4294967295
  403232:	f7ff ba66 	b.w	402702 <_vfiprintf_r+0xd2>
  403236:	bf00      	nop
  403238:	004054a8 	.word	0x004054a8
  40323c:	004054a0 	.word	0x004054a0

00403240 <__sbprintf>:
  403240:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  403244:	460c      	mov	r4, r1
  403246:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40324a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40324e:	69e7      	ldr	r7, [r4, #28]
  403250:	6e49      	ldr	r1, [r1, #100]	; 0x64
  403252:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  403256:	9119      	str	r1, [sp, #100]	; 0x64
  403258:	ad1a      	add	r5, sp, #104	; 0x68
  40325a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40325e:	f02e 0e02 	bic.w	lr, lr, #2
  403262:	f04f 0c00 	mov.w	ip, #0
  403266:	9707      	str	r7, [sp, #28]
  403268:	4669      	mov	r1, sp
  40326a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40326c:	9500      	str	r5, [sp, #0]
  40326e:	9504      	str	r5, [sp, #16]
  403270:	9602      	str	r6, [sp, #8]
  403272:	9605      	str	r6, [sp, #20]
  403274:	f8ad e00c 	strh.w	lr, [sp, #12]
  403278:	f8ad 900e 	strh.w	r9, [sp, #14]
  40327c:	9709      	str	r7, [sp, #36]	; 0x24
  40327e:	f8cd c018 	str.w	ip, [sp, #24]
  403282:	4606      	mov	r6, r0
  403284:	f7ff f9d4 	bl	402630 <_vfiprintf_r>
  403288:	1e05      	subs	r5, r0, #0
  40328a:	db07      	blt.n	40329c <__sbprintf+0x5c>
  40328c:	4630      	mov	r0, r6
  40328e:	4669      	mov	r1, sp
  403290:	f000 f92e 	bl	4034f0 <_fflush_r>
  403294:	2800      	cmp	r0, #0
  403296:	bf18      	it	ne
  403298:	f04f 35ff 	movne.w	r5, #4294967295
  40329c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4032a0:	065b      	lsls	r3, r3, #25
  4032a2:	d503      	bpl.n	4032ac <__sbprintf+0x6c>
  4032a4:	89a3      	ldrh	r3, [r4, #12]
  4032a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4032aa:	81a3      	strh	r3, [r4, #12]
  4032ac:	4628      	mov	r0, r5
  4032ae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4032b2:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  4032b6:	bf00      	nop

004032b8 <__swsetup_r>:
  4032b8:	b538      	push	{r3, r4, r5, lr}
  4032ba:	4b2f      	ldr	r3, [pc, #188]	; (403378 <__swsetup_r+0xc0>)
  4032bc:	681b      	ldr	r3, [r3, #0]
  4032be:	4605      	mov	r5, r0
  4032c0:	460c      	mov	r4, r1
  4032c2:	b113      	cbz	r3, 4032ca <__swsetup_r+0x12>
  4032c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4032c6:	2a00      	cmp	r2, #0
  4032c8:	d036      	beq.n	403338 <__swsetup_r+0x80>
  4032ca:	89a2      	ldrh	r2, [r4, #12]
  4032cc:	b293      	uxth	r3, r2
  4032ce:	0718      	lsls	r0, r3, #28
  4032d0:	d50c      	bpl.n	4032ec <__swsetup_r+0x34>
  4032d2:	6920      	ldr	r0, [r4, #16]
  4032d4:	b1a8      	cbz	r0, 403302 <__swsetup_r+0x4a>
  4032d6:	f013 0201 	ands.w	r2, r3, #1
  4032da:	d01e      	beq.n	40331a <__swsetup_r+0x62>
  4032dc:	6963      	ldr	r3, [r4, #20]
  4032de:	2200      	movs	r2, #0
  4032e0:	425b      	negs	r3, r3
  4032e2:	61a3      	str	r3, [r4, #24]
  4032e4:	60a2      	str	r2, [r4, #8]
  4032e6:	b1f0      	cbz	r0, 403326 <__swsetup_r+0x6e>
  4032e8:	2000      	movs	r0, #0
  4032ea:	bd38      	pop	{r3, r4, r5, pc}
  4032ec:	06d9      	lsls	r1, r3, #27
  4032ee:	d53b      	bpl.n	403368 <__swsetup_r+0xb0>
  4032f0:	0758      	lsls	r0, r3, #29
  4032f2:	d425      	bmi.n	403340 <__swsetup_r+0x88>
  4032f4:	6920      	ldr	r0, [r4, #16]
  4032f6:	f042 0308 	orr.w	r3, r2, #8
  4032fa:	81a3      	strh	r3, [r4, #12]
  4032fc:	b29b      	uxth	r3, r3
  4032fe:	2800      	cmp	r0, #0
  403300:	d1e9      	bne.n	4032d6 <__swsetup_r+0x1e>
  403302:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403306:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40330a:	d0e4      	beq.n	4032d6 <__swsetup_r+0x1e>
  40330c:	4628      	mov	r0, r5
  40330e:	4621      	mov	r1, r4
  403310:	f000 fcf2 	bl	403cf8 <__smakebuf_r>
  403314:	89a3      	ldrh	r3, [r4, #12]
  403316:	6920      	ldr	r0, [r4, #16]
  403318:	e7dd      	b.n	4032d6 <__swsetup_r+0x1e>
  40331a:	0799      	lsls	r1, r3, #30
  40331c:	bf58      	it	pl
  40331e:	6962      	ldrpl	r2, [r4, #20]
  403320:	60a2      	str	r2, [r4, #8]
  403322:	2800      	cmp	r0, #0
  403324:	d1e0      	bne.n	4032e8 <__swsetup_r+0x30>
  403326:	89a3      	ldrh	r3, [r4, #12]
  403328:	061a      	lsls	r2, r3, #24
  40332a:	d5de      	bpl.n	4032ea <__swsetup_r+0x32>
  40332c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403330:	81a3      	strh	r3, [r4, #12]
  403332:	f04f 30ff 	mov.w	r0, #4294967295
  403336:	bd38      	pop	{r3, r4, r5, pc}
  403338:	4618      	mov	r0, r3
  40333a:	f000 f96d 	bl	403618 <__sinit>
  40333e:	e7c4      	b.n	4032ca <__swsetup_r+0x12>
  403340:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403342:	b149      	cbz	r1, 403358 <__swsetup_r+0xa0>
  403344:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403348:	4299      	cmp	r1, r3
  40334a:	d003      	beq.n	403354 <__swsetup_r+0x9c>
  40334c:	4628      	mov	r0, r5
  40334e:	f000 fa3b 	bl	4037c8 <_free_r>
  403352:	89a2      	ldrh	r2, [r4, #12]
  403354:	2300      	movs	r3, #0
  403356:	6323      	str	r3, [r4, #48]	; 0x30
  403358:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40335c:	2300      	movs	r3, #0
  40335e:	6920      	ldr	r0, [r4, #16]
  403360:	6063      	str	r3, [r4, #4]
  403362:	b292      	uxth	r2, r2
  403364:	6020      	str	r0, [r4, #0]
  403366:	e7c6      	b.n	4032f6 <__swsetup_r+0x3e>
  403368:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40336c:	2309      	movs	r3, #9
  40336e:	602b      	str	r3, [r5, #0]
  403370:	f04f 30ff 	mov.w	r0, #4294967295
  403374:	81a2      	strh	r2, [r4, #12]
  403376:	bd38      	pop	{r3, r4, r5, pc}
  403378:	20000430 	.word	0x20000430

0040337c <register_fini>:
  40337c:	4b02      	ldr	r3, [pc, #8]	; (403388 <register_fini+0xc>)
  40337e:	b113      	cbz	r3, 403386 <register_fini+0xa>
  403380:	4802      	ldr	r0, [pc, #8]	; (40338c <register_fini+0x10>)
  403382:	f000 b805 	b.w	403390 <atexit>
  403386:	4770      	bx	lr
  403388:	00000000 	.word	0x00000000
  40338c:	0040362d 	.word	0x0040362d

00403390 <atexit>:
  403390:	4601      	mov	r1, r0
  403392:	2000      	movs	r0, #0
  403394:	4602      	mov	r2, r0
  403396:	4603      	mov	r3, r0
  403398:	f001 bbee 	b.w	404b78 <__register_exitproc>

0040339c <__sflush_r>:
  40339c:	898b      	ldrh	r3, [r1, #12]
  40339e:	b29a      	uxth	r2, r3
  4033a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4033a4:	460d      	mov	r5, r1
  4033a6:	0711      	lsls	r1, r2, #28
  4033a8:	4680      	mov	r8, r0
  4033aa:	d43c      	bmi.n	403426 <__sflush_r+0x8a>
  4033ac:	686a      	ldr	r2, [r5, #4]
  4033ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4033b2:	2a00      	cmp	r2, #0
  4033b4:	81ab      	strh	r3, [r5, #12]
  4033b6:	dd65      	ble.n	403484 <__sflush_r+0xe8>
  4033b8:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4033ba:	2e00      	cmp	r6, #0
  4033bc:	d04b      	beq.n	403456 <__sflush_r+0xba>
  4033be:	b29b      	uxth	r3, r3
  4033c0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4033c4:	2100      	movs	r1, #0
  4033c6:	b292      	uxth	r2, r2
  4033c8:	f8d8 4000 	ldr.w	r4, [r8]
  4033cc:	f8c8 1000 	str.w	r1, [r8]
  4033d0:	2a00      	cmp	r2, #0
  4033d2:	d05b      	beq.n	40348c <__sflush_r+0xf0>
  4033d4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4033d6:	075f      	lsls	r7, r3, #29
  4033d8:	d505      	bpl.n	4033e6 <__sflush_r+0x4a>
  4033da:	6869      	ldr	r1, [r5, #4]
  4033dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4033de:	1a52      	subs	r2, r2, r1
  4033e0:	b10b      	cbz	r3, 4033e6 <__sflush_r+0x4a>
  4033e2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4033e4:	1ad2      	subs	r2, r2, r3
  4033e6:	4640      	mov	r0, r8
  4033e8:	69e9      	ldr	r1, [r5, #28]
  4033ea:	2300      	movs	r3, #0
  4033ec:	47b0      	blx	r6
  4033ee:	1c46      	adds	r6, r0, #1
  4033f0:	d056      	beq.n	4034a0 <__sflush_r+0x104>
  4033f2:	89ab      	ldrh	r3, [r5, #12]
  4033f4:	692a      	ldr	r2, [r5, #16]
  4033f6:	602a      	str	r2, [r5, #0]
  4033f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4033fc:	b29b      	uxth	r3, r3
  4033fe:	2200      	movs	r2, #0
  403400:	606a      	str	r2, [r5, #4]
  403402:	04da      	lsls	r2, r3, #19
  403404:	81ab      	strh	r3, [r5, #12]
  403406:	d43b      	bmi.n	403480 <__sflush_r+0xe4>
  403408:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40340a:	f8c8 4000 	str.w	r4, [r8]
  40340e:	b311      	cbz	r1, 403456 <__sflush_r+0xba>
  403410:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403414:	4299      	cmp	r1, r3
  403416:	d002      	beq.n	40341e <__sflush_r+0x82>
  403418:	4640      	mov	r0, r8
  40341a:	f000 f9d5 	bl	4037c8 <_free_r>
  40341e:	2000      	movs	r0, #0
  403420:	6328      	str	r0, [r5, #48]	; 0x30
  403422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403426:	692e      	ldr	r6, [r5, #16]
  403428:	b1ae      	cbz	r6, 403456 <__sflush_r+0xba>
  40342a:	682c      	ldr	r4, [r5, #0]
  40342c:	602e      	str	r6, [r5, #0]
  40342e:	0791      	lsls	r1, r2, #30
  403430:	bf0c      	ite	eq
  403432:	696b      	ldreq	r3, [r5, #20]
  403434:	2300      	movne	r3, #0
  403436:	1ba4      	subs	r4, r4, r6
  403438:	60ab      	str	r3, [r5, #8]
  40343a:	e00a      	b.n	403452 <__sflush_r+0xb6>
  40343c:	4632      	mov	r2, r6
  40343e:	4623      	mov	r3, r4
  403440:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403442:	69e9      	ldr	r1, [r5, #28]
  403444:	4640      	mov	r0, r8
  403446:	47b8      	blx	r7
  403448:	2800      	cmp	r0, #0
  40344a:	eba4 0400 	sub.w	r4, r4, r0
  40344e:	4406      	add	r6, r0
  403450:	dd04      	ble.n	40345c <__sflush_r+0xc0>
  403452:	2c00      	cmp	r4, #0
  403454:	dcf2      	bgt.n	40343c <__sflush_r+0xa0>
  403456:	2000      	movs	r0, #0
  403458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40345c:	89ab      	ldrh	r3, [r5, #12]
  40345e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403462:	81ab      	strh	r3, [r5, #12]
  403464:	f04f 30ff 	mov.w	r0, #4294967295
  403468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40346c:	89ab      	ldrh	r3, [r5, #12]
  40346e:	692a      	ldr	r2, [r5, #16]
  403470:	6069      	str	r1, [r5, #4]
  403472:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403476:	b29b      	uxth	r3, r3
  403478:	81ab      	strh	r3, [r5, #12]
  40347a:	04db      	lsls	r3, r3, #19
  40347c:	602a      	str	r2, [r5, #0]
  40347e:	d5c3      	bpl.n	403408 <__sflush_r+0x6c>
  403480:	6528      	str	r0, [r5, #80]	; 0x50
  403482:	e7c1      	b.n	403408 <__sflush_r+0x6c>
  403484:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403486:	2a00      	cmp	r2, #0
  403488:	dc96      	bgt.n	4033b8 <__sflush_r+0x1c>
  40348a:	e7e4      	b.n	403456 <__sflush_r+0xba>
  40348c:	2301      	movs	r3, #1
  40348e:	4640      	mov	r0, r8
  403490:	69e9      	ldr	r1, [r5, #28]
  403492:	47b0      	blx	r6
  403494:	1c43      	adds	r3, r0, #1
  403496:	4602      	mov	r2, r0
  403498:	d019      	beq.n	4034ce <__sflush_r+0x132>
  40349a:	89ab      	ldrh	r3, [r5, #12]
  40349c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40349e:	e79a      	b.n	4033d6 <__sflush_r+0x3a>
  4034a0:	f8d8 1000 	ldr.w	r1, [r8]
  4034a4:	2900      	cmp	r1, #0
  4034a6:	d0e1      	beq.n	40346c <__sflush_r+0xd0>
  4034a8:	291d      	cmp	r1, #29
  4034aa:	d007      	beq.n	4034bc <__sflush_r+0x120>
  4034ac:	2916      	cmp	r1, #22
  4034ae:	d005      	beq.n	4034bc <__sflush_r+0x120>
  4034b0:	89ab      	ldrh	r3, [r5, #12]
  4034b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4034b6:	81ab      	strh	r3, [r5, #12]
  4034b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034bc:	89ab      	ldrh	r3, [r5, #12]
  4034be:	692a      	ldr	r2, [r5, #16]
  4034c0:	602a      	str	r2, [r5, #0]
  4034c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4034c6:	2200      	movs	r2, #0
  4034c8:	81ab      	strh	r3, [r5, #12]
  4034ca:	606a      	str	r2, [r5, #4]
  4034cc:	e79c      	b.n	403408 <__sflush_r+0x6c>
  4034ce:	f8d8 3000 	ldr.w	r3, [r8]
  4034d2:	2b00      	cmp	r3, #0
  4034d4:	d0e1      	beq.n	40349a <__sflush_r+0xfe>
  4034d6:	2b1d      	cmp	r3, #29
  4034d8:	d007      	beq.n	4034ea <__sflush_r+0x14e>
  4034da:	2b16      	cmp	r3, #22
  4034dc:	d005      	beq.n	4034ea <__sflush_r+0x14e>
  4034de:	89ab      	ldrh	r3, [r5, #12]
  4034e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4034e4:	81ab      	strh	r3, [r5, #12]
  4034e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4034ea:	f8c8 4000 	str.w	r4, [r8]
  4034ee:	e7b2      	b.n	403456 <__sflush_r+0xba>

004034f0 <_fflush_r>:
  4034f0:	b510      	push	{r4, lr}
  4034f2:	4604      	mov	r4, r0
  4034f4:	b082      	sub	sp, #8
  4034f6:	b108      	cbz	r0, 4034fc <_fflush_r+0xc>
  4034f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4034fa:	b153      	cbz	r3, 403512 <_fflush_r+0x22>
  4034fc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403500:	b908      	cbnz	r0, 403506 <_fflush_r+0x16>
  403502:	b002      	add	sp, #8
  403504:	bd10      	pop	{r4, pc}
  403506:	4620      	mov	r0, r4
  403508:	b002      	add	sp, #8
  40350a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40350e:	f7ff bf45 	b.w	40339c <__sflush_r>
  403512:	9101      	str	r1, [sp, #4]
  403514:	f000 f880 	bl	403618 <__sinit>
  403518:	9901      	ldr	r1, [sp, #4]
  40351a:	e7ef      	b.n	4034fc <_fflush_r+0xc>

0040351c <_cleanup_r>:
  40351c:	4901      	ldr	r1, [pc, #4]	; (403524 <_cleanup_r+0x8>)
  40351e:	f000 bbb7 	b.w	403c90 <_fwalk_reent>
  403522:	bf00      	nop
  403524:	00404c41 	.word	0x00404c41

00403528 <__sinit.part.1>:
  403528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40352c:	4b35      	ldr	r3, [pc, #212]	; (403604 <__sinit.part.1+0xdc>)
  40352e:	6845      	ldr	r5, [r0, #4]
  403530:	63c3      	str	r3, [r0, #60]	; 0x3c
  403532:	2400      	movs	r4, #0
  403534:	4607      	mov	r7, r0
  403536:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40353a:	2304      	movs	r3, #4
  40353c:	2103      	movs	r1, #3
  40353e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  403542:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  403546:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40354a:	b083      	sub	sp, #12
  40354c:	602c      	str	r4, [r5, #0]
  40354e:	606c      	str	r4, [r5, #4]
  403550:	60ac      	str	r4, [r5, #8]
  403552:	666c      	str	r4, [r5, #100]	; 0x64
  403554:	81ec      	strh	r4, [r5, #14]
  403556:	612c      	str	r4, [r5, #16]
  403558:	616c      	str	r4, [r5, #20]
  40355a:	61ac      	str	r4, [r5, #24]
  40355c:	81ab      	strh	r3, [r5, #12]
  40355e:	4621      	mov	r1, r4
  403560:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403564:	2208      	movs	r2, #8
  403566:	f7fe fd75 	bl	402054 <memset>
  40356a:	68be      	ldr	r6, [r7, #8]
  40356c:	f8df b098 	ldr.w	fp, [pc, #152]	; 403608 <__sinit.part.1+0xe0>
  403570:	f8df a098 	ldr.w	sl, [pc, #152]	; 40360c <__sinit.part.1+0xe4>
  403574:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403610 <__sinit.part.1+0xe8>
  403578:	f8df 8098 	ldr.w	r8, [pc, #152]	; 403614 <__sinit.part.1+0xec>
  40357c:	f8c5 b020 	str.w	fp, [r5, #32]
  403580:	2301      	movs	r3, #1
  403582:	2209      	movs	r2, #9
  403584:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403588:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40358c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403590:	61ed      	str	r5, [r5, #28]
  403592:	4621      	mov	r1, r4
  403594:	81f3      	strh	r3, [r6, #14]
  403596:	81b2      	strh	r2, [r6, #12]
  403598:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40359c:	6034      	str	r4, [r6, #0]
  40359e:	6074      	str	r4, [r6, #4]
  4035a0:	60b4      	str	r4, [r6, #8]
  4035a2:	6674      	str	r4, [r6, #100]	; 0x64
  4035a4:	6134      	str	r4, [r6, #16]
  4035a6:	6174      	str	r4, [r6, #20]
  4035a8:	61b4      	str	r4, [r6, #24]
  4035aa:	2208      	movs	r2, #8
  4035ac:	9301      	str	r3, [sp, #4]
  4035ae:	f7fe fd51 	bl	402054 <memset>
  4035b2:	68fd      	ldr	r5, [r7, #12]
  4035b4:	61f6      	str	r6, [r6, #28]
  4035b6:	2012      	movs	r0, #18
  4035b8:	2202      	movs	r2, #2
  4035ba:	f8c6 b020 	str.w	fp, [r6, #32]
  4035be:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4035c2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4035c6:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4035ca:	4621      	mov	r1, r4
  4035cc:	81a8      	strh	r0, [r5, #12]
  4035ce:	81ea      	strh	r2, [r5, #14]
  4035d0:	602c      	str	r4, [r5, #0]
  4035d2:	606c      	str	r4, [r5, #4]
  4035d4:	60ac      	str	r4, [r5, #8]
  4035d6:	666c      	str	r4, [r5, #100]	; 0x64
  4035d8:	612c      	str	r4, [r5, #16]
  4035da:	616c      	str	r4, [r5, #20]
  4035dc:	61ac      	str	r4, [r5, #24]
  4035de:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4035e2:	2208      	movs	r2, #8
  4035e4:	f7fe fd36 	bl	402054 <memset>
  4035e8:	9b01      	ldr	r3, [sp, #4]
  4035ea:	61ed      	str	r5, [r5, #28]
  4035ec:	f8c5 b020 	str.w	fp, [r5, #32]
  4035f0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4035f4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4035f8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4035fc:	63bb      	str	r3, [r7, #56]	; 0x38
  4035fe:	b003      	add	sp, #12
  403600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403604:	0040351d 	.word	0x0040351d
  403608:	004049b5 	.word	0x004049b5
  40360c:	004049d9 	.word	0x004049d9
  403610:	00404a11 	.word	0x00404a11
  403614:	00404a31 	.word	0x00404a31

00403618 <__sinit>:
  403618:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40361a:	b103      	cbz	r3, 40361e <__sinit+0x6>
  40361c:	4770      	bx	lr
  40361e:	f7ff bf83 	b.w	403528 <__sinit.part.1>
  403622:	bf00      	nop

00403624 <__sfp_lock_acquire>:
  403624:	4770      	bx	lr
  403626:	bf00      	nop

00403628 <__sfp_lock_release>:
  403628:	4770      	bx	lr
  40362a:	bf00      	nop

0040362c <__libc_fini_array>:
  40362c:	b538      	push	{r3, r4, r5, lr}
  40362e:	4b08      	ldr	r3, [pc, #32]	; (403650 <__libc_fini_array+0x24>)
  403630:	4d08      	ldr	r5, [pc, #32]	; (403654 <__libc_fini_array+0x28>)
  403632:	1aed      	subs	r5, r5, r3
  403634:	10ac      	asrs	r4, r5, #2
  403636:	bf18      	it	ne
  403638:	18ed      	addne	r5, r5, r3
  40363a:	d005      	beq.n	403648 <__libc_fini_array+0x1c>
  40363c:	3c01      	subs	r4, #1
  40363e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403642:	4798      	blx	r3
  403644:	2c00      	cmp	r4, #0
  403646:	d1f9      	bne.n	40363c <__libc_fini_array+0x10>
  403648:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40364c:	f001 bf3e 	b.w	4054cc <_fini>
  403650:	004054d8 	.word	0x004054d8
  403654:	004054dc 	.word	0x004054dc

00403658 <__fputwc>:
  403658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40365c:	b082      	sub	sp, #8
  40365e:	4607      	mov	r7, r0
  403660:	460e      	mov	r6, r1
  403662:	4614      	mov	r4, r2
  403664:	f000 fb42 	bl	403cec <__locale_mb_cur_max>
  403668:	2801      	cmp	r0, #1
  40366a:	d041      	beq.n	4036f0 <__fputwc+0x98>
  40366c:	4638      	mov	r0, r7
  40366e:	a901      	add	r1, sp, #4
  403670:	4632      	mov	r2, r6
  403672:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  403676:	f001 fa33 	bl	404ae0 <_wcrtomb_r>
  40367a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40367e:	4680      	mov	r8, r0
  403680:	d02f      	beq.n	4036e2 <__fputwc+0x8a>
  403682:	2800      	cmp	r0, #0
  403684:	d03c      	beq.n	403700 <__fputwc+0xa8>
  403686:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40368a:	2500      	movs	r5, #0
  40368c:	e009      	b.n	4036a2 <__fputwc+0x4a>
  40368e:	6823      	ldr	r3, [r4, #0]
  403690:	7019      	strb	r1, [r3, #0]
  403692:	6823      	ldr	r3, [r4, #0]
  403694:	3301      	adds	r3, #1
  403696:	6023      	str	r3, [r4, #0]
  403698:	3501      	adds	r5, #1
  40369a:	45a8      	cmp	r8, r5
  40369c:	d930      	bls.n	403700 <__fputwc+0xa8>
  40369e:	ab01      	add	r3, sp, #4
  4036a0:	5d59      	ldrb	r1, [r3, r5]
  4036a2:	68a3      	ldr	r3, [r4, #8]
  4036a4:	3b01      	subs	r3, #1
  4036a6:	2b00      	cmp	r3, #0
  4036a8:	60a3      	str	r3, [r4, #8]
  4036aa:	daf0      	bge.n	40368e <__fputwc+0x36>
  4036ac:	69a2      	ldr	r2, [r4, #24]
  4036ae:	4293      	cmp	r3, r2
  4036b0:	db07      	blt.n	4036c2 <__fputwc+0x6a>
  4036b2:	6823      	ldr	r3, [r4, #0]
  4036b4:	7019      	strb	r1, [r3, #0]
  4036b6:	6823      	ldr	r3, [r4, #0]
  4036b8:	7819      	ldrb	r1, [r3, #0]
  4036ba:	290a      	cmp	r1, #10
  4036bc:	f103 0301 	add.w	r3, r3, #1
  4036c0:	d1e9      	bne.n	403696 <__fputwc+0x3e>
  4036c2:	4638      	mov	r0, r7
  4036c4:	4622      	mov	r2, r4
  4036c6:	f001 f9b7 	bl	404a38 <__swbuf_r>
  4036ca:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  4036ce:	fab0 f080 	clz	r0, r0
  4036d2:	0940      	lsrs	r0, r0, #5
  4036d4:	2800      	cmp	r0, #0
  4036d6:	d0df      	beq.n	403698 <__fputwc+0x40>
  4036d8:	f04f 30ff 	mov.w	r0, #4294967295
  4036dc:	b002      	add	sp, #8
  4036de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036e2:	89a3      	ldrh	r3, [r4, #12]
  4036e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4036e8:	81a3      	strh	r3, [r4, #12]
  4036ea:	b002      	add	sp, #8
  4036ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036f0:	1e73      	subs	r3, r6, #1
  4036f2:	2bfe      	cmp	r3, #254	; 0xfe
  4036f4:	d8ba      	bhi.n	40366c <__fputwc+0x14>
  4036f6:	b2f1      	uxtb	r1, r6
  4036f8:	4680      	mov	r8, r0
  4036fa:	f88d 1004 	strb.w	r1, [sp, #4]
  4036fe:	e7c4      	b.n	40368a <__fputwc+0x32>
  403700:	4630      	mov	r0, r6
  403702:	b002      	add	sp, #8
  403704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403708 <_fputwc_r>:
  403708:	8993      	ldrh	r3, [r2, #12]
  40370a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40370e:	d10b      	bne.n	403728 <_fputwc_r+0x20>
  403710:	b410      	push	{r4}
  403712:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403714:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403718:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40371c:	6654      	str	r4, [r2, #100]	; 0x64
  40371e:	8193      	strh	r3, [r2, #12]
  403720:	f85d 4b04 	ldr.w	r4, [sp], #4
  403724:	f7ff bf98 	b.w	403658 <__fputwc>
  403728:	f7ff bf96 	b.w	403658 <__fputwc>

0040372c <_malloc_trim_r>:
  40372c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40372e:	4f23      	ldr	r7, [pc, #140]	; (4037bc <_malloc_trim_r+0x90>)
  403730:	460c      	mov	r4, r1
  403732:	4606      	mov	r6, r0
  403734:	f000 ff32 	bl	40459c <__malloc_lock>
  403738:	68bb      	ldr	r3, [r7, #8]
  40373a:	685d      	ldr	r5, [r3, #4]
  40373c:	f025 0503 	bic.w	r5, r5, #3
  403740:	1b29      	subs	r1, r5, r4
  403742:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  403746:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40374a:	f021 010f 	bic.w	r1, r1, #15
  40374e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403752:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403756:	db07      	blt.n	403768 <_malloc_trim_r+0x3c>
  403758:	4630      	mov	r0, r6
  40375a:	2100      	movs	r1, #0
  40375c:	f001 f918 	bl	404990 <_sbrk_r>
  403760:	68bb      	ldr	r3, [r7, #8]
  403762:	442b      	add	r3, r5
  403764:	4298      	cmp	r0, r3
  403766:	d004      	beq.n	403772 <_malloc_trim_r+0x46>
  403768:	4630      	mov	r0, r6
  40376a:	f000 ff19 	bl	4045a0 <__malloc_unlock>
  40376e:	2000      	movs	r0, #0
  403770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403772:	4630      	mov	r0, r6
  403774:	4261      	negs	r1, r4
  403776:	f001 f90b 	bl	404990 <_sbrk_r>
  40377a:	3001      	adds	r0, #1
  40377c:	d00d      	beq.n	40379a <_malloc_trim_r+0x6e>
  40377e:	4b10      	ldr	r3, [pc, #64]	; (4037c0 <_malloc_trim_r+0x94>)
  403780:	68ba      	ldr	r2, [r7, #8]
  403782:	6819      	ldr	r1, [r3, #0]
  403784:	1b2d      	subs	r5, r5, r4
  403786:	f045 0501 	orr.w	r5, r5, #1
  40378a:	4630      	mov	r0, r6
  40378c:	1b09      	subs	r1, r1, r4
  40378e:	6055      	str	r5, [r2, #4]
  403790:	6019      	str	r1, [r3, #0]
  403792:	f000 ff05 	bl	4045a0 <__malloc_unlock>
  403796:	2001      	movs	r0, #1
  403798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40379a:	4630      	mov	r0, r6
  40379c:	2100      	movs	r1, #0
  40379e:	f001 f8f7 	bl	404990 <_sbrk_r>
  4037a2:	68ba      	ldr	r2, [r7, #8]
  4037a4:	1a83      	subs	r3, r0, r2
  4037a6:	2b0f      	cmp	r3, #15
  4037a8:	ddde      	ble.n	403768 <_malloc_trim_r+0x3c>
  4037aa:	4c06      	ldr	r4, [pc, #24]	; (4037c4 <_malloc_trim_r+0x98>)
  4037ac:	4904      	ldr	r1, [pc, #16]	; (4037c0 <_malloc_trim_r+0x94>)
  4037ae:	6824      	ldr	r4, [r4, #0]
  4037b0:	f043 0301 	orr.w	r3, r3, #1
  4037b4:	1b00      	subs	r0, r0, r4
  4037b6:	6053      	str	r3, [r2, #4]
  4037b8:	6008      	str	r0, [r1, #0]
  4037ba:	e7d5      	b.n	403768 <_malloc_trim_r+0x3c>
  4037bc:	20000458 	.word	0x20000458
  4037c0:	20000910 	.word	0x20000910
  4037c4:	20000864 	.word	0x20000864

004037c8 <_free_r>:
  4037c8:	2900      	cmp	r1, #0
  4037ca:	d04e      	beq.n	40386a <_free_r+0xa2>
  4037cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4037d0:	460c      	mov	r4, r1
  4037d2:	4680      	mov	r8, r0
  4037d4:	f000 fee2 	bl	40459c <__malloc_lock>
  4037d8:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4037dc:	4962      	ldr	r1, [pc, #392]	; (403968 <_free_r+0x1a0>)
  4037de:	f027 0201 	bic.w	r2, r7, #1
  4037e2:	f1a4 0508 	sub.w	r5, r4, #8
  4037e6:	18ab      	adds	r3, r5, r2
  4037e8:	688e      	ldr	r6, [r1, #8]
  4037ea:	6858      	ldr	r0, [r3, #4]
  4037ec:	429e      	cmp	r6, r3
  4037ee:	f020 0003 	bic.w	r0, r0, #3
  4037f2:	d05a      	beq.n	4038aa <_free_r+0xe2>
  4037f4:	07fe      	lsls	r6, r7, #31
  4037f6:	6058      	str	r0, [r3, #4]
  4037f8:	d40b      	bmi.n	403812 <_free_r+0x4a>
  4037fa:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4037fe:	1bed      	subs	r5, r5, r7
  403800:	f101 0e08 	add.w	lr, r1, #8
  403804:	68ac      	ldr	r4, [r5, #8]
  403806:	4574      	cmp	r4, lr
  403808:	443a      	add	r2, r7
  40380a:	d067      	beq.n	4038dc <_free_r+0x114>
  40380c:	68ef      	ldr	r7, [r5, #12]
  40380e:	60e7      	str	r7, [r4, #12]
  403810:	60bc      	str	r4, [r7, #8]
  403812:	181c      	adds	r4, r3, r0
  403814:	6864      	ldr	r4, [r4, #4]
  403816:	07e4      	lsls	r4, r4, #31
  403818:	d40c      	bmi.n	403834 <_free_r+0x6c>
  40381a:	4f54      	ldr	r7, [pc, #336]	; (40396c <_free_r+0x1a4>)
  40381c:	689c      	ldr	r4, [r3, #8]
  40381e:	42bc      	cmp	r4, r7
  403820:	4402      	add	r2, r0
  403822:	d07c      	beq.n	40391e <_free_r+0x156>
  403824:	68d8      	ldr	r0, [r3, #12]
  403826:	60e0      	str	r0, [r4, #12]
  403828:	f042 0301 	orr.w	r3, r2, #1
  40382c:	6084      	str	r4, [r0, #8]
  40382e:	606b      	str	r3, [r5, #4]
  403830:	50aa      	str	r2, [r5, r2]
  403832:	e003      	b.n	40383c <_free_r+0x74>
  403834:	f042 0301 	orr.w	r3, r2, #1
  403838:	606b      	str	r3, [r5, #4]
  40383a:	50aa      	str	r2, [r5, r2]
  40383c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403840:	d214      	bcs.n	40386c <_free_r+0xa4>
  403842:	08d2      	lsrs	r2, r2, #3
  403844:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  403848:	6848      	ldr	r0, [r1, #4]
  40384a:	689f      	ldr	r7, [r3, #8]
  40384c:	60af      	str	r7, [r5, #8]
  40384e:	1092      	asrs	r2, r2, #2
  403850:	2401      	movs	r4, #1
  403852:	fa04 f202 	lsl.w	r2, r4, r2
  403856:	4310      	orrs	r0, r2
  403858:	60eb      	str	r3, [r5, #12]
  40385a:	6048      	str	r0, [r1, #4]
  40385c:	609d      	str	r5, [r3, #8]
  40385e:	60fd      	str	r5, [r7, #12]
  403860:	4640      	mov	r0, r8
  403862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403866:	f000 be9b 	b.w	4045a0 <__malloc_unlock>
  40386a:	4770      	bx	lr
  40386c:	0a53      	lsrs	r3, r2, #9
  40386e:	2b04      	cmp	r3, #4
  403870:	d847      	bhi.n	403902 <_free_r+0x13a>
  403872:	0993      	lsrs	r3, r2, #6
  403874:	f103 0438 	add.w	r4, r3, #56	; 0x38
  403878:	0060      	lsls	r0, r4, #1
  40387a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40387e:	493a      	ldr	r1, [pc, #232]	; (403968 <_free_r+0x1a0>)
  403880:	6883      	ldr	r3, [r0, #8]
  403882:	4283      	cmp	r3, r0
  403884:	d043      	beq.n	40390e <_free_r+0x146>
  403886:	6859      	ldr	r1, [r3, #4]
  403888:	f021 0103 	bic.w	r1, r1, #3
  40388c:	4291      	cmp	r1, r2
  40388e:	d902      	bls.n	403896 <_free_r+0xce>
  403890:	689b      	ldr	r3, [r3, #8]
  403892:	4298      	cmp	r0, r3
  403894:	d1f7      	bne.n	403886 <_free_r+0xbe>
  403896:	68da      	ldr	r2, [r3, #12]
  403898:	60ea      	str	r2, [r5, #12]
  40389a:	60ab      	str	r3, [r5, #8]
  40389c:	4640      	mov	r0, r8
  40389e:	6095      	str	r5, [r2, #8]
  4038a0:	60dd      	str	r5, [r3, #12]
  4038a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4038a6:	f000 be7b 	b.w	4045a0 <__malloc_unlock>
  4038aa:	07ff      	lsls	r7, r7, #31
  4038ac:	4402      	add	r2, r0
  4038ae:	d407      	bmi.n	4038c0 <_free_r+0xf8>
  4038b0:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4038b4:	1aed      	subs	r5, r5, r3
  4038b6:	441a      	add	r2, r3
  4038b8:	68a8      	ldr	r0, [r5, #8]
  4038ba:	68eb      	ldr	r3, [r5, #12]
  4038bc:	60c3      	str	r3, [r0, #12]
  4038be:	6098      	str	r0, [r3, #8]
  4038c0:	4b2b      	ldr	r3, [pc, #172]	; (403970 <_free_r+0x1a8>)
  4038c2:	681b      	ldr	r3, [r3, #0]
  4038c4:	f042 0001 	orr.w	r0, r2, #1
  4038c8:	429a      	cmp	r2, r3
  4038ca:	6068      	str	r0, [r5, #4]
  4038cc:	608d      	str	r5, [r1, #8]
  4038ce:	d3c7      	bcc.n	403860 <_free_r+0x98>
  4038d0:	4b28      	ldr	r3, [pc, #160]	; (403974 <_free_r+0x1ac>)
  4038d2:	4640      	mov	r0, r8
  4038d4:	6819      	ldr	r1, [r3, #0]
  4038d6:	f7ff ff29 	bl	40372c <_malloc_trim_r>
  4038da:	e7c1      	b.n	403860 <_free_r+0x98>
  4038dc:	1819      	adds	r1, r3, r0
  4038de:	6849      	ldr	r1, [r1, #4]
  4038e0:	07c9      	lsls	r1, r1, #31
  4038e2:	d409      	bmi.n	4038f8 <_free_r+0x130>
  4038e4:	68d9      	ldr	r1, [r3, #12]
  4038e6:	689b      	ldr	r3, [r3, #8]
  4038e8:	4402      	add	r2, r0
  4038ea:	f042 0001 	orr.w	r0, r2, #1
  4038ee:	60d9      	str	r1, [r3, #12]
  4038f0:	608b      	str	r3, [r1, #8]
  4038f2:	6068      	str	r0, [r5, #4]
  4038f4:	50aa      	str	r2, [r5, r2]
  4038f6:	e7b3      	b.n	403860 <_free_r+0x98>
  4038f8:	f042 0301 	orr.w	r3, r2, #1
  4038fc:	606b      	str	r3, [r5, #4]
  4038fe:	50aa      	str	r2, [r5, r2]
  403900:	e7ae      	b.n	403860 <_free_r+0x98>
  403902:	2b14      	cmp	r3, #20
  403904:	d814      	bhi.n	403930 <_free_r+0x168>
  403906:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  40390a:	0060      	lsls	r0, r4, #1
  40390c:	e7b5      	b.n	40387a <_free_r+0xb2>
  40390e:	684a      	ldr	r2, [r1, #4]
  403910:	10a4      	asrs	r4, r4, #2
  403912:	2001      	movs	r0, #1
  403914:	40a0      	lsls	r0, r4
  403916:	4302      	orrs	r2, r0
  403918:	604a      	str	r2, [r1, #4]
  40391a:	461a      	mov	r2, r3
  40391c:	e7bc      	b.n	403898 <_free_r+0xd0>
  40391e:	f042 0301 	orr.w	r3, r2, #1
  403922:	614d      	str	r5, [r1, #20]
  403924:	610d      	str	r5, [r1, #16]
  403926:	60ec      	str	r4, [r5, #12]
  403928:	60ac      	str	r4, [r5, #8]
  40392a:	606b      	str	r3, [r5, #4]
  40392c:	50aa      	str	r2, [r5, r2]
  40392e:	e797      	b.n	403860 <_free_r+0x98>
  403930:	2b54      	cmp	r3, #84	; 0x54
  403932:	d804      	bhi.n	40393e <_free_r+0x176>
  403934:	0b13      	lsrs	r3, r2, #12
  403936:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40393a:	0060      	lsls	r0, r4, #1
  40393c:	e79d      	b.n	40387a <_free_r+0xb2>
  40393e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403942:	d804      	bhi.n	40394e <_free_r+0x186>
  403944:	0bd3      	lsrs	r3, r2, #15
  403946:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40394a:	0060      	lsls	r0, r4, #1
  40394c:	e795      	b.n	40387a <_free_r+0xb2>
  40394e:	f240 5054 	movw	r0, #1364	; 0x554
  403952:	4283      	cmp	r3, r0
  403954:	d804      	bhi.n	403960 <_free_r+0x198>
  403956:	0c93      	lsrs	r3, r2, #18
  403958:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  40395c:	0060      	lsls	r0, r4, #1
  40395e:	e78c      	b.n	40387a <_free_r+0xb2>
  403960:	20fc      	movs	r0, #252	; 0xfc
  403962:	247e      	movs	r4, #126	; 0x7e
  403964:	e789      	b.n	40387a <_free_r+0xb2>
  403966:	bf00      	nop
  403968:	20000458 	.word	0x20000458
  40396c:	20000460 	.word	0x20000460
  403970:	20000860 	.word	0x20000860
  403974:	2000090c 	.word	0x2000090c

00403978 <__sfvwrite_r>:
  403978:	6893      	ldr	r3, [r2, #8]
  40397a:	2b00      	cmp	r3, #0
  40397c:	d07a      	beq.n	403a74 <__sfvwrite_r+0xfc>
  40397e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403982:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  403986:	f01e 0f08 	tst.w	lr, #8
  40398a:	b083      	sub	sp, #12
  40398c:	460c      	mov	r4, r1
  40398e:	4681      	mov	r9, r0
  403990:	4616      	mov	r6, r2
  403992:	d026      	beq.n	4039e2 <__sfvwrite_r+0x6a>
  403994:	690b      	ldr	r3, [r1, #16]
  403996:	b323      	cbz	r3, 4039e2 <__sfvwrite_r+0x6a>
  403998:	f00e 0802 	and.w	r8, lr, #2
  40399c:	fa1f f088 	uxth.w	r0, r8
  4039a0:	6835      	ldr	r5, [r6, #0]
  4039a2:	b370      	cbz	r0, 403a02 <__sfvwrite_r+0x8a>
  4039a4:	f04f 0a00 	mov.w	sl, #0
  4039a8:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 403c8c <__sfvwrite_r+0x314>
  4039ac:	46d0      	mov	r8, sl
  4039ae:	45d8      	cmp	r8, fp
  4039b0:	4643      	mov	r3, r8
  4039b2:	4652      	mov	r2, sl
  4039b4:	bf28      	it	cs
  4039b6:	465b      	movcs	r3, fp
  4039b8:	4648      	mov	r0, r9
  4039ba:	f1b8 0f00 	cmp.w	r8, #0
  4039be:	d053      	beq.n	403a68 <__sfvwrite_r+0xf0>
  4039c0:	69e1      	ldr	r1, [r4, #28]
  4039c2:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4039c4:	47b8      	blx	r7
  4039c6:	2800      	cmp	r0, #0
  4039c8:	dd73      	ble.n	403ab2 <__sfvwrite_r+0x13a>
  4039ca:	68b3      	ldr	r3, [r6, #8]
  4039cc:	1a1b      	subs	r3, r3, r0
  4039ce:	4482      	add	sl, r0
  4039d0:	ebc0 0808 	rsb	r8, r0, r8
  4039d4:	60b3      	str	r3, [r6, #8]
  4039d6:	2b00      	cmp	r3, #0
  4039d8:	d1e9      	bne.n	4039ae <__sfvwrite_r+0x36>
  4039da:	2000      	movs	r0, #0
  4039dc:	b003      	add	sp, #12
  4039de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039e2:	4648      	mov	r0, r9
  4039e4:	4621      	mov	r1, r4
  4039e6:	f7ff fc67 	bl	4032b8 <__swsetup_r>
  4039ea:	2800      	cmp	r0, #0
  4039ec:	f040 8145 	bne.w	403c7a <__sfvwrite_r+0x302>
  4039f0:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4039f4:	6835      	ldr	r5, [r6, #0]
  4039f6:	f00e 0802 	and.w	r8, lr, #2
  4039fa:	fa1f f088 	uxth.w	r0, r8
  4039fe:	2800      	cmp	r0, #0
  403a00:	d1d0      	bne.n	4039a4 <__sfvwrite_r+0x2c>
  403a02:	f01e 0b01 	ands.w	fp, lr, #1
  403a06:	d15d      	bne.n	403ac4 <__sfvwrite_r+0x14c>
  403a08:	46d8      	mov	r8, fp
  403a0a:	f1b8 0f00 	cmp.w	r8, #0
  403a0e:	d025      	beq.n	403a5c <__sfvwrite_r+0xe4>
  403a10:	f41e 7f00 	tst.w	lr, #512	; 0x200
  403a14:	68a7      	ldr	r7, [r4, #8]
  403a16:	d02f      	beq.n	403a78 <__sfvwrite_r+0x100>
  403a18:	45b8      	cmp	r8, r7
  403a1a:	46ba      	mov	sl, r7
  403a1c:	f0c0 80a9 	bcc.w	403b72 <__sfvwrite_r+0x1fa>
  403a20:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  403a24:	f040 80b6 	bne.w	403b94 <__sfvwrite_r+0x21c>
  403a28:	6820      	ldr	r0, [r4, #0]
  403a2a:	4652      	mov	r2, sl
  403a2c:	4659      	mov	r1, fp
  403a2e:	f000 fd51 	bl	4044d4 <memmove>
  403a32:	68a0      	ldr	r0, [r4, #8]
  403a34:	6822      	ldr	r2, [r4, #0]
  403a36:	1bc0      	subs	r0, r0, r7
  403a38:	eb02 030a 	add.w	r3, r2, sl
  403a3c:	60a0      	str	r0, [r4, #8]
  403a3e:	6023      	str	r3, [r4, #0]
  403a40:	4640      	mov	r0, r8
  403a42:	68b3      	ldr	r3, [r6, #8]
  403a44:	1a1b      	subs	r3, r3, r0
  403a46:	4483      	add	fp, r0
  403a48:	ebc0 0808 	rsb	r8, r0, r8
  403a4c:	60b3      	str	r3, [r6, #8]
  403a4e:	2b00      	cmp	r3, #0
  403a50:	d0c3      	beq.n	4039da <__sfvwrite_r+0x62>
  403a52:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  403a56:	f1b8 0f00 	cmp.w	r8, #0
  403a5a:	d1d9      	bne.n	403a10 <__sfvwrite_r+0x98>
  403a5c:	f8d5 b000 	ldr.w	fp, [r5]
  403a60:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403a64:	3508      	adds	r5, #8
  403a66:	e7d0      	b.n	403a0a <__sfvwrite_r+0x92>
  403a68:	f8d5 a000 	ldr.w	sl, [r5]
  403a6c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403a70:	3508      	adds	r5, #8
  403a72:	e79c      	b.n	4039ae <__sfvwrite_r+0x36>
  403a74:	2000      	movs	r0, #0
  403a76:	4770      	bx	lr
  403a78:	6820      	ldr	r0, [r4, #0]
  403a7a:	6923      	ldr	r3, [r4, #16]
  403a7c:	4298      	cmp	r0, r3
  403a7e:	d803      	bhi.n	403a88 <__sfvwrite_r+0x110>
  403a80:	6962      	ldr	r2, [r4, #20]
  403a82:	4590      	cmp	r8, r2
  403a84:	f080 80b9 	bcs.w	403bfa <__sfvwrite_r+0x282>
  403a88:	4547      	cmp	r7, r8
  403a8a:	bf28      	it	cs
  403a8c:	4647      	movcs	r7, r8
  403a8e:	463a      	mov	r2, r7
  403a90:	4659      	mov	r1, fp
  403a92:	f000 fd1f 	bl	4044d4 <memmove>
  403a96:	68a3      	ldr	r3, [r4, #8]
  403a98:	6822      	ldr	r2, [r4, #0]
  403a9a:	1bdb      	subs	r3, r3, r7
  403a9c:	443a      	add	r2, r7
  403a9e:	60a3      	str	r3, [r4, #8]
  403aa0:	6022      	str	r2, [r4, #0]
  403aa2:	2b00      	cmp	r3, #0
  403aa4:	d14a      	bne.n	403b3c <__sfvwrite_r+0x1c4>
  403aa6:	4648      	mov	r0, r9
  403aa8:	4621      	mov	r1, r4
  403aaa:	f7ff fd21 	bl	4034f0 <_fflush_r>
  403aae:	2800      	cmp	r0, #0
  403ab0:	d044      	beq.n	403b3c <__sfvwrite_r+0x1c4>
  403ab2:	89a3      	ldrh	r3, [r4, #12]
  403ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403ab8:	f04f 30ff 	mov.w	r0, #4294967295
  403abc:	81a3      	strh	r3, [r4, #12]
  403abe:	b003      	add	sp, #12
  403ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ac4:	4680      	mov	r8, r0
  403ac6:	9000      	str	r0, [sp, #0]
  403ac8:	4683      	mov	fp, r0
  403aca:	4682      	mov	sl, r0
  403acc:	f1ba 0f00 	cmp.w	sl, #0
  403ad0:	d02c      	beq.n	403b2c <__sfvwrite_r+0x1b4>
  403ad2:	9b00      	ldr	r3, [sp, #0]
  403ad4:	2b00      	cmp	r3, #0
  403ad6:	d050      	beq.n	403b7a <__sfvwrite_r+0x202>
  403ad8:	6820      	ldr	r0, [r4, #0]
  403ada:	6921      	ldr	r1, [r4, #16]
  403adc:	f8d4 e008 	ldr.w	lr, [r4, #8]
  403ae0:	6962      	ldr	r2, [r4, #20]
  403ae2:	45d0      	cmp	r8, sl
  403ae4:	4643      	mov	r3, r8
  403ae6:	bf28      	it	cs
  403ae8:	4653      	movcs	r3, sl
  403aea:	4288      	cmp	r0, r1
  403aec:	461f      	mov	r7, r3
  403aee:	d904      	bls.n	403afa <__sfvwrite_r+0x182>
  403af0:	eb0e 0c02 	add.w	ip, lr, r2
  403af4:	4563      	cmp	r3, ip
  403af6:	f300 8092 	bgt.w	403c1e <__sfvwrite_r+0x2a6>
  403afa:	4293      	cmp	r3, r2
  403afc:	db20      	blt.n	403b40 <__sfvwrite_r+0x1c8>
  403afe:	4613      	mov	r3, r2
  403b00:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403b02:	69e1      	ldr	r1, [r4, #28]
  403b04:	4648      	mov	r0, r9
  403b06:	465a      	mov	r2, fp
  403b08:	47b8      	blx	r7
  403b0a:	1e07      	subs	r7, r0, #0
  403b0c:	ddd1      	ble.n	403ab2 <__sfvwrite_r+0x13a>
  403b0e:	ebb8 0807 	subs.w	r8, r8, r7
  403b12:	d025      	beq.n	403b60 <__sfvwrite_r+0x1e8>
  403b14:	68b3      	ldr	r3, [r6, #8]
  403b16:	1bdb      	subs	r3, r3, r7
  403b18:	44bb      	add	fp, r7
  403b1a:	ebc7 0a0a 	rsb	sl, r7, sl
  403b1e:	60b3      	str	r3, [r6, #8]
  403b20:	2b00      	cmp	r3, #0
  403b22:	f43f af5a 	beq.w	4039da <__sfvwrite_r+0x62>
  403b26:	f1ba 0f00 	cmp.w	sl, #0
  403b2a:	d1d2      	bne.n	403ad2 <__sfvwrite_r+0x15a>
  403b2c:	2300      	movs	r3, #0
  403b2e:	f8d5 b000 	ldr.w	fp, [r5]
  403b32:	f8d5 a004 	ldr.w	sl, [r5, #4]
  403b36:	9300      	str	r3, [sp, #0]
  403b38:	3508      	adds	r5, #8
  403b3a:	e7c7      	b.n	403acc <__sfvwrite_r+0x154>
  403b3c:	4638      	mov	r0, r7
  403b3e:	e780      	b.n	403a42 <__sfvwrite_r+0xca>
  403b40:	461a      	mov	r2, r3
  403b42:	4659      	mov	r1, fp
  403b44:	9301      	str	r3, [sp, #4]
  403b46:	f000 fcc5 	bl	4044d4 <memmove>
  403b4a:	68a2      	ldr	r2, [r4, #8]
  403b4c:	6821      	ldr	r1, [r4, #0]
  403b4e:	9b01      	ldr	r3, [sp, #4]
  403b50:	ebb8 0807 	subs.w	r8, r8, r7
  403b54:	eba2 0203 	sub.w	r2, r2, r3
  403b58:	440b      	add	r3, r1
  403b5a:	60a2      	str	r2, [r4, #8]
  403b5c:	6023      	str	r3, [r4, #0]
  403b5e:	d1d9      	bne.n	403b14 <__sfvwrite_r+0x19c>
  403b60:	4648      	mov	r0, r9
  403b62:	4621      	mov	r1, r4
  403b64:	f7ff fcc4 	bl	4034f0 <_fflush_r>
  403b68:	2800      	cmp	r0, #0
  403b6a:	d1a2      	bne.n	403ab2 <__sfvwrite_r+0x13a>
  403b6c:	f8cd 8000 	str.w	r8, [sp]
  403b70:	e7d0      	b.n	403b14 <__sfvwrite_r+0x19c>
  403b72:	6820      	ldr	r0, [r4, #0]
  403b74:	4647      	mov	r7, r8
  403b76:	46c2      	mov	sl, r8
  403b78:	e757      	b.n	403a2a <__sfvwrite_r+0xb2>
  403b7a:	4658      	mov	r0, fp
  403b7c:	210a      	movs	r1, #10
  403b7e:	4652      	mov	r2, sl
  403b80:	f000 fbc4 	bl	40430c <memchr>
  403b84:	2800      	cmp	r0, #0
  403b86:	d073      	beq.n	403c70 <__sfvwrite_r+0x2f8>
  403b88:	3001      	adds	r0, #1
  403b8a:	2301      	movs	r3, #1
  403b8c:	ebcb 0800 	rsb	r8, fp, r0
  403b90:	9300      	str	r3, [sp, #0]
  403b92:	e7a1      	b.n	403ad8 <__sfvwrite_r+0x160>
  403b94:	6967      	ldr	r7, [r4, #20]
  403b96:	6921      	ldr	r1, [r4, #16]
  403b98:	6823      	ldr	r3, [r4, #0]
  403b9a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  403b9e:	1a5b      	subs	r3, r3, r1
  403ba0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  403ba4:	1c58      	adds	r0, r3, #1
  403ba6:	107f      	asrs	r7, r7, #1
  403ba8:	4440      	add	r0, r8
  403baa:	4287      	cmp	r7, r0
  403bac:	463a      	mov	r2, r7
  403bae:	bf3c      	itt	cc
  403bb0:	4607      	movcc	r7, r0
  403bb2:	463a      	movcc	r2, r7
  403bb4:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  403bb8:	9300      	str	r3, [sp, #0]
  403bba:	d046      	beq.n	403c4a <__sfvwrite_r+0x2d2>
  403bbc:	4611      	mov	r1, r2
  403bbe:	4648      	mov	r0, r9
  403bc0:	f000 f912 	bl	403de8 <_malloc_r>
  403bc4:	9b00      	ldr	r3, [sp, #0]
  403bc6:	4682      	mov	sl, r0
  403bc8:	2800      	cmp	r0, #0
  403bca:	d059      	beq.n	403c80 <__sfvwrite_r+0x308>
  403bcc:	461a      	mov	r2, r3
  403bce:	6921      	ldr	r1, [r4, #16]
  403bd0:	9300      	str	r3, [sp, #0]
  403bd2:	f000 fbe5 	bl	4043a0 <memcpy>
  403bd6:	89a2      	ldrh	r2, [r4, #12]
  403bd8:	9b00      	ldr	r3, [sp, #0]
  403bda:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  403bde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  403be2:	81a2      	strh	r2, [r4, #12]
  403be4:	eb0a 0003 	add.w	r0, sl, r3
  403be8:	1afb      	subs	r3, r7, r3
  403bea:	f8c4 a010 	str.w	sl, [r4, #16]
  403bee:	6167      	str	r7, [r4, #20]
  403bf0:	6020      	str	r0, [r4, #0]
  403bf2:	60a3      	str	r3, [r4, #8]
  403bf4:	4647      	mov	r7, r8
  403bf6:	46c2      	mov	sl, r8
  403bf8:	e717      	b.n	403a2a <__sfvwrite_r+0xb2>
  403bfa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403bfe:	4543      	cmp	r3, r8
  403c00:	bf28      	it	cs
  403c02:	4643      	movcs	r3, r8
  403c04:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403c06:	fb93 f3f2 	sdiv	r3, r3, r2
  403c0a:	4648      	mov	r0, r9
  403c0c:	fb03 f302 	mul.w	r3, r3, r2
  403c10:	69e1      	ldr	r1, [r4, #28]
  403c12:	465a      	mov	r2, fp
  403c14:	47b8      	blx	r7
  403c16:	2800      	cmp	r0, #0
  403c18:	f73f af13 	bgt.w	403a42 <__sfvwrite_r+0xca>
  403c1c:	e749      	b.n	403ab2 <__sfvwrite_r+0x13a>
  403c1e:	4662      	mov	r2, ip
  403c20:	4659      	mov	r1, fp
  403c22:	f8cd c004 	str.w	ip, [sp, #4]
  403c26:	f000 fc55 	bl	4044d4 <memmove>
  403c2a:	6823      	ldr	r3, [r4, #0]
  403c2c:	f8dd c004 	ldr.w	ip, [sp, #4]
  403c30:	4463      	add	r3, ip
  403c32:	6023      	str	r3, [r4, #0]
  403c34:	4648      	mov	r0, r9
  403c36:	4621      	mov	r1, r4
  403c38:	f7ff fc5a 	bl	4034f0 <_fflush_r>
  403c3c:	f8dd c004 	ldr.w	ip, [sp, #4]
  403c40:	2800      	cmp	r0, #0
  403c42:	f47f af36 	bne.w	403ab2 <__sfvwrite_r+0x13a>
  403c46:	4667      	mov	r7, ip
  403c48:	e761      	b.n	403b0e <__sfvwrite_r+0x196>
  403c4a:	4648      	mov	r0, r9
  403c4c:	f000 fcaa 	bl	4045a4 <_realloc_r>
  403c50:	9b00      	ldr	r3, [sp, #0]
  403c52:	4682      	mov	sl, r0
  403c54:	2800      	cmp	r0, #0
  403c56:	d1c5      	bne.n	403be4 <__sfvwrite_r+0x26c>
  403c58:	4648      	mov	r0, r9
  403c5a:	6921      	ldr	r1, [r4, #16]
  403c5c:	f7ff fdb4 	bl	4037c8 <_free_r>
  403c60:	89a3      	ldrh	r3, [r4, #12]
  403c62:	220c      	movs	r2, #12
  403c64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403c68:	b29b      	uxth	r3, r3
  403c6a:	f8c9 2000 	str.w	r2, [r9]
  403c6e:	e721      	b.n	403ab4 <__sfvwrite_r+0x13c>
  403c70:	2301      	movs	r3, #1
  403c72:	f10a 0801 	add.w	r8, sl, #1
  403c76:	9300      	str	r3, [sp, #0]
  403c78:	e72e      	b.n	403ad8 <__sfvwrite_r+0x160>
  403c7a:	f04f 30ff 	mov.w	r0, #4294967295
  403c7e:	e6ad      	b.n	4039dc <__sfvwrite_r+0x64>
  403c80:	230c      	movs	r3, #12
  403c82:	f8c9 3000 	str.w	r3, [r9]
  403c86:	89a3      	ldrh	r3, [r4, #12]
  403c88:	e714      	b.n	403ab4 <__sfvwrite_r+0x13c>
  403c8a:	bf00      	nop
  403c8c:	7ffffc00 	.word	0x7ffffc00

00403c90 <_fwalk_reent>:
  403c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403c94:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403c98:	d01f      	beq.n	403cda <_fwalk_reent+0x4a>
  403c9a:	4688      	mov	r8, r1
  403c9c:	4606      	mov	r6, r0
  403c9e:	f04f 0900 	mov.w	r9, #0
  403ca2:	687d      	ldr	r5, [r7, #4]
  403ca4:	68bc      	ldr	r4, [r7, #8]
  403ca6:	3d01      	subs	r5, #1
  403ca8:	d411      	bmi.n	403cce <_fwalk_reent+0x3e>
  403caa:	89a3      	ldrh	r3, [r4, #12]
  403cac:	2b01      	cmp	r3, #1
  403cae:	f105 35ff 	add.w	r5, r5, #4294967295
  403cb2:	d908      	bls.n	403cc6 <_fwalk_reent+0x36>
  403cb4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403cb8:	3301      	adds	r3, #1
  403cba:	4621      	mov	r1, r4
  403cbc:	4630      	mov	r0, r6
  403cbe:	d002      	beq.n	403cc6 <_fwalk_reent+0x36>
  403cc0:	47c0      	blx	r8
  403cc2:	ea49 0900 	orr.w	r9, r9, r0
  403cc6:	1c6b      	adds	r3, r5, #1
  403cc8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403ccc:	d1ed      	bne.n	403caa <_fwalk_reent+0x1a>
  403cce:	683f      	ldr	r7, [r7, #0]
  403cd0:	2f00      	cmp	r7, #0
  403cd2:	d1e6      	bne.n	403ca2 <_fwalk_reent+0x12>
  403cd4:	4648      	mov	r0, r9
  403cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403cda:	46b9      	mov	r9, r7
  403cdc:	4648      	mov	r0, r9
  403cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ce2:	bf00      	nop

00403ce4 <__locale_charset>:
  403ce4:	4800      	ldr	r0, [pc, #0]	; (403ce8 <__locale_charset+0x4>)
  403ce6:	4770      	bx	lr
  403ce8:	20000434 	.word	0x20000434

00403cec <__locale_mb_cur_max>:
  403cec:	4b01      	ldr	r3, [pc, #4]	; (403cf4 <__locale_mb_cur_max+0x8>)
  403cee:	6818      	ldr	r0, [r3, #0]
  403cf0:	4770      	bx	lr
  403cf2:	bf00      	nop
  403cf4:	20000454 	.word	0x20000454

00403cf8 <__smakebuf_r>:
  403cf8:	898b      	ldrh	r3, [r1, #12]
  403cfa:	b29a      	uxth	r2, r3
  403cfc:	f012 0f02 	tst.w	r2, #2
  403d00:	d13c      	bne.n	403d7c <__smakebuf_r+0x84>
  403d02:	b5f0      	push	{r4, r5, r6, r7, lr}
  403d04:	460c      	mov	r4, r1
  403d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403d0a:	2900      	cmp	r1, #0
  403d0c:	b091      	sub	sp, #68	; 0x44
  403d0e:	4605      	mov	r5, r0
  403d10:	db19      	blt.n	403d46 <__smakebuf_r+0x4e>
  403d12:	aa01      	add	r2, sp, #4
  403d14:	f000 ffd6 	bl	404cc4 <_fstat_r>
  403d18:	2800      	cmp	r0, #0
  403d1a:	db12      	blt.n	403d42 <__smakebuf_r+0x4a>
  403d1c:	9b02      	ldr	r3, [sp, #8]
  403d1e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  403d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  403d26:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  403d2a:	fab7 f787 	clz	r7, r7
  403d2e:	ea4f 1757 	mov.w	r7, r7, lsr #5
  403d32:	d02a      	beq.n	403d8a <__smakebuf_r+0x92>
  403d34:	89a3      	ldrh	r3, [r4, #12]
  403d36:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403d3a:	81a3      	strh	r3, [r4, #12]
  403d3c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  403d40:	e00b      	b.n	403d5a <__smakebuf_r+0x62>
  403d42:	89a3      	ldrh	r3, [r4, #12]
  403d44:	b29a      	uxth	r2, r3
  403d46:	f012 0f80 	tst.w	r2, #128	; 0x80
  403d4a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403d4e:	81a3      	strh	r3, [r4, #12]
  403d50:	bf0c      	ite	eq
  403d52:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  403d56:	2640      	movne	r6, #64	; 0x40
  403d58:	2700      	movs	r7, #0
  403d5a:	4628      	mov	r0, r5
  403d5c:	4631      	mov	r1, r6
  403d5e:	f000 f843 	bl	403de8 <_malloc_r>
  403d62:	89a3      	ldrh	r3, [r4, #12]
  403d64:	b340      	cbz	r0, 403db8 <__smakebuf_r+0xc0>
  403d66:	4a1a      	ldr	r2, [pc, #104]	; (403dd0 <__smakebuf_r+0xd8>)
  403d68:	63ea      	str	r2, [r5, #60]	; 0x3c
  403d6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403d6e:	81a3      	strh	r3, [r4, #12]
  403d70:	6020      	str	r0, [r4, #0]
  403d72:	6120      	str	r0, [r4, #16]
  403d74:	6166      	str	r6, [r4, #20]
  403d76:	b99f      	cbnz	r7, 403da0 <__smakebuf_r+0xa8>
  403d78:	b011      	add	sp, #68	; 0x44
  403d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d7c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  403d80:	2201      	movs	r2, #1
  403d82:	600b      	str	r3, [r1, #0]
  403d84:	610b      	str	r3, [r1, #16]
  403d86:	614a      	str	r2, [r1, #20]
  403d88:	4770      	bx	lr
  403d8a:	4b12      	ldr	r3, [pc, #72]	; (403dd4 <__smakebuf_r+0xdc>)
  403d8c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  403d8e:	429a      	cmp	r2, r3
  403d90:	d1d0      	bne.n	403d34 <__smakebuf_r+0x3c>
  403d92:	89a3      	ldrh	r3, [r4, #12]
  403d94:	f44f 6680 	mov.w	r6, #1024	; 0x400
  403d98:	4333      	orrs	r3, r6
  403d9a:	81a3      	strh	r3, [r4, #12]
  403d9c:	64e6      	str	r6, [r4, #76]	; 0x4c
  403d9e:	e7dc      	b.n	403d5a <__smakebuf_r+0x62>
  403da0:	4628      	mov	r0, r5
  403da2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403da6:	f000 ffa1 	bl	404cec <_isatty_r>
  403daa:	2800      	cmp	r0, #0
  403dac:	d0e4      	beq.n	403d78 <__smakebuf_r+0x80>
  403dae:	89a3      	ldrh	r3, [r4, #12]
  403db0:	f043 0301 	orr.w	r3, r3, #1
  403db4:	81a3      	strh	r3, [r4, #12]
  403db6:	e7df      	b.n	403d78 <__smakebuf_r+0x80>
  403db8:	059a      	lsls	r2, r3, #22
  403dba:	d4dd      	bmi.n	403d78 <__smakebuf_r+0x80>
  403dbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403dc0:	f043 0302 	orr.w	r3, r3, #2
  403dc4:	2101      	movs	r1, #1
  403dc6:	81a3      	strh	r3, [r4, #12]
  403dc8:	6022      	str	r2, [r4, #0]
  403dca:	6122      	str	r2, [r4, #16]
  403dcc:	6161      	str	r1, [r4, #20]
  403dce:	e7d3      	b.n	403d78 <__smakebuf_r+0x80>
  403dd0:	0040351d 	.word	0x0040351d
  403dd4:	00404a11 	.word	0x00404a11

00403dd8 <malloc>:
  403dd8:	4b02      	ldr	r3, [pc, #8]	; (403de4 <malloc+0xc>)
  403dda:	4601      	mov	r1, r0
  403ddc:	6818      	ldr	r0, [r3, #0]
  403dde:	f000 b803 	b.w	403de8 <_malloc_r>
  403de2:	bf00      	nop
  403de4:	20000430 	.word	0x20000430

00403de8 <_malloc_r>:
  403de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403dec:	f101 050b 	add.w	r5, r1, #11
  403df0:	2d16      	cmp	r5, #22
  403df2:	b083      	sub	sp, #12
  403df4:	4606      	mov	r6, r0
  403df6:	d927      	bls.n	403e48 <_malloc_r+0x60>
  403df8:	f035 0507 	bics.w	r5, r5, #7
  403dfc:	f100 80b6 	bmi.w	403f6c <_malloc_r+0x184>
  403e00:	42a9      	cmp	r1, r5
  403e02:	f200 80b3 	bhi.w	403f6c <_malloc_r+0x184>
  403e06:	f000 fbc9 	bl	40459c <__malloc_lock>
  403e0a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403e0e:	d222      	bcs.n	403e56 <_malloc_r+0x6e>
  403e10:	4fc2      	ldr	r7, [pc, #776]	; (40411c <_malloc_r+0x334>)
  403e12:	08e8      	lsrs	r0, r5, #3
  403e14:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  403e18:	68dc      	ldr	r4, [r3, #12]
  403e1a:	429c      	cmp	r4, r3
  403e1c:	f000 81c8 	beq.w	4041b0 <_malloc_r+0x3c8>
  403e20:	6863      	ldr	r3, [r4, #4]
  403e22:	68e1      	ldr	r1, [r4, #12]
  403e24:	68a5      	ldr	r5, [r4, #8]
  403e26:	f023 0303 	bic.w	r3, r3, #3
  403e2a:	4423      	add	r3, r4
  403e2c:	4630      	mov	r0, r6
  403e2e:	685a      	ldr	r2, [r3, #4]
  403e30:	60e9      	str	r1, [r5, #12]
  403e32:	f042 0201 	orr.w	r2, r2, #1
  403e36:	608d      	str	r5, [r1, #8]
  403e38:	605a      	str	r2, [r3, #4]
  403e3a:	f000 fbb1 	bl	4045a0 <__malloc_unlock>
  403e3e:	3408      	adds	r4, #8
  403e40:	4620      	mov	r0, r4
  403e42:	b003      	add	sp, #12
  403e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e48:	2910      	cmp	r1, #16
  403e4a:	f200 808f 	bhi.w	403f6c <_malloc_r+0x184>
  403e4e:	f000 fba5 	bl	40459c <__malloc_lock>
  403e52:	2510      	movs	r5, #16
  403e54:	e7dc      	b.n	403e10 <_malloc_r+0x28>
  403e56:	0a68      	lsrs	r0, r5, #9
  403e58:	f000 808f 	beq.w	403f7a <_malloc_r+0x192>
  403e5c:	2804      	cmp	r0, #4
  403e5e:	f200 8154 	bhi.w	40410a <_malloc_r+0x322>
  403e62:	09a8      	lsrs	r0, r5, #6
  403e64:	3038      	adds	r0, #56	; 0x38
  403e66:	0041      	lsls	r1, r0, #1
  403e68:	4fac      	ldr	r7, [pc, #688]	; (40411c <_malloc_r+0x334>)
  403e6a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  403e6e:	68cc      	ldr	r4, [r1, #12]
  403e70:	42a1      	cmp	r1, r4
  403e72:	d106      	bne.n	403e82 <_malloc_r+0x9a>
  403e74:	e00c      	b.n	403e90 <_malloc_r+0xa8>
  403e76:	2a00      	cmp	r2, #0
  403e78:	f280 8082 	bge.w	403f80 <_malloc_r+0x198>
  403e7c:	68e4      	ldr	r4, [r4, #12]
  403e7e:	42a1      	cmp	r1, r4
  403e80:	d006      	beq.n	403e90 <_malloc_r+0xa8>
  403e82:	6863      	ldr	r3, [r4, #4]
  403e84:	f023 0303 	bic.w	r3, r3, #3
  403e88:	1b5a      	subs	r2, r3, r5
  403e8a:	2a0f      	cmp	r2, #15
  403e8c:	ddf3      	ble.n	403e76 <_malloc_r+0x8e>
  403e8e:	3801      	subs	r0, #1
  403e90:	3001      	adds	r0, #1
  403e92:	49a2      	ldr	r1, [pc, #648]	; (40411c <_malloc_r+0x334>)
  403e94:	693c      	ldr	r4, [r7, #16]
  403e96:	f101 0e08 	add.w	lr, r1, #8
  403e9a:	4574      	cmp	r4, lr
  403e9c:	f000 817d 	beq.w	40419a <_malloc_r+0x3b2>
  403ea0:	6863      	ldr	r3, [r4, #4]
  403ea2:	f023 0303 	bic.w	r3, r3, #3
  403ea6:	1b5a      	subs	r2, r3, r5
  403ea8:	2a0f      	cmp	r2, #15
  403eaa:	f300 8163 	bgt.w	404174 <_malloc_r+0x38c>
  403eae:	2a00      	cmp	r2, #0
  403eb0:	f8c1 e014 	str.w	lr, [r1, #20]
  403eb4:	f8c1 e010 	str.w	lr, [r1, #16]
  403eb8:	da73      	bge.n	403fa2 <_malloc_r+0x1ba>
  403eba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403ebe:	f080 8139 	bcs.w	404134 <_malloc_r+0x34c>
  403ec2:	08db      	lsrs	r3, r3, #3
  403ec4:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  403ec8:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  403ecc:	684a      	ldr	r2, [r1, #4]
  403ece:	f8d8 9008 	ldr.w	r9, [r8, #8]
  403ed2:	f8c4 9008 	str.w	r9, [r4, #8]
  403ed6:	2301      	movs	r3, #1
  403ed8:	fa03 f30c 	lsl.w	r3, r3, ip
  403edc:	4313      	orrs	r3, r2
  403ede:	f8c4 800c 	str.w	r8, [r4, #12]
  403ee2:	604b      	str	r3, [r1, #4]
  403ee4:	f8c8 4008 	str.w	r4, [r8, #8]
  403ee8:	f8c9 400c 	str.w	r4, [r9, #12]
  403eec:	1082      	asrs	r2, r0, #2
  403eee:	2401      	movs	r4, #1
  403ef0:	4094      	lsls	r4, r2
  403ef2:	429c      	cmp	r4, r3
  403ef4:	d862      	bhi.n	403fbc <_malloc_r+0x1d4>
  403ef6:	4223      	tst	r3, r4
  403ef8:	d106      	bne.n	403f08 <_malloc_r+0x120>
  403efa:	f020 0003 	bic.w	r0, r0, #3
  403efe:	0064      	lsls	r4, r4, #1
  403f00:	4223      	tst	r3, r4
  403f02:	f100 0004 	add.w	r0, r0, #4
  403f06:	d0fa      	beq.n	403efe <_malloc_r+0x116>
  403f08:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  403f0c:	46c4      	mov	ip, r8
  403f0e:	4681      	mov	r9, r0
  403f10:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403f14:	459c      	cmp	ip, r3
  403f16:	d107      	bne.n	403f28 <_malloc_r+0x140>
  403f18:	e141      	b.n	40419e <_malloc_r+0x3b6>
  403f1a:	2900      	cmp	r1, #0
  403f1c:	f280 8151 	bge.w	4041c2 <_malloc_r+0x3da>
  403f20:	68db      	ldr	r3, [r3, #12]
  403f22:	459c      	cmp	ip, r3
  403f24:	f000 813b 	beq.w	40419e <_malloc_r+0x3b6>
  403f28:	685a      	ldr	r2, [r3, #4]
  403f2a:	f022 0203 	bic.w	r2, r2, #3
  403f2e:	1b51      	subs	r1, r2, r5
  403f30:	290f      	cmp	r1, #15
  403f32:	ddf2      	ble.n	403f1a <_malloc_r+0x132>
  403f34:	461c      	mov	r4, r3
  403f36:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403f3a:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403f3e:	195a      	adds	r2, r3, r5
  403f40:	f045 0901 	orr.w	r9, r5, #1
  403f44:	f041 0501 	orr.w	r5, r1, #1
  403f48:	f8c3 9004 	str.w	r9, [r3, #4]
  403f4c:	4630      	mov	r0, r6
  403f4e:	f8c8 c00c 	str.w	ip, [r8, #12]
  403f52:	f8cc 8008 	str.w	r8, [ip, #8]
  403f56:	617a      	str	r2, [r7, #20]
  403f58:	613a      	str	r2, [r7, #16]
  403f5a:	f8c2 e00c 	str.w	lr, [r2, #12]
  403f5e:	f8c2 e008 	str.w	lr, [r2, #8]
  403f62:	6055      	str	r5, [r2, #4]
  403f64:	5051      	str	r1, [r2, r1]
  403f66:	f000 fb1b 	bl	4045a0 <__malloc_unlock>
  403f6a:	e769      	b.n	403e40 <_malloc_r+0x58>
  403f6c:	2400      	movs	r4, #0
  403f6e:	230c      	movs	r3, #12
  403f70:	4620      	mov	r0, r4
  403f72:	6033      	str	r3, [r6, #0]
  403f74:	b003      	add	sp, #12
  403f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f7a:	217e      	movs	r1, #126	; 0x7e
  403f7c:	203f      	movs	r0, #63	; 0x3f
  403f7e:	e773      	b.n	403e68 <_malloc_r+0x80>
  403f80:	4423      	add	r3, r4
  403f82:	68e1      	ldr	r1, [r4, #12]
  403f84:	685a      	ldr	r2, [r3, #4]
  403f86:	68a5      	ldr	r5, [r4, #8]
  403f88:	f042 0201 	orr.w	r2, r2, #1
  403f8c:	60e9      	str	r1, [r5, #12]
  403f8e:	4630      	mov	r0, r6
  403f90:	608d      	str	r5, [r1, #8]
  403f92:	605a      	str	r2, [r3, #4]
  403f94:	f000 fb04 	bl	4045a0 <__malloc_unlock>
  403f98:	3408      	adds	r4, #8
  403f9a:	4620      	mov	r0, r4
  403f9c:	b003      	add	sp, #12
  403f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fa2:	4423      	add	r3, r4
  403fa4:	4630      	mov	r0, r6
  403fa6:	685a      	ldr	r2, [r3, #4]
  403fa8:	f042 0201 	orr.w	r2, r2, #1
  403fac:	605a      	str	r2, [r3, #4]
  403fae:	f000 faf7 	bl	4045a0 <__malloc_unlock>
  403fb2:	3408      	adds	r4, #8
  403fb4:	4620      	mov	r0, r4
  403fb6:	b003      	add	sp, #12
  403fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fbc:	68bc      	ldr	r4, [r7, #8]
  403fbe:	6863      	ldr	r3, [r4, #4]
  403fc0:	f023 0803 	bic.w	r8, r3, #3
  403fc4:	4545      	cmp	r5, r8
  403fc6:	d804      	bhi.n	403fd2 <_malloc_r+0x1ea>
  403fc8:	ebc5 0308 	rsb	r3, r5, r8
  403fcc:	2b0f      	cmp	r3, #15
  403fce:	f300 808c 	bgt.w	4040ea <_malloc_r+0x302>
  403fd2:	4b53      	ldr	r3, [pc, #332]	; (404120 <_malloc_r+0x338>)
  403fd4:	f8df a158 	ldr.w	sl, [pc, #344]	; 404130 <_malloc_r+0x348>
  403fd8:	681a      	ldr	r2, [r3, #0]
  403fda:	f8da 3000 	ldr.w	r3, [sl]
  403fde:	3301      	adds	r3, #1
  403fe0:	442a      	add	r2, r5
  403fe2:	eb04 0b08 	add.w	fp, r4, r8
  403fe6:	f000 8150 	beq.w	40428a <_malloc_r+0x4a2>
  403fea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  403fee:	320f      	adds	r2, #15
  403ff0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403ff4:	f022 020f 	bic.w	r2, r2, #15
  403ff8:	4611      	mov	r1, r2
  403ffa:	4630      	mov	r0, r6
  403ffc:	9201      	str	r2, [sp, #4]
  403ffe:	f000 fcc7 	bl	404990 <_sbrk_r>
  404002:	f1b0 3fff 	cmp.w	r0, #4294967295
  404006:	4681      	mov	r9, r0
  404008:	9a01      	ldr	r2, [sp, #4]
  40400a:	f000 8147 	beq.w	40429c <_malloc_r+0x4b4>
  40400e:	4583      	cmp	fp, r0
  404010:	f200 80ee 	bhi.w	4041f0 <_malloc_r+0x408>
  404014:	4b43      	ldr	r3, [pc, #268]	; (404124 <_malloc_r+0x33c>)
  404016:	6819      	ldr	r1, [r3, #0]
  404018:	45cb      	cmp	fp, r9
  40401a:	4411      	add	r1, r2
  40401c:	6019      	str	r1, [r3, #0]
  40401e:	f000 8142 	beq.w	4042a6 <_malloc_r+0x4be>
  404022:	f8da 0000 	ldr.w	r0, [sl]
  404026:	f8df e108 	ldr.w	lr, [pc, #264]	; 404130 <_malloc_r+0x348>
  40402a:	3001      	adds	r0, #1
  40402c:	bf1b      	ittet	ne
  40402e:	ebcb 0b09 	rsbne	fp, fp, r9
  404032:	4459      	addne	r1, fp
  404034:	f8ce 9000 	streq.w	r9, [lr]
  404038:	6019      	strne	r1, [r3, #0]
  40403a:	f019 0107 	ands.w	r1, r9, #7
  40403e:	f000 8107 	beq.w	404250 <_malloc_r+0x468>
  404042:	f1c1 0008 	rsb	r0, r1, #8
  404046:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40404a:	4481      	add	r9, r0
  40404c:	3108      	adds	r1, #8
  40404e:	444a      	add	r2, r9
  404050:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404054:	ebc2 0a01 	rsb	sl, r2, r1
  404058:	4651      	mov	r1, sl
  40405a:	4630      	mov	r0, r6
  40405c:	9301      	str	r3, [sp, #4]
  40405e:	f000 fc97 	bl	404990 <_sbrk_r>
  404062:	1c43      	adds	r3, r0, #1
  404064:	9b01      	ldr	r3, [sp, #4]
  404066:	f000 812c 	beq.w	4042c2 <_malloc_r+0x4da>
  40406a:	ebc9 0200 	rsb	r2, r9, r0
  40406e:	4452      	add	r2, sl
  404070:	f042 0201 	orr.w	r2, r2, #1
  404074:	6819      	ldr	r1, [r3, #0]
  404076:	f8c7 9008 	str.w	r9, [r7, #8]
  40407a:	4451      	add	r1, sl
  40407c:	42bc      	cmp	r4, r7
  40407e:	f8c9 2004 	str.w	r2, [r9, #4]
  404082:	6019      	str	r1, [r3, #0]
  404084:	f8df a09c 	ldr.w	sl, [pc, #156]	; 404124 <_malloc_r+0x33c>
  404088:	d016      	beq.n	4040b8 <_malloc_r+0x2d0>
  40408a:	f1b8 0f0f 	cmp.w	r8, #15
  40408e:	f240 80ee 	bls.w	40426e <_malloc_r+0x486>
  404092:	6862      	ldr	r2, [r4, #4]
  404094:	f1a8 030c 	sub.w	r3, r8, #12
  404098:	f023 0307 	bic.w	r3, r3, #7
  40409c:	18e0      	adds	r0, r4, r3
  40409e:	f002 0201 	and.w	r2, r2, #1
  4040a2:	f04f 0e05 	mov.w	lr, #5
  4040a6:	431a      	orrs	r2, r3
  4040a8:	2b0f      	cmp	r3, #15
  4040aa:	6062      	str	r2, [r4, #4]
  4040ac:	f8c0 e004 	str.w	lr, [r0, #4]
  4040b0:	f8c0 e008 	str.w	lr, [r0, #8]
  4040b4:	f200 8109 	bhi.w	4042ca <_malloc_r+0x4e2>
  4040b8:	4b1b      	ldr	r3, [pc, #108]	; (404128 <_malloc_r+0x340>)
  4040ba:	68bc      	ldr	r4, [r7, #8]
  4040bc:	681a      	ldr	r2, [r3, #0]
  4040be:	4291      	cmp	r1, r2
  4040c0:	bf88      	it	hi
  4040c2:	6019      	strhi	r1, [r3, #0]
  4040c4:	4b19      	ldr	r3, [pc, #100]	; (40412c <_malloc_r+0x344>)
  4040c6:	681a      	ldr	r2, [r3, #0]
  4040c8:	4291      	cmp	r1, r2
  4040ca:	6862      	ldr	r2, [r4, #4]
  4040cc:	bf88      	it	hi
  4040ce:	6019      	strhi	r1, [r3, #0]
  4040d0:	f022 0203 	bic.w	r2, r2, #3
  4040d4:	4295      	cmp	r5, r2
  4040d6:	eba2 0305 	sub.w	r3, r2, r5
  4040da:	d801      	bhi.n	4040e0 <_malloc_r+0x2f8>
  4040dc:	2b0f      	cmp	r3, #15
  4040de:	dc04      	bgt.n	4040ea <_malloc_r+0x302>
  4040e0:	4630      	mov	r0, r6
  4040e2:	f000 fa5d 	bl	4045a0 <__malloc_unlock>
  4040e6:	2400      	movs	r4, #0
  4040e8:	e6aa      	b.n	403e40 <_malloc_r+0x58>
  4040ea:	1962      	adds	r2, r4, r5
  4040ec:	f043 0301 	orr.w	r3, r3, #1
  4040f0:	f045 0501 	orr.w	r5, r5, #1
  4040f4:	6065      	str	r5, [r4, #4]
  4040f6:	4630      	mov	r0, r6
  4040f8:	60ba      	str	r2, [r7, #8]
  4040fa:	6053      	str	r3, [r2, #4]
  4040fc:	f000 fa50 	bl	4045a0 <__malloc_unlock>
  404100:	3408      	adds	r4, #8
  404102:	4620      	mov	r0, r4
  404104:	b003      	add	sp, #12
  404106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40410a:	2814      	cmp	r0, #20
  40410c:	d968      	bls.n	4041e0 <_malloc_r+0x3f8>
  40410e:	2854      	cmp	r0, #84	; 0x54
  404110:	f200 8097 	bhi.w	404242 <_malloc_r+0x45a>
  404114:	0b28      	lsrs	r0, r5, #12
  404116:	306e      	adds	r0, #110	; 0x6e
  404118:	0041      	lsls	r1, r0, #1
  40411a:	e6a5      	b.n	403e68 <_malloc_r+0x80>
  40411c:	20000458 	.word	0x20000458
  404120:	2000090c 	.word	0x2000090c
  404124:	20000910 	.word	0x20000910
  404128:	20000908 	.word	0x20000908
  40412c:	20000904 	.word	0x20000904
  404130:	20000864 	.word	0x20000864
  404134:	0a5a      	lsrs	r2, r3, #9
  404136:	2a04      	cmp	r2, #4
  404138:	d955      	bls.n	4041e6 <_malloc_r+0x3fe>
  40413a:	2a14      	cmp	r2, #20
  40413c:	f200 80a7 	bhi.w	40428e <_malloc_r+0x4a6>
  404140:	325b      	adds	r2, #91	; 0x5b
  404142:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404146:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  40414a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 404308 <_malloc_r+0x520>
  40414e:	f8dc 1008 	ldr.w	r1, [ip, #8]
  404152:	4561      	cmp	r1, ip
  404154:	d07f      	beq.n	404256 <_malloc_r+0x46e>
  404156:	684a      	ldr	r2, [r1, #4]
  404158:	f022 0203 	bic.w	r2, r2, #3
  40415c:	4293      	cmp	r3, r2
  40415e:	d202      	bcs.n	404166 <_malloc_r+0x37e>
  404160:	6889      	ldr	r1, [r1, #8]
  404162:	458c      	cmp	ip, r1
  404164:	d1f7      	bne.n	404156 <_malloc_r+0x36e>
  404166:	68ca      	ldr	r2, [r1, #12]
  404168:	687b      	ldr	r3, [r7, #4]
  40416a:	60e2      	str	r2, [r4, #12]
  40416c:	60a1      	str	r1, [r4, #8]
  40416e:	6094      	str	r4, [r2, #8]
  404170:	60cc      	str	r4, [r1, #12]
  404172:	e6bb      	b.n	403eec <_malloc_r+0x104>
  404174:	1963      	adds	r3, r4, r5
  404176:	f042 0701 	orr.w	r7, r2, #1
  40417a:	f045 0501 	orr.w	r5, r5, #1
  40417e:	6065      	str	r5, [r4, #4]
  404180:	4630      	mov	r0, r6
  404182:	614b      	str	r3, [r1, #20]
  404184:	610b      	str	r3, [r1, #16]
  404186:	f8c3 e00c 	str.w	lr, [r3, #12]
  40418a:	f8c3 e008 	str.w	lr, [r3, #8]
  40418e:	605f      	str	r7, [r3, #4]
  404190:	509a      	str	r2, [r3, r2]
  404192:	3408      	adds	r4, #8
  404194:	f000 fa04 	bl	4045a0 <__malloc_unlock>
  404198:	e652      	b.n	403e40 <_malloc_r+0x58>
  40419a:	684b      	ldr	r3, [r1, #4]
  40419c:	e6a6      	b.n	403eec <_malloc_r+0x104>
  40419e:	f109 0901 	add.w	r9, r9, #1
  4041a2:	f019 0f03 	tst.w	r9, #3
  4041a6:	f10c 0c08 	add.w	ip, ip, #8
  4041aa:	f47f aeb1 	bne.w	403f10 <_malloc_r+0x128>
  4041ae:	e02c      	b.n	40420a <_malloc_r+0x422>
  4041b0:	f104 0308 	add.w	r3, r4, #8
  4041b4:	6964      	ldr	r4, [r4, #20]
  4041b6:	42a3      	cmp	r3, r4
  4041b8:	bf08      	it	eq
  4041ba:	3002      	addeq	r0, #2
  4041bc:	f43f ae69 	beq.w	403e92 <_malloc_r+0xaa>
  4041c0:	e62e      	b.n	403e20 <_malloc_r+0x38>
  4041c2:	441a      	add	r2, r3
  4041c4:	461c      	mov	r4, r3
  4041c6:	6851      	ldr	r1, [r2, #4]
  4041c8:	68db      	ldr	r3, [r3, #12]
  4041ca:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4041ce:	f041 0101 	orr.w	r1, r1, #1
  4041d2:	6051      	str	r1, [r2, #4]
  4041d4:	4630      	mov	r0, r6
  4041d6:	60eb      	str	r3, [r5, #12]
  4041d8:	609d      	str	r5, [r3, #8]
  4041da:	f000 f9e1 	bl	4045a0 <__malloc_unlock>
  4041de:	e62f      	b.n	403e40 <_malloc_r+0x58>
  4041e0:	305b      	adds	r0, #91	; 0x5b
  4041e2:	0041      	lsls	r1, r0, #1
  4041e4:	e640      	b.n	403e68 <_malloc_r+0x80>
  4041e6:	099a      	lsrs	r2, r3, #6
  4041e8:	3238      	adds	r2, #56	; 0x38
  4041ea:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4041ee:	e7aa      	b.n	404146 <_malloc_r+0x35e>
  4041f0:	42bc      	cmp	r4, r7
  4041f2:	4b45      	ldr	r3, [pc, #276]	; (404308 <_malloc_r+0x520>)
  4041f4:	f43f af0e 	beq.w	404014 <_malloc_r+0x22c>
  4041f8:	689c      	ldr	r4, [r3, #8]
  4041fa:	6862      	ldr	r2, [r4, #4]
  4041fc:	f022 0203 	bic.w	r2, r2, #3
  404200:	e768      	b.n	4040d4 <_malloc_r+0x2ec>
  404202:	f8d8 8000 	ldr.w	r8, [r8]
  404206:	4598      	cmp	r8, r3
  404208:	d17c      	bne.n	404304 <_malloc_r+0x51c>
  40420a:	f010 0f03 	tst.w	r0, #3
  40420e:	f1a8 0308 	sub.w	r3, r8, #8
  404212:	f100 30ff 	add.w	r0, r0, #4294967295
  404216:	d1f4      	bne.n	404202 <_malloc_r+0x41a>
  404218:	687b      	ldr	r3, [r7, #4]
  40421a:	ea23 0304 	bic.w	r3, r3, r4
  40421e:	607b      	str	r3, [r7, #4]
  404220:	0064      	lsls	r4, r4, #1
  404222:	429c      	cmp	r4, r3
  404224:	f63f aeca 	bhi.w	403fbc <_malloc_r+0x1d4>
  404228:	2c00      	cmp	r4, #0
  40422a:	f43f aec7 	beq.w	403fbc <_malloc_r+0x1d4>
  40422e:	4223      	tst	r3, r4
  404230:	4648      	mov	r0, r9
  404232:	f47f ae69 	bne.w	403f08 <_malloc_r+0x120>
  404236:	0064      	lsls	r4, r4, #1
  404238:	4223      	tst	r3, r4
  40423a:	f100 0004 	add.w	r0, r0, #4
  40423e:	d0fa      	beq.n	404236 <_malloc_r+0x44e>
  404240:	e662      	b.n	403f08 <_malloc_r+0x120>
  404242:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  404246:	d818      	bhi.n	40427a <_malloc_r+0x492>
  404248:	0be8      	lsrs	r0, r5, #15
  40424a:	3077      	adds	r0, #119	; 0x77
  40424c:	0041      	lsls	r1, r0, #1
  40424e:	e60b      	b.n	403e68 <_malloc_r+0x80>
  404250:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404254:	e6fb      	b.n	40404e <_malloc_r+0x266>
  404256:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40425a:	1092      	asrs	r2, r2, #2
  40425c:	f04f 0c01 	mov.w	ip, #1
  404260:	fa0c f202 	lsl.w	r2, ip, r2
  404264:	4313      	orrs	r3, r2
  404266:	f8c8 3004 	str.w	r3, [r8, #4]
  40426a:	460a      	mov	r2, r1
  40426c:	e77d      	b.n	40416a <_malloc_r+0x382>
  40426e:	2301      	movs	r3, #1
  404270:	f8c9 3004 	str.w	r3, [r9, #4]
  404274:	464c      	mov	r4, r9
  404276:	2200      	movs	r2, #0
  404278:	e72c      	b.n	4040d4 <_malloc_r+0x2ec>
  40427a:	f240 5354 	movw	r3, #1364	; 0x554
  40427e:	4298      	cmp	r0, r3
  404280:	d81c      	bhi.n	4042bc <_malloc_r+0x4d4>
  404282:	0ca8      	lsrs	r0, r5, #18
  404284:	307c      	adds	r0, #124	; 0x7c
  404286:	0041      	lsls	r1, r0, #1
  404288:	e5ee      	b.n	403e68 <_malloc_r+0x80>
  40428a:	3210      	adds	r2, #16
  40428c:	e6b4      	b.n	403ff8 <_malloc_r+0x210>
  40428e:	2a54      	cmp	r2, #84	; 0x54
  404290:	d823      	bhi.n	4042da <_malloc_r+0x4f2>
  404292:	0b1a      	lsrs	r2, r3, #12
  404294:	326e      	adds	r2, #110	; 0x6e
  404296:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40429a:	e754      	b.n	404146 <_malloc_r+0x35e>
  40429c:	68bc      	ldr	r4, [r7, #8]
  40429e:	6862      	ldr	r2, [r4, #4]
  4042a0:	f022 0203 	bic.w	r2, r2, #3
  4042a4:	e716      	b.n	4040d4 <_malloc_r+0x2ec>
  4042a6:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4042aa:	2800      	cmp	r0, #0
  4042ac:	f47f aeb9 	bne.w	404022 <_malloc_r+0x23a>
  4042b0:	4442      	add	r2, r8
  4042b2:	68bb      	ldr	r3, [r7, #8]
  4042b4:	f042 0201 	orr.w	r2, r2, #1
  4042b8:	605a      	str	r2, [r3, #4]
  4042ba:	e6fd      	b.n	4040b8 <_malloc_r+0x2d0>
  4042bc:	21fc      	movs	r1, #252	; 0xfc
  4042be:	207e      	movs	r0, #126	; 0x7e
  4042c0:	e5d2      	b.n	403e68 <_malloc_r+0x80>
  4042c2:	2201      	movs	r2, #1
  4042c4:	f04f 0a00 	mov.w	sl, #0
  4042c8:	e6d4      	b.n	404074 <_malloc_r+0x28c>
  4042ca:	f104 0108 	add.w	r1, r4, #8
  4042ce:	4630      	mov	r0, r6
  4042d0:	f7ff fa7a 	bl	4037c8 <_free_r>
  4042d4:	f8da 1000 	ldr.w	r1, [sl]
  4042d8:	e6ee      	b.n	4040b8 <_malloc_r+0x2d0>
  4042da:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4042de:	d804      	bhi.n	4042ea <_malloc_r+0x502>
  4042e0:	0bda      	lsrs	r2, r3, #15
  4042e2:	3277      	adds	r2, #119	; 0x77
  4042e4:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4042e8:	e72d      	b.n	404146 <_malloc_r+0x35e>
  4042ea:	f240 5154 	movw	r1, #1364	; 0x554
  4042ee:	428a      	cmp	r2, r1
  4042f0:	d804      	bhi.n	4042fc <_malloc_r+0x514>
  4042f2:	0c9a      	lsrs	r2, r3, #18
  4042f4:	327c      	adds	r2, #124	; 0x7c
  4042f6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4042fa:	e724      	b.n	404146 <_malloc_r+0x35e>
  4042fc:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  404300:	227e      	movs	r2, #126	; 0x7e
  404302:	e720      	b.n	404146 <_malloc_r+0x35e>
  404304:	687b      	ldr	r3, [r7, #4]
  404306:	e78b      	b.n	404220 <_malloc_r+0x438>
  404308:	20000458 	.word	0x20000458

0040430c <memchr>:
  40430c:	0783      	lsls	r3, r0, #30
  40430e:	b470      	push	{r4, r5, r6}
  404310:	b2c9      	uxtb	r1, r1
  404312:	d040      	beq.n	404396 <memchr+0x8a>
  404314:	1e54      	subs	r4, r2, #1
  404316:	2a00      	cmp	r2, #0
  404318:	d03f      	beq.n	40439a <memchr+0x8e>
  40431a:	7803      	ldrb	r3, [r0, #0]
  40431c:	428b      	cmp	r3, r1
  40431e:	bf18      	it	ne
  404320:	1c43      	addne	r3, r0, #1
  404322:	d106      	bne.n	404332 <memchr+0x26>
  404324:	e01d      	b.n	404362 <memchr+0x56>
  404326:	b1f4      	cbz	r4, 404366 <memchr+0x5a>
  404328:	7802      	ldrb	r2, [r0, #0]
  40432a:	428a      	cmp	r2, r1
  40432c:	f104 34ff 	add.w	r4, r4, #4294967295
  404330:	d017      	beq.n	404362 <memchr+0x56>
  404332:	f013 0f03 	tst.w	r3, #3
  404336:	4618      	mov	r0, r3
  404338:	f103 0301 	add.w	r3, r3, #1
  40433c:	d1f3      	bne.n	404326 <memchr+0x1a>
  40433e:	2c03      	cmp	r4, #3
  404340:	d814      	bhi.n	40436c <memchr+0x60>
  404342:	b184      	cbz	r4, 404366 <memchr+0x5a>
  404344:	7803      	ldrb	r3, [r0, #0]
  404346:	428b      	cmp	r3, r1
  404348:	d00b      	beq.n	404362 <memchr+0x56>
  40434a:	1905      	adds	r5, r0, r4
  40434c:	1c43      	adds	r3, r0, #1
  40434e:	e002      	b.n	404356 <memchr+0x4a>
  404350:	7802      	ldrb	r2, [r0, #0]
  404352:	428a      	cmp	r2, r1
  404354:	d005      	beq.n	404362 <memchr+0x56>
  404356:	42ab      	cmp	r3, r5
  404358:	4618      	mov	r0, r3
  40435a:	f103 0301 	add.w	r3, r3, #1
  40435e:	d1f7      	bne.n	404350 <memchr+0x44>
  404360:	2000      	movs	r0, #0
  404362:	bc70      	pop	{r4, r5, r6}
  404364:	4770      	bx	lr
  404366:	4620      	mov	r0, r4
  404368:	bc70      	pop	{r4, r5, r6}
  40436a:	4770      	bx	lr
  40436c:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  404370:	4602      	mov	r2, r0
  404372:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  404376:	4610      	mov	r0, r2
  404378:	3204      	adds	r2, #4
  40437a:	6803      	ldr	r3, [r0, #0]
  40437c:	4073      	eors	r3, r6
  40437e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  404382:	ea25 0303 	bic.w	r3, r5, r3
  404386:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40438a:	d1da      	bne.n	404342 <memchr+0x36>
  40438c:	3c04      	subs	r4, #4
  40438e:	2c03      	cmp	r4, #3
  404390:	4610      	mov	r0, r2
  404392:	d8f0      	bhi.n	404376 <memchr+0x6a>
  404394:	e7d5      	b.n	404342 <memchr+0x36>
  404396:	4614      	mov	r4, r2
  404398:	e7d1      	b.n	40433e <memchr+0x32>
  40439a:	4610      	mov	r0, r2
  40439c:	e7e1      	b.n	404362 <memchr+0x56>
  40439e:	bf00      	nop

004043a0 <memcpy>:
  4043a0:	4684      	mov	ip, r0
  4043a2:	ea41 0300 	orr.w	r3, r1, r0
  4043a6:	f013 0303 	ands.w	r3, r3, #3
  4043aa:	d16d      	bne.n	404488 <memcpy+0xe8>
  4043ac:	3a40      	subs	r2, #64	; 0x40
  4043ae:	d341      	bcc.n	404434 <memcpy+0x94>
  4043b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4043b4:	f840 3b04 	str.w	r3, [r0], #4
  4043b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4043bc:	f840 3b04 	str.w	r3, [r0], #4
  4043c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4043c4:	f840 3b04 	str.w	r3, [r0], #4
  4043c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4043cc:	f840 3b04 	str.w	r3, [r0], #4
  4043d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4043d4:	f840 3b04 	str.w	r3, [r0], #4
  4043d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4043dc:	f840 3b04 	str.w	r3, [r0], #4
  4043e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4043e4:	f840 3b04 	str.w	r3, [r0], #4
  4043e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4043ec:	f840 3b04 	str.w	r3, [r0], #4
  4043f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4043f4:	f840 3b04 	str.w	r3, [r0], #4
  4043f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4043fc:	f840 3b04 	str.w	r3, [r0], #4
  404400:	f851 3b04 	ldr.w	r3, [r1], #4
  404404:	f840 3b04 	str.w	r3, [r0], #4
  404408:	f851 3b04 	ldr.w	r3, [r1], #4
  40440c:	f840 3b04 	str.w	r3, [r0], #4
  404410:	f851 3b04 	ldr.w	r3, [r1], #4
  404414:	f840 3b04 	str.w	r3, [r0], #4
  404418:	f851 3b04 	ldr.w	r3, [r1], #4
  40441c:	f840 3b04 	str.w	r3, [r0], #4
  404420:	f851 3b04 	ldr.w	r3, [r1], #4
  404424:	f840 3b04 	str.w	r3, [r0], #4
  404428:	f851 3b04 	ldr.w	r3, [r1], #4
  40442c:	f840 3b04 	str.w	r3, [r0], #4
  404430:	3a40      	subs	r2, #64	; 0x40
  404432:	d2bd      	bcs.n	4043b0 <memcpy+0x10>
  404434:	3230      	adds	r2, #48	; 0x30
  404436:	d311      	bcc.n	40445c <memcpy+0xbc>
  404438:	f851 3b04 	ldr.w	r3, [r1], #4
  40443c:	f840 3b04 	str.w	r3, [r0], #4
  404440:	f851 3b04 	ldr.w	r3, [r1], #4
  404444:	f840 3b04 	str.w	r3, [r0], #4
  404448:	f851 3b04 	ldr.w	r3, [r1], #4
  40444c:	f840 3b04 	str.w	r3, [r0], #4
  404450:	f851 3b04 	ldr.w	r3, [r1], #4
  404454:	f840 3b04 	str.w	r3, [r0], #4
  404458:	3a10      	subs	r2, #16
  40445a:	d2ed      	bcs.n	404438 <memcpy+0x98>
  40445c:	320c      	adds	r2, #12
  40445e:	d305      	bcc.n	40446c <memcpy+0xcc>
  404460:	f851 3b04 	ldr.w	r3, [r1], #4
  404464:	f840 3b04 	str.w	r3, [r0], #4
  404468:	3a04      	subs	r2, #4
  40446a:	d2f9      	bcs.n	404460 <memcpy+0xc0>
  40446c:	3204      	adds	r2, #4
  40446e:	d008      	beq.n	404482 <memcpy+0xe2>
  404470:	07d2      	lsls	r2, r2, #31
  404472:	bf1c      	itt	ne
  404474:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404478:	f800 3b01 	strbne.w	r3, [r0], #1
  40447c:	d301      	bcc.n	404482 <memcpy+0xe2>
  40447e:	880b      	ldrh	r3, [r1, #0]
  404480:	8003      	strh	r3, [r0, #0]
  404482:	4660      	mov	r0, ip
  404484:	4770      	bx	lr
  404486:	bf00      	nop
  404488:	2a08      	cmp	r2, #8
  40448a:	d313      	bcc.n	4044b4 <memcpy+0x114>
  40448c:	078b      	lsls	r3, r1, #30
  40448e:	d08d      	beq.n	4043ac <memcpy+0xc>
  404490:	f010 0303 	ands.w	r3, r0, #3
  404494:	d08a      	beq.n	4043ac <memcpy+0xc>
  404496:	f1c3 0304 	rsb	r3, r3, #4
  40449a:	1ad2      	subs	r2, r2, r3
  40449c:	07db      	lsls	r3, r3, #31
  40449e:	bf1c      	itt	ne
  4044a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4044a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4044a8:	d380      	bcc.n	4043ac <memcpy+0xc>
  4044aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4044ae:	f820 3b02 	strh.w	r3, [r0], #2
  4044b2:	e77b      	b.n	4043ac <memcpy+0xc>
  4044b4:	3a04      	subs	r2, #4
  4044b6:	d3d9      	bcc.n	40446c <memcpy+0xcc>
  4044b8:	3a01      	subs	r2, #1
  4044ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4044be:	f800 3b01 	strb.w	r3, [r0], #1
  4044c2:	d2f9      	bcs.n	4044b8 <memcpy+0x118>
  4044c4:	780b      	ldrb	r3, [r1, #0]
  4044c6:	7003      	strb	r3, [r0, #0]
  4044c8:	784b      	ldrb	r3, [r1, #1]
  4044ca:	7043      	strb	r3, [r0, #1]
  4044cc:	788b      	ldrb	r3, [r1, #2]
  4044ce:	7083      	strb	r3, [r0, #2]
  4044d0:	4660      	mov	r0, ip
  4044d2:	4770      	bx	lr

004044d4 <memmove>:
  4044d4:	4288      	cmp	r0, r1
  4044d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4044d8:	d90d      	bls.n	4044f6 <memmove+0x22>
  4044da:	188b      	adds	r3, r1, r2
  4044dc:	4298      	cmp	r0, r3
  4044de:	d20a      	bcs.n	4044f6 <memmove+0x22>
  4044e0:	1881      	adds	r1, r0, r2
  4044e2:	2a00      	cmp	r2, #0
  4044e4:	d054      	beq.n	404590 <memmove+0xbc>
  4044e6:	1a9a      	subs	r2, r3, r2
  4044e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4044ec:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4044f0:	4293      	cmp	r3, r2
  4044f2:	d1f9      	bne.n	4044e8 <memmove+0x14>
  4044f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4044f6:	2a0f      	cmp	r2, #15
  4044f8:	d948      	bls.n	40458c <memmove+0xb8>
  4044fa:	ea40 0301 	orr.w	r3, r0, r1
  4044fe:	079b      	lsls	r3, r3, #30
  404500:	d147      	bne.n	404592 <memmove+0xbe>
  404502:	f100 0410 	add.w	r4, r0, #16
  404506:	f101 0310 	add.w	r3, r1, #16
  40450a:	4615      	mov	r5, r2
  40450c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404510:	f844 6c10 	str.w	r6, [r4, #-16]
  404514:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404518:	f844 6c0c 	str.w	r6, [r4, #-12]
  40451c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404520:	f844 6c08 	str.w	r6, [r4, #-8]
  404524:	3d10      	subs	r5, #16
  404526:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40452a:	f844 6c04 	str.w	r6, [r4, #-4]
  40452e:	2d0f      	cmp	r5, #15
  404530:	f103 0310 	add.w	r3, r3, #16
  404534:	f104 0410 	add.w	r4, r4, #16
  404538:	d8e8      	bhi.n	40450c <memmove+0x38>
  40453a:	f1a2 0310 	sub.w	r3, r2, #16
  40453e:	f023 030f 	bic.w	r3, r3, #15
  404542:	f002 0e0f 	and.w	lr, r2, #15
  404546:	3310      	adds	r3, #16
  404548:	f1be 0f03 	cmp.w	lr, #3
  40454c:	4419      	add	r1, r3
  40454e:	4403      	add	r3, r0
  404550:	d921      	bls.n	404596 <memmove+0xc2>
  404552:	1f1e      	subs	r6, r3, #4
  404554:	460d      	mov	r5, r1
  404556:	4674      	mov	r4, lr
  404558:	3c04      	subs	r4, #4
  40455a:	f855 7b04 	ldr.w	r7, [r5], #4
  40455e:	f846 7f04 	str.w	r7, [r6, #4]!
  404562:	2c03      	cmp	r4, #3
  404564:	d8f8      	bhi.n	404558 <memmove+0x84>
  404566:	f1ae 0404 	sub.w	r4, lr, #4
  40456a:	f024 0403 	bic.w	r4, r4, #3
  40456e:	3404      	adds	r4, #4
  404570:	4423      	add	r3, r4
  404572:	4421      	add	r1, r4
  404574:	f002 0203 	and.w	r2, r2, #3
  404578:	b152      	cbz	r2, 404590 <memmove+0xbc>
  40457a:	3b01      	subs	r3, #1
  40457c:	440a      	add	r2, r1
  40457e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404582:	f803 4f01 	strb.w	r4, [r3, #1]!
  404586:	4291      	cmp	r1, r2
  404588:	d1f9      	bne.n	40457e <memmove+0xaa>
  40458a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40458c:	4603      	mov	r3, r0
  40458e:	e7f3      	b.n	404578 <memmove+0xa4>
  404590:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404592:	4603      	mov	r3, r0
  404594:	e7f1      	b.n	40457a <memmove+0xa6>
  404596:	4672      	mov	r2, lr
  404598:	e7ee      	b.n	404578 <memmove+0xa4>
  40459a:	bf00      	nop

0040459c <__malloc_lock>:
  40459c:	4770      	bx	lr
  40459e:	bf00      	nop

004045a0 <__malloc_unlock>:
  4045a0:	4770      	bx	lr
  4045a2:	bf00      	nop

004045a4 <_realloc_r>:
  4045a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4045a8:	4617      	mov	r7, r2
  4045aa:	b083      	sub	sp, #12
  4045ac:	460e      	mov	r6, r1
  4045ae:	2900      	cmp	r1, #0
  4045b0:	f000 80e7 	beq.w	404782 <_realloc_r+0x1de>
  4045b4:	4681      	mov	r9, r0
  4045b6:	f107 050b 	add.w	r5, r7, #11
  4045ba:	f7ff ffef 	bl	40459c <__malloc_lock>
  4045be:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4045c2:	2d16      	cmp	r5, #22
  4045c4:	f023 0403 	bic.w	r4, r3, #3
  4045c8:	f1a6 0808 	sub.w	r8, r6, #8
  4045cc:	d84c      	bhi.n	404668 <_realloc_r+0xc4>
  4045ce:	2210      	movs	r2, #16
  4045d0:	4615      	mov	r5, r2
  4045d2:	42af      	cmp	r7, r5
  4045d4:	d84d      	bhi.n	404672 <_realloc_r+0xce>
  4045d6:	4294      	cmp	r4, r2
  4045d8:	f280 8084 	bge.w	4046e4 <_realloc_r+0x140>
  4045dc:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 40498c <_realloc_r+0x3e8>
  4045e0:	f8db 0008 	ldr.w	r0, [fp, #8]
  4045e4:	eb08 0104 	add.w	r1, r8, r4
  4045e8:	4288      	cmp	r0, r1
  4045ea:	f000 80d6 	beq.w	40479a <_realloc_r+0x1f6>
  4045ee:	6848      	ldr	r0, [r1, #4]
  4045f0:	f020 0e01 	bic.w	lr, r0, #1
  4045f4:	448e      	add	lr, r1
  4045f6:	f8de e004 	ldr.w	lr, [lr, #4]
  4045fa:	f01e 0f01 	tst.w	lr, #1
  4045fe:	d13f      	bne.n	404680 <_realloc_r+0xdc>
  404600:	f020 0003 	bic.w	r0, r0, #3
  404604:	4420      	add	r0, r4
  404606:	4290      	cmp	r0, r2
  404608:	f280 80c1 	bge.w	40478e <_realloc_r+0x1ea>
  40460c:	07db      	lsls	r3, r3, #31
  40460e:	f100 808f 	bmi.w	404730 <_realloc_r+0x18c>
  404612:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404616:	ebc3 0a08 	rsb	sl, r3, r8
  40461a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40461e:	f023 0303 	bic.w	r3, r3, #3
  404622:	eb00 0e03 	add.w	lr, r0, r3
  404626:	4596      	cmp	lr, r2
  404628:	db34      	blt.n	404694 <_realloc_r+0xf0>
  40462a:	68cb      	ldr	r3, [r1, #12]
  40462c:	688a      	ldr	r2, [r1, #8]
  40462e:	4657      	mov	r7, sl
  404630:	60d3      	str	r3, [r2, #12]
  404632:	609a      	str	r2, [r3, #8]
  404634:	f857 1f08 	ldr.w	r1, [r7, #8]!
  404638:	f8da 300c 	ldr.w	r3, [sl, #12]
  40463c:	60cb      	str	r3, [r1, #12]
  40463e:	1f22      	subs	r2, r4, #4
  404640:	2a24      	cmp	r2, #36	; 0x24
  404642:	6099      	str	r1, [r3, #8]
  404644:	f200 8136 	bhi.w	4048b4 <_realloc_r+0x310>
  404648:	2a13      	cmp	r2, #19
  40464a:	f240 80fd 	bls.w	404848 <_realloc_r+0x2a4>
  40464e:	6833      	ldr	r3, [r6, #0]
  404650:	f8ca 3008 	str.w	r3, [sl, #8]
  404654:	6873      	ldr	r3, [r6, #4]
  404656:	f8ca 300c 	str.w	r3, [sl, #12]
  40465a:	2a1b      	cmp	r2, #27
  40465c:	f200 8140 	bhi.w	4048e0 <_realloc_r+0x33c>
  404660:	3608      	adds	r6, #8
  404662:	f10a 0310 	add.w	r3, sl, #16
  404666:	e0f0      	b.n	40484a <_realloc_r+0x2a6>
  404668:	f025 0507 	bic.w	r5, r5, #7
  40466c:	2d00      	cmp	r5, #0
  40466e:	462a      	mov	r2, r5
  404670:	daaf      	bge.n	4045d2 <_realloc_r+0x2e>
  404672:	230c      	movs	r3, #12
  404674:	2000      	movs	r0, #0
  404676:	f8c9 3000 	str.w	r3, [r9]
  40467a:	b003      	add	sp, #12
  40467c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404680:	07d9      	lsls	r1, r3, #31
  404682:	d455      	bmi.n	404730 <_realloc_r+0x18c>
  404684:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404688:	ebc3 0a08 	rsb	sl, r3, r8
  40468c:	f8da 3004 	ldr.w	r3, [sl, #4]
  404690:	f023 0303 	bic.w	r3, r3, #3
  404694:	4423      	add	r3, r4
  404696:	4293      	cmp	r3, r2
  404698:	db4a      	blt.n	404730 <_realloc_r+0x18c>
  40469a:	4657      	mov	r7, sl
  40469c:	f8da 100c 	ldr.w	r1, [sl, #12]
  4046a0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4046a4:	1f22      	subs	r2, r4, #4
  4046a6:	2a24      	cmp	r2, #36	; 0x24
  4046a8:	60c1      	str	r1, [r0, #12]
  4046aa:	6088      	str	r0, [r1, #8]
  4046ac:	f200 810e 	bhi.w	4048cc <_realloc_r+0x328>
  4046b0:	2a13      	cmp	r2, #19
  4046b2:	f240 8109 	bls.w	4048c8 <_realloc_r+0x324>
  4046b6:	6831      	ldr	r1, [r6, #0]
  4046b8:	f8ca 1008 	str.w	r1, [sl, #8]
  4046bc:	6871      	ldr	r1, [r6, #4]
  4046be:	f8ca 100c 	str.w	r1, [sl, #12]
  4046c2:	2a1b      	cmp	r2, #27
  4046c4:	f200 8121 	bhi.w	40490a <_realloc_r+0x366>
  4046c8:	3608      	adds	r6, #8
  4046ca:	f10a 0210 	add.w	r2, sl, #16
  4046ce:	6831      	ldr	r1, [r6, #0]
  4046d0:	6011      	str	r1, [r2, #0]
  4046d2:	6871      	ldr	r1, [r6, #4]
  4046d4:	6051      	str	r1, [r2, #4]
  4046d6:	68b1      	ldr	r1, [r6, #8]
  4046d8:	6091      	str	r1, [r2, #8]
  4046da:	461c      	mov	r4, r3
  4046dc:	f8da 3004 	ldr.w	r3, [sl, #4]
  4046e0:	463e      	mov	r6, r7
  4046e2:	46d0      	mov	r8, sl
  4046e4:	1b62      	subs	r2, r4, r5
  4046e6:	2a0f      	cmp	r2, #15
  4046e8:	f003 0301 	and.w	r3, r3, #1
  4046ec:	d80e      	bhi.n	40470c <_realloc_r+0x168>
  4046ee:	4323      	orrs	r3, r4
  4046f0:	4444      	add	r4, r8
  4046f2:	f8c8 3004 	str.w	r3, [r8, #4]
  4046f6:	6863      	ldr	r3, [r4, #4]
  4046f8:	f043 0301 	orr.w	r3, r3, #1
  4046fc:	6063      	str	r3, [r4, #4]
  4046fe:	4648      	mov	r0, r9
  404700:	f7ff ff4e 	bl	4045a0 <__malloc_unlock>
  404704:	4630      	mov	r0, r6
  404706:	b003      	add	sp, #12
  404708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40470c:	eb08 0105 	add.w	r1, r8, r5
  404710:	431d      	orrs	r5, r3
  404712:	f042 0301 	orr.w	r3, r2, #1
  404716:	440a      	add	r2, r1
  404718:	f8c8 5004 	str.w	r5, [r8, #4]
  40471c:	604b      	str	r3, [r1, #4]
  40471e:	6853      	ldr	r3, [r2, #4]
  404720:	f043 0301 	orr.w	r3, r3, #1
  404724:	3108      	adds	r1, #8
  404726:	6053      	str	r3, [r2, #4]
  404728:	4648      	mov	r0, r9
  40472a:	f7ff f84d 	bl	4037c8 <_free_r>
  40472e:	e7e6      	b.n	4046fe <_realloc_r+0x15a>
  404730:	4639      	mov	r1, r7
  404732:	4648      	mov	r0, r9
  404734:	f7ff fb58 	bl	403de8 <_malloc_r>
  404738:	4607      	mov	r7, r0
  40473a:	b1d8      	cbz	r0, 404774 <_realloc_r+0x1d0>
  40473c:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404740:	f023 0201 	bic.w	r2, r3, #1
  404744:	4442      	add	r2, r8
  404746:	f1a0 0108 	sub.w	r1, r0, #8
  40474a:	4291      	cmp	r1, r2
  40474c:	f000 80ac 	beq.w	4048a8 <_realloc_r+0x304>
  404750:	1f22      	subs	r2, r4, #4
  404752:	2a24      	cmp	r2, #36	; 0x24
  404754:	f200 8099 	bhi.w	40488a <_realloc_r+0x2e6>
  404758:	2a13      	cmp	r2, #19
  40475a:	d86a      	bhi.n	404832 <_realloc_r+0x28e>
  40475c:	4603      	mov	r3, r0
  40475e:	4632      	mov	r2, r6
  404760:	6811      	ldr	r1, [r2, #0]
  404762:	6019      	str	r1, [r3, #0]
  404764:	6851      	ldr	r1, [r2, #4]
  404766:	6059      	str	r1, [r3, #4]
  404768:	6892      	ldr	r2, [r2, #8]
  40476a:	609a      	str	r2, [r3, #8]
  40476c:	4631      	mov	r1, r6
  40476e:	4648      	mov	r0, r9
  404770:	f7ff f82a 	bl	4037c8 <_free_r>
  404774:	4648      	mov	r0, r9
  404776:	f7ff ff13 	bl	4045a0 <__malloc_unlock>
  40477a:	4638      	mov	r0, r7
  40477c:	b003      	add	sp, #12
  40477e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404782:	4611      	mov	r1, r2
  404784:	b003      	add	sp, #12
  404786:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40478a:	f7ff bb2d 	b.w	403de8 <_malloc_r>
  40478e:	68ca      	ldr	r2, [r1, #12]
  404790:	6889      	ldr	r1, [r1, #8]
  404792:	4604      	mov	r4, r0
  404794:	60ca      	str	r2, [r1, #12]
  404796:	6091      	str	r1, [r2, #8]
  404798:	e7a4      	b.n	4046e4 <_realloc_r+0x140>
  40479a:	6841      	ldr	r1, [r0, #4]
  40479c:	f021 0103 	bic.w	r1, r1, #3
  4047a0:	4421      	add	r1, r4
  4047a2:	f105 0010 	add.w	r0, r5, #16
  4047a6:	4281      	cmp	r1, r0
  4047a8:	da5b      	bge.n	404862 <_realloc_r+0x2be>
  4047aa:	07db      	lsls	r3, r3, #31
  4047ac:	d4c0      	bmi.n	404730 <_realloc_r+0x18c>
  4047ae:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4047b2:	ebc3 0a08 	rsb	sl, r3, r8
  4047b6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4047ba:	f023 0303 	bic.w	r3, r3, #3
  4047be:	eb01 0c03 	add.w	ip, r1, r3
  4047c2:	4560      	cmp	r0, ip
  4047c4:	f73f af66 	bgt.w	404694 <_realloc_r+0xf0>
  4047c8:	4657      	mov	r7, sl
  4047ca:	f8da 300c 	ldr.w	r3, [sl, #12]
  4047ce:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4047d2:	1f22      	subs	r2, r4, #4
  4047d4:	2a24      	cmp	r2, #36	; 0x24
  4047d6:	60cb      	str	r3, [r1, #12]
  4047d8:	6099      	str	r1, [r3, #8]
  4047da:	f200 80b8 	bhi.w	40494e <_realloc_r+0x3aa>
  4047de:	2a13      	cmp	r2, #19
  4047e0:	f240 80a9 	bls.w	404936 <_realloc_r+0x392>
  4047e4:	6833      	ldr	r3, [r6, #0]
  4047e6:	f8ca 3008 	str.w	r3, [sl, #8]
  4047ea:	6873      	ldr	r3, [r6, #4]
  4047ec:	f8ca 300c 	str.w	r3, [sl, #12]
  4047f0:	2a1b      	cmp	r2, #27
  4047f2:	f200 80b5 	bhi.w	404960 <_realloc_r+0x3bc>
  4047f6:	3608      	adds	r6, #8
  4047f8:	f10a 0310 	add.w	r3, sl, #16
  4047fc:	6832      	ldr	r2, [r6, #0]
  4047fe:	601a      	str	r2, [r3, #0]
  404800:	6872      	ldr	r2, [r6, #4]
  404802:	605a      	str	r2, [r3, #4]
  404804:	68b2      	ldr	r2, [r6, #8]
  404806:	609a      	str	r2, [r3, #8]
  404808:	eb0a 0205 	add.w	r2, sl, r5
  40480c:	ebc5 030c 	rsb	r3, r5, ip
  404810:	f043 0301 	orr.w	r3, r3, #1
  404814:	f8cb 2008 	str.w	r2, [fp, #8]
  404818:	6053      	str	r3, [r2, #4]
  40481a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40481e:	f003 0301 	and.w	r3, r3, #1
  404822:	431d      	orrs	r5, r3
  404824:	4648      	mov	r0, r9
  404826:	f8ca 5004 	str.w	r5, [sl, #4]
  40482a:	f7ff feb9 	bl	4045a0 <__malloc_unlock>
  40482e:	4638      	mov	r0, r7
  404830:	e769      	b.n	404706 <_realloc_r+0x162>
  404832:	6833      	ldr	r3, [r6, #0]
  404834:	6003      	str	r3, [r0, #0]
  404836:	6873      	ldr	r3, [r6, #4]
  404838:	6043      	str	r3, [r0, #4]
  40483a:	2a1b      	cmp	r2, #27
  40483c:	d829      	bhi.n	404892 <_realloc_r+0x2ee>
  40483e:	f100 0308 	add.w	r3, r0, #8
  404842:	f106 0208 	add.w	r2, r6, #8
  404846:	e78b      	b.n	404760 <_realloc_r+0x1bc>
  404848:	463b      	mov	r3, r7
  40484a:	6832      	ldr	r2, [r6, #0]
  40484c:	601a      	str	r2, [r3, #0]
  40484e:	6872      	ldr	r2, [r6, #4]
  404850:	605a      	str	r2, [r3, #4]
  404852:	68b2      	ldr	r2, [r6, #8]
  404854:	609a      	str	r2, [r3, #8]
  404856:	463e      	mov	r6, r7
  404858:	4674      	mov	r4, lr
  40485a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40485e:	46d0      	mov	r8, sl
  404860:	e740      	b.n	4046e4 <_realloc_r+0x140>
  404862:	eb08 0205 	add.w	r2, r8, r5
  404866:	1b4b      	subs	r3, r1, r5
  404868:	f043 0301 	orr.w	r3, r3, #1
  40486c:	f8cb 2008 	str.w	r2, [fp, #8]
  404870:	6053      	str	r3, [r2, #4]
  404872:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404876:	f003 0301 	and.w	r3, r3, #1
  40487a:	431d      	orrs	r5, r3
  40487c:	4648      	mov	r0, r9
  40487e:	f846 5c04 	str.w	r5, [r6, #-4]
  404882:	f7ff fe8d 	bl	4045a0 <__malloc_unlock>
  404886:	4630      	mov	r0, r6
  404888:	e73d      	b.n	404706 <_realloc_r+0x162>
  40488a:	4631      	mov	r1, r6
  40488c:	f7ff fe22 	bl	4044d4 <memmove>
  404890:	e76c      	b.n	40476c <_realloc_r+0x1c8>
  404892:	68b3      	ldr	r3, [r6, #8]
  404894:	6083      	str	r3, [r0, #8]
  404896:	68f3      	ldr	r3, [r6, #12]
  404898:	60c3      	str	r3, [r0, #12]
  40489a:	2a24      	cmp	r2, #36	; 0x24
  40489c:	d02c      	beq.n	4048f8 <_realloc_r+0x354>
  40489e:	f100 0310 	add.w	r3, r0, #16
  4048a2:	f106 0210 	add.w	r2, r6, #16
  4048a6:	e75b      	b.n	404760 <_realloc_r+0x1bc>
  4048a8:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4048ac:	f022 0203 	bic.w	r2, r2, #3
  4048b0:	4414      	add	r4, r2
  4048b2:	e717      	b.n	4046e4 <_realloc_r+0x140>
  4048b4:	4631      	mov	r1, r6
  4048b6:	4638      	mov	r0, r7
  4048b8:	4674      	mov	r4, lr
  4048ba:	463e      	mov	r6, r7
  4048bc:	f7ff fe0a 	bl	4044d4 <memmove>
  4048c0:	46d0      	mov	r8, sl
  4048c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4048c6:	e70d      	b.n	4046e4 <_realloc_r+0x140>
  4048c8:	463a      	mov	r2, r7
  4048ca:	e700      	b.n	4046ce <_realloc_r+0x12a>
  4048cc:	4631      	mov	r1, r6
  4048ce:	4638      	mov	r0, r7
  4048d0:	461c      	mov	r4, r3
  4048d2:	463e      	mov	r6, r7
  4048d4:	f7ff fdfe 	bl	4044d4 <memmove>
  4048d8:	46d0      	mov	r8, sl
  4048da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4048de:	e701      	b.n	4046e4 <_realloc_r+0x140>
  4048e0:	68b3      	ldr	r3, [r6, #8]
  4048e2:	f8ca 3010 	str.w	r3, [sl, #16]
  4048e6:	68f3      	ldr	r3, [r6, #12]
  4048e8:	f8ca 3014 	str.w	r3, [sl, #20]
  4048ec:	2a24      	cmp	r2, #36	; 0x24
  4048ee:	d018      	beq.n	404922 <_realloc_r+0x37e>
  4048f0:	3610      	adds	r6, #16
  4048f2:	f10a 0318 	add.w	r3, sl, #24
  4048f6:	e7a8      	b.n	40484a <_realloc_r+0x2a6>
  4048f8:	6933      	ldr	r3, [r6, #16]
  4048fa:	6103      	str	r3, [r0, #16]
  4048fc:	6973      	ldr	r3, [r6, #20]
  4048fe:	6143      	str	r3, [r0, #20]
  404900:	f106 0218 	add.w	r2, r6, #24
  404904:	f100 0318 	add.w	r3, r0, #24
  404908:	e72a      	b.n	404760 <_realloc_r+0x1bc>
  40490a:	68b1      	ldr	r1, [r6, #8]
  40490c:	f8ca 1010 	str.w	r1, [sl, #16]
  404910:	68f1      	ldr	r1, [r6, #12]
  404912:	f8ca 1014 	str.w	r1, [sl, #20]
  404916:	2a24      	cmp	r2, #36	; 0x24
  404918:	d00f      	beq.n	40493a <_realloc_r+0x396>
  40491a:	3610      	adds	r6, #16
  40491c:	f10a 0218 	add.w	r2, sl, #24
  404920:	e6d5      	b.n	4046ce <_realloc_r+0x12a>
  404922:	6933      	ldr	r3, [r6, #16]
  404924:	f8ca 3018 	str.w	r3, [sl, #24]
  404928:	6973      	ldr	r3, [r6, #20]
  40492a:	f8ca 301c 	str.w	r3, [sl, #28]
  40492e:	3618      	adds	r6, #24
  404930:	f10a 0320 	add.w	r3, sl, #32
  404934:	e789      	b.n	40484a <_realloc_r+0x2a6>
  404936:	463b      	mov	r3, r7
  404938:	e760      	b.n	4047fc <_realloc_r+0x258>
  40493a:	6932      	ldr	r2, [r6, #16]
  40493c:	f8ca 2018 	str.w	r2, [sl, #24]
  404940:	6972      	ldr	r2, [r6, #20]
  404942:	f8ca 201c 	str.w	r2, [sl, #28]
  404946:	3618      	adds	r6, #24
  404948:	f10a 0220 	add.w	r2, sl, #32
  40494c:	e6bf      	b.n	4046ce <_realloc_r+0x12a>
  40494e:	4631      	mov	r1, r6
  404950:	4638      	mov	r0, r7
  404952:	f8cd c004 	str.w	ip, [sp, #4]
  404956:	f7ff fdbd 	bl	4044d4 <memmove>
  40495a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40495e:	e753      	b.n	404808 <_realloc_r+0x264>
  404960:	68b3      	ldr	r3, [r6, #8]
  404962:	f8ca 3010 	str.w	r3, [sl, #16]
  404966:	68f3      	ldr	r3, [r6, #12]
  404968:	f8ca 3014 	str.w	r3, [sl, #20]
  40496c:	2a24      	cmp	r2, #36	; 0x24
  40496e:	d003      	beq.n	404978 <_realloc_r+0x3d4>
  404970:	3610      	adds	r6, #16
  404972:	f10a 0318 	add.w	r3, sl, #24
  404976:	e741      	b.n	4047fc <_realloc_r+0x258>
  404978:	6933      	ldr	r3, [r6, #16]
  40497a:	f8ca 3018 	str.w	r3, [sl, #24]
  40497e:	6973      	ldr	r3, [r6, #20]
  404980:	f8ca 301c 	str.w	r3, [sl, #28]
  404984:	3618      	adds	r6, #24
  404986:	f10a 0320 	add.w	r3, sl, #32
  40498a:	e737      	b.n	4047fc <_realloc_r+0x258>
  40498c:	20000458 	.word	0x20000458

00404990 <_sbrk_r>:
  404990:	b538      	push	{r3, r4, r5, lr}
  404992:	4c07      	ldr	r4, [pc, #28]	; (4049b0 <_sbrk_r+0x20>)
  404994:	2300      	movs	r3, #0
  404996:	4605      	mov	r5, r0
  404998:	4608      	mov	r0, r1
  40499a:	6023      	str	r3, [r4, #0]
  40499c:	f7fc febe 	bl	40171c <_sbrk>
  4049a0:	1c43      	adds	r3, r0, #1
  4049a2:	d000      	beq.n	4049a6 <_sbrk_r+0x16>
  4049a4:	bd38      	pop	{r3, r4, r5, pc}
  4049a6:	6823      	ldr	r3, [r4, #0]
  4049a8:	2b00      	cmp	r3, #0
  4049aa:	d0fb      	beq.n	4049a4 <_sbrk_r+0x14>
  4049ac:	602b      	str	r3, [r5, #0]
  4049ae:	bd38      	pop	{r3, r4, r5, pc}
  4049b0:	20000954 	.word	0x20000954

004049b4 <__sread>:
  4049b4:	b510      	push	{r4, lr}
  4049b6:	460c      	mov	r4, r1
  4049b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4049bc:	f000 f9bc 	bl	404d38 <_read_r>
  4049c0:	2800      	cmp	r0, #0
  4049c2:	db03      	blt.n	4049cc <__sread+0x18>
  4049c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4049c6:	4403      	add	r3, r0
  4049c8:	6523      	str	r3, [r4, #80]	; 0x50
  4049ca:	bd10      	pop	{r4, pc}
  4049cc:	89a3      	ldrh	r3, [r4, #12]
  4049ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4049d2:	81a3      	strh	r3, [r4, #12]
  4049d4:	bd10      	pop	{r4, pc}
  4049d6:	bf00      	nop

004049d8 <__swrite>:
  4049d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049dc:	4616      	mov	r6, r2
  4049de:	898a      	ldrh	r2, [r1, #12]
  4049e0:	461d      	mov	r5, r3
  4049e2:	05d3      	lsls	r3, r2, #23
  4049e4:	460c      	mov	r4, r1
  4049e6:	4607      	mov	r7, r0
  4049e8:	d506      	bpl.n	4049f8 <__swrite+0x20>
  4049ea:	2200      	movs	r2, #0
  4049ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4049f0:	2302      	movs	r3, #2
  4049f2:	f000 f98d 	bl	404d10 <_lseek_r>
  4049f6:	89a2      	ldrh	r2, [r4, #12]
  4049f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4049fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404a00:	81a2      	strh	r2, [r4, #12]
  404a02:	4638      	mov	r0, r7
  404a04:	4632      	mov	r2, r6
  404a06:	462b      	mov	r3, r5
  404a08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404a0c:	f000 b8a0 	b.w	404b50 <_write_r>

00404a10 <__sseek>:
  404a10:	b510      	push	{r4, lr}
  404a12:	460c      	mov	r4, r1
  404a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404a18:	f000 f97a 	bl	404d10 <_lseek_r>
  404a1c:	89a3      	ldrh	r3, [r4, #12]
  404a1e:	1c42      	adds	r2, r0, #1
  404a20:	bf0e      	itee	eq
  404a22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404a26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404a2a:	6520      	strne	r0, [r4, #80]	; 0x50
  404a2c:	81a3      	strh	r3, [r4, #12]
  404a2e:	bd10      	pop	{r4, pc}

00404a30 <__sclose>:
  404a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404a34:	f000 b8f2 	b.w	404c1c <_close_r>

00404a38 <__swbuf_r>:
  404a38:	b570      	push	{r4, r5, r6, lr}
  404a3a:	460d      	mov	r5, r1
  404a3c:	4614      	mov	r4, r2
  404a3e:	4606      	mov	r6, r0
  404a40:	b110      	cbz	r0, 404a48 <__swbuf_r+0x10>
  404a42:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404a44:	2b00      	cmp	r3, #0
  404a46:	d048      	beq.n	404ada <__swbuf_r+0xa2>
  404a48:	89a2      	ldrh	r2, [r4, #12]
  404a4a:	69a3      	ldr	r3, [r4, #24]
  404a4c:	60a3      	str	r3, [r4, #8]
  404a4e:	b291      	uxth	r1, r2
  404a50:	0708      	lsls	r0, r1, #28
  404a52:	d538      	bpl.n	404ac6 <__swbuf_r+0x8e>
  404a54:	6923      	ldr	r3, [r4, #16]
  404a56:	2b00      	cmp	r3, #0
  404a58:	d035      	beq.n	404ac6 <__swbuf_r+0x8e>
  404a5a:	0489      	lsls	r1, r1, #18
  404a5c:	b2ed      	uxtb	r5, r5
  404a5e:	d515      	bpl.n	404a8c <__swbuf_r+0x54>
  404a60:	6822      	ldr	r2, [r4, #0]
  404a62:	6961      	ldr	r1, [r4, #20]
  404a64:	1ad3      	subs	r3, r2, r3
  404a66:	428b      	cmp	r3, r1
  404a68:	da1c      	bge.n	404aa4 <__swbuf_r+0x6c>
  404a6a:	3301      	adds	r3, #1
  404a6c:	68a1      	ldr	r1, [r4, #8]
  404a6e:	1c50      	adds	r0, r2, #1
  404a70:	3901      	subs	r1, #1
  404a72:	60a1      	str	r1, [r4, #8]
  404a74:	6020      	str	r0, [r4, #0]
  404a76:	7015      	strb	r5, [r2, #0]
  404a78:	6962      	ldr	r2, [r4, #20]
  404a7a:	429a      	cmp	r2, r3
  404a7c:	d01a      	beq.n	404ab4 <__swbuf_r+0x7c>
  404a7e:	89a3      	ldrh	r3, [r4, #12]
  404a80:	07db      	lsls	r3, r3, #31
  404a82:	d501      	bpl.n	404a88 <__swbuf_r+0x50>
  404a84:	2d0a      	cmp	r5, #10
  404a86:	d015      	beq.n	404ab4 <__swbuf_r+0x7c>
  404a88:	4628      	mov	r0, r5
  404a8a:	bd70      	pop	{r4, r5, r6, pc}
  404a8c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404a8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404a92:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404a96:	81a2      	strh	r2, [r4, #12]
  404a98:	6822      	ldr	r2, [r4, #0]
  404a9a:	6661      	str	r1, [r4, #100]	; 0x64
  404a9c:	6961      	ldr	r1, [r4, #20]
  404a9e:	1ad3      	subs	r3, r2, r3
  404aa0:	428b      	cmp	r3, r1
  404aa2:	dbe2      	blt.n	404a6a <__swbuf_r+0x32>
  404aa4:	4630      	mov	r0, r6
  404aa6:	4621      	mov	r1, r4
  404aa8:	f7fe fd22 	bl	4034f0 <_fflush_r>
  404aac:	b940      	cbnz	r0, 404ac0 <__swbuf_r+0x88>
  404aae:	6822      	ldr	r2, [r4, #0]
  404ab0:	2301      	movs	r3, #1
  404ab2:	e7db      	b.n	404a6c <__swbuf_r+0x34>
  404ab4:	4630      	mov	r0, r6
  404ab6:	4621      	mov	r1, r4
  404ab8:	f7fe fd1a 	bl	4034f0 <_fflush_r>
  404abc:	2800      	cmp	r0, #0
  404abe:	d0e3      	beq.n	404a88 <__swbuf_r+0x50>
  404ac0:	f04f 30ff 	mov.w	r0, #4294967295
  404ac4:	bd70      	pop	{r4, r5, r6, pc}
  404ac6:	4630      	mov	r0, r6
  404ac8:	4621      	mov	r1, r4
  404aca:	f7fe fbf5 	bl	4032b8 <__swsetup_r>
  404ace:	2800      	cmp	r0, #0
  404ad0:	d1f6      	bne.n	404ac0 <__swbuf_r+0x88>
  404ad2:	89a2      	ldrh	r2, [r4, #12]
  404ad4:	6923      	ldr	r3, [r4, #16]
  404ad6:	b291      	uxth	r1, r2
  404ad8:	e7bf      	b.n	404a5a <__swbuf_r+0x22>
  404ada:	f7fe fd9d 	bl	403618 <__sinit>
  404ade:	e7b3      	b.n	404a48 <__swbuf_r+0x10>

00404ae0 <_wcrtomb_r>:
  404ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ae4:	4605      	mov	r5, r0
  404ae6:	b086      	sub	sp, #24
  404ae8:	461e      	mov	r6, r3
  404aea:	460c      	mov	r4, r1
  404aec:	b1a1      	cbz	r1, 404b18 <_wcrtomb_r+0x38>
  404aee:	4b10      	ldr	r3, [pc, #64]	; (404b30 <_wcrtomb_r+0x50>)
  404af0:	4617      	mov	r7, r2
  404af2:	f8d3 8000 	ldr.w	r8, [r3]
  404af6:	f7ff f8f5 	bl	403ce4 <__locale_charset>
  404afa:	9600      	str	r6, [sp, #0]
  404afc:	4603      	mov	r3, r0
  404afe:	4621      	mov	r1, r4
  404b00:	463a      	mov	r2, r7
  404b02:	4628      	mov	r0, r5
  404b04:	47c0      	blx	r8
  404b06:	1c43      	adds	r3, r0, #1
  404b08:	d103      	bne.n	404b12 <_wcrtomb_r+0x32>
  404b0a:	2200      	movs	r2, #0
  404b0c:	238a      	movs	r3, #138	; 0x8a
  404b0e:	6032      	str	r2, [r6, #0]
  404b10:	602b      	str	r3, [r5, #0]
  404b12:	b006      	add	sp, #24
  404b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b18:	4b05      	ldr	r3, [pc, #20]	; (404b30 <_wcrtomb_r+0x50>)
  404b1a:	681f      	ldr	r7, [r3, #0]
  404b1c:	f7ff f8e2 	bl	403ce4 <__locale_charset>
  404b20:	9600      	str	r6, [sp, #0]
  404b22:	4603      	mov	r3, r0
  404b24:	4622      	mov	r2, r4
  404b26:	4628      	mov	r0, r5
  404b28:	a903      	add	r1, sp, #12
  404b2a:	47b8      	blx	r7
  404b2c:	e7eb      	b.n	404b06 <_wcrtomb_r+0x26>
  404b2e:	bf00      	nop
  404b30:	20000868 	.word	0x20000868

00404b34 <__ascii_wctomb>:
  404b34:	b121      	cbz	r1, 404b40 <__ascii_wctomb+0xc>
  404b36:	2aff      	cmp	r2, #255	; 0xff
  404b38:	d804      	bhi.n	404b44 <__ascii_wctomb+0x10>
  404b3a:	700a      	strb	r2, [r1, #0]
  404b3c:	2001      	movs	r0, #1
  404b3e:	4770      	bx	lr
  404b40:	4608      	mov	r0, r1
  404b42:	4770      	bx	lr
  404b44:	238a      	movs	r3, #138	; 0x8a
  404b46:	6003      	str	r3, [r0, #0]
  404b48:	f04f 30ff 	mov.w	r0, #4294967295
  404b4c:	4770      	bx	lr
  404b4e:	bf00      	nop

00404b50 <_write_r>:
  404b50:	b570      	push	{r4, r5, r6, lr}
  404b52:	4c08      	ldr	r4, [pc, #32]	; (404b74 <_write_r+0x24>)
  404b54:	4606      	mov	r6, r0
  404b56:	2500      	movs	r5, #0
  404b58:	4608      	mov	r0, r1
  404b5a:	4611      	mov	r1, r2
  404b5c:	461a      	mov	r2, r3
  404b5e:	6025      	str	r5, [r4, #0]
  404b60:	f7fb fcb4 	bl	4004cc <_write>
  404b64:	1c43      	adds	r3, r0, #1
  404b66:	d000      	beq.n	404b6a <_write_r+0x1a>
  404b68:	bd70      	pop	{r4, r5, r6, pc}
  404b6a:	6823      	ldr	r3, [r4, #0]
  404b6c:	2b00      	cmp	r3, #0
  404b6e:	d0fb      	beq.n	404b68 <_write_r+0x18>
  404b70:	6033      	str	r3, [r6, #0]
  404b72:	bd70      	pop	{r4, r5, r6, pc}
  404b74:	20000954 	.word	0x20000954

00404b78 <__register_exitproc>:
  404b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404b7c:	4c25      	ldr	r4, [pc, #148]	; (404c14 <__register_exitproc+0x9c>)
  404b7e:	6825      	ldr	r5, [r4, #0]
  404b80:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404b84:	4606      	mov	r6, r0
  404b86:	4688      	mov	r8, r1
  404b88:	4692      	mov	sl, r2
  404b8a:	4699      	mov	r9, r3
  404b8c:	b3cc      	cbz	r4, 404c02 <__register_exitproc+0x8a>
  404b8e:	6860      	ldr	r0, [r4, #4]
  404b90:	281f      	cmp	r0, #31
  404b92:	dc18      	bgt.n	404bc6 <__register_exitproc+0x4e>
  404b94:	1c43      	adds	r3, r0, #1
  404b96:	b17e      	cbz	r6, 404bb8 <__register_exitproc+0x40>
  404b98:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  404b9c:	2101      	movs	r1, #1
  404b9e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404ba2:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  404ba6:	fa01 f200 	lsl.w	r2, r1, r0
  404baa:	4317      	orrs	r7, r2
  404bac:	2e02      	cmp	r6, #2
  404bae:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404bb2:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404bb6:	d01e      	beq.n	404bf6 <__register_exitproc+0x7e>
  404bb8:	3002      	adds	r0, #2
  404bba:	6063      	str	r3, [r4, #4]
  404bbc:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404bc0:	2000      	movs	r0, #0
  404bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404bc6:	4b14      	ldr	r3, [pc, #80]	; (404c18 <__register_exitproc+0xa0>)
  404bc8:	b303      	cbz	r3, 404c0c <__register_exitproc+0x94>
  404bca:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404bce:	f7ff f903 	bl	403dd8 <malloc>
  404bd2:	4604      	mov	r4, r0
  404bd4:	b1d0      	cbz	r0, 404c0c <__register_exitproc+0x94>
  404bd6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404bda:	2700      	movs	r7, #0
  404bdc:	e880 0088 	stmia.w	r0, {r3, r7}
  404be0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404be4:	4638      	mov	r0, r7
  404be6:	2301      	movs	r3, #1
  404be8:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404bec:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404bf0:	2e00      	cmp	r6, #0
  404bf2:	d0e1      	beq.n	404bb8 <__register_exitproc+0x40>
  404bf4:	e7d0      	b.n	404b98 <__register_exitproc+0x20>
  404bf6:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404bfa:	430a      	orrs	r2, r1
  404bfc:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404c00:	e7da      	b.n	404bb8 <__register_exitproc+0x40>
  404c02:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404c06:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404c0a:	e7c0      	b.n	404b8e <__register_exitproc+0x16>
  404c0c:	f04f 30ff 	mov.w	r0, #4294967295
  404c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404c14:	00405460 	.word	0x00405460
  404c18:	00403dd9 	.word	0x00403dd9

00404c1c <_close_r>:
  404c1c:	b538      	push	{r3, r4, r5, lr}
  404c1e:	4c07      	ldr	r4, [pc, #28]	; (404c3c <_close_r+0x20>)
  404c20:	2300      	movs	r3, #0
  404c22:	4605      	mov	r5, r0
  404c24:	4608      	mov	r0, r1
  404c26:	6023      	str	r3, [r4, #0]
  404c28:	f7fc fda4 	bl	401774 <_close>
  404c2c:	1c43      	adds	r3, r0, #1
  404c2e:	d000      	beq.n	404c32 <_close_r+0x16>
  404c30:	bd38      	pop	{r3, r4, r5, pc}
  404c32:	6823      	ldr	r3, [r4, #0]
  404c34:	2b00      	cmp	r3, #0
  404c36:	d0fb      	beq.n	404c30 <_close_r+0x14>
  404c38:	602b      	str	r3, [r5, #0]
  404c3a:	bd38      	pop	{r3, r4, r5, pc}
  404c3c:	20000954 	.word	0x20000954

00404c40 <_fclose_r>:
  404c40:	2900      	cmp	r1, #0
  404c42:	d03d      	beq.n	404cc0 <_fclose_r+0x80>
  404c44:	b570      	push	{r4, r5, r6, lr}
  404c46:	4605      	mov	r5, r0
  404c48:	460c      	mov	r4, r1
  404c4a:	b108      	cbz	r0, 404c50 <_fclose_r+0x10>
  404c4c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c4e:	b37b      	cbz	r3, 404cb0 <_fclose_r+0x70>
  404c50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404c54:	b90b      	cbnz	r3, 404c5a <_fclose_r+0x1a>
  404c56:	2000      	movs	r0, #0
  404c58:	bd70      	pop	{r4, r5, r6, pc}
  404c5a:	4628      	mov	r0, r5
  404c5c:	4621      	mov	r1, r4
  404c5e:	f7fe fb9d 	bl	40339c <__sflush_r>
  404c62:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404c64:	4606      	mov	r6, r0
  404c66:	b133      	cbz	r3, 404c76 <_fclose_r+0x36>
  404c68:	4628      	mov	r0, r5
  404c6a:	69e1      	ldr	r1, [r4, #28]
  404c6c:	4798      	blx	r3
  404c6e:	2800      	cmp	r0, #0
  404c70:	bfb8      	it	lt
  404c72:	f04f 36ff 	movlt.w	r6, #4294967295
  404c76:	89a3      	ldrh	r3, [r4, #12]
  404c78:	061b      	lsls	r3, r3, #24
  404c7a:	d41c      	bmi.n	404cb6 <_fclose_r+0x76>
  404c7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404c7e:	b141      	cbz	r1, 404c92 <_fclose_r+0x52>
  404c80:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404c84:	4299      	cmp	r1, r3
  404c86:	d002      	beq.n	404c8e <_fclose_r+0x4e>
  404c88:	4628      	mov	r0, r5
  404c8a:	f7fe fd9d 	bl	4037c8 <_free_r>
  404c8e:	2300      	movs	r3, #0
  404c90:	6323      	str	r3, [r4, #48]	; 0x30
  404c92:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404c94:	b121      	cbz	r1, 404ca0 <_fclose_r+0x60>
  404c96:	4628      	mov	r0, r5
  404c98:	f7fe fd96 	bl	4037c8 <_free_r>
  404c9c:	2300      	movs	r3, #0
  404c9e:	6463      	str	r3, [r4, #68]	; 0x44
  404ca0:	f7fe fcc0 	bl	403624 <__sfp_lock_acquire>
  404ca4:	2300      	movs	r3, #0
  404ca6:	81a3      	strh	r3, [r4, #12]
  404ca8:	f7fe fcbe 	bl	403628 <__sfp_lock_release>
  404cac:	4630      	mov	r0, r6
  404cae:	bd70      	pop	{r4, r5, r6, pc}
  404cb0:	f7fe fcb2 	bl	403618 <__sinit>
  404cb4:	e7cc      	b.n	404c50 <_fclose_r+0x10>
  404cb6:	4628      	mov	r0, r5
  404cb8:	6921      	ldr	r1, [r4, #16]
  404cba:	f7fe fd85 	bl	4037c8 <_free_r>
  404cbe:	e7dd      	b.n	404c7c <_fclose_r+0x3c>
  404cc0:	2000      	movs	r0, #0
  404cc2:	4770      	bx	lr

00404cc4 <_fstat_r>:
  404cc4:	b538      	push	{r3, r4, r5, lr}
  404cc6:	4c08      	ldr	r4, [pc, #32]	; (404ce8 <_fstat_r+0x24>)
  404cc8:	2300      	movs	r3, #0
  404cca:	4605      	mov	r5, r0
  404ccc:	4608      	mov	r0, r1
  404cce:	4611      	mov	r1, r2
  404cd0:	6023      	str	r3, [r4, #0]
  404cd2:	f7fc fd5b 	bl	40178c <_fstat>
  404cd6:	1c43      	adds	r3, r0, #1
  404cd8:	d000      	beq.n	404cdc <_fstat_r+0x18>
  404cda:	bd38      	pop	{r3, r4, r5, pc}
  404cdc:	6823      	ldr	r3, [r4, #0]
  404cde:	2b00      	cmp	r3, #0
  404ce0:	d0fb      	beq.n	404cda <_fstat_r+0x16>
  404ce2:	602b      	str	r3, [r5, #0]
  404ce4:	bd38      	pop	{r3, r4, r5, pc}
  404ce6:	bf00      	nop
  404ce8:	20000954 	.word	0x20000954

00404cec <_isatty_r>:
  404cec:	b538      	push	{r3, r4, r5, lr}
  404cee:	4c07      	ldr	r4, [pc, #28]	; (404d0c <_isatty_r+0x20>)
  404cf0:	2300      	movs	r3, #0
  404cf2:	4605      	mov	r5, r0
  404cf4:	4608      	mov	r0, r1
  404cf6:	6023      	str	r3, [r4, #0]
  404cf8:	f7fc fd58 	bl	4017ac <_isatty>
  404cfc:	1c43      	adds	r3, r0, #1
  404cfe:	d000      	beq.n	404d02 <_isatty_r+0x16>
  404d00:	bd38      	pop	{r3, r4, r5, pc}
  404d02:	6823      	ldr	r3, [r4, #0]
  404d04:	2b00      	cmp	r3, #0
  404d06:	d0fb      	beq.n	404d00 <_isatty_r+0x14>
  404d08:	602b      	str	r3, [r5, #0]
  404d0a:	bd38      	pop	{r3, r4, r5, pc}
  404d0c:	20000954 	.word	0x20000954

00404d10 <_lseek_r>:
  404d10:	b570      	push	{r4, r5, r6, lr}
  404d12:	4c08      	ldr	r4, [pc, #32]	; (404d34 <_lseek_r+0x24>)
  404d14:	4606      	mov	r6, r0
  404d16:	2500      	movs	r5, #0
  404d18:	4608      	mov	r0, r1
  404d1a:	4611      	mov	r1, r2
  404d1c:	461a      	mov	r2, r3
  404d1e:	6025      	str	r5, [r4, #0]
  404d20:	f7fc fd50 	bl	4017c4 <_lseek>
  404d24:	1c43      	adds	r3, r0, #1
  404d26:	d000      	beq.n	404d2a <_lseek_r+0x1a>
  404d28:	bd70      	pop	{r4, r5, r6, pc}
  404d2a:	6823      	ldr	r3, [r4, #0]
  404d2c:	2b00      	cmp	r3, #0
  404d2e:	d0fb      	beq.n	404d28 <_lseek_r+0x18>
  404d30:	6033      	str	r3, [r6, #0]
  404d32:	bd70      	pop	{r4, r5, r6, pc}
  404d34:	20000954 	.word	0x20000954

00404d38 <_read_r>:
  404d38:	b570      	push	{r4, r5, r6, lr}
  404d3a:	4c08      	ldr	r4, [pc, #32]	; (404d5c <_read_r+0x24>)
  404d3c:	4606      	mov	r6, r0
  404d3e:	2500      	movs	r5, #0
  404d40:	4608      	mov	r0, r1
  404d42:	4611      	mov	r1, r2
  404d44:	461a      	mov	r2, r3
  404d46:	6025      	str	r5, [r4, #0]
  404d48:	f7fb fb94 	bl	400474 <_read>
  404d4c:	1c43      	adds	r3, r0, #1
  404d4e:	d000      	beq.n	404d52 <_read_r+0x1a>
  404d50:	bd70      	pop	{r4, r5, r6, pc}
  404d52:	6823      	ldr	r3, [r4, #0]
  404d54:	2b00      	cmp	r3, #0
  404d56:	d0fb      	beq.n	404d50 <_read_r+0x18>
  404d58:	6033      	str	r3, [r6, #0]
  404d5a:	bd70      	pop	{r4, r5, r6, pc}
  404d5c:	20000954 	.word	0x20000954

00404d60 <__aeabi_uldivmod>:
  404d60:	b953      	cbnz	r3, 404d78 <__aeabi_uldivmod+0x18>
  404d62:	b94a      	cbnz	r2, 404d78 <__aeabi_uldivmod+0x18>
  404d64:	2900      	cmp	r1, #0
  404d66:	bf08      	it	eq
  404d68:	2800      	cmpeq	r0, #0
  404d6a:	bf1c      	itt	ne
  404d6c:	f04f 31ff 	movne.w	r1, #4294967295
  404d70:	f04f 30ff 	movne.w	r0, #4294967295
  404d74:	f000 b83c 	b.w	404df0 <__aeabi_idiv0>
  404d78:	b082      	sub	sp, #8
  404d7a:	46ec      	mov	ip, sp
  404d7c:	e92d 5000 	stmdb	sp!, {ip, lr}
  404d80:	f000 f81e 	bl	404dc0 <__gnu_uldivmod_helper>
  404d84:	f8dd e004 	ldr.w	lr, [sp, #4]
  404d88:	b002      	add	sp, #8
  404d8a:	bc0c      	pop	{r2, r3}
  404d8c:	4770      	bx	lr
  404d8e:	bf00      	nop

00404d90 <__gnu_ldivmod_helper>:
  404d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d94:	9c06      	ldr	r4, [sp, #24]
  404d96:	4615      	mov	r5, r2
  404d98:	4606      	mov	r6, r0
  404d9a:	460f      	mov	r7, r1
  404d9c:	4698      	mov	r8, r3
  404d9e:	f000 f829 	bl	404df4 <__divdi3>
  404da2:	fb05 f301 	mul.w	r3, r5, r1
  404da6:	fb00 3808 	mla	r8, r0, r8, r3
  404daa:	fba5 2300 	umull	r2, r3, r5, r0
  404dae:	1ab2      	subs	r2, r6, r2
  404db0:	4443      	add	r3, r8
  404db2:	eb67 0303 	sbc.w	r3, r7, r3
  404db6:	e9c4 2300 	strd	r2, r3, [r4]
  404dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dbe:	bf00      	nop

00404dc0 <__gnu_uldivmod_helper>:
  404dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404dc4:	9c06      	ldr	r4, [sp, #24]
  404dc6:	4690      	mov	r8, r2
  404dc8:	4606      	mov	r6, r0
  404dca:	460f      	mov	r7, r1
  404dcc:	461d      	mov	r5, r3
  404dce:	f000 f95f 	bl	405090 <__udivdi3>
  404dd2:	fb00 f505 	mul.w	r5, r0, r5
  404dd6:	fba0 2308 	umull	r2, r3, r0, r8
  404dda:	fb08 5501 	mla	r5, r8, r1, r5
  404dde:	1ab2      	subs	r2, r6, r2
  404de0:	442b      	add	r3, r5
  404de2:	eb67 0303 	sbc.w	r3, r7, r3
  404de6:	e9c4 2300 	strd	r2, r3, [r4]
  404dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dee:	bf00      	nop

00404df0 <__aeabi_idiv0>:
  404df0:	4770      	bx	lr
  404df2:	bf00      	nop

00404df4 <__divdi3>:
  404df4:	2900      	cmp	r1, #0
  404df6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404dfa:	f2c0 80a6 	blt.w	404f4a <__divdi3+0x156>
  404dfe:	2600      	movs	r6, #0
  404e00:	2b00      	cmp	r3, #0
  404e02:	f2c0 809c 	blt.w	404f3e <__divdi3+0x14a>
  404e06:	4688      	mov	r8, r1
  404e08:	4694      	mov	ip, r2
  404e0a:	469e      	mov	lr, r3
  404e0c:	4615      	mov	r5, r2
  404e0e:	4604      	mov	r4, r0
  404e10:	460f      	mov	r7, r1
  404e12:	2b00      	cmp	r3, #0
  404e14:	d13d      	bne.n	404e92 <__divdi3+0x9e>
  404e16:	428a      	cmp	r2, r1
  404e18:	d959      	bls.n	404ece <__divdi3+0xda>
  404e1a:	fab2 f382 	clz	r3, r2
  404e1e:	b13b      	cbz	r3, 404e30 <__divdi3+0x3c>
  404e20:	f1c3 0220 	rsb	r2, r3, #32
  404e24:	409f      	lsls	r7, r3
  404e26:	fa20 f202 	lsr.w	r2, r0, r2
  404e2a:	409d      	lsls	r5, r3
  404e2c:	4317      	orrs	r7, r2
  404e2e:	409c      	lsls	r4, r3
  404e30:	0c29      	lsrs	r1, r5, #16
  404e32:	0c22      	lsrs	r2, r4, #16
  404e34:	fbb7 fef1 	udiv	lr, r7, r1
  404e38:	b2a8      	uxth	r0, r5
  404e3a:	fb01 771e 	mls	r7, r1, lr, r7
  404e3e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  404e42:	fb00 f30e 	mul.w	r3, r0, lr
  404e46:	42bb      	cmp	r3, r7
  404e48:	d90a      	bls.n	404e60 <__divdi3+0x6c>
  404e4a:	197f      	adds	r7, r7, r5
  404e4c:	f10e 32ff 	add.w	r2, lr, #4294967295
  404e50:	f080 8105 	bcs.w	40505e <__divdi3+0x26a>
  404e54:	42bb      	cmp	r3, r7
  404e56:	f240 8102 	bls.w	40505e <__divdi3+0x26a>
  404e5a:	f1ae 0e02 	sub.w	lr, lr, #2
  404e5e:	442f      	add	r7, r5
  404e60:	1aff      	subs	r7, r7, r3
  404e62:	b2a4      	uxth	r4, r4
  404e64:	fbb7 f3f1 	udiv	r3, r7, r1
  404e68:	fb01 7713 	mls	r7, r1, r3, r7
  404e6c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  404e70:	fb00 f003 	mul.w	r0, r0, r3
  404e74:	42b8      	cmp	r0, r7
  404e76:	d908      	bls.n	404e8a <__divdi3+0x96>
  404e78:	197f      	adds	r7, r7, r5
  404e7a:	f103 32ff 	add.w	r2, r3, #4294967295
  404e7e:	f080 80f0 	bcs.w	405062 <__divdi3+0x26e>
  404e82:	42b8      	cmp	r0, r7
  404e84:	f240 80ed 	bls.w	405062 <__divdi3+0x26e>
  404e88:	3b02      	subs	r3, #2
  404e8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  404e8e:	2200      	movs	r2, #0
  404e90:	e003      	b.n	404e9a <__divdi3+0xa6>
  404e92:	428b      	cmp	r3, r1
  404e94:	d90f      	bls.n	404eb6 <__divdi3+0xc2>
  404e96:	2200      	movs	r2, #0
  404e98:	4613      	mov	r3, r2
  404e9a:	1c34      	adds	r4, r6, #0
  404e9c:	bf18      	it	ne
  404e9e:	2401      	movne	r4, #1
  404ea0:	4260      	negs	r0, r4
  404ea2:	f04f 0500 	mov.w	r5, #0
  404ea6:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  404eaa:	4058      	eors	r0, r3
  404eac:	4051      	eors	r1, r2
  404eae:	1900      	adds	r0, r0, r4
  404eb0:	4169      	adcs	r1, r5
  404eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404eb6:	fab3 f283 	clz	r2, r3
  404eba:	2a00      	cmp	r2, #0
  404ebc:	f040 8086 	bne.w	404fcc <__divdi3+0x1d8>
  404ec0:	428b      	cmp	r3, r1
  404ec2:	d302      	bcc.n	404eca <__divdi3+0xd6>
  404ec4:	4584      	cmp	ip, r0
  404ec6:	f200 80db 	bhi.w	405080 <__divdi3+0x28c>
  404eca:	2301      	movs	r3, #1
  404ecc:	e7e5      	b.n	404e9a <__divdi3+0xa6>
  404ece:	b912      	cbnz	r2, 404ed6 <__divdi3+0xe2>
  404ed0:	2301      	movs	r3, #1
  404ed2:	fbb3 f5f2 	udiv	r5, r3, r2
  404ed6:	fab5 f085 	clz	r0, r5
  404eda:	2800      	cmp	r0, #0
  404edc:	d13b      	bne.n	404f56 <__divdi3+0x162>
  404ede:	1b78      	subs	r0, r7, r5
  404ee0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404ee4:	fa1f fc85 	uxth.w	ip, r5
  404ee8:	2201      	movs	r2, #1
  404eea:	fbb0 f8fe 	udiv	r8, r0, lr
  404eee:	0c21      	lsrs	r1, r4, #16
  404ef0:	fb0e 0718 	mls	r7, lr, r8, r0
  404ef4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  404ef8:	fb0c f308 	mul.w	r3, ip, r8
  404efc:	42bb      	cmp	r3, r7
  404efe:	d907      	bls.n	404f10 <__divdi3+0x11c>
  404f00:	197f      	adds	r7, r7, r5
  404f02:	f108 31ff 	add.w	r1, r8, #4294967295
  404f06:	d202      	bcs.n	404f0e <__divdi3+0x11a>
  404f08:	42bb      	cmp	r3, r7
  404f0a:	f200 80bd 	bhi.w	405088 <__divdi3+0x294>
  404f0e:	4688      	mov	r8, r1
  404f10:	1aff      	subs	r7, r7, r3
  404f12:	b2a4      	uxth	r4, r4
  404f14:	fbb7 f3fe 	udiv	r3, r7, lr
  404f18:	fb0e 7713 	mls	r7, lr, r3, r7
  404f1c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  404f20:	fb0c fc03 	mul.w	ip, ip, r3
  404f24:	45bc      	cmp	ip, r7
  404f26:	d907      	bls.n	404f38 <__divdi3+0x144>
  404f28:	197f      	adds	r7, r7, r5
  404f2a:	f103 31ff 	add.w	r1, r3, #4294967295
  404f2e:	d202      	bcs.n	404f36 <__divdi3+0x142>
  404f30:	45bc      	cmp	ip, r7
  404f32:	f200 80a7 	bhi.w	405084 <__divdi3+0x290>
  404f36:	460b      	mov	r3, r1
  404f38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  404f3c:	e7ad      	b.n	404e9a <__divdi3+0xa6>
  404f3e:	4252      	negs	r2, r2
  404f40:	ea6f 0606 	mvn.w	r6, r6
  404f44:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404f48:	e75d      	b.n	404e06 <__divdi3+0x12>
  404f4a:	4240      	negs	r0, r0
  404f4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404f50:	f04f 36ff 	mov.w	r6, #4294967295
  404f54:	e754      	b.n	404e00 <__divdi3+0xc>
  404f56:	f1c0 0220 	rsb	r2, r0, #32
  404f5a:	fa24 f102 	lsr.w	r1, r4, r2
  404f5e:	fa07 f300 	lsl.w	r3, r7, r0
  404f62:	4085      	lsls	r5, r0
  404f64:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404f68:	40d7      	lsrs	r7, r2
  404f6a:	4319      	orrs	r1, r3
  404f6c:	fbb7 f2fe 	udiv	r2, r7, lr
  404f70:	0c0b      	lsrs	r3, r1, #16
  404f72:	fb0e 7712 	mls	r7, lr, r2, r7
  404f76:	fa1f fc85 	uxth.w	ip, r5
  404f7a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  404f7e:	fb0c f702 	mul.w	r7, ip, r2
  404f82:	429f      	cmp	r7, r3
  404f84:	fa04 f400 	lsl.w	r4, r4, r0
  404f88:	d907      	bls.n	404f9a <__divdi3+0x1a6>
  404f8a:	195b      	adds	r3, r3, r5
  404f8c:	f102 30ff 	add.w	r0, r2, #4294967295
  404f90:	d274      	bcs.n	40507c <__divdi3+0x288>
  404f92:	429f      	cmp	r7, r3
  404f94:	d972      	bls.n	40507c <__divdi3+0x288>
  404f96:	3a02      	subs	r2, #2
  404f98:	442b      	add	r3, r5
  404f9a:	1bdf      	subs	r7, r3, r7
  404f9c:	b289      	uxth	r1, r1
  404f9e:	fbb7 f8fe 	udiv	r8, r7, lr
  404fa2:	fb0e 7318 	mls	r3, lr, r8, r7
  404fa6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  404faa:	fb0c f708 	mul.w	r7, ip, r8
  404fae:	429f      	cmp	r7, r3
  404fb0:	d908      	bls.n	404fc4 <__divdi3+0x1d0>
  404fb2:	195b      	adds	r3, r3, r5
  404fb4:	f108 31ff 	add.w	r1, r8, #4294967295
  404fb8:	d25c      	bcs.n	405074 <__divdi3+0x280>
  404fba:	429f      	cmp	r7, r3
  404fbc:	d95a      	bls.n	405074 <__divdi3+0x280>
  404fbe:	f1a8 0802 	sub.w	r8, r8, #2
  404fc2:	442b      	add	r3, r5
  404fc4:	1bd8      	subs	r0, r3, r7
  404fc6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  404fca:	e78e      	b.n	404eea <__divdi3+0xf6>
  404fcc:	f1c2 0320 	rsb	r3, r2, #32
  404fd0:	fa2c f103 	lsr.w	r1, ip, r3
  404fd4:	fa0e fe02 	lsl.w	lr, lr, r2
  404fd8:	fa20 f703 	lsr.w	r7, r0, r3
  404fdc:	ea41 0e0e 	orr.w	lr, r1, lr
  404fe0:	fa08 f002 	lsl.w	r0, r8, r2
  404fe4:	fa28 f103 	lsr.w	r1, r8, r3
  404fe8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  404fec:	4338      	orrs	r0, r7
  404fee:	fbb1 f8f5 	udiv	r8, r1, r5
  404ff2:	0c03      	lsrs	r3, r0, #16
  404ff4:	fb05 1118 	mls	r1, r5, r8, r1
  404ff8:	fa1f f78e 	uxth.w	r7, lr
  404ffc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  405000:	fb07 f308 	mul.w	r3, r7, r8
  405004:	428b      	cmp	r3, r1
  405006:	fa0c fc02 	lsl.w	ip, ip, r2
  40500a:	d909      	bls.n	405020 <__divdi3+0x22c>
  40500c:	eb11 010e 	adds.w	r1, r1, lr
  405010:	f108 39ff 	add.w	r9, r8, #4294967295
  405014:	d230      	bcs.n	405078 <__divdi3+0x284>
  405016:	428b      	cmp	r3, r1
  405018:	d92e      	bls.n	405078 <__divdi3+0x284>
  40501a:	f1a8 0802 	sub.w	r8, r8, #2
  40501e:	4471      	add	r1, lr
  405020:	1ac9      	subs	r1, r1, r3
  405022:	b280      	uxth	r0, r0
  405024:	fbb1 f3f5 	udiv	r3, r1, r5
  405028:	fb05 1113 	mls	r1, r5, r3, r1
  40502c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405030:	fb07 f703 	mul.w	r7, r7, r3
  405034:	428f      	cmp	r7, r1
  405036:	d908      	bls.n	40504a <__divdi3+0x256>
  405038:	eb11 010e 	adds.w	r1, r1, lr
  40503c:	f103 30ff 	add.w	r0, r3, #4294967295
  405040:	d216      	bcs.n	405070 <__divdi3+0x27c>
  405042:	428f      	cmp	r7, r1
  405044:	d914      	bls.n	405070 <__divdi3+0x27c>
  405046:	3b02      	subs	r3, #2
  405048:	4471      	add	r1, lr
  40504a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40504e:	1bc9      	subs	r1, r1, r7
  405050:	fba3 890c 	umull	r8, r9, r3, ip
  405054:	4549      	cmp	r1, r9
  405056:	d309      	bcc.n	40506c <__divdi3+0x278>
  405058:	d005      	beq.n	405066 <__divdi3+0x272>
  40505a:	2200      	movs	r2, #0
  40505c:	e71d      	b.n	404e9a <__divdi3+0xa6>
  40505e:	4696      	mov	lr, r2
  405060:	e6fe      	b.n	404e60 <__divdi3+0x6c>
  405062:	4613      	mov	r3, r2
  405064:	e711      	b.n	404e8a <__divdi3+0x96>
  405066:	4094      	lsls	r4, r2
  405068:	4544      	cmp	r4, r8
  40506a:	d2f6      	bcs.n	40505a <__divdi3+0x266>
  40506c:	3b01      	subs	r3, #1
  40506e:	e7f4      	b.n	40505a <__divdi3+0x266>
  405070:	4603      	mov	r3, r0
  405072:	e7ea      	b.n	40504a <__divdi3+0x256>
  405074:	4688      	mov	r8, r1
  405076:	e7a5      	b.n	404fc4 <__divdi3+0x1d0>
  405078:	46c8      	mov	r8, r9
  40507a:	e7d1      	b.n	405020 <__divdi3+0x22c>
  40507c:	4602      	mov	r2, r0
  40507e:	e78c      	b.n	404f9a <__divdi3+0x1a6>
  405080:	4613      	mov	r3, r2
  405082:	e70a      	b.n	404e9a <__divdi3+0xa6>
  405084:	3b02      	subs	r3, #2
  405086:	e757      	b.n	404f38 <__divdi3+0x144>
  405088:	f1a8 0802 	sub.w	r8, r8, #2
  40508c:	442f      	add	r7, r5
  40508e:	e73f      	b.n	404f10 <__divdi3+0x11c>

00405090 <__udivdi3>:
  405090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405094:	2b00      	cmp	r3, #0
  405096:	d144      	bne.n	405122 <__udivdi3+0x92>
  405098:	428a      	cmp	r2, r1
  40509a:	4615      	mov	r5, r2
  40509c:	4604      	mov	r4, r0
  40509e:	d94f      	bls.n	405140 <__udivdi3+0xb0>
  4050a0:	fab2 f782 	clz	r7, r2
  4050a4:	460e      	mov	r6, r1
  4050a6:	b14f      	cbz	r7, 4050bc <__udivdi3+0x2c>
  4050a8:	f1c7 0320 	rsb	r3, r7, #32
  4050ac:	40b9      	lsls	r1, r7
  4050ae:	fa20 f603 	lsr.w	r6, r0, r3
  4050b2:	fa02 f507 	lsl.w	r5, r2, r7
  4050b6:	430e      	orrs	r6, r1
  4050b8:	fa00 f407 	lsl.w	r4, r0, r7
  4050bc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4050c0:	0c23      	lsrs	r3, r4, #16
  4050c2:	fbb6 f0fe 	udiv	r0, r6, lr
  4050c6:	b2af      	uxth	r7, r5
  4050c8:	fb0e 6110 	mls	r1, lr, r0, r6
  4050cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4050d0:	fb07 f100 	mul.w	r1, r7, r0
  4050d4:	4299      	cmp	r1, r3
  4050d6:	d909      	bls.n	4050ec <__udivdi3+0x5c>
  4050d8:	195b      	adds	r3, r3, r5
  4050da:	f100 32ff 	add.w	r2, r0, #4294967295
  4050de:	f080 80ec 	bcs.w	4052ba <__udivdi3+0x22a>
  4050e2:	4299      	cmp	r1, r3
  4050e4:	f240 80e9 	bls.w	4052ba <__udivdi3+0x22a>
  4050e8:	3802      	subs	r0, #2
  4050ea:	442b      	add	r3, r5
  4050ec:	1a5a      	subs	r2, r3, r1
  4050ee:	b2a4      	uxth	r4, r4
  4050f0:	fbb2 f3fe 	udiv	r3, r2, lr
  4050f4:	fb0e 2213 	mls	r2, lr, r3, r2
  4050f8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  4050fc:	fb07 f703 	mul.w	r7, r7, r3
  405100:	4297      	cmp	r7, r2
  405102:	d908      	bls.n	405116 <__udivdi3+0x86>
  405104:	1952      	adds	r2, r2, r5
  405106:	f103 31ff 	add.w	r1, r3, #4294967295
  40510a:	f080 80d8 	bcs.w	4052be <__udivdi3+0x22e>
  40510e:	4297      	cmp	r7, r2
  405110:	f240 80d5 	bls.w	4052be <__udivdi3+0x22e>
  405114:	3b02      	subs	r3, #2
  405116:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40511a:	2600      	movs	r6, #0
  40511c:	4631      	mov	r1, r6
  40511e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405122:	428b      	cmp	r3, r1
  405124:	d847      	bhi.n	4051b6 <__udivdi3+0x126>
  405126:	fab3 f683 	clz	r6, r3
  40512a:	2e00      	cmp	r6, #0
  40512c:	d148      	bne.n	4051c0 <__udivdi3+0x130>
  40512e:	428b      	cmp	r3, r1
  405130:	d302      	bcc.n	405138 <__udivdi3+0xa8>
  405132:	4282      	cmp	r2, r0
  405134:	f200 80cd 	bhi.w	4052d2 <__udivdi3+0x242>
  405138:	2001      	movs	r0, #1
  40513a:	4631      	mov	r1, r6
  40513c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405140:	b912      	cbnz	r2, 405148 <__udivdi3+0xb8>
  405142:	2501      	movs	r5, #1
  405144:	fbb5 f5f2 	udiv	r5, r5, r2
  405148:	fab5 f885 	clz	r8, r5
  40514c:	f1b8 0f00 	cmp.w	r8, #0
  405150:	d177      	bne.n	405242 <__udivdi3+0x1b2>
  405152:	1b4a      	subs	r2, r1, r5
  405154:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405158:	b2af      	uxth	r7, r5
  40515a:	2601      	movs	r6, #1
  40515c:	fbb2 f0fe 	udiv	r0, r2, lr
  405160:	0c23      	lsrs	r3, r4, #16
  405162:	fb0e 2110 	mls	r1, lr, r0, r2
  405166:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40516a:	fb07 f300 	mul.w	r3, r7, r0
  40516e:	428b      	cmp	r3, r1
  405170:	d907      	bls.n	405182 <__udivdi3+0xf2>
  405172:	1949      	adds	r1, r1, r5
  405174:	f100 32ff 	add.w	r2, r0, #4294967295
  405178:	d202      	bcs.n	405180 <__udivdi3+0xf0>
  40517a:	428b      	cmp	r3, r1
  40517c:	f200 80ba 	bhi.w	4052f4 <__udivdi3+0x264>
  405180:	4610      	mov	r0, r2
  405182:	1ac9      	subs	r1, r1, r3
  405184:	b2a4      	uxth	r4, r4
  405186:	fbb1 f3fe 	udiv	r3, r1, lr
  40518a:	fb0e 1113 	mls	r1, lr, r3, r1
  40518e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  405192:	fb07 f703 	mul.w	r7, r7, r3
  405196:	42a7      	cmp	r7, r4
  405198:	d908      	bls.n	4051ac <__udivdi3+0x11c>
  40519a:	1964      	adds	r4, r4, r5
  40519c:	f103 32ff 	add.w	r2, r3, #4294967295
  4051a0:	f080 808f 	bcs.w	4052c2 <__udivdi3+0x232>
  4051a4:	42a7      	cmp	r7, r4
  4051a6:	f240 808c 	bls.w	4052c2 <__udivdi3+0x232>
  4051aa:	3b02      	subs	r3, #2
  4051ac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4051b0:	4631      	mov	r1, r6
  4051b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051b6:	2600      	movs	r6, #0
  4051b8:	4630      	mov	r0, r6
  4051ba:	4631      	mov	r1, r6
  4051bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051c0:	f1c6 0420 	rsb	r4, r6, #32
  4051c4:	fa22 f504 	lsr.w	r5, r2, r4
  4051c8:	40b3      	lsls	r3, r6
  4051ca:	432b      	orrs	r3, r5
  4051cc:	fa20 fc04 	lsr.w	ip, r0, r4
  4051d0:	fa01 f706 	lsl.w	r7, r1, r6
  4051d4:	fa21 f504 	lsr.w	r5, r1, r4
  4051d8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  4051dc:	ea4c 0707 	orr.w	r7, ip, r7
  4051e0:	fbb5 f8fe 	udiv	r8, r5, lr
  4051e4:	0c39      	lsrs	r1, r7, #16
  4051e6:	fb0e 5518 	mls	r5, lr, r8, r5
  4051ea:	fa1f fc83 	uxth.w	ip, r3
  4051ee:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  4051f2:	fb0c f108 	mul.w	r1, ip, r8
  4051f6:	42a9      	cmp	r1, r5
  4051f8:	fa02 f206 	lsl.w	r2, r2, r6
  4051fc:	d904      	bls.n	405208 <__udivdi3+0x178>
  4051fe:	18ed      	adds	r5, r5, r3
  405200:	f108 34ff 	add.w	r4, r8, #4294967295
  405204:	d367      	bcc.n	4052d6 <__udivdi3+0x246>
  405206:	46a0      	mov	r8, r4
  405208:	1a6d      	subs	r5, r5, r1
  40520a:	b2bf      	uxth	r7, r7
  40520c:	fbb5 f4fe 	udiv	r4, r5, lr
  405210:	fb0e 5514 	mls	r5, lr, r4, r5
  405214:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  405218:	fb0c fc04 	mul.w	ip, ip, r4
  40521c:	458c      	cmp	ip, r1
  40521e:	d904      	bls.n	40522a <__udivdi3+0x19a>
  405220:	18c9      	adds	r1, r1, r3
  405222:	f104 35ff 	add.w	r5, r4, #4294967295
  405226:	d35c      	bcc.n	4052e2 <__udivdi3+0x252>
  405228:	462c      	mov	r4, r5
  40522a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40522e:	ebcc 0101 	rsb	r1, ip, r1
  405232:	fba4 2302 	umull	r2, r3, r4, r2
  405236:	4299      	cmp	r1, r3
  405238:	d348      	bcc.n	4052cc <__udivdi3+0x23c>
  40523a:	d044      	beq.n	4052c6 <__udivdi3+0x236>
  40523c:	4620      	mov	r0, r4
  40523e:	2600      	movs	r6, #0
  405240:	e76c      	b.n	40511c <__udivdi3+0x8c>
  405242:	f1c8 0420 	rsb	r4, r8, #32
  405246:	fa01 f308 	lsl.w	r3, r1, r8
  40524a:	fa05 f508 	lsl.w	r5, r5, r8
  40524e:	fa20 f704 	lsr.w	r7, r0, r4
  405252:	40e1      	lsrs	r1, r4
  405254:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  405258:	431f      	orrs	r7, r3
  40525a:	fbb1 f6fe 	udiv	r6, r1, lr
  40525e:	0c3a      	lsrs	r2, r7, #16
  405260:	fb0e 1116 	mls	r1, lr, r6, r1
  405264:	fa1f fc85 	uxth.w	ip, r5
  405268:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40526c:	fb0c f206 	mul.w	r2, ip, r6
  405270:	429a      	cmp	r2, r3
  405272:	fa00 f408 	lsl.w	r4, r0, r8
  405276:	d907      	bls.n	405288 <__udivdi3+0x1f8>
  405278:	195b      	adds	r3, r3, r5
  40527a:	f106 31ff 	add.w	r1, r6, #4294967295
  40527e:	d237      	bcs.n	4052f0 <__udivdi3+0x260>
  405280:	429a      	cmp	r2, r3
  405282:	d935      	bls.n	4052f0 <__udivdi3+0x260>
  405284:	3e02      	subs	r6, #2
  405286:	442b      	add	r3, r5
  405288:	1a9b      	subs	r3, r3, r2
  40528a:	b2bf      	uxth	r7, r7
  40528c:	fbb3 f0fe 	udiv	r0, r3, lr
  405290:	fb0e 3310 	mls	r3, lr, r0, r3
  405294:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  405298:	fb0c f100 	mul.w	r1, ip, r0
  40529c:	4299      	cmp	r1, r3
  40529e:	d907      	bls.n	4052b0 <__udivdi3+0x220>
  4052a0:	195b      	adds	r3, r3, r5
  4052a2:	f100 32ff 	add.w	r2, r0, #4294967295
  4052a6:	d221      	bcs.n	4052ec <__udivdi3+0x25c>
  4052a8:	4299      	cmp	r1, r3
  4052aa:	d91f      	bls.n	4052ec <__udivdi3+0x25c>
  4052ac:	3802      	subs	r0, #2
  4052ae:	442b      	add	r3, r5
  4052b0:	1a5a      	subs	r2, r3, r1
  4052b2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  4052b6:	4667      	mov	r7, ip
  4052b8:	e750      	b.n	40515c <__udivdi3+0xcc>
  4052ba:	4610      	mov	r0, r2
  4052bc:	e716      	b.n	4050ec <__udivdi3+0x5c>
  4052be:	460b      	mov	r3, r1
  4052c0:	e729      	b.n	405116 <__udivdi3+0x86>
  4052c2:	4613      	mov	r3, r2
  4052c4:	e772      	b.n	4051ac <__udivdi3+0x11c>
  4052c6:	40b0      	lsls	r0, r6
  4052c8:	4290      	cmp	r0, r2
  4052ca:	d2b7      	bcs.n	40523c <__udivdi3+0x1ac>
  4052cc:	1e60      	subs	r0, r4, #1
  4052ce:	2600      	movs	r6, #0
  4052d0:	e724      	b.n	40511c <__udivdi3+0x8c>
  4052d2:	4630      	mov	r0, r6
  4052d4:	e722      	b.n	40511c <__udivdi3+0x8c>
  4052d6:	42a9      	cmp	r1, r5
  4052d8:	d995      	bls.n	405206 <__udivdi3+0x176>
  4052da:	f1a8 0802 	sub.w	r8, r8, #2
  4052de:	441d      	add	r5, r3
  4052e0:	e792      	b.n	405208 <__udivdi3+0x178>
  4052e2:	458c      	cmp	ip, r1
  4052e4:	d9a0      	bls.n	405228 <__udivdi3+0x198>
  4052e6:	3c02      	subs	r4, #2
  4052e8:	4419      	add	r1, r3
  4052ea:	e79e      	b.n	40522a <__udivdi3+0x19a>
  4052ec:	4610      	mov	r0, r2
  4052ee:	e7df      	b.n	4052b0 <__udivdi3+0x220>
  4052f0:	460e      	mov	r6, r1
  4052f2:	e7c9      	b.n	405288 <__udivdi3+0x1f8>
  4052f4:	3802      	subs	r0, #2
  4052f6:	4429      	add	r1, r5
  4052f8:	e743      	b.n	405182 <__udivdi3+0xf2>
  4052fa:	bf00      	nop
  4052fc:	3a204d20 	.word	0x3a204d20
  405300:	69786520 	.word	0x69786520
  405304:	6e206562 	.word	0x6e206562
  405308:	6d61766f 	.word	0x6d61766f
  40530c:	65746e65 	.word	0x65746e65
  405310:	73736520 	.word	0x73736520
  405314:	656d2065 	.word	0x656d2065
  405318:	0a20756e 	.word	0x0a20756e
  40531c:	474c200d 	.word	0x474c200d
  405320:	3a204e4f 	.word	0x3a204e4f
  405324:	69744120 	.word	0x69744120
  405328:	6f206176 	.word	0x6f206176
  40532c:	44454c20 	.word	0x44454c20
  405330:	0d0a2020 	.word	0x0d0a2020
  405334:	4f474c20 	.word	0x4f474c20
  405338:	3a204646 	.word	0x3a204646
  40533c:	73654420 	.word	0x73654420
  405340:	6167696c 	.word	0x6167696c
  405344:	4c206f20 	.word	0x4c206f20
  405348:	0a204445 	.word	0x0a204445
  40534c:	0000200d 	.word	0x0000200d
  405350:	2d2d2d20 	.word	0x2d2d2d20
  405354:	2d2d2d2d 	.word	0x2d2d2d2d
  405358:	2d2d2d2d 	.word	0x2d2d2d2d
  40535c:	2d2d2d2d 	.word	0x2d2d2d2d
  405360:	2d2d2d2d 	.word	0x2d2d2d2d
  405364:	2d2d2d2d 	.word	0x2d2d2d2d
  405368:	2d2d2d2d 	.word	0x2d2d2d2d
  40536c:	0d0a202d 	.word	0x0d0a202d
  405370:	6d654220 	.word	0x6d654220
  405374:	6e697620 	.word	0x6e697620
  405378:	74206f64 	.word	0x74206f64
  40537c:	61727265 	.word	0x61727265
  405380:	6f697571 	.word	0x6f697571
  405384:	09092120 	.word	0x09092120
  405388:	2d200d0a 	.word	0x2d200d0a
  40538c:	2d2d2d2d 	.word	0x2d2d2d2d
  405390:	2d2d2d2d 	.word	0x2d2d2d2d
  405394:	2d2d2d2d 	.word	0x2d2d2d2d
  405398:	2d2d2d2d 	.word	0x2d2d2d2d
  40539c:	2d2d2d2d 	.word	0x2d2d2d2d
  4053a0:	2d2d2d2d 	.word	0x2d2d2d2d
  4053a4:	202d2d2d 	.word	0x202d2d2d
  4053a8:	00000d0a 	.word	0x00000d0a
  4053ac:	5245455b 	.word	0x5245455b
  4053b0:	0000005d 	.word	0x0000005d
  4053b4:	5252455b 	.word	0x5252455b
  4053b8:	51205d20 	.word	0x51205d20
  4053bc:	746e6175 	.word	0x746e6175
  4053c0:	64616469 	.word	0x64616469
  4053c4:	65642065 	.word	0x65642065
  4053c8:	64616420 	.word	0x64616420
  4053cc:	3e20736f 	.word	0x3e20736f
  4053d0:	72657020 	.word	0x72657020
  4053d4:	6974696d 	.word	0x6974696d
  4053d8:	0a206f64 	.word	0x0a206f64
  4053dc:	00000000 	.word	0x00000000
  4053e0:	4e4f474c 	.word	0x4e4f474c
  4053e4:	00000000 	.word	0x00000000
  4053e8:	2064654c 	.word	0x2064654c
  4053ec:	0a204e4f 	.word	0x0a204e4f
  4053f0:	0000000d 	.word	0x0000000d
  4053f4:	4950424c 	.word	0x4950424c
  4053f8:	00414353 	.word	0x00414353
  4053fc:	4950474c 	.word	0x4950474c
  405400:	00414353 	.word	0x00414353
  405404:	4e4f424c 	.word	0x4e4f424c
  405408:	00000000 	.word	0x00000000
  40540c:	4e4f524c 	.word	0x4e4f524c
  405410:	00000000 	.word	0x00000000
  405414:	464f474c 	.word	0x464f474c
  405418:	00000046 	.word	0x00000046
  40541c:	2064654c 	.word	0x2064654c
  405420:	2046464f 	.word	0x2046464f
  405424:	00000d0a 	.word	0x00000d0a
  405428:	464f424c 	.word	0x464f424c
  40542c:	00000046 	.word	0x00000046
  405430:	464f524c 	.word	0x464f524c
  405434:	00000046 	.word	0x00000046
  405438:	464e495b 	.word	0x464e495b
  40543c:	4f205d4f 	.word	0x4f205d4f
  405440:	6f616370 	.word	0x6f616370
  405444:	6f616e20 	.word	0x6f616e20
  405448:	66656420 	.word	0x66656420
  40544c:	64696e69 	.word	0x64696e69
  405450:	25203a61 	.word	0x25203a61
  405454:	0d0a2073 	.word	0x0d0a2073
  405458:	00000000 	.word	0x00000000
  40545c:	00000043 	.word	0x00000043

00405460 <_global_impure_ptr>:
  405460:	20000008 0000000a                       ... ....

00405468 <zeroes.6869>:
  405468:	30303030 30303030 30303030 30303030     0000000000000000
  405478:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  405488:	00000000 33323130 37363534 62613938     ....0123456789ab
  405498:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

004054a8 <blanks.6868>:
  4054a8:	20202020 20202020 20202020 20202020                     

004054b8 <_init>:
  4054b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4054ba:	bf00      	nop
  4054bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4054be:	bc08      	pop	{r3}
  4054c0:	469e      	mov	lr, r3
  4054c2:	4770      	bx	lr

004054c4 <__init_array_start>:
  4054c4:	0040337d 	.word	0x0040337d

004054c8 <__frame_dummy_init_array_entry>:
  4054c8:	004000f1                                ..@.

004054cc <_fini>:
  4054cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4054ce:	bf00      	nop
  4054d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4054d2:	bc08      	pop	{r3}
  4054d4:	469e      	mov	lr, r3
  4054d6:	4770      	bx	lr

004054d8 <__fini_array_start>:
  4054d8:	004000cd 	.word	0x004000cd
