--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     9.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)
  Clock Path Skew:      -0.750ns (0.008 - 0.758)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y2.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y1.G1       net (fanout=1)        0.873   ftop/clkN210/locked_d
    SLICE_X60Y1.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (1.195ns logic, 0.873ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y1.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y1.BX       net (fanout=2)        0.376   ftop/clkN210/unlock2
    SLICE_X60Y1.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.833ns logic, 0.376ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y1.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y1.BX       net (fanout=2)        0.301   ftop/clkN210/unlock2
    SLICE_X60Y1.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.579ns logic, 0.301ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.598ns (0.009 - 0.607)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y2.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y1.G1       net (fanout=1)        0.698   ftop/clkN210/locked_d
    SLICE_X60Y1.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.869ns logic, 0.698ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y1.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y32.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y32.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y32.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X67Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X67Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X67Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 208177 paths analyzed, 5001 endpoints analyzed, 1405 failing endpoints
 1405 timing errors detected. (1395 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.372ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.299ns (Levels of Logic = 9)
  Clock Path Skew:      -0.073ns (0.300 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y128.F2     net (fanout=43)       0.832   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y128.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<42>_SW0
    SLICE_X97Y127.SR     net (fanout=1)        0.955   ftop/gbe0/dcp_dcp_dcpRespF/N16
    SLICE_X97Y127.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    -------------------------------------------------  ---------------------------
    Total                                     13.299ns (6.291ns logic, 7.008ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.298ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.362 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X103Y132.F2    net (fanout=43)       0.875   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X103Y132.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<14>_SW0
    SLICE_X103Y123.SR    net (fanout=1)        0.911   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X103Y123.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     13.298ns (6.291ns logic, 7.007ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.296ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.362 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y132.F4    net (fanout=43)       0.811   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y132.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X102Y123.SR    net (fanout=1)        0.934   ftop/gbe0/dcp_dcp_dcpRespF/N52
    SLICE_X102Y123.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     13.296ns (6.330ns logic, 6.966ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.330ns (Levels of Logic = 9)
  Clock Path Skew:      0.043ns (0.416 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X103Y134.F2    net (fanout=43)       0.875   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X103Y134.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<40>_SW0
    SLICE_X103Y126.SR    net (fanout=1)        0.943   ftop/gbe0/dcp_dcp_dcpRespF/N20
    SLICE_X103Y126.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_40
    -------------------------------------------------  ---------------------------
    Total                                     13.330ns (6.291ns logic, 7.039ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.258ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.390 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X102Y134.F1    net (fanout=43)       1.140   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X102Y134.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<23>_SW0
    SLICE_X103Y125.SR    net (fanout=1)        0.567   ftop/gbe0/dcp_dcp_dcpRespF/N58
    SLICE_X103Y125.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     13.258ns (6.330ns logic, 6.928ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.157ns (Levels of Logic = 9)
  Clock Path Skew:      -0.083ns (0.290 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X96Y134.F3     net (fanout=43)       1.039   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X96Y134.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X96Y124.SR     net (fanout=1)        0.567   ftop/gbe0/dcp_dcp_dcpRespF/N78
    SLICE_X96Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     13.157ns (6.330ns logic, 6.827ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.213ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.364 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X105Y132.F3    net (fanout=43)       0.767   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X105Y132.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X104Y122.SR    net (fanout=1)        0.934   ftop/gbe0/dcp_dcp_dcpRespF/N42
    SLICE_X104Y122.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     13.213ns (6.291ns logic, 6.922ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.135ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.364 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X104Y132.F4    net (fanout=43)       1.017   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X104Y132.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<25>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<25>_SW0
    SLICE_X105Y123.SR    net (fanout=1)        0.567   ftop/gbe0/dcp_dcp_dcpRespF/N54
    SLICE_X105Y123.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<25>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     13.135ns (6.330ns logic, 6.805ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.122ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.385 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X105Y128.F4    net (fanout=43)       0.899   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X105Y128.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<19>_SW0
    SLICE_X105Y125.SR    net (fanout=1)        0.711   ftop/gbe0/dcp_dcp_dcpRespF/N66
    SLICE_X105Y125.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     13.122ns (6.291ns logic, 6.831ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.362 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y130.F3    net (fanout=43)       0.562   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y130.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<9>_SW0
    SLICE_X98Y124.SR     net (fanout=1)        0.979   ftop/gbe0/dcp_dcp_dcpRespF/N01
    SLICE_X98Y124.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<9>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.092ns (6.330ns logic, 6.762ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.058ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.364 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X104Y130.F2    net (fanout=43)       0.564   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X104Y130.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<20>_SW0
    SLICE_X105Y122.SR    net (fanout=1)        0.943   ftop/gbe0/dcp_dcp_dcpRespF/N64
    SLICE_X105Y122.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<20>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     13.058ns (6.330ns logic, 6.728ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.048ns (Levels of Logic = 9)
  Clock Path Skew:      0.009ns (0.382 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X101Y132.F2    net (fanout=43)       0.858   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X101Y132.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<10>_SW0
    SLICE_X101Y124.SR    net (fanout=1)        0.678   ftop/gbe0/dcp_dcp_dcpRespF/N84
    SLICE_X101Y124.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.048ns (6.291ns logic, 6.757ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.003ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.351 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X101Y133.F4    net (fanout=43)       0.557   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X101Y133.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<29>_SW0
    SLICE_X100Y123.SR    net (fanout=1)        0.934   ftop/gbe0/dcp_dcp_dcpRespF/N46
    SLICE_X100Y123.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<29>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     13.003ns (6.291ns logic, 6.712ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.998ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.351 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X101Y128.F2    net (fanout=43)       0.722   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X101Y128.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<18>_SW0
    SLICE_X101Y122.SR    net (fanout=1)        0.764   ftop/gbe0/dcp_dcp_dcpRespF/N68
    SLICE_X101Y122.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<18>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     12.998ns (6.291ns logic, 6.707ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.021ns (Levels of Logic = 9)
  Clock Path Skew:      0.009ns (0.382 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y129.F3    net (fanout=43)       0.755   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y129.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<24>_SW0
    SLICE_X101Y125.SR    net (fanout=1)        0.715   ftop/gbe0/dcp_dcp_dcpRespF/N56
    SLICE_X101Y125.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<24>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     13.021ns (6.330ns logic, 6.691ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.938ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.321 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y134.F4    net (fanout=43)       0.551   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y134.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<28>_SW0
    SLICE_X100Y116.SR    net (fanout=1)        0.836   ftop/gbe0/dcp_dcp_dcpRespF/N48
    SLICE_X100Y116.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     12.938ns (6.330ns logic, 6.608ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.362 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X99Y131.F4     net (fanout=43)       0.773   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X99Y131.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<3>_SW0
    SLICE_X98Y125.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_dcpRespF/N22
    SLICE_X98Y125.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     12.975ns (6.291ns logic, 6.684ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.850ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.300 - 0.427)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y106.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X94Y107.F2     net (fanout=4)        0.477   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y128.F2     net (fanout=43)       0.832   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y128.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<42>_SW0
    SLICE_X97Y127.SR     net (fanout=1)        0.955   ftop/gbe0/dcp_dcp_dcpRespF/N16
    SLICE_X97Y127.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    -------------------------------------------------  ---------------------------
    Total                                     12.850ns (6.294ns logic, 6.556ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.016ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.413 - 0.373)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X94Y107.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y135.F4    net (fanout=43)       0.551   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y135.X     Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X100Y127.SR    net (fanout=1)        0.914   ftop/gbe0/dcp_dcp_dcpRespF/N18
    SLICE_X100Y127.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     13.016ns (6.330ns logic, 6.686ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.838ns (Levels of Logic = 9)
  Clock Path Skew:      -0.127ns (0.300 - 0.427)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y107.YQ     Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y107.F4     net (fanout=4)        0.393   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y107.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.F2     net (fanout=1)        0.801   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031893
    SLICE_X93Y108.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10318136
    SLICE_X95Y109.F1     net (fanout=3)        0.598   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1031
    SLICE_X95Y109.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.G4     net (fanout=1)        0.075   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request18
    SLICE_X94Y108.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.F4     net (fanout=1)        0.035   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request32
    SLICE_X94Y108.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request96
    SLICE_X98Y117.G4     net (fanout=16)       1.307   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X98Y117.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.F3     net (fanout=58)       0.145   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X100Y130.G1    net (fanout=7)        1.331   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X100Y130.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y128.F2     net (fanout=43)       0.832   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y128.X      Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<42>_SW0
    SLICE_X97Y127.SR     net (fanout=1)        0.955   ftop/gbe0/dcp_dcp_dcpRespF/N16
    SLICE_X97Y127.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    -------------------------------------------------  ---------------------------
    Total                                     12.838ns (6.366ns logic, 6.472ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 0)
  Clock Path Skew:      6.201ns (6.906 - 0.705)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y188.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X97Y196.BY     net (fanout=1)        0.600   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X97Y196.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.272ns logic, 0.600ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 0)
  Clock Path Skew:      6.204ns (6.931 - 0.727)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y188.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X99Y195.BY     net (fanout=1)        0.629   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X99Y195.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (1.272ns logic, 0.629ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 0)
  Clock Path Skew:      6.190ns (6.901 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y190.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X96Y199.BY     net (fanout=1)        0.610   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X96Y199.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (1.287ns logic, 0.610ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 0)
  Clock Path Skew:      6.212ns (6.939 - 0.727)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y189.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X101Y194.BY    net (fanout=1)        4.066   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X101Y194.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.272ns logic, 4.066ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.416ns (Levels of Logic = 0)
  Clock Path Skew:      6.201ns (6.906 - 0.705)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y189.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X97Y196.BX     net (fanout=1)        4.204   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X97Y196.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (1.212ns logic, 4.204ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 0)
  Clock Path Skew:      6.199ns (6.931 - 0.732)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y190.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y195.BX     net (fanout=1)        4.253   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y195.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (1.252ns logic, 4.253ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.501ns (Levels of Logic = 0)
  Clock Path Skew:      6.190ns (6.901 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y191.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X96Y199.BX     net (fanout=1)        4.249   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X96Y199.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.501ns (1.252ns logic, 4.249ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 0)
  Clock Path Skew:      6.199ns (6.931 - 0.732)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y191.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X99Y195.BX     net (fanout=1)        4.307   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X99Y195.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (1.212ns logic, 4.307ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.676ns (Levels of Logic = 0)
  Clock Path Skew:      6.215ns (6.931 - 0.716)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y193.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y195.BY     net (fanout=1)        4.389   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y195.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.676ns (1.287ns logic, 4.389ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.698ns (Levels of Logic = 0)
  Clock Path Skew:      6.223ns (6.939 - 0.716)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y192.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X101Y194.BX    net (fanout=1)        4.486   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X101Y194.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.698ns (1.212ns logic, 4.486ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.052 - 0.038)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y142.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X96Y140.BX     net (fanout=3)        0.282   ftop/gbe0/rxDCPMesg<25>
    SLICE_X96Y140.CLK    Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.244ns logic, 0.282ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.052 - 0.038)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y142.YQ     Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X96Y140.BY     net (fanout=3)        0.286   ftop/gbe0/rxDCPMesg<24>
    SLICE_X96Y140.CLK    Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.289ns logic, 0.286ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.060 - 0.039)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y82.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<25>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25
    SLICE_X88Y81.BY      net (fanout=2)        0.295   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<25>
    SLICE_X88Y81.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<25>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.060 - 0.039)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y82.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<25>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_25
    SLICE_X88Y81.BY      net (fanout=2)        0.295   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<25>
    SLICE_X88Y81.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<25>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.047 - 0.031)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y83.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39
    SLICE_X92Y81.BY      net (fanout=2)        0.297   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<39>
    SLICE_X92Y81.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<39>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.347ns logic, 0.297ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.047 - 0.031)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y83.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_39
    SLICE_X92Y81.BY      net (fanout=2)        0.297   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<39>
    SLICE_X92Y81.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<39>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.348ns logic, 0.297ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.026 - 0.014)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.477   ftop/gbe0/merge_fo_D_OUT<2>
                                                       ftop/gbe0/merge_fo/data0_reg_2
    SLICE_X98Y188.BY     net (fanout=2)        0.318   ftop/gbe0/merge_fo_D_OUT<2>
    SLICE_X98Y188.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.347ns logic, 0.318ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.026 - 0.014)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.477   ftop/gbe0/merge_fo_D_OUT<2>
                                                       ftop/gbe0/merge_fo/data0_reg_2
    SLICE_X98Y188.BY     net (fanout=2)        0.318   ftop/gbe0/merge_fo_D_OUT<2>
    SLICE_X98Y188.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.348ns logic, 0.318ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 (FF)
  Destination:          ftop/gbe0/dcpRespF/data1_reg_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.482 - 0.300)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42 to ftop/gbe0/dcpRespF/data1_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y127.XQ     Tcko                  0.396   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_42
    SLICE_X98Y128.BY     net (fanout=3)        0.336   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<42>
    SLICE_X98Y128.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcpRespF/data1_reg_42
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.533ns logic, 0.336ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.371 - 0.309)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_9 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y187.YQ    Tcko                  0.419   ftop/gbe0/merge_fo_D_OUT<9>
                                                       ftop/gbe0/merge_fo/data0_reg_9
    SLICE_X98Y190.BY     net (fanout=2)        0.482   ftop/gbe0/merge_fo_D_OUT<9>
    SLICE_X98Y190.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.289ns logic, 0.482ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_5/SR
  Location pin: SLICE_X88Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_5/SR
  Location pin: SLICE_X88Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X88Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X88Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X88Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X88Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X88Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X88Y189.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Location pin: SLICE_X112Y43.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Location pin: SLICE_X112Y43.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg1/SR
  Location pin: SLICE_X112Y43.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg2/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sync/sSyncReg1/SR
  Location pin: SLICE_X112Y43.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<31>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_31/SR
  Location pin: SLICE_X108Y51.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<31>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_31/SR
  Location pin: SLICE_X108Y51.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<31>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_30/SR
  Location pin: SLICE_X108Y51.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<31>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_30/SR
  Location pin: SLICE_X108Y51.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<25>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_25/SR
  Location pin: SLICE_X108Y60.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<25>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_25/SR
  Location pin: SLICE_X108Y60.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<25>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_24/SR
  Location pin: SLICE_X108Y60.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<25>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_24/SR
  Location pin: SLICE_X108Y60.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.485ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.281 - 0.321)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y171.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X93Y180.F4     net (fanout=5)        1.021   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X93Y180.X      Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X93Y178.F4     net (fanout=1)        0.283   ftop/gbe0/gmac/N20
    SLICE_X93Y178.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X101Y174.G2    net (fanout=14)       1.102   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X101Y174.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X103Y175.F1    net (fanout=2)        0.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X103Y175.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X93Y176.CE     net (fanout=1)        0.764   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X93Y176.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (2.897ns logic, 3.548ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (0.474 - 0.641)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X92Y179.G2     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y186.CE     net (fanout=18)       1.343   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (3.113ns logic, 3.201ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (0.474 - 0.641)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X92Y179.G2     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y186.CE     net (fanout=18)       1.343   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (3.113ns logic, 3.201ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (0.474 - 0.635)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.G4     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y186.CE     net (fanout=18)       1.343   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (3.113ns logic, 3.201ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (0.474 - 0.635)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.G4     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y186.CE     net (fanout=18)       1.343   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.314ns (3.113ns logic, 3.201ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (0.474 - 0.645)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y180.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X92Y180.G4     net (fanout=20)       0.761   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X92Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X92Y180.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y186.CE     net (fanout=18)       1.343   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (3.113ns logic, 3.174ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (0.474 - 0.645)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y180.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X92Y180.G4     net (fanout=20)       0.761   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X92Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X92Y180.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y186.CE     net (fanout=18)       1.343   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (3.113ns logic, 3.174ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (0.474 - 0.641)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X92Y179.G1     net (fanout=3)        0.465   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y186.CE     net (fanout=18)       1.343   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.084ns logic, 3.202ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (0.474 - 0.641)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X92Y179.G1     net (fanout=3)        0.465   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X82Y186.CE     net (fanout=18)       1.343   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X82Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.286ns (3.084ns logic, 3.202ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.276ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (0.553 - 0.706)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y167.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X93Y178.F1     net (fanout=5)        1.668   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X93Y178.X      Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X101Y174.G2    net (fanout=14)       1.102   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X101Y174.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X103Y175.F1    net (fanout=2)        0.378   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X103Y175.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X93Y176.CE     net (fanout=1)        0.764   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X93Y176.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (2.364ns logic, 3.912ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.304ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.206 - 0.320)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X92Y179.G2     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y186.CE     net (fanout=18)       1.333   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (3.113ns logic, 3.191ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.304ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.206 - 0.320)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X92Y179.G2     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y186.CE     net (fanout=18)       1.333   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (3.113ns logic, 3.191ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.304ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.206 - 0.314)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.G4     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y186.CE     net (fanout=18)       1.333   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (3.113ns logic, 3.191ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.304ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.206 - 0.314)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.G4     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y186.CE     net (fanout=18)       1.333   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (3.113ns logic, 3.191ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.206 - 0.324)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y180.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X92Y180.G4     net (fanout=20)       0.761   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X92Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X92Y180.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y186.CE     net (fanout=18)       1.333   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (3.113ns logic, 3.164ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.206 - 0.324)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y180.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X92Y180.G4     net (fanout=20)       0.761   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X92Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X92Y180.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y186.CE     net (fanout=18)       1.333   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.277ns (3.113ns logic, 3.164ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.276ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.206 - 0.320)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X92Y179.G1     net (fanout=3)        0.465   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y186.CE     net (fanout=18)       1.333   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (3.084ns logic, 3.192ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.276ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.206 - 0.320)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.XQ     Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X92Y179.G1     net (fanout=3)        0.465   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X90Y181.F1     net (fanout=34)       0.668   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X90Y181.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X84Y186.CE     net (fanout=18)       1.333   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X84Y186.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.276ns (3.084ns logic, 3.192ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.262 - 0.320)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y179.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X92Y179.G2     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y182.F4     net (fanout=34)       0.875   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y182.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/rxRS_crcEnd_EN1
    SLICE_X90Y181.CE     net (fanout=1)        1.180   ftop/gbe0/gmac/rxRS_crcEnd_EN
    SLICE_X90Y181.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (3.074ns logic, 3.245ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.319ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.262 - 0.314)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crcEnd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.G4     net (fanout=3)        0.464   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X92Y179.Y      Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.F1     net (fanout=1)        0.359   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X92Y180.X      Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X88Y181.G1     net (fanout=4)        0.367   ftop/gbe0/gmac/N31
    SLICE_X88Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X93Y182.F4     net (fanout=34)       0.875   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X93Y182.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/rxRS_crcEnd_EN1
    SLICE_X90Y181.CE     net (fanout=1)        1.180   ftop/gbe0/gmac/rxRS_crcEnd_EN
    SLICE_X90Y181.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (3.074ns logic, 3.245ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.709 - 0.494)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y166.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X90Y168.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X90Y168.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.709 - 0.494)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y166.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X90Y168.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X90Y168.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.614ns logic, 0.305ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y170.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X87Y171.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X87Y171.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.095 - 0.081)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y172.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X91Y172.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X91Y172.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.048 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y181.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X90Y179.BX     net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X90Y179.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.095 - 0.070)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y174.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X90Y173.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X90Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.048 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y179.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X90Y178.BX     net (fanout=2)        0.317   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X90Y178.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.498ns logic, 0.317ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.051 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y172.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X92Y170.BX     net (fanout=2)        0.309   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X92Y170.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.519ns logic, 0.309ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.629 - 0.546)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X94Y167.G2     net (fanout=13)       0.511   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X94Y167.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.395ns logic, 0.511ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.629 - 0.546)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X94Y167.G2     net (fanout=13)       0.511   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X94Y167.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.395ns logic, 0.511ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.629 - 0.546)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X94Y166.G2     net (fanout=13)       0.511   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X94Y166.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.395ns logic, 0.511ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.629 - 0.546)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X94Y166.G2     net (fanout=13)       0.511   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X94Y166.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.395ns logic, 0.511ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.625 - 0.546)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X94Y164.G2     net (fanout=13)       0.511   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X94Y164.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.395ns logic, 0.511ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.625 - 0.546)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X94Y164.G2     net (fanout=13)       0.511   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X94Y164.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.395ns logic, 0.511ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.048 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y181.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X90Y179.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X90Y179.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.840ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.285 - 0.281)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y179.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X88Y179.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X88Y179.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.324 - 0.264)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y181.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X97Y180.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X97Y180.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.278 - 0.281)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y178.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X88Y180.BX     net (fanout=2)        0.360   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X88Y180.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.498ns logic, 0.360ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.969ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.653 - 0.546)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X96Y166.G1     net (fanout=10)       0.551   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X96Y166.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.418ns logic, 0.551ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.969ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.653 - 0.546)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y170.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X96Y166.G1     net (fanout=10)       0.551   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X96Y166.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.418ns logic, 0.551ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X90Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X90Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X90Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X90Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y171.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y171.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X94Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X94Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X92Y174.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X92Y174.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X86Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X86Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X86Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X86Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X90Y166.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X90Y166.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X90Y166.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X90Y166.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X90Y168.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X90Y168.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2580225 paths analyzed, 40917 endpoints analyzed, 998 failing endpoints
 998 timing errors detected. (998 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.571ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.416ns (Levels of Logic = 16)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y50.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y50.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X94Y50.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X94Y50.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     15.416ns (7.400ns logic, 8.016ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.402ns (Levels of Logic = 16)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y51.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y51.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X94Y51.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X94Y51.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.402ns (7.400ns logic, 8.002ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.329ns (Levels of Logic = 16)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X69Y49.G1      net (fanout=7)        1.279   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X69Y49.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y48.F2      net (fanout=8)        0.420   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y48.X       Tilo                  0.562   ftop/cp/N707
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>_SW0
    SLICE_X75Y44.G4      net (fanout=1)        1.543   ftop/cp/N707
    SLICE_X75Y44.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y50.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y50.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X94Y50.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X94Y50.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     15.329ns (7.289ns logic, 8.040ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.315ns (Levels of Logic = 16)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X69Y49.G1      net (fanout=7)        1.279   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X69Y49.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y48.F2      net (fanout=8)        0.420   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y48.X       Tilo                  0.562   ftop/cp/N707
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>_SW0
    SLICE_X75Y44.G4      net (fanout=1)        1.543   ftop/cp/N707
    SLICE_X75Y44.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y51.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y51.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X94Y51.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X94Y51.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.315ns (7.289ns logic, 8.026ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.296ns (Levels of Logic = 16)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y52.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X70Y53.F4      net (fanout=1)        0.300   ftop/cp/cpReq_37_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y50.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y50.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X94Y50.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X94Y50.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     15.296ns (7.328ns logic, 7.968ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.282ns (Levels of Logic = 16)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y52.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X70Y53.F4      net (fanout=1)        0.300   ftop/cp/cpReq_37_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y51.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y51.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X94Y51.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X94Y51.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.282ns (7.328ns logic, 7.954ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.252ns (Levels of Logic = 14)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y45.F1      net (fanout=11)       0.723   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y45.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X75Y46.F2      net (fanout=4)        1.155   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X75Y46.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y50.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y50.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X94Y50.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X94Y50.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     15.252ns (7.086ns logic, 8.166ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.238ns (Levels of Logic = 14)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y45.F1      net (fanout=11)       0.723   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y45.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X75Y46.F2      net (fanout=4)        1.155   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X75Y46.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y51.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y51.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X94Y51.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X94Y51.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.238ns (7.086ns logic, 8.152ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.209ns (Levels of Logic = 16)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y52.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X70Y53.F4      net (fanout=1)        0.300   ftop/cp/cpReq_37_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X69Y49.G1      net (fanout=7)        1.279   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X69Y49.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y48.F2      net (fanout=8)        0.420   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y48.X       Tilo                  0.562   ftop/cp/N707
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>_SW0
    SLICE_X75Y44.G4      net (fanout=1)        1.543   ftop/cp/N707
    SLICE_X75Y44.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y50.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y50.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X94Y50.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X94Y50.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     15.209ns (7.217ns logic, 7.992ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.195ns (Levels of Logic = 16)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y52.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X70Y53.F4      net (fanout=1)        0.300   ftop/cp/cpReq_37_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X69Y49.G1      net (fanout=7)        1.279   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X69Y49.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y48.F2      net (fanout=8)        0.420   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y48.X       Tilo                  0.562   ftop/cp/N707
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>_SW0
    SLICE_X75Y44.G4      net (fanout=1)        1.543   ftop/cp/N707
    SLICE_X75Y44.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y51.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y51.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X94Y51.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X94Y51.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.195ns (7.217ns logic, 7.978ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.132ns (Levels of Logic = 14)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y52.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X70Y53.F4      net (fanout=1)        0.300   ftop/cp/cpReq_37_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y45.F1      net (fanout=11)       0.723   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y45.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X75Y46.F2      net (fanout=4)        1.155   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X75Y46.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y50.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y50.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X94Y50.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X94Y50.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     15.132ns (7.014ns logic, 8.118ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.118ns (Levels of Logic = 14)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y52.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X70Y53.F4      net (fanout=1)        0.300   ftop/cp/cpReq_37_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X71Y45.F1      net (fanout=11)       0.723   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X71Y45.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X75Y46.F2      net (fanout=4)        1.155   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X75Y46.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y51.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y51.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X94Y51.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X94Y51.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.118ns (7.014ns logic, 8.104ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.084ns (Levels of Logic = 16)
  Clock Path Skew:      -0.188ns (0.522 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y54.G3      net (fanout=40)       0.883   ftop/cp/cpRespF/d0h
    SLICE_X95Y54.Y       Tilo                  0.561   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X95Y54.F4      net (fanout=1)        0.280   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X95Y54.CLK     Tfck                  0.602   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.084ns (7.291ns logic, 7.793ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.078ns (Levels of Logic = 14)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y38.F1      net (fanout=11)       0.422   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y38.X       Tilo                  0.601   ftop/cp/wci_reqPend_2<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X75Y46.G1      net (fanout=12)       1.260   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X75Y46.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y50.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y50.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X94Y50.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X94Y50.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     15.078ns (7.108ns logic, 7.970ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.064ns (Levels of Logic = 14)
  Clock Path Skew:      -0.155ns (0.555 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y38.F1      net (fanout=11)       0.422   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y38.X       Tilo                  0.601   ftop/cp/wci_reqPend_2<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X75Y46.G1      net (fanout=12)       1.260   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X75Y46.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y51.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y51.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X94Y51.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X94Y51.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.064ns (7.108ns logic, 7.956ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.997ns (Levels of Logic = 16)
  Clock Path Skew:      -0.188ns (0.522 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X69Y49.G1      net (fanout=7)        1.279   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X69Y49.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y48.F2      net (fanout=8)        0.420   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y48.X       Tilo                  0.562   ftop/cp/N707
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>_SW0
    SLICE_X75Y44.G4      net (fanout=1)        1.543   ftop/cp/N707
    SLICE_X75Y44.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y54.G3      net (fanout=40)       0.883   ftop/cp/cpRespF/d0h
    SLICE_X95Y54.Y       Tilo                  0.561   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X95Y54.F4      net (fanout=1)        0.280   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X95Y54.CLK     Tfck                  0.602   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     14.997ns (7.180ns logic, 7.817ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.134ns (Levels of Logic = 16)
  Clock Path Skew:      -0.049ns (0.555 - 0.604)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y51.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X74Y47.G1      net (fanout=10)       0.967   ftop/cp/cpReq<22>
    SLICE_X74Y47.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y47.F1      net (fanout=3)        0.412   ftop/cp/wn__h36490<2>
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y50.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y50.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X94Y50.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X94Y50.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     15.134ns (7.415ns logic, 7.719ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.120ns (Levels of Logic = 16)
  Clock Path Skew:      -0.049ns (0.555 - 0.604)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y51.YQ      Tcko                  0.596   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_22
    SLICE_X74Y47.G1      net (fanout=10)       0.967   ftop/cp/cpReq<22>
    SLICE_X74Y47.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36491<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X72Y47.F1      net (fanout=3)        0.412   ftop/cp/wn__h36490<2>
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y51.G1      net (fanout=40)       1.351   ftop/cp/cpRespF/d0h
    SLICE_X94Y51.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X94Y51.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X94Y51.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.120ns (7.415ns logic, 7.705ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_10 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.977ns (Levels of Logic = 16)
  Clock Path Skew:      -0.188ns (0.522 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36_1 to ftop/cp/cpRespF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y52.YQ      Tcko                  0.596   ftop/cp/cpReq_36_1
                                                       ftop/cp/cpReq_36_1
    SLICE_X70Y53.F2      net (fanout=1)        0.348   ftop/cp/cpReq_36_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y55.G2      net (fanout=40)       0.926   ftop/cp/cpRespF/d0h
    SLICE_X94Y55.Y       Tilo                  0.616   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_or0000<10>_SW0
    SLICE_X94Y55.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<10>_SW0/O
    SLICE_X94Y55.CLK     Tfck                  0.656   ftop/cp_server_response_get<10>
                                                       ftop/cp/cpRespF/data0_reg_10_rstpot
                                                       ftop/cp/cpRespF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     14.977ns (7.400ns logic, 7.577ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.964ns (Levels of Logic = 16)
  Clock Path Skew:      -0.188ns (0.522 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37_1 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y52.YQ      Tcko                  0.524   ftop/cp/cpReq_37_1
                                                       ftop/cp/cpReq_37_1
    SLICE_X70Y53.F4      net (fanout=1)        0.300   ftop/cp/cpReq_37_1
    SLICE_X70Y53.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00011
    SLICE_X72Y47.F2      net (fanout=14)       1.328   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0001
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>1
                                                       ftop/cp/_theResult_____1__h36509<2>1_1
    SLICE_X70Y42.F2      net (fanout=7)        1.490   ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X70Y42.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y40.G3      net (fanout=11)       0.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y40.Y       Tilo                  0.616   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X75Y44.F3      net (fanout=10)       1.365   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X75Y44.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X75Y45.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X75Y46.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X75Y47.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X75Y48.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X75Y49.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X75Y50.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X75Y51.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X87Y51.G4      net (fanout=12)       1.071   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X87Y51.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X98Y52.G3      net (fanout=7)        0.665   ftop/cp/cpRespF_ENQ
    SLICE_X98Y52.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y54.G3      net (fanout=40)       0.883   ftop/cp/cpRespF/d0h
    SLICE_X95Y54.Y       Tilo                  0.561   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X95Y54.F4      net (fanout=1)        0.280   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X95Y54.CLK     Tfck                  0.602   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     14.964ns (7.219ns logic, 7.745ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.459 - 0.329)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y47.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_19
    SLICE_X98Y46.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X98Y46.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_19 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.459 - 0.329)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_19 to ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y47.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<19>
                                                       ftop/cp/wci_reqF_3_q_0_19
    SLICE_X98Y46.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<19>
    SLICE_X98Y46.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_7 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.959 - 0.799)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_7 to ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_7
    SLICE_X50Y53.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_7_MData<7>
    SLICE_X50Y53.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.287ns logic, 0.360ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_7 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.959 - 0.799)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_7 to ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_2_q_0_7
    SLICE_X50Y53.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_7_MData<7>
    SLICE_X50Y53.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.288ns logic, 0.360ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_11 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.429 - 0.338)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_11 to ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y34.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_11
    SLICE_X96Y35.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<11>
    SLICE_X96Y35.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.266ns logic, 0.325ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_11 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.429 - 0.338)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_11 to ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y34.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_11
    SLICE_X96Y35.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<11>
    SLICE_X96Y35.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.267ns logic, 0.325ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_12 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.621 - 0.512)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_12 to ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.YQ     Tcko                  0.419   ftop/cp/td<13>
                                                       ftop/cp/td_12
    SLICE_X54Y104.BY     net (fanout=2)        0.341   ftop/cp/td<12>
    SLICE_X54Y104.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<44>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_12 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.621 - 0.512)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_12 to ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.YQ     Tcko                  0.419   ftop/cp/td<13>
                                                       ftop/cp/td_12
    SLICE_X54Y104.BY     net (fanout=2)        0.341   ftop/cp/td<12>
    SLICE_X54Y104.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<44>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem45.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_1 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.557 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_1 to ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y41.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<1>
                                                       ftop/cp/wci_reqF_1_q_0_1
    SLICE_X58Y42.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_6_MData<1>
    SLICE_X58Y42.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.266ns logic, 0.360ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_16 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.612 - 0.509)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_16 to ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.YQ     Tcko                  0.419   ftop/cp/td<17>
                                                       ftop/cp/td_16
    SLICE_X54Y102.BY     net (fanout=2)        0.341   ftop/cp/td<16>
    SLICE_X54Y102.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<48>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_1 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.557 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_1 to ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y41.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<1>
                                                       ftop/cp/wci_reqF_1_q_0_1
    SLICE_X58Y42.BY      net (fanout=2)        0.360   ftop/cp_wci_Vm_6_MData<1>
    SLICE_X58Y42.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.267ns logic, 0.360ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_16 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.612 - 0.509)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_16 to ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y103.YQ     Tcko                  0.419   ftop/cp/td<17>
                                                       ftop/cp/td_16
    SLICE_X54Y102.BY     net (fanout=2)        0.341   ftop/cp/td<16>
    SLICE_X54Y102.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<48>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_12 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.622 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_12 to ftop/pwrk/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_12
    SLICE_X40Y39.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<12>
    SLICE_X40Y39.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.289ns logic, 0.371ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_24 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (0.488 - 0.344)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_24 to ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y41.YQ      Tcko                  0.477   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_24
    SLICE_X98Y41.BY      net (fanout=2)        0.327   ftop/cp_wci_Vm_9_MData<24>
    SLICE_X98Y41.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.347ns logic, 0.327ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_12 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.622 - 0.492)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_12 to ftop/pwrk/wci_wslv_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_12
    SLICE_X40Y39.BY      net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<12>
    SLICE_X40Y39.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.290ns logic, 0.371ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_24 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (0.488 - 0.344)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_24 to ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y41.YQ      Tcko                  0.477   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_24
    SLICE_X98Y41.BY      net (fanout=2)        0.327   ftop/cp_wci_Vm_9_MData<24>
    SLICE_X98Y41.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.348ns logic, 0.327ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_31 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.412 - 0.330)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_31 to ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<31>
                                                       ftop/cp/wci_reqF_3_q_0_31
    SLICE_X94Y38.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<31>
    SLICE_X94Y38.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_31 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.412 - 0.330)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_31 to ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y39.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<31>
                                                       ftop/cp/wci_reqF_3_q_0_31
    SLICE_X94Y38.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<31>
    SLICE_X94Y38.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.536 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.XQ     Tcko                  0.417   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X58Y113.BY     net (fanout=2)        0.345   ftop/cp/td<31>
    SLICE_X58Y113.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.287ns logic, 0.345ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.536 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.XQ     Tcko                  0.417   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X58Y113.BY     net (fanout=2)        0.345   ftop/cp/td<31>
    SLICE_X58Y113.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.288ns logic, 0.345ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sDeqPtr_2/SR
  Location pin: SLICE_X106Y75.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sDeqPtr_2/SR
  Location pin: SLICE_X106Y75.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_11/SR
  Location pin: SLICE_X100Y190.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_11/SR
  Location pin: SLICE_X100Y190.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_10/SR
  Location pin: SLICE_X100Y190.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_10/SR
  Location pin: SLICE_X100Y190.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rst/SR
  Logical resource: ftop/cp/wci_mReset/rst/SR
  Location pin: SLICE_X10Y15.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rst/SR
  Logical resource: ftop/cp/wci_mReset/rst/SR
  Location pin: SLICE_X10Y15.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rstSync/reset_hold<0>/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_0/SR
  Location pin: SLICE_X10Y14.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset/rstSync/reset_hold<0>/SR
  Logical resource: ftop/cp/wci_mReset/rstSync/reset_hold_0/SR
  Location pin: SLICE_X10Y14.SR
  Clock network: ftop/cp/wci_mReset/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_1/SR
  Location pin: SLICE_X8Y0.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_1/SR
  Location pin: SLICE_X8Y0.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_0/SR
  Location pin: SLICE_X8Y0.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_0/SR
  Location pin: SLICE_X8Y0.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_5/SR
  Location pin: SLICE_X8Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_5/SR
  Location pin: SLICE_X8Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_4/SR
  Location pin: SLICE_X8Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_4/SR
  Location pin: SLICE_X8Y1.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_7/SR
  Location pin: SLICE_X10Y0.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounter_7/SR
  Location pin: SLICE_X10Y0.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     15.571ns|            0|          998|            2|      2580225|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     15.571ns|          N/A|          998|            0|      2580225|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.485|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.372|         |    3.493|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.571|         |         |         |
sys0_clkp      |   15.571|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.571|         |         |         |
sys0_clkp      |   15.571|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2403  Score: 2972192  (Setup/Max: 2954481, Hold: 17711)

Constraints cover 2790926 paths, 0 nets, and 82310 connections

Design statistics:
   Minimum period:  15.571ns{1}   (Maximum frequency:  64.222MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 30 10:45:03 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 772 MB



