Time resolution is 1 ps
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /tb_full_suite/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /tb_full_suite/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note: Simulating Frame 1
Time: 145 ns  Iteration: 2  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note:   > Injecting Target at Range=950 Doppler=56
Time: 145 ns  Iteration: 2  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /tb_full_suite/uut/u_doppler_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /tb_full_suite/uut/u_range_fft/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/AMDDesignTools/2025.2/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note: Simulating Frame 1
Time: 145 ns  Iteration: 2  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note:   > Injecting Target at Range=950 Doppler=56
Time: 145 ns  Iteration: 2  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note: Simulating Frame 2
Time: 2644405 ns  Iteration: 0  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note:   > Injecting Target at Range=217 Doppler=79
Time: 2644405 ns  Iteration: 0  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note: Simulating Frame 3
Time: 5288665 ns  Iteration: 0  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note:   > Injecting Target at Range=604 Doppler=35
Time: 5288665 ns  Iteration: 0  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note: Simulating Frame 4
Time: 7932925 ns  Iteration: 0  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note:   > Injecting Target at Range=714 Doppler=97
Time: 7932925 ns  Iteration: 0  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
Note: All Frames Complete.
Time: 10577185 ns  Iteration: 0  Process: /tb_full_suite/line__74  File: C:/Users/Aurellia/Documents/GitHub/fpga-fmcw-radar-processor/rtl/src/tb_full_suite.vhd
INFO: xsimkernel Simulation Memory Usage: 90660 KB (Peak: 90660 KB), Simulation CPU Usage: 2810905 ms
