Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.

+------------------------------------------------------------------------+
; Quartus II QXP Design File                                             ;
+------------------+-----------------------------------------------------+
; Field            ; Value                                               ;
+------------------+-----------------------------------------------------+
; Entity           ; ome_bot                                             ;
; Case Sensitive   ;                                                     ;
; QXP Source       ; ../../qpi/ome_bot-CCIS.qxp                          ;
; Software Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Date             ; Mon Jun 29 23:17:42 2015                            ;
; Contents         ; Netlist Only                                        ;
; Family           ; 5SGXEA7N1F45C2                                      ;
; Device           ; STRATIXV_GXF5_PCIE_H1F1932C2                        ;
+------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Boundary Ports                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Name                               ; Type   ; Default Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pin_cmos25_inp_vl_QPI_PWRGOOD           ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_inp_vl_HSECLK_112            ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_lvds_inp_vl_QPI_SYSCLK_DP           ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_lvds_inp_vl_FABCLK_200_DP           ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_lvds_inp_vl_RSVCLK_200_DP           ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_inp_vl_QPI_RESET_N           ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_inp_vl_LMK_Status_LD_N       ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_lvds_inp_vl_ATXCK0_x00_DP           ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_lvds_inp_vl_ATXCK0_x00_DN           ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVtt_inp_vl_QPI_PWRGOOD          ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVtt_inp_vl_QPI_RESET_N          ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos15_inp_vl_DRAM_PWR_OK_C01       ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos15_inp_vl_DRAM_PWR_OK_C23       ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVtt_inp_vl_EAR_N                ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVtt_inp_vl_CPU_ONLY_RESET_N     ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVtt_inp_vl2_SOCKET_ID [1:0]     ; input  ; 00                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; pin_cmos25_inp_vl_PECI_FPGA_IN          ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_inp_vl_FPGA_RST_N            ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_inp_vl4_FPGA_STRAP [3:0]     ; input  ; 0000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; pin_cmos25_out_vl_LMK_CLKuWire_N        ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_out_vl_LMK_DATAuWire_N       ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_out_vl_LMK_LEuWire_N         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_out_vl_LMK_SYNC_N            ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25od_out_vl8_LED_G_N [7:0]      ; output ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; pin_cmos25od_out_vl8_LED_R_N [7:0]      ; output ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; pin_cmosVttod_out_vl_PECI_WeakPd        ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVttod_out_vl_DDR_SCL_C01        ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVttod_out_vl_DDR_SCL_C23        ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_out_vl_PECI_FPGA_OUT         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmos25_out_vl_STUB                  ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVttod_bid_vl_PECI_StrongPu      ; bidir  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVttod_bid_vl_DDR_SDA_C01        ; bidir  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_cmosVttod_bid_vl_DDR_SDA_C23        ; bidir  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_qpi_bid_vl_QPI0_CLKRX_DP            ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_qpi_bid_vl20_QPI0_DRX_DP [19:0]     ; input  ; 00000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; pin_qpi_bid_vl3_QPI0_RsvdRX_DP [2:0]    ; input  ; 000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; pin_qpi_bid_vl_QPI0_CLKTX_DP            ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pin_qpi_bid_vl20_QPI0_DTX_DP [19:0]     ; output ; 00000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; pin_qpi_bid_vl3_QPI0_RsvdTX_DP [2:0]    ; output ; 000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ffs_LP32ui_vl61_sy2lp_C0TxHdr [60:0]    ; input  ; 0000000000000000000000000000000000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ffs_LP32ui_vl_sy2lp_C0TxRdValid         ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl61_sy2lp_C1TxHdr [60:0]    ; input  ; 0000000000000000000000000000000000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ffs_LP32ui_vl512_sy2lp_C1TxData [511:0] ; input  ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ;
; ffs_LP32ui_vl_sy2lp_C1TxWrValid         ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_sy2lp_C1TxIrValid         ; input  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl18_lp2sy_C0RxHdr [17:0]    ; output ; 000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ffs_LP32ui_vl512_lp2sy_C0RxData [511:0] ; output ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ;
; ffs_LP32ui_vl_lp2sy_C0RxWrValid         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_C0RxRdValid         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_C0RxCgValid         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_C0RxUgValid         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_C0RxIrValid         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl18_lp2sy_C1RxHdr [17:0]    ; output ; 000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ffs_LP32ui_vl_lp2sy_C1RxWrValid         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_C1RxIrValid         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_C0TxAlmFull         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_C1TxAlmFull         ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_InitDnForSys        ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; vl_clk_LPdomain_32ui                    ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; vl_clk_LPdomain_16ui                    ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_ph2lp_sync_reset_part_n   ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; ffs_LP32ui_vl_lp2sy_Reset_n             ; output ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
