;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; BTN
BTN__0__DR EQU CYREG_GPIO_PRT4_DR
BTN__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
BTN__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
BTN__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
BTN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
BTN__0__HSIOM_MASK EQU 0x00F00000
BTN__0__HSIOM_SHIFT EQU 20
BTN__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
BTN__0__INTR EQU CYREG_GPIO_PRT4_INTR
BTN__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
BTN__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
BTN__0__MASK EQU 0x20
BTN__0__PC EQU CYREG_GPIO_PRT4_PC
BTN__0__PC2 EQU CYREG_GPIO_PRT4_PC2
BTN__0__PORT EQU 4
BTN__0__PS EQU CYREG_GPIO_PRT4_PS
BTN__0__SHIFT EQU 5
BTN__DR EQU CYREG_GPIO_PRT4_DR
BTN__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
BTN__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
BTN__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
BTN__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
BTN__INTR EQU CYREG_GPIO_PRT4_INTR
BTN__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
BTN__INTSTAT EQU CYREG_GPIO_PRT4_INTR
BTN__MASK EQU 0x20
BTN__PC EQU CYREG_GPIO_PRT4_PC
BTN__PC2 EQU CYREG_GPIO_PRT4_PC2
BTN__PORT EQU 4
BTN__PS EQU CYREG_GPIO_PRT4_PS
BTN__SHIFT EQU 5
BTN__SNAP EQU CYREG_GPIO_PRT4_INTR
BTN_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BTN_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BTN_ISR__INTC_MASK EQU 0x10
BTN_ISR__INTC_NUMBER EQU 4
BTN_ISR__INTC_PRIOR_MASK EQU 0xC0
BTN_ISR__INTC_PRIOR_NUM EQU 3
BTN_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
BTN_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BTN_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ENC
ENC__0__DR EQU CYREG_GPIO_PRT0_DR
ENC__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ENC__0__HSIOM_MASK EQU 0x0000000F
ENC__0__HSIOM_SHIFT EQU 0
ENC__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__0__INTR EQU CYREG_GPIO_PRT0_INTR
ENC__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC__0__MASK EQU 0x01
ENC__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ENC__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ENC__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ENC__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ENC__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ENC__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ENC__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ENC__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ENC__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ENC__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ENC__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ENC__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ENC__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ENC__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ENC__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ENC__0__PC EQU CYREG_GPIO_PRT0_PC
ENC__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC__0__PORT EQU 0
ENC__0__PS EQU CYREG_GPIO_PRT0_PS
ENC__0__SHIFT EQU 0
ENC__1__DR EQU CYREG_GPIO_PRT0_DR
ENC__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ENC__1__HSIOM_MASK EQU 0x000000F0
ENC__1__HSIOM_SHIFT EQU 4
ENC__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__1__INTR EQU CYREG_GPIO_PRT0_INTR
ENC__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC__1__MASK EQU 0x02
ENC__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ENC__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ENC__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ENC__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ENC__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ENC__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ENC__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ENC__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ENC__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ENC__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ENC__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ENC__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ENC__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ENC__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ENC__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ENC__1__PC EQU CYREG_GPIO_PRT0_PC
ENC__1__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC__1__PORT EQU 0
ENC__1__PS EQU CYREG_GPIO_PRT0_PS
ENC__1__SHIFT EQU 1
ENC__DR EQU CYREG_GPIO_PRT0_DR
ENC__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__INTR EQU CYREG_GPIO_PRT0_INTR
ENC__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC__MASK EQU 0x03
ENC__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ENC__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ENC__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ENC__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ENC__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ENC__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ENC__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ENC__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ENC__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ENC__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ENC__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ENC__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ENC__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ENC__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ENC__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ENC__PC EQU CYREG_GPIO_PRT0_PC
ENC__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC__PORT EQU 0
ENC__PS EQU CYREG_GPIO_PRT0_PS
ENC__SHIFT EQU 0
ENC__SNAP EQU CYREG_GPIO_PRT0_INTR
ENC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ENC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ENC_ISR__INTC_MASK EQU 0x01
ENC_ISR__INTC_NUMBER EQU 0
ENC_ISR__INTC_PRIOR_MASK EQU 0xC0
ENC_ISR__INTC_PRIOR_NUM EQU 3
ENC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ENC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ENC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x100
I2C_SCB_IRQ__INTC_NUMBER EQU 8
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_SCBCLK__DIV_ID EQU 0x00000040
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_scl__0__DR EQU CYREG_GPIO_PRT4_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_GPIO_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_GPIO_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_GPIO_PRT4_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_GPIO_PRT4_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_GPIO_PRT4_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DR EQU CYREG_GPIO_PRT4_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_GPIO_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_GPIO_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_GPIO_PRT4_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_GPIO_PRT4_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_GPIO_PRT4_PS
I2C_sda__SHIFT EQU 1

; UART
UART_rx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_rx__0__PORT EQU 7
UART_rx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT7_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT7_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_rx__PORT EQU 7
UART_rx__PS EQU CYREG_GPIO_PRT7_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB3_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB3_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
UART_SCBCLK__DIV_ID EQU 0x00000042
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__0__PORT EQU 7
UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT7_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT7_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
UART_tx__PORT EQU 7
UART_tx__PS EQU CYREG_GPIO_PRT7_PS
UART_tx__SHIFT EQU 1

; B_LED
B_LED__0__DR EQU CYREG_GPIO_PRT2_DR
B_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B_LED__0__HSIOM_MASK EQU 0x0000000F
B_LED__0__HSIOM_SHIFT EQU 0
B_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
B_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_LED__0__MASK EQU 0x01
B_LED__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
B_LED__0__OUT_SEL_SHIFT EQU 0
B_LED__0__OUT_SEL_VAL EQU 1
B_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B_LED__0__PC EQU CYREG_GPIO_PRT2_PC
B_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_LED__0__PORT EQU 2
B_LED__0__PS EQU CYREG_GPIO_PRT2_PS
B_LED__0__SHIFT EQU 0
B_LED__DR EQU CYREG_GPIO_PRT2_DR
B_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_LED__INTR EQU CYREG_GPIO_PRT2_INTR
B_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_LED__MASK EQU 0x01
B_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B_LED__PC EQU CYREG_GPIO_PRT2_PC
B_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
B_LED__PORT EQU 2
B_LED__PS EQU CYREG_GPIO_PRT2_PS
B_LED__SHIFT EQU 0

; G_LED
G_LED__0__DR EQU CYREG_GPIO_PRT2_DR
G_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
G_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
G_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
G_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
G_LED__0__HSIOM_MASK EQU 0x000000F0
G_LED__0__HSIOM_SHIFT EQU 4
G_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
G_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
G_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
G_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
G_LED__0__MASK EQU 0x02
G_LED__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
G_LED__0__OUT_SEL_SHIFT EQU 2
G_LED__0__OUT_SEL_VAL EQU 2
G_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
G_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
G_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
G_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
G_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
G_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
G_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
G_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
G_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
G_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
G_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
G_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
G_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
G_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
G_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
G_LED__0__PC EQU CYREG_GPIO_PRT2_PC
G_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
G_LED__0__PORT EQU 2
G_LED__0__PS EQU CYREG_GPIO_PRT2_PS
G_LED__0__SHIFT EQU 1
G_LED__DR EQU CYREG_GPIO_PRT2_DR
G_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
G_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
G_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
G_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
G_LED__INTR EQU CYREG_GPIO_PRT2_INTR
G_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
G_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
G_LED__MASK EQU 0x02
G_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
G_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
G_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
G_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
G_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
G_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
G_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
G_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
G_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
G_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
G_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
G_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
G_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
G_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
G_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
G_LED__PC EQU CYREG_GPIO_PRT2_PC
G_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
G_LED__PORT EQU 2
G_LED__PS EQU CYREG_GPIO_PRT2_PS
G_LED__SHIFT EQU 1

; Motor
Motor_Sync_ctrl_reg__0__MASK EQU 0x01
Motor_Sync_ctrl_reg__0__POS EQU 0
Motor_Sync_ctrl_reg__1__MASK EQU 0x02
Motor_Sync_ctrl_reg__1__POS EQU 1
Motor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Motor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Motor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
Motor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
Motor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
Motor_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
Motor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Motor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
Motor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
Motor_Sync_ctrl_reg__2__MASK EQU 0x04
Motor_Sync_ctrl_reg__2__POS EQU 2
Motor_Sync_ctrl_reg__3__MASK EQU 0x08
Motor_Sync_ctrl_reg__3__POS EQU 3
Motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Motor_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
Motor_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Motor_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
Motor_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
Motor_Sync_ctrl_reg__MASK EQU 0x0F
Motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
Motor_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

; R_LED
R_LED__0__DR EQU CYREG_GPIO_PRT2_DR
R_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
R_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
R_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
R_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
R_LED__0__HSIOM_MASK EQU 0x00000F00
R_LED__0__HSIOM_SHIFT EQU 8
R_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
R_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
R_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
R_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
R_LED__0__MASK EQU 0x04
R_LED__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
R_LED__0__OUT_SEL_SHIFT EQU 4
R_LED__0__OUT_SEL_VAL EQU 3
R_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
R_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
R_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
R_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
R_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
R_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
R_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
R_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
R_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
R_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
R_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
R_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
R_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
R_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
R_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
R_LED__0__PC EQU CYREG_GPIO_PRT2_PC
R_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
R_LED__0__PORT EQU 2
R_LED__0__PS EQU CYREG_GPIO_PRT2_PS
R_LED__0__SHIFT EQU 2
R_LED__DR EQU CYREG_GPIO_PRT2_DR
R_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
R_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
R_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
R_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
R_LED__INTR EQU CYREG_GPIO_PRT2_INTR
R_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
R_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
R_LED__MASK EQU 0x04
R_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
R_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
R_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
R_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
R_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
R_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
R_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
R_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
R_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
R_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
R_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
R_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
R_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
R_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
R_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
R_LED__PC EQU CYREG_GPIO_PRT2_PC
R_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
R_LED__PORT EQU 2
R_LED__PS EQU CYREG_GPIO_PRT2_PS
R_LED__SHIFT EQU 2

; Y_LED
Y_LED__0__DR EQU CYREG_GPIO_PRT2_DR
Y_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Y_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Y_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Y_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Y_LED__0__HSIOM_MASK EQU 0x0000F000
Y_LED__0__HSIOM_SHIFT EQU 12
Y_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Y_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
Y_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Y_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Y_LED__0__MASK EQU 0x08
Y_LED__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Y_LED__0__OUT_SEL_SHIFT EQU 6
Y_LED__0__OUT_SEL_VAL EQU 0
Y_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Y_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Y_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Y_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Y_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Y_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Y_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Y_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Y_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Y_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Y_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Y_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Y_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Y_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Y_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Y_LED__0__PC EQU CYREG_GPIO_PRT2_PC
Y_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Y_LED__0__PORT EQU 2
Y_LED__0__PS EQU CYREG_GPIO_PRT2_PS
Y_LED__0__SHIFT EQU 3
Y_LED__DR EQU CYREG_GPIO_PRT2_DR
Y_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Y_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Y_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Y_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Y_LED__INTR EQU CYREG_GPIO_PRT2_INTR
Y_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Y_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Y_LED__MASK EQU 0x08
Y_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Y_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Y_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Y_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Y_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Y_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Y_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Y_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Y_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Y_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Y_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Y_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Y_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Y_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Y_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Y_LED__PC EQU CYREG_GPIO_PRT2_PC
Y_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
Y_LED__PORT EQU 2
Y_LED__PS EQU CYREG_GPIO_PRT2_PS
Y_LED__SHIFT EQU 3

; LED_PWM
LED_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
LED_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
LED_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
LED_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
LED_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
LED_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
LED_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
LED_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
LED_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
LED_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
LED_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
LED_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
LED_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; LED_SEL
LED_SEL_Sync_ctrl_reg__0__MASK EQU 0x01
LED_SEL_Sync_ctrl_reg__0__POS EQU 0
LED_SEL_Sync_ctrl_reg__1__MASK EQU 0x02
LED_SEL_Sync_ctrl_reg__1__POS EQU 1
LED_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
LED_SEL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
LED_SEL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
LED_SEL_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
LED_SEL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
LED_SEL_Sync_ctrl_reg__MASK EQU 0x03
LED_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
LED_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
LED_SEL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

; PWM_CLK
PWM_CLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
PWM_CLK__DIV_ID EQU 0x00000041
PWM_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
PWM_CLK__PA_DIV_ID EQU 0x000000FF

; PhsANeg
PhsANeg__0__DR EQU CYREG_GPIO_PRT3_DR
PhsANeg__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PhsANeg__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PhsANeg__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PhsANeg__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PhsANeg__0__HSIOM_MASK EQU 0x000000F0
PhsANeg__0__HSIOM_SHIFT EQU 4
PhsANeg__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PhsANeg__0__INTR EQU CYREG_GPIO_PRT3_INTR
PhsANeg__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PhsANeg__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PhsANeg__0__MASK EQU 0x02
PhsANeg__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PhsANeg__0__OUT_SEL_SHIFT EQU 2
PhsANeg__0__OUT_SEL_VAL EQU 0
PhsANeg__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PhsANeg__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PhsANeg__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PhsANeg__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PhsANeg__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PhsANeg__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PhsANeg__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PhsANeg__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PhsANeg__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PhsANeg__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PhsANeg__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PhsANeg__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PhsANeg__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PhsANeg__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PhsANeg__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PhsANeg__0__PC EQU CYREG_GPIO_PRT3_PC
PhsANeg__0__PC2 EQU CYREG_GPIO_PRT3_PC2
PhsANeg__0__PORT EQU 3
PhsANeg__0__PS EQU CYREG_GPIO_PRT3_PS
PhsANeg__0__SHIFT EQU 1
PhsANeg__DR EQU CYREG_GPIO_PRT3_DR
PhsANeg__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PhsANeg__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PhsANeg__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PhsANeg__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PhsANeg__INTR EQU CYREG_GPIO_PRT3_INTR
PhsANeg__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PhsANeg__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PhsANeg__MASK EQU 0x02
PhsANeg__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PhsANeg__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PhsANeg__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PhsANeg__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PhsANeg__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PhsANeg__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PhsANeg__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PhsANeg__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PhsANeg__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PhsANeg__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PhsANeg__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PhsANeg__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PhsANeg__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PhsANeg__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PhsANeg__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PhsANeg__PC EQU CYREG_GPIO_PRT3_PC
PhsANeg__PC2 EQU CYREG_GPIO_PRT3_PC2
PhsANeg__PORT EQU 3
PhsANeg__PS EQU CYREG_GPIO_PRT3_PS
PhsANeg__SHIFT EQU 1

; PhsAPos
PhsAPos__0__DR EQU CYREG_GPIO_PRT3_DR
PhsAPos__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PhsAPos__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PhsAPos__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PhsAPos__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PhsAPos__0__HSIOM_MASK EQU 0x0000000F
PhsAPos__0__HSIOM_SHIFT EQU 0
PhsAPos__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PhsAPos__0__INTR EQU CYREG_GPIO_PRT3_INTR
PhsAPos__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PhsAPos__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PhsAPos__0__MASK EQU 0x01
PhsAPos__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PhsAPos__0__OUT_SEL_SHIFT EQU 0
PhsAPos__0__OUT_SEL_VAL EQU 2
PhsAPos__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PhsAPos__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PhsAPos__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PhsAPos__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PhsAPos__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PhsAPos__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PhsAPos__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PhsAPos__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PhsAPos__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PhsAPos__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PhsAPos__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PhsAPos__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PhsAPos__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PhsAPos__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PhsAPos__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PhsAPos__0__PC EQU CYREG_GPIO_PRT3_PC
PhsAPos__0__PC2 EQU CYREG_GPIO_PRT3_PC2
PhsAPos__0__PORT EQU 3
PhsAPos__0__PS EQU CYREG_GPIO_PRT3_PS
PhsAPos__0__SHIFT EQU 0
PhsAPos__DR EQU CYREG_GPIO_PRT3_DR
PhsAPos__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
PhsAPos__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
PhsAPos__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
PhsAPos__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
PhsAPos__INTR EQU CYREG_GPIO_PRT3_INTR
PhsAPos__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
PhsAPos__INTSTAT EQU CYREG_GPIO_PRT3_INTR
PhsAPos__MASK EQU 0x01
PhsAPos__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PhsAPos__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PhsAPos__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PhsAPos__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PhsAPos__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PhsAPos__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PhsAPos__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PhsAPos__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PhsAPos__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PhsAPos__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PhsAPos__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PhsAPos__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PhsAPos__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PhsAPos__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PhsAPos__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PhsAPos__PC EQU CYREG_GPIO_PRT3_PC
PhsAPos__PC2 EQU CYREG_GPIO_PRT3_PC2
PhsAPos__PORT EQU 3
PhsAPos__PS EQU CYREG_GPIO_PRT3_PS
PhsAPos__SHIFT EQU 0

; PhsBNeg
PhsBNeg__0__DR EQU CYREG_GPIO_PRT0_DR
PhsBNeg__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PhsBNeg__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PhsBNeg__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PhsBNeg__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PhsBNeg__0__HSIOM_MASK EQU 0x0000F000
PhsBNeg__0__HSIOM_SHIFT EQU 12
PhsBNeg__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PhsBNeg__0__INTR EQU CYREG_GPIO_PRT0_INTR
PhsBNeg__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PhsBNeg__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PhsBNeg__0__MASK EQU 0x08
PhsBNeg__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PhsBNeg__0__OUT_SEL_SHIFT EQU 6
PhsBNeg__0__OUT_SEL_VAL EQU 2
PhsBNeg__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PhsBNeg__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PhsBNeg__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PhsBNeg__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PhsBNeg__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PhsBNeg__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PhsBNeg__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PhsBNeg__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PhsBNeg__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PhsBNeg__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PhsBNeg__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PhsBNeg__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PhsBNeg__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PhsBNeg__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PhsBNeg__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PhsBNeg__0__PC EQU CYREG_GPIO_PRT0_PC
PhsBNeg__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PhsBNeg__0__PORT EQU 0
PhsBNeg__0__PS EQU CYREG_GPIO_PRT0_PS
PhsBNeg__0__SHIFT EQU 3
PhsBNeg__DR EQU CYREG_GPIO_PRT0_DR
PhsBNeg__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PhsBNeg__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PhsBNeg__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PhsBNeg__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PhsBNeg__INTR EQU CYREG_GPIO_PRT0_INTR
PhsBNeg__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PhsBNeg__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PhsBNeg__MASK EQU 0x08
PhsBNeg__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PhsBNeg__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PhsBNeg__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PhsBNeg__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PhsBNeg__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PhsBNeg__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PhsBNeg__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PhsBNeg__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PhsBNeg__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PhsBNeg__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PhsBNeg__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PhsBNeg__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PhsBNeg__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PhsBNeg__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PhsBNeg__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PhsBNeg__PC EQU CYREG_GPIO_PRT0_PC
PhsBNeg__PC2 EQU CYREG_GPIO_PRT0_PC2
PhsBNeg__PORT EQU 0
PhsBNeg__PS EQU CYREG_GPIO_PRT0_PS
PhsBNeg__SHIFT EQU 3

; PhsBPos
PhsBPos__0__DR EQU CYREG_GPIO_PRT0_DR
PhsBPos__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PhsBPos__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PhsBPos__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PhsBPos__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PhsBPos__0__HSIOM_MASK EQU 0x00000F00
PhsBPos__0__HSIOM_SHIFT EQU 8
PhsBPos__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PhsBPos__0__INTR EQU CYREG_GPIO_PRT0_INTR
PhsBPos__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PhsBPos__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PhsBPos__0__MASK EQU 0x04
PhsBPos__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PhsBPos__0__OUT_SEL_SHIFT EQU 4
PhsBPos__0__OUT_SEL_VAL EQU 3
PhsBPos__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PhsBPos__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PhsBPos__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PhsBPos__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PhsBPos__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PhsBPos__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PhsBPos__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PhsBPos__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PhsBPos__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PhsBPos__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PhsBPos__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PhsBPos__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PhsBPos__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PhsBPos__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PhsBPos__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PhsBPos__0__PC EQU CYREG_GPIO_PRT0_PC
PhsBPos__0__PC2 EQU CYREG_GPIO_PRT0_PC2
PhsBPos__0__PORT EQU 0
PhsBPos__0__PS EQU CYREG_GPIO_PRT0_PS
PhsBPos__0__SHIFT EQU 2
PhsBPos__DR EQU CYREG_GPIO_PRT0_DR
PhsBPos__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
PhsBPos__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
PhsBPos__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
PhsBPos__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
PhsBPos__INTR EQU CYREG_GPIO_PRT0_INTR
PhsBPos__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
PhsBPos__INTSTAT EQU CYREG_GPIO_PRT0_INTR
PhsBPos__MASK EQU 0x04
PhsBPos__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PhsBPos__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PhsBPos__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PhsBPos__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PhsBPos__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PhsBPos__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PhsBPos__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PhsBPos__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PhsBPos__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PhsBPos__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PhsBPos__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PhsBPos__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PhsBPos__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PhsBPos__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PhsBPos__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PhsBPos__PC EQU CYREG_GPIO_PRT0_PC
PhsBPos__PC2 EQU CYREG_GPIO_PRT0_PC2
PhsBPos__PORT EQU 0
PhsBPos__PS EQU CYREG_GPIO_PRT0_PS
PhsBPos__SHIFT EQU 2

; RTC_INT
RTC_INT__0__DR EQU CYREG_GPIO_PRT5_DR
RTC_INT__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
RTC_INT__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
RTC_INT__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
RTC_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
RTC_INT__0__HSIOM_MASK EQU 0x00F00000
RTC_INT__0__HSIOM_SHIFT EQU 20
RTC_INT__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
RTC_INT__0__INTR EQU CYREG_GPIO_PRT5_INTR
RTC_INT__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
RTC_INT__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
RTC_INT__0__MASK EQU 0x20
RTC_INT__0__PC EQU CYREG_GPIO_PRT5_PC
RTC_INT__0__PC2 EQU CYREG_GPIO_PRT5_PC2
RTC_INT__0__PORT EQU 5
RTC_INT__0__PS EQU CYREG_GPIO_PRT5_PS
RTC_INT__0__SHIFT EQU 5
RTC_INT__DR EQU CYREG_GPIO_PRT5_DR
RTC_INT__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
RTC_INT__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
RTC_INT__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
RTC_INT__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
RTC_INT__INTR EQU CYREG_GPIO_PRT5_INTR
RTC_INT__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
RTC_INT__INTSTAT EQU CYREG_GPIO_PRT5_INTR
RTC_INT__MASK EQU 0x20
RTC_INT__PC EQU CYREG_GPIO_PRT5_PC
RTC_INT__PC2 EQU CYREG_GPIO_PRT5_PC2
RTC_INT__PORT EQU 5
RTC_INT__PS EQU CYREG_GPIO_PRT5_PS
RTC_INT__SHIFT EQU 5
RTC_INT__SNAP EQU CYREG_GPIO_PRT5_INTR
RTC_INT_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
RTC_INT_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
RTC_INT_ISR__INTC_MASK EQU 0x02
RTC_INT_ISR__INTC_NUMBER EQU 1
RTC_INT_ISR__INTC_PRIOR_MASK EQU 0xC000
RTC_INT_ISR__INTC_PRIOR_NUM EQU 3
RTC_INT_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
RTC_INT_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
RTC_INT_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SPEAKER
SPEAKER__0__DR EQU CYREG_GPIO_PRT3_DR
SPEAKER__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SPEAKER__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SPEAKER__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SPEAKER__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPEAKER__0__HSIOM_MASK EQU 0x000F0000
SPEAKER__0__HSIOM_SHIFT EQU 16
SPEAKER__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPEAKER__0__INTR EQU CYREG_GPIO_PRT3_INTR
SPEAKER__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPEAKER__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SPEAKER__0__MASK EQU 0x10
SPEAKER__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SPEAKER__0__OUT_SEL_SHIFT EQU 8
SPEAKER__0__OUT_SEL_VAL EQU -1
SPEAKER__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPEAKER__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPEAKER__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPEAKER__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPEAKER__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPEAKER__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPEAKER__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPEAKER__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPEAKER__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPEAKER__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPEAKER__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPEAKER__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPEAKER__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPEAKER__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPEAKER__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPEAKER__0__PC EQU CYREG_GPIO_PRT3_PC
SPEAKER__0__PC2 EQU CYREG_GPIO_PRT3_PC2
SPEAKER__0__PORT EQU 3
SPEAKER__0__PS EQU CYREG_GPIO_PRT3_PS
SPEAKER__0__SHIFT EQU 4
SPEAKER__DR EQU CYREG_GPIO_PRT3_DR
SPEAKER__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
SPEAKER__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
SPEAKER__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
SPEAKER__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPEAKER__INTR EQU CYREG_GPIO_PRT3_INTR
SPEAKER__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
SPEAKER__INTSTAT EQU CYREG_GPIO_PRT3_INTR
SPEAKER__MASK EQU 0x10
SPEAKER__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPEAKER__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPEAKER__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPEAKER__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPEAKER__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPEAKER__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPEAKER__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPEAKER__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPEAKER__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPEAKER__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPEAKER__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPEAKER__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPEAKER__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPEAKER__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPEAKER__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPEAKER__PC EQU CYREG_GPIO_PRT3_PC
SPEAKER__PC2 EQU CYREG_GPIO_PRT3_PC2
SPEAKER__PORT EQU 3
SPEAKER__PS EQU CYREG_GPIO_PRT3_PS
SPEAKER__SHIFT EQU 4
SPEAKER_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
SPEAKER_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
SPEAKER_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
SPEAKER_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
SPEAKER_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
SPEAKER_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
SPEAKER_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
SPEAKER_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
SPEAKER_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; RTC_COT_IN
RTC_COT_IN__0__DR EQU CYREG_GPIO_PRT5_DR
RTC_COT_IN__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
RTC_COT_IN__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
RTC_COT_IN__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
RTC_COT_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
RTC_COT_IN__0__HSIOM_MASK EQU 0x0000F000
RTC_COT_IN__0__HSIOM_SHIFT EQU 12
RTC_COT_IN__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
RTC_COT_IN__0__INTR EQU CYREG_GPIO_PRT5_INTR
RTC_COT_IN__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
RTC_COT_IN__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
RTC_COT_IN__0__MASK EQU 0x08
RTC_COT_IN__0__PC EQU CYREG_GPIO_PRT5_PC
RTC_COT_IN__0__PC2 EQU CYREG_GPIO_PRT5_PC2
RTC_COT_IN__0__PORT EQU 5
RTC_COT_IN__0__PS EQU CYREG_GPIO_PRT5_PS
RTC_COT_IN__0__SHIFT EQU 3
RTC_COT_IN__DR EQU CYREG_GPIO_PRT5_DR
RTC_COT_IN__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
RTC_COT_IN__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
RTC_COT_IN__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
RTC_COT_IN__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
RTC_COT_IN__INTR EQU CYREG_GPIO_PRT5_INTR
RTC_COT_IN__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
RTC_COT_IN__INTSTAT EQU CYREG_GPIO_PRT5_INTR
RTC_COT_IN__MASK EQU 0x08
RTC_COT_IN__PC EQU CYREG_GPIO_PRT5_PC
RTC_COT_IN__PC2 EQU CYREG_GPIO_PRT5_PC2
RTC_COT_IN__PORT EQU 5
RTC_COT_IN__PS EQU CYREG_GPIO_PRT5_PS
RTC_COT_IN__SHIFT EQU 3

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
