Outline and implement a (7,4) Hamming code for the detection and correction of single-bit errors by Verilog HDL.
Tool used: Xilinx Vivado
