
// riscv_define.sv

package riscv_define;

    typedef enum logic [6:0] {
        OP_LOAD   = 7'b0000011,
        OP_IMM    = 7'b0010011, 
        OP_AUIPC  = 7'b0010111,
        OP_STORE  = 7'b0100011,
        OP_REG    = 7'b0110011, 
        OP_LUI    = 7'b0110111,
        OP_BRANCH = 7'b1100011,
        OP_JALR   = 7'b1100111, 
        OP_JAL    = 7'b1101111 
    } opcode_t;

    typedef enum logic [2:0] {
        F3_ADD_SUB = 3'b000,
        F3_SLL     = 3'b001,
        F3_SLT     = 3'b010,
        F3_SLTU    = 3'b011,
        F3_XOR     = 3'b100,
        F3_SRL_SRA = 3'b101,
        F3_OR      = 3'b110,
        F3_AND     = 3'b111
    } funct3_t;

    typedef enum logic [3:0] {
        ALU_ADD, 
        ALU_SUB, 
        ALU_SLL, 
        ALU_SLT, 
        ALU_SLTU, 
        ALU_XOR, 
        ALU_SRL, 
        ALU_SRA, 
        ALU_OR, 
        ALU_AND
    } aluop_t;

endpackage
