--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15205714 paths analyzed, 1016 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.649ns.
--------------------------------------------------------------------------------
Slack:                  5.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.592ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.324 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.592ns (6.844ns logic, 12.748ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  5.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.500ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.324 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.D1      net (fanout=13)       1.309   decoder/Sh1774
    SLICE_X16Y46.CMUX    Topdc                 0.456   decoder/N122
                                                       decoder/Sh17718_SW11_F
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.500ns (6.870ns logic, 12.630ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.450ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.BX      net (fanout=2)        1.129   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.450ns (6.844ns logic, 12.606ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  5.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.449ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.AX      net (fanout=2)        1.128   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.449ns (6.844ns logic, 12.605ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  5.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.468ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.324 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X20Y47.A1      net (fanout=2)        1.279   decoder/N163
    SLICE_X20Y47.A       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X20Y46.B1      net (fanout=5)        0.870   decoder/Maddsub_n0037_Madd_cy[3]
    SLICE_X20Y46.B       Tilo                  0.254   decoder/Sh177171
                                                       decoder/Sh17717_1
    SLICE_X16Y47.C2      net (fanout=12)       1.338   decoder/Sh177171
    SLICE_X16Y47.CMUX    Tilo                  0.430   decoder/Sh17741
                                                       decoder/Sh17718_SW3_G
                                                       decoder/Sh17718_SW3
    SLICE_X16Y50.B2      net (fanout=1)        1.542   N186
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=9)        1.474   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.468ns (6.863ns logic, 12.605ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  5.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.467ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.324 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X20Y47.A3      net (fanout=2)        1.070   decoder/N164
    SLICE_X20Y47.A       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X20Y46.B1      net (fanout=5)        0.870   decoder/Maddsub_n0037_Madd_cy[3]
    SLICE_X20Y46.B       Tilo                  0.254   decoder/Sh177171
                                                       decoder/Sh17717_1
    SLICE_X16Y47.C2      net (fanout=12)       1.338   decoder/Sh177171
    SLICE_X16Y47.CMUX    Tilo                  0.430   decoder/Sh17741
                                                       decoder/Sh17718_SW3_G
                                                       decoder/Sh17718_SW3
    SLICE_X16Y50.B2      net (fanout=1)        1.542   N186
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=9)        1.474   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.467ns (6.863ns logic, 12.604ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  5.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.458ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.324 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.458ns (6.844ns logic, 12.614ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  5.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.425ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.324 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X22Y47.A6      net (fanout=2)        1.087   decoder/N164
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.425ns (6.844ns logic, 12.581ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  5.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.358ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.D1      net (fanout=13)       1.309   decoder/Sh1774
    SLICE_X16Y46.CMUX    Topdc                 0.456   decoder/N122
                                                       decoder/Sh17718_SW11_F
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.BX      net (fanout=2)        1.129   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.358ns (6.870ns logic, 12.488ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.357ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.D1      net (fanout=13)       1.309   decoder/Sh1774
    SLICE_X16Y46.CMUX    Topdc                 0.456   decoder/N122
                                                       decoder/Sh17718_SW11_F
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.AX      net (fanout=2)        1.128   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.357ns (6.870ns logic, 12.487ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.366ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.324 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.D1      net (fanout=13)       1.309   decoder/Sh1774
    SLICE_X16Y46.CMUX    Topdc                 0.456   decoder/N122
                                                       decoder/Sh17718_SW11_F
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.366ns (6.870ns logic, 12.496ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.326ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X20Y47.A1      net (fanout=2)        1.279   decoder/N163
    SLICE_X20Y47.A       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X20Y46.B1      net (fanout=5)        0.870   decoder/Maddsub_n0037_Madd_cy[3]
    SLICE_X20Y46.B       Tilo                  0.254   decoder/Sh177171
                                                       decoder/Sh17717_1
    SLICE_X16Y47.C2      net (fanout=12)       1.338   decoder/Sh177171
    SLICE_X16Y47.CMUX    Tilo                  0.430   decoder/Sh17741
                                                       decoder/Sh17718_SW3_G
                                                       decoder/Sh17718_SW3
    SLICE_X16Y50.B2      net (fanout=1)        1.542   N186
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=9)        1.474   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.BX      net (fanout=2)        1.129   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.326ns (6.863ns logic, 12.463ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.325ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X20Y47.A3      net (fanout=2)        1.070   decoder/N164
    SLICE_X20Y47.A       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X20Y46.B1      net (fanout=5)        0.870   decoder/Maddsub_n0037_Madd_cy[3]
    SLICE_X20Y46.B       Tilo                  0.254   decoder/Sh177171
                                                       decoder/Sh17717_1
    SLICE_X16Y47.C2      net (fanout=12)       1.338   decoder/Sh177171
    SLICE_X16Y47.CMUX    Tilo                  0.430   decoder/Sh17741
                                                       decoder/Sh17718_SW3_G
                                                       decoder/Sh17718_SW3
    SLICE_X16Y50.B2      net (fanout=1)        1.542   N186
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=9)        1.474   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.BX      net (fanout=2)        1.129   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.325ns (6.863ns logic, 12.462ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.325ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X20Y47.A1      net (fanout=2)        1.279   decoder/N163
    SLICE_X20Y47.A       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X20Y46.B1      net (fanout=5)        0.870   decoder/Maddsub_n0037_Madd_cy[3]
    SLICE_X20Y46.B       Tilo                  0.254   decoder/Sh177171
                                                       decoder/Sh17717_1
    SLICE_X16Y47.C2      net (fanout=12)       1.338   decoder/Sh177171
    SLICE_X16Y47.CMUX    Tilo                  0.430   decoder/Sh17741
                                                       decoder/Sh17718_SW3_G
                                                       decoder/Sh17718_SW3
    SLICE_X16Y50.B2      net (fanout=1)        1.542   N186
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=9)        1.474   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.AX      net (fanout=2)        1.128   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.325ns (6.863ns logic, 12.462ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.324ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X20Y47.A3      net (fanout=2)        1.070   decoder/N164
    SLICE_X20Y47.A       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X20Y46.B1      net (fanout=5)        0.870   decoder/Maddsub_n0037_Madd_cy[3]
    SLICE_X20Y46.B       Tilo                  0.254   decoder/Sh177171
                                                       decoder/Sh17717_1
    SLICE_X16Y47.C2      net (fanout=12)       1.338   decoder/Sh177171
    SLICE_X16Y47.CMUX    Tilo                  0.430   decoder/Sh17741
                                                       decoder/Sh17718_SW3_G
                                                       decoder/Sh17718_SW3
    SLICE_X16Y50.B2      net (fanout=1)        1.542   N186
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=9)        1.474   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.AX      net (fanout=2)        1.128   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.324ns (6.863ns logic, 12.461ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.316ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.662 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.BX      net (fanout=2)        1.129   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.316ns (6.844ns logic, 12.472ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.315ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.662 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.AX      net (fanout=2)        1.128   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.315ns (6.844ns logic, 12.471ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  5.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.324 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X22Y47.A6      net (fanout=2)        1.087   decoder/N164
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.D1      net (fanout=13)       1.309   decoder/Sh1774
    SLICE_X16Y46.CMUX    Topdc                 0.456   decoder/N122
                                                       decoder/Sh17718_SW11_F
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.333ns (6.870ns logic, 12.463ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.334ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.324 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X20Y47.A1      net (fanout=2)        1.279   decoder/N163
    SLICE_X20Y47.A       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X20Y46.B1      net (fanout=5)        0.870   decoder/Maddsub_n0037_Madd_cy[3]
    SLICE_X20Y46.B       Tilo                  0.254   decoder/Sh177171
                                                       decoder/Sh17717_1
    SLICE_X16Y47.C2      net (fanout=12)       1.338   decoder/Sh177171
    SLICE_X16Y47.CMUX    Tilo                  0.430   decoder/Sh17741
                                                       decoder/Sh17718_SW3_G
                                                       decoder/Sh17718_SW3
    SLICE_X16Y50.B2      net (fanout=1)        1.542   N186
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=9)        1.474   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.334ns (6.863ns logic, 12.471ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.324 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X20Y47.A3      net (fanout=2)        1.070   decoder/N164
    SLICE_X20Y47.A       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Maddsub_n0037_Madd_cy<3>11
    SLICE_X20Y46.B1      net (fanout=5)        0.870   decoder/Maddsub_n0037_Madd_cy[3]
    SLICE_X20Y46.B       Tilo                  0.254   decoder/Sh177171
                                                       decoder/Sh17717_1
    SLICE_X16Y47.C2      net (fanout=12)       1.338   decoder/Sh177171
    SLICE_X16Y47.CMUX    Tilo                  0.430   decoder/Sh17741
                                                       decoder/Sh17718_SW3_G
                                                       decoder/Sh17718_SW3
    SLICE_X16Y50.B2      net (fanout=1)        1.542   N186
    SLICE_X16Y50.B       Tilo                  0.254   M_alu_a[5]
                                                       Mmux_M_alu_a121
    DSP48_X0Y13.B5       net (fanout=9)        1.474   M_alu_a[5]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.333ns (6.863ns logic, 12.470ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.283ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X22Y47.A6      net (fanout=2)        1.087   decoder/N164
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.BX      net (fanout=2)        1.129   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.283ns (6.844ns logic, 12.439ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.282ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X22Y47.A6      net (fanout=2)        1.087   decoder/N164
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.AX      net (fanout=2)        1.128   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.282ns (6.844ns logic, 12.438ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.308ns (Levels of Logic = 9)
  Clock Path Skew:      -0.022ns (0.324 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X7Y52.D3       net (fanout=11)       0.596   M_reg_d_q[0]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.308ns (6.844ns logic, 12.464ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  5.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.291ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.324 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X22Y47.A6      net (fanout=2)        1.087   decoder/N164
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.291ns (6.844ns logic, 12.447ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.258ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.324 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X14Y45.D1      net (fanout=11)       2.481   M_reg_d_q[0]
    SLICE_X14Y45.D       Tilo                  0.235   decoder/N206
                                                       decoder/Mmux__n00403_AS11_SW2
    SLICE_X12Y45.C1      net (fanout=3)        0.750   decoder/N206
    SLICE_X12Y45.CMUX    Tilo                  0.430   M_decoder_curr_pos[2]
                                                       decoder/Mmux__n00403_rs_cy<2>12_G
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X21Y41.A5      net (fanout=19)       1.651   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X21Y41.A       Tilo                  0.259   decoder/Sh17715
                                                       decoder/Maddsub_n0037_Madd_xor<4>11_SW2
    SLICE_X22Y47.B3      net (fanout=2)        1.061   decoder/N59
    SLICE_X22Y47.B       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Sh17717
    SLICE_X16Y46.C4      net (fanout=13)       0.963   decoder/Sh17717
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.258ns (6.540ns logic, 12.718ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.224ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.662 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.D1      net (fanout=13)       1.309   decoder/Sh1774
    SLICE_X16Y46.CMUX    Topdc                 0.456   decoder/N122
                                                       decoder/Sh17718_SW11_F
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.BX      net (fanout=2)        1.129   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.224ns (6.870ns logic, 12.354ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  5.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.223ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.662 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.430   M_reg_d_q[2]
                                                       M_reg_d_q_2
    SLICE_X7Y52.D2       net (fanout=2)        0.746   M_reg_d_q[2]
    SLICE_X7Y52.D        Tilo                  0.259   M_reg_d_q[2]
                                                       n0033<2>1
    SLICE_X16Y45.A3      net (fanout=7)        1.896   n0033
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.D1      net (fanout=13)       1.309   decoder/Sh1774
    SLICE_X16Y46.CMUX    Topdc                 0.456   decoder/N122
                                                       decoder/Sh17718_SW11_F
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.AX      net (fanout=2)        1.128   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.223ns (6.870ns logic, 12.353ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  5.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.271ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X11Y44.A4      net (fanout=17)       1.566   M_state_q_FSM_FFd2_1
    SLICE_X11Y44.A       Tilo                  0.259   M_player_pos_a_q[2]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW2
    SLICE_X16Y45.A6      net (fanout=1)        0.889   decoder/N214
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.C4      net (fanout=9)        0.837   decoder/Maddsub_n0037_2
    SLICE_X15Y47.C       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW0
    SLICE_X22Y47.A4      net (fanout=2)        1.462   decoder/N163
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.C2      net (fanout=13)       1.427   decoder/Sh1774
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.271ns (6.844ns logic, 12.427ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  5.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.337ns (Levels of Logic = 9)
  Clock Path Skew:      0.069ns (0.691 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.AQ      Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_1
    SLICE_X7Y51.D5       net (fanout=4)        1.328   M_state_q_FSM_FFd1_1
    SLICE_X7Y51.D        Tilo                  0.259   M_reg_d_q[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1_SW4
    SLICE_X13Y46.A3      net (fanout=2)        1.268   decoder/N208
    SLICE_X13Y46.A       Tilo                  0.259   M_see_q[1]
                                                       decoder/Mmux__n00403_rs_lut<1>1
    SLICE_X12Y45.CX      net (fanout=4)        0.679   decoder/Mmux__n00403_rs_lut[1]
    SLICE_X12Y45.CMUX    Tcxc                  0.182   M_decoder_curr_pos[2]
                                                       decoder/Mmux__n00403_rs_cy<2>12
    SLICE_X21Y41.A5      net (fanout=19)       1.651   decoder/Mmux__n00403_rs_cy[2]
    SLICE_X21Y41.A       Tilo                  0.259   decoder/Sh17715
                                                       decoder/Maddsub_n0037_Madd_xor<4>11_SW2
    SLICE_X22Y47.B3      net (fanout=2)        1.061   decoder/N59
    SLICE_X22Y47.B       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Sh17717
    SLICE_X16Y46.C4      net (fanout=13)       0.963   decoder/Sh17717
    SLICE_X16Y46.CMUX    Tilo                  0.430   decoder/N122
                                                       decoder/Sh17718_SW11_G
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y48.B5      net (fanout=3)        1.817   n0022[0]
    SLICE_X11Y48.B       Tilo                  0.259   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4-In5
    SLICE_X11Y48.AX      net (fanout=1)        0.672   M_state_q_FSM_FFd4-In
    SLICE_X11Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.337ns (6.575ns logic, 12.762ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  5.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_reg_d_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.191ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.662 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_reg_d_q_0 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.AQ       Tcko                  0.430   M_reg_d_q[1]
                                                       M_reg_d_q_0
    SLICE_X13Y45.A6      net (fanout=11)       1.844   M_reg_d_q[0]
    SLICE_X13Y45.A       Tilo                  0.259   M_state_q_FSM_FFd1_3
                                                       decoder/Maddsub_n0037_Madd1_lut<2>_SW3
    SLICE_X16Y45.A4      net (fanout=1)        0.932   decoder/N215
    SLICE_X16Y45.AMUX    Topaa                 0.456   decoder/Maddsub_n0037_Madd1_cy[4]
                                                       decoder/Maddsub_n0037_Madd1_lut<2>
                                                       decoder/Maddsub_n0037_Madd1_cy<4>
    SLICE_X15Y47.D2      net (fanout=9)        1.045   decoder/Maddsub_n0037_2
    SLICE_X15Y47.D       Tilo                  0.259   decoder/N164
                                                       decoder/Maddsub_n0037_Madd_cy<3>11_SW1
    SLICE_X22Y47.A6      net (fanout=2)        1.087   decoder/N164
    SLICE_X22Y47.A       Tilo                  0.235   decoder/Sh17717
                                                       decoder/Maddsub_n0037_Madd_xor<3>11
    SLICE_X20Y47.B5      net (fanout=5)        0.434   decoder/GND_6_o_GND_6_o_add_13_OUT<3>1
    SLICE_X20Y47.B       Tilo                  0.254   decoder/Sh1774
                                                       decoder/Sh1774
    SLICE_X16Y46.D1      net (fanout=13)       1.309   decoder/Sh1774
    SLICE_X16Y46.CMUX    Topdc                 0.456   decoder/N122
                                                       decoder/Sh17718_SW11_F
                                                       decoder/Sh17718_SW11
    SLICE_X20Y50.B3      net (fanout=1)        1.259   N196
    SLICE_X20Y50.B       Tilo                  0.254   M_alu_a[3]
                                                       Mmux_M_alu_a101
    DSP48_X0Y13.B3       net (fanout=8)        2.064   M_alu_a[3]
    DSP48_X0Y13.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y49.C2      net (fanout=3)        1.218   n0022[0]
    SLICE_X11Y49.C       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X13Y48.BX      net (fanout=2)        1.129   M_state_q_FSM_FFd3-In
    SLICE_X13Y48.CLK     Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.191ns (6.870ns logic, 12.321ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[3]/CLK
  Logical resource: left_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[7]/CLK
  Logical resource: left_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[11]/CLK
  Logical resource: left_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[15]/CLK
  Logical resource: left_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: left_conditioner/M_ctr_q[19]/CLK
  Logical resource: left_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: start_conditioner/M_ctr_q[3]/CLK
  Logical resource: start_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.649|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15205714 paths, 0 nets, and 2243 connections

Design statistics:
   Minimum period:  19.649ns{1}   (Maximum frequency:  50.893MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 11 05:11:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



