;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -110, 8
	SUB #72, @202
	CMP -207, <-120
	SUB 160, 260
	JMZ 0, #-502
	DJN 240, #264
	SPL <-127, 100
	SPL <-127, 100
	SUB 161, 100
	SLT 161, 100
	SUB -207, <-120
	SUB -207, <-120
	ADD 210, 60
	SUB <124, -126
	JMP <-104, @-30
	SUB <124, -126
	SUB 240, @260
	ADD -110, 8
	SUB 240, @260
	SUB 240, @260
	SUB 240, @260
	SLT 0, 1
	MOV @-104, <-30
	ADD -110, 8
	SLT 0, 1
	SUB @-127, 100
	JMN 0, #-502
	SUB @0, @2
	SUB @0, @2
	SUB @-127, 100
	JMN 0, #-502
	SUB @127, 106
	SLT 0, 1
	SLT 161, 100
	SLT 161, 100
	SUB @0, @2
	CMP @10, @0
	ADD 210, 60
	SUB @127, 106
	SPL 0, <-2
	CMP -207, <-120
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
