{"vcs1":{"timestamp_begin":1746691154.364031106, "rt":6.98, "ut":6.58, "st":0.28}}
{"vcselab":{"timestamp_begin":1746691161.419115148, "rt":0.30, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746691161.774267626, "rt":0.30, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746691154.054730865}
{"VCS_COMP_START_TIME": 1746691154.054730865}
{"VCS_COMP_END_TIME": 1746691162.145424835}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380576}}
{"vcselab": {"peak_mem": 174920}}
