
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libpipeline.so.1.5.2_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000002868 <.init>:
    2868:	stp	x29, x30, [sp, #-16]!
    286c:	mov	x29, sp
    2870:	bl	2eb0 <pipeline_new_command_argv@plt+0x10>
    2874:	ldp	x29, x30, [sp], #16
    2878:	ret

Disassembly of section .plt:

0000000000002880 <memcpy@plt-0x20>:
    2880:	stp	x16, x30, [sp, #-16]!
    2884:	adrp	x16, 21000 <pipeline_peekline@@Base+0x16e3c>
    2888:	ldr	x17, [x16, #4088]
    288c:	add	x16, x16, #0xff8
    2890:	br	x17
    2894:	nop
    2898:	nop
    289c:	nop

00000000000028a0 <memcpy@plt>:
    28a0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    28a4:	ldr	x17, [x16]
    28a8:	add	x16, x16, #0x0
    28ac:	br	x17

00000000000028b0 <pthread_rwlockattr_init@plt>:
    28b0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    28b4:	ldr	x17, [x16, #8]
    28b8:	add	x16, x16, #0x8
    28bc:	br	x17

00000000000028c0 <_exit@plt>:
    28c0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    28c4:	ldr	x17, [x16, #16]
    28c8:	add	x16, x16, #0x10
    28cc:	br	x17

00000000000028d0 <strlen@plt>:
    28d0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    28d4:	ldr	x17, [x16, #24]
    28d8:	add	x16, x16, #0x18
    28dc:	br	x17

00000000000028e0 <fputs@plt>:
    28e0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    28e4:	ldr	x17, [x16, #32]
    28e8:	add	x16, x16, #0x20
    28ec:	br	x17

00000000000028f0 <raise@plt>:
    28f0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    28f4:	ldr	x17, [x16, #40]
    28f8:	add	x16, x16, #0x28
    28fc:	br	x17

0000000000002900 <pipecmd_sequence_command@plt>:
    2900:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2904:	ldr	x17, [x16, #48]
    2908:	add	x16, x16, #0x30
    290c:	br	x17

0000000000002910 <error@plt>:
    2910:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2914:	ldr	x17, [x16, #56]
    2918:	add	x16, x16, #0x38
    291c:	br	x17

0000000000002920 <pthread_mutexattr_settype@plt>:
    2920:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2924:	ldr	x17, [x16, #64]
    2928:	add	x16, x16, #0x40
    292c:	br	x17

0000000000002930 <fchdir@plt>:
    2930:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2934:	ldr	x17, [x16, #72]
    2938:	add	x16, x16, #0x48
    293c:	br	x17

0000000000002940 <sigprocmask@plt>:
    2940:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2944:	ldr	x17, [x16, #80]
    2948:	add	x16, x16, #0x50
    294c:	br	x17

0000000000002950 <pipeline_new_commandv@plt>:
    2950:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2954:	ldr	x17, [x16, #88]
    2958:	add	x16, x16, #0x58
    295c:	br	x17

0000000000002960 <pthread_rwlock_init@plt>:
    2960:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2964:	ldr	x17, [x16, #96]
    2968:	add	x16, x16, #0x60
    296c:	br	x17

0000000000002970 <pthread_rwlockattr_setkind_np@plt>:
    2970:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2974:	ldr	x17, [x16, #104]
    2978:	add	x16, x16, #0x68
    297c:	br	x17

0000000000002980 <pipecmd_new_argv@plt>:
    2980:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2984:	ldr	x17, [x16, #112]
    2988:	add	x16, x16, #0x70
    298c:	br	x17

0000000000002990 <setenv@plt>:
    2990:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2994:	ldr	x17, [x16, #120]
    2998:	add	x16, x16, #0x78
    299c:	br	x17

00000000000029a0 <pipecmd_arg@plt>:
    29a0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    29a4:	ldr	x17, [x16, #128]
    29a8:	add	x16, x16, #0x80
    29ac:	br	x17

00000000000029b0 <__cxa_finalize@plt>:
    29b0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    29b4:	ldr	x17, [x16, #136]
    29b8:	add	x16, x16, #0x88
    29bc:	br	x17

00000000000029c0 <putc@plt>:
    29c0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    29c4:	ldr	x17, [x16, #144]
    29c8:	add	x16, x16, #0x90
    29cc:	br	x17

00000000000029d0 <pipe@plt>:
    29d0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    29d4:	ldr	x17, [x16, #152]
    29d8:	add	x16, x16, #0x98
    29dc:	br	x17

00000000000029e0 <nice@plt>:
    29e0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    29e4:	ldr	x17, [x16, #160]
    29e8:	add	x16, x16, #0xa0
    29ec:	br	x17

00000000000029f0 <pipeline_want_out@plt>:
    29f0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    29f4:	ldr	x17, [x16, #168]
    29f8:	add	x16, x16, #0xa8
    29fc:	br	x17

0000000000002a00 <pipeline_peek_size@plt>:
    2a00:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a04:	ldr	x17, [x16, #176]
    2a08:	add	x16, x16, #0xb0
    2a0c:	br	x17

0000000000002a10 <pipeline_dump@plt>:
    2a10:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a14:	ldr	x17, [x16, #184]
    2a18:	add	x16, x16, #0xb8
    2a1c:	br	x17

0000000000002a20 <fork@plt>:
    2a20:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a24:	ldr	x17, [x16, #192]
    2a28:	add	x16, x16, #0xc0
    2a2c:	br	x17

0000000000002a30 <pipeline_wait@plt>:
    2a30:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a34:	ldr	x17, [x16, #200]
    2a38:	add	x16, x16, #0xc8
    2a3c:	br	x17

0000000000002a40 <pipecmd_tostring@plt>:
    2a40:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a44:	ldr	x17, [x16, #208]
    2a48:	add	x16, x16, #0xd0
    2a4c:	br	x17

0000000000002a50 <snprintf@plt>:
    2a50:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a54:	ldr	x17, [x16, #216]
    2a58:	add	x16, x16, #0xd8
    2a5c:	br	x17

0000000000002a60 <pipecmd_new_passthrough@plt>:
    2a60:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a64:	ldr	x17, [x16, #224]
    2a68:	add	x16, x16, #0xe0
    2a6c:	br	x17

0000000000002a70 <fclose@plt>:
    2a70:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a74:	ldr	x17, [x16, #232]
    2a78:	add	x16, x16, #0xe8
    2a7c:	br	x17

0000000000002a80 <pipecmd_free@plt>:
    2a80:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a84:	ldr	x17, [x16, #240]
    2a88:	add	x16, x16, #0xf0
    2a8c:	br	x17

0000000000002a90 <getpid@plt>:
    2a90:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2a94:	ldr	x17, [x16, #248]
    2a98:	add	x16, x16, #0xf8
    2a9c:	br	x17

0000000000002aa0 <malloc@plt>:
    2aa0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2aa4:	ldr	x17, [x16, #256]
    2aa8:	add	x16, x16, #0x100
    2aac:	br	x17

0000000000002ab0 <open@plt>:
    2ab0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2ab4:	ldr	x17, [x16, #264]
    2ab8:	add	x16, x16, #0x108
    2abc:	br	x17

0000000000002ac0 <sigemptyset@plt>:
    2ac0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2ac4:	ldr	x17, [x16, #272]
    2ac8:	add	x16, x16, #0x110
    2acc:	br	x17

0000000000002ad0 <memset@plt>:
    2ad0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2ad4:	ldr	x17, [x16, #280]
    2ad8:	add	x16, x16, #0x118
    2adc:	br	x17

0000000000002ae0 <fdopen@plt>:
    2ae0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2ae4:	ldr	x17, [x16, #288]
    2ae8:	add	x16, x16, #0x120
    2aec:	br	x17

0000000000002af0 <gettimeofday@plt>:
    2af0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2af4:	ldr	x17, [x16, #296]
    2af8:	add	x16, x16, #0x128
    2afc:	br	x17

0000000000002b00 <pipecmd_new@plt>:
    2b00:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b04:	ldr	x17, [x16, #304]
    2b08:	add	x16, x16, #0x130
    2b0c:	br	x17

0000000000002b10 <calloc@plt>:
    2b10:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b14:	ldr	x17, [x16, #312]
    2b18:	add	x16, x16, #0x138
    2b1c:	br	x17

0000000000002b20 <realloc@plt>:
    2b20:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b24:	ldr	x17, [x16, #320]
    2b28:	add	x16, x16, #0x140
    2b2c:	br	x17

0000000000002b30 <strerror@plt>:
    2b30:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b34:	ldr	x17, [x16, #328]
    2b38:	add	x16, x16, #0x148
    2b3c:	br	x17

0000000000002b40 <pipeline_start@plt>:
    2b40:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b44:	ldr	x17, [x16, #336]
    2b48:	add	x16, x16, #0x150
    2b4c:	br	x17

0000000000002b50 <pthread_mutex_init@plt>:
    2b50:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b54:	ldr	x17, [x16, #344]
    2b58:	add	x16, x16, #0x158
    2b5c:	br	x17

0000000000002b60 <close@plt>:
    2b60:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b64:	ldr	x17, [x16, #352]
    2b68:	add	x16, x16, #0x160
    2b6c:	br	x17

0000000000002b70 <sigaction@plt>:
    2b70:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b74:	ldr	x17, [x16, #360]
    2b78:	add	x16, x16, #0x168
    2b7c:	br	x17

0000000000002b80 <pipeline_peek_skip@plt>:
    2b80:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b84:	ldr	x17, [x16, #368]
    2b88:	add	x16, x16, #0x170
    2b8c:	br	x17

0000000000002b90 <__gmon_start__@plt>:
    2b90:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2b94:	ldr	x17, [x16, #376]
    2b98:	add	x16, x16, #0x178
    2b9c:	br	x17

0000000000002ba0 <write@plt>:
    2ba0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2ba4:	ldr	x17, [x16, #384]
    2ba8:	add	x16, x16, #0x180
    2bac:	br	x17

0000000000002bb0 <abort@plt>:
    2bb0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2bb4:	ldr	x17, [x16, #392]
    2bb8:	add	x16, x16, #0x188
    2bbc:	br	x17

0000000000002bc0 <pipecmd_argv@plt>:
    2bc0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2bc4:	ldr	x17, [x16, #400]
    2bc8:	add	x16, x16, #0x190
    2bcc:	br	x17

0000000000002bd0 <memcmp@plt>:
    2bd0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2bd4:	ldr	x17, [x16, #408]
    2bd8:	add	x16, x16, #0x198
    2bdc:	br	x17

0000000000002be0 <execvp@plt>:
    2be0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2be4:	ldr	x17, [x16, #416]
    2be8:	add	x16, x16, #0x1a0
    2bec:	br	x17

0000000000002bf0 <strcmp@plt>:
    2bf0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2bf4:	ldr	x17, [x16, #424]
    2bf8:	add	x16, x16, #0x1a8
    2bfc:	br	x17

0000000000002c00 <pipeline_commandv@plt>:
    2c00:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c04:	ldr	x17, [x16, #432]
    2c08:	add	x16, x16, #0x1b0
    2c0c:	br	x17

0000000000002c10 <pipecmd_exec@plt>:
    2c10:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c14:	ldr	x17, [x16, #440]
    2c18:	add	x16, x16, #0x1b8
    2c1c:	br	x17

0000000000002c20 <chdir@plt>:
    2c20:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c24:	ldr	x17, [x16, #448]
    2c28:	add	x16, x16, #0x1c0
    2c2c:	br	x17

0000000000002c30 <free@plt>:
    2c30:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c34:	ldr	x17, [x16, #456]
    2c38:	add	x16, x16, #0x1c8
    2c3c:	br	x17

0000000000002c40 <pipecmd_dump@plt>:
    2c40:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c44:	ldr	x17, [x16, #464]
    2c48:	add	x16, x16, #0x1d0
    2c4c:	br	x17

0000000000002c50 <vasprintf@plt>:
    2c50:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c54:	ldr	x17, [x16, #472]
    2c58:	add	x16, x16, #0x1d8
    2c5c:	br	x17

0000000000002c60 <strndup@plt>:
    2c60:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c64:	ldr	x17, [x16, #480]
    2c68:	add	x16, x16, #0x1e0
    2c6c:	br	x17

0000000000002c70 <strchr@plt>:
    2c70:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c74:	ldr	x17, [x16, #488]
    2c78:	add	x16, x16, #0x1e8
    2c7c:	br	x17

0000000000002c80 <pipecmd_new_sequencev@plt>:
    2c80:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c84:	ldr	x17, [x16, #496]
    2c88:	add	x16, x16, #0x1f0
    2c8c:	br	x17

0000000000002c90 <fwrite@plt>:
    2c90:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2c94:	ldr	x17, [x16, #504]
    2c98:	add	x16, x16, #0x1f8
    2c9c:	br	x17

0000000000002ca0 <pipeline_command@plt>:
    2ca0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2ca4:	ldr	x17, [x16, #512]
    2ca8:	add	x16, x16, #0x200
    2cac:	br	x17

0000000000002cb0 <fcntl@plt>:
    2cb0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2cb4:	ldr	x17, [x16, #520]
    2cb8:	add	x16, x16, #0x208
    2cbc:	br	x17

0000000000002cc0 <pipecmd_new_function@plt>:
    2cc0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2cc4:	ldr	x17, [x16, #528]
    2cc8:	add	x16, x16, #0x210
    2ccc:	br	x17

0000000000002cd0 <fflush@plt>:
    2cd0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2cd4:	ldr	x17, [x16, #536]
    2cd8:	add	x16, x16, #0x218
    2cdc:	br	x17

0000000000002ce0 <strcpy@plt>:
    2ce0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2ce4:	ldr	x17, [x16, #544]
    2ce8:	add	x16, x16, #0x220
    2cec:	br	x17

0000000000002cf0 <unsetenv@plt>:
    2cf0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2cf4:	ldr	x17, [x16, #552]
    2cf8:	add	x16, x16, #0x228
    2cfc:	br	x17

0000000000002d00 <__lxstat@plt>:
    2d00:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d04:	ldr	x17, [x16, #560]
    2d08:	add	x16, x16, #0x230
    2d0c:	br	x17

0000000000002d10 <pipeline_free@plt>:
    2d10:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d14:	ldr	x17, [x16, #568]
    2d18:	add	x16, x16, #0x238
    2d1c:	br	x17

0000000000002d20 <pipeline_peek@plt>:
    2d20:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d24:	ldr	x17, [x16, #576]
    2d28:	add	x16, x16, #0x240
    2d2c:	br	x17

0000000000002d30 <pipecmd_new_argstr@plt>:
    2d30:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d34:	ldr	x17, [x16, #584]
    2d38:	add	x16, x16, #0x248
    2d3c:	br	x17

0000000000002d40 <read@plt>:
    2d40:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d44:	ldr	x17, [x16, #592]
    2d48:	add	x16, x16, #0x250
    2d4c:	br	x17

0000000000002d50 <memchr@plt>:
    2d50:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d54:	ldr	x17, [x16, #600]
    2d58:	add	x16, x16, #0x258
    2d5c:	br	x17

0000000000002d60 <pipeline_wait_all@plt>:
    2d60:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d64:	ldr	x17, [x16, #608]
    2d68:	add	x16, x16, #0x260
    2d6c:	br	x17

0000000000002d70 <pthread_mutexattr_init@plt>:
    2d70:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d74:	ldr	x17, [x16, #616]
    2d78:	add	x16, x16, #0x268
    2d7c:	br	x17

0000000000002d80 <select@plt>:
    2d80:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d84:	ldr	x17, [x16, #624]
    2d88:	add	x16, x16, #0x270
    2d8c:	br	x17

0000000000002d90 <pthread_mutexattr_destroy@plt>:
    2d90:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2d94:	ldr	x17, [x16, #632]
    2d98:	add	x16, x16, #0x278
    2d9c:	br	x17

0000000000002da0 <pthread_rwlockattr_destroy@plt>:
    2da0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2da4:	ldr	x17, [x16, #640]
    2da8:	add	x16, x16, #0x280
    2dac:	br	x17

0000000000002db0 <pipecmd_dup@plt>:
    2db0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2db4:	ldr	x17, [x16, #648]
    2db8:	add	x16, x16, #0x288
    2dbc:	br	x17

0000000000002dc0 <pipeline_command_argv@plt>:
    2dc0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2dc4:	ldr	x17, [x16, #656]
    2dc8:	add	x16, x16, #0x290
    2dcc:	br	x17

0000000000002dd0 <pipeline_new@plt>:
    2dd0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2dd4:	ldr	x17, [x16, #664]
    2dd8:	add	x16, x16, #0x298
    2ddc:	br	x17

0000000000002de0 <dup2@plt>:
    2de0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2de4:	ldr	x17, [x16, #672]
    2de8:	add	x16, x16, #0x2a0
    2dec:	br	x17

0000000000002df0 <strsignal@plt>:
    2df0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2df4:	ldr	x17, [x16, #680]
    2df8:	add	x16, x16, #0x2a8
    2dfc:	br	x17

0000000000002e00 <sigaddset@plt>:
    2e00:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e04:	ldr	x17, [x16, #688]
    2e08:	add	x16, x16, #0x2b0
    2e0c:	br	x17

0000000000002e10 <clearenv@plt>:
    2e10:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e14:	ldr	x17, [x16, #696]
    2e18:	add	x16, x16, #0x2b8
    2e1c:	br	x17

0000000000002e20 <vfprintf@plt>:
    2e20:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e24:	ldr	x17, [x16, #704]
    2e28:	add	x16, x16, #0x2c0
    2e2c:	br	x17

0000000000002e30 <__assert_fail@plt>:
    2e30:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e34:	ldr	x17, [x16, #712]
    2e38:	add	x16, x16, #0x2c8
    2e3c:	br	x17

0000000000002e40 <__errno_location@plt>:
    2e40:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e44:	ldr	x17, [x16, #720]
    2e48:	add	x16, x16, #0x2d0
    2e4c:	br	x17

0000000000002e50 <getenv@plt>:
    2e50:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e54:	ldr	x17, [x16, #728]
    2e58:	add	x16, x16, #0x2d8
    2e5c:	br	x17

0000000000002e60 <pipeline_want_in@plt>:
    2e60:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e64:	ldr	x17, [x16, #736]
    2e68:	add	x16, x16, #0x2e0
    2e6c:	br	x17

0000000000002e70 <waitpid@plt>:
    2e70:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e74:	ldr	x17, [x16, #744]
    2e78:	add	x16, x16, #0x2e8
    2e7c:	br	x17

0000000000002e80 <mkdir@plt>:
    2e80:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e84:	ldr	x17, [x16, #752]
    2e88:	add	x16, x16, #0x2f0
    2e8c:	br	x17

0000000000002e90 <fprintf@plt>:
    2e90:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2e94:	ldr	x17, [x16, #760]
    2e98:	add	x16, x16, #0x2f8
    2e9c:	br	x17

0000000000002ea0 <pipeline_new_command_argv@plt>:
    2ea0:	adrp	x16, 22000 <memcpy@GLIBC_2.17>
    2ea4:	ldr	x17, [x16, #768]
    2ea8:	add	x16, x16, #0x300
    2eac:	br	x17

Disassembly of section .text:

0000000000002eb0 <pipecmd_new@@Base-0x53c>:
    2eb0:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    2eb4:	ldr	x0, [x0, #4040]
    2eb8:	cbz	x0, 2ec0 <pipeline_new_command_argv@plt+0x20>
    2ebc:	b	2b90 <__gmon_start__@plt>
    2ec0:	ret
    2ec4:	stp	x29, x30, [sp, #-32]!
    2ec8:	mov	x29, sp
    2ecc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    2ed0:	add	x0, x0, #0x318
    2ed4:	str	x0, [sp, #24]
    2ed8:	ldr	x0, [sp, #24]
    2edc:	str	x0, [sp, #24]
    2ee0:	ldr	x1, [sp, #24]
    2ee4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    2ee8:	add	x0, x0, #0x318
    2eec:	cmp	x1, x0
    2ef0:	b.eq	2f28 <pipeline_new_command_argv@plt+0x88>  // b.none
    2ef4:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    2ef8:	ldr	x0, [x0, #4008]
    2efc:	str	x0, [sp, #16]
    2f00:	ldr	x0, [sp, #16]
    2f04:	str	x0, [sp, #16]
    2f08:	ldr	x0, [sp, #16]
    2f0c:	cmp	x0, #0x0
    2f10:	b.eq	2f2c <pipeline_new_command_argv@plt+0x8c>  // b.none
    2f14:	ldr	x1, [sp, #16]
    2f18:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    2f1c:	add	x0, x0, #0x318
    2f20:	blr	x1
    2f24:	b	2f2c <pipeline_new_command_argv@plt+0x8c>
    2f28:	nop
    2f2c:	ldp	x29, x30, [sp], #32
    2f30:	ret
    2f34:	stp	x29, x30, [sp, #-48]!
    2f38:	mov	x29, sp
    2f3c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    2f40:	add	x0, x0, #0x318
    2f44:	str	x0, [sp, #40]
    2f48:	ldr	x0, [sp, #40]
    2f4c:	str	x0, [sp, #40]
    2f50:	ldr	x1, [sp, #40]
    2f54:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    2f58:	add	x0, x0, #0x318
    2f5c:	sub	x0, x1, x0
    2f60:	asr	x0, x0, #3
    2f64:	lsr	x1, x0, #63
    2f68:	add	x0, x1, x0
    2f6c:	asr	x0, x0, #1
    2f70:	str	x0, [sp, #32]
    2f74:	ldr	x0, [sp, #32]
    2f78:	cmp	x0, #0x0
    2f7c:	b.eq	2fb8 <pipeline_new_command_argv@plt+0x118>  // b.none
    2f80:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    2f84:	ldr	x0, [x0, #4064]
    2f88:	str	x0, [sp, #24]
    2f8c:	ldr	x0, [sp, #24]
    2f90:	str	x0, [sp, #24]
    2f94:	ldr	x0, [sp, #24]
    2f98:	cmp	x0, #0x0
    2f9c:	b.eq	2fbc <pipeline_new_command_argv@plt+0x11c>  // b.none
    2fa0:	ldr	x2, [sp, #24]
    2fa4:	ldr	x1, [sp, #32]
    2fa8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    2fac:	add	x0, x0, #0x318
    2fb0:	blr	x2
    2fb4:	b	2fbc <pipeline_new_command_argv@plt+0x11c>
    2fb8:	nop
    2fbc:	ldp	x29, x30, [sp], #48
    2fc0:	ret
    2fc4:	stp	x29, x30, [sp, #-16]!
    2fc8:	mov	x29, sp
    2fcc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    2fd0:	add	x0, x0, #0x318
    2fd4:	ldrb	w0, [x0]
    2fd8:	and	x0, x0, #0xff
    2fdc:	cmp	x0, #0x0
    2fe0:	b.ne	301c <pipeline_new_command_argv@plt+0x17c>  // b.any
    2fe4:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    2fe8:	ldr	x0, [x0, #4016]
    2fec:	cmp	x0, #0x0
    2ff0:	b.eq	3004 <pipeline_new_command_argv@plt+0x164>  // b.none
    2ff4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    2ff8:	add	x0, x0, #0x308
    2ffc:	ldr	x0, [x0]
    3000:	bl	29b0 <__cxa_finalize@plt>
    3004:	bl	2ec4 <pipeline_new_command_argv@plt+0x24>
    3008:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    300c:	add	x0, x0, #0x318
    3010:	mov	w1, #0x1                   	// #1
    3014:	strb	w1, [x0]
    3018:	b	3020 <pipeline_new_command_argv@plt+0x180>
    301c:	nop
    3020:	ldp	x29, x30, [sp], #16
    3024:	ret
    3028:	stp	x29, x30, [sp, #-16]!
    302c:	mov	x29, sp
    3030:	bl	2f34 <pipeline_new_command_argv@plt+0x94>
    3034:	nop
    3038:	ldp	x29, x30, [sp], #16
    303c:	ret
    3040:	stp	x29, x30, [sp, #-288]!
    3044:	mov	x29, sp
    3048:	str	x0, [sp, #24]
    304c:	str	x1, [sp, #232]
    3050:	str	x2, [sp, #240]
    3054:	str	x3, [sp, #248]
    3058:	str	x4, [sp, #256]
    305c:	str	x5, [sp, #264]
    3060:	str	x6, [sp, #272]
    3064:	str	x7, [sp, #280]
    3068:	str	q0, [sp, #96]
    306c:	str	q1, [sp, #112]
    3070:	str	q2, [sp, #128]
    3074:	str	q3, [sp, #144]
    3078:	str	q4, [sp, #160]
    307c:	str	q5, [sp, #176]
    3080:	str	q6, [sp, #192]
    3084:	str	q7, [sp, #208]
    3088:	ldr	x0, [sp, #24]
    308c:	cmp	x0, #0x0
    3090:	b.eq	30a0 <pipeline_new_command_argv@plt+0x200>  // b.none
    3094:	ldr	x0, [sp, #24]
    3098:	bl	28d0 <strlen@plt>
    309c:	b	30a4 <pipeline_new_command_argv@plt+0x204>
    30a0:	mov	w0, #0x0                   	// #0
    30a4:	str	w0, [sp, #76]
    30a8:	add	x0, sp, #0x120
    30ac:	str	x0, [sp, #32]
    30b0:	add	x0, sp, #0x120
    30b4:	str	x0, [sp, #40]
    30b8:	add	x0, sp, #0xe0
    30bc:	str	x0, [sp, #48]
    30c0:	mov	w0, #0xffffffc8            	// #-56
    30c4:	str	w0, [sp, #56]
    30c8:	mov	w0, #0xffffff80            	// #-128
    30cc:	str	w0, [sp, #60]
    30d0:	ldr	w0, [sp, #76]
    30d4:	add	w0, w0, #0x1
    30d8:	str	w0, [sp, #92]
    30dc:	b	30f8 <pipeline_new_command_argv@plt+0x258>
    30e0:	ldr	x0, [sp, #64]
    30e4:	bl	28d0 <strlen@plt>
    30e8:	mov	w1, w0
    30ec:	ldr	w0, [sp, #92]
    30f0:	add	w0, w1, w0
    30f4:	str	w0, [sp, #92]
    30f8:	ldr	w1, [sp, #56]
    30fc:	ldr	x0, [sp, #32]
    3100:	cmp	w1, #0x0
    3104:	b.lt	3118 <pipeline_new_command_argv@plt+0x278>  // b.tstop
    3108:	add	x1, x0, #0xf
    310c:	and	x1, x1, #0xfffffffffffffff8
    3110:	str	x1, [sp, #32]
    3114:	b	3148 <pipeline_new_command_argv@plt+0x2a8>
    3118:	add	w2, w1, #0x8
    311c:	str	w2, [sp, #56]
    3120:	ldr	w2, [sp, #56]
    3124:	cmp	w2, #0x0
    3128:	b.le	313c <pipeline_new_command_argv@plt+0x29c>
    312c:	add	x1, x0, #0xf
    3130:	and	x1, x1, #0xfffffffffffffff8
    3134:	str	x1, [sp, #32]
    3138:	b	3148 <pipeline_new_command_argv@plt+0x2a8>
    313c:	ldr	x2, [sp, #40]
    3140:	sxtw	x0, w1
    3144:	add	x0, x2, x0
    3148:	ldr	x0, [x0]
    314c:	str	x0, [sp, #64]
    3150:	ldr	x0, [sp, #64]
    3154:	cmp	x0, #0x0
    3158:	b.ne	30e0 <pipeline_new_command_argv@plt+0x240>  // b.any
    315c:	ldrsw	x0, [sp, #92]
    3160:	mov	x1, x0
    3164:	ldr	x0, [sp, #24]
    3168:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    316c:	str	x0, [sp, #24]
    3170:	ldrsw	x0, [sp, #76]
    3174:	ldr	x1, [sp, #24]
    3178:	add	x0, x1, x0
    317c:	str	x0, [sp, #80]
    3180:	add	x0, sp, #0x120
    3184:	str	x0, [sp, #32]
    3188:	add	x0, sp, #0x120
    318c:	str	x0, [sp, #40]
    3190:	add	x0, sp, #0xe0
    3194:	str	x0, [sp, #48]
    3198:	mov	w0, #0xffffffc8            	// #-56
    319c:	str	w0, [sp, #56]
    31a0:	mov	w0, #0xffffff80            	// #-128
    31a4:	str	w0, [sp, #60]
    31a8:	b	31d0 <pipeline_new_command_argv@plt+0x330>
    31ac:	ldr	x1, [sp, #64]
    31b0:	ldr	x0, [sp, #80]
    31b4:	bl	2ce0 <strcpy@plt>
    31b8:	ldr	x0, [sp, #64]
    31bc:	bl	28d0 <strlen@plt>
    31c0:	mov	x1, x0
    31c4:	ldr	x0, [sp, #80]
    31c8:	add	x0, x0, x1
    31cc:	str	x0, [sp, #80]
    31d0:	ldr	w1, [sp, #56]
    31d4:	ldr	x0, [sp, #32]
    31d8:	cmp	w1, #0x0
    31dc:	b.lt	31f0 <pipeline_new_command_argv@plt+0x350>  // b.tstop
    31e0:	add	x1, x0, #0xf
    31e4:	and	x1, x1, #0xfffffffffffffff8
    31e8:	str	x1, [sp, #32]
    31ec:	b	3220 <pipeline_new_command_argv@plt+0x380>
    31f0:	add	w2, w1, #0x8
    31f4:	str	w2, [sp, #56]
    31f8:	ldr	w2, [sp, #56]
    31fc:	cmp	w2, #0x0
    3200:	b.le	3214 <pipeline_new_command_argv@plt+0x374>
    3204:	add	x1, x0, #0xf
    3208:	and	x1, x1, #0xfffffffffffffff8
    320c:	str	x1, [sp, #32]
    3210:	b	3220 <pipeline_new_command_argv@plt+0x380>
    3214:	ldr	x2, [sp, #40]
    3218:	sxtw	x0, w1
    321c:	add	x0, x2, x0
    3220:	ldr	x0, [x0]
    3224:	str	x0, [sp, #64]
    3228:	ldr	x0, [sp, #64]
    322c:	cmp	x0, #0x0
    3230:	b.ne	31ac <pipeline_new_command_argv@plt+0x30c>  // b.any
    3234:	ldr	x0, [sp, #24]
    3238:	ldp	x29, x30, [sp], #288
    323c:	ret
    3240:	stp	x29, x30, [sp, #-32]!
    3244:	mov	x29, sp
    3248:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    324c:	add	x0, x0, #0x320
    3250:	ldr	w0, [x0]
    3254:	cmp	w0, #0x0
    3258:	b.ne	32b4 <pipeline_new_command_argv@plt+0x414>  // b.any
    325c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    3260:	add	x0, x0, #0x320
    3264:	mov	w1, #0x1                   	// #1
    3268:	str	w1, [x0]
    326c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3270:	add	x0, x0, #0x918
    3274:	bl	2e50 <getenv@plt>
    3278:	str	x0, [sp, #24]
    327c:	ldr	x0, [sp, #24]
    3280:	cmp	x0, #0x0
    3284:	b.eq	32b8 <pipeline_new_command_argv@plt+0x418>  // b.none
    3288:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    328c:	add	x1, x0, #0x928
    3290:	ldr	x0, [sp, #24]
    3294:	bl	2bf0 <strcmp@plt>
    3298:	cmp	w0, #0x0
    329c:	b.ne	32b8 <pipeline_new_command_argv@plt+0x418>  // b.any
    32a0:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    32a4:	ldr	x0, [x0, #4024]
    32a8:	mov	w1, #0x1                   	// #1
    32ac:	str	w1, [x0]
    32b0:	b	32b8 <pipeline_new_command_argv@plt+0x418>
    32b4:	nop
    32b8:	ldp	x29, x30, [sp], #32
    32bc:	ret
    32c0:	stp	x29, x30, [sp, #-80]!
    32c4:	mov	x29, sp
    32c8:	str	x19, [sp, #16]
    32cc:	str	x0, [sp, #72]
    32d0:	mov	x19, x1
    32d4:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    32d8:	ldr	x0, [x0, #4024]
    32dc:	ldr	w0, [x0]
    32e0:	cmp	w0, #0x0
    32e4:	b.eq	3320 <pipeline_new_command_argv@plt+0x480>  // b.none
    32e8:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    32ec:	ldr	x0, [x0, #4032]
    32f0:	ldr	x4, [x0]
    32f4:	add	x2, sp, #0x20
    32f8:	mov	x3, x19
    32fc:	ldp	x0, x1, [x3]
    3300:	stp	x0, x1, [x2]
    3304:	ldp	x0, x1, [x3, #16]
    3308:	stp	x0, x1, [x2, #16]
    330c:	add	x0, sp, #0x20
    3310:	mov	x2, x0
    3314:	ldr	x1, [sp, #72]
    3318:	mov	x0, x4
    331c:	bl	2e20 <vfprintf@plt>
    3320:	nop
    3324:	ldr	x19, [sp, #16]
    3328:	ldp	x29, x30, [sp], #80
    332c:	ret
    3330:	stp	x29, x30, [sp, #-288]!
    3334:	mov	x29, sp
    3338:	str	x0, [sp, #56]
    333c:	str	x1, [sp, #232]
    3340:	str	x2, [sp, #240]
    3344:	str	x3, [sp, #248]
    3348:	str	x4, [sp, #256]
    334c:	str	x5, [sp, #264]
    3350:	str	x6, [sp, #272]
    3354:	str	x7, [sp, #280]
    3358:	str	q0, [sp, #96]
    335c:	str	q1, [sp, #112]
    3360:	str	q2, [sp, #128]
    3364:	str	q3, [sp, #144]
    3368:	str	q4, [sp, #160]
    336c:	str	q5, [sp, #176]
    3370:	str	q6, [sp, #192]
    3374:	str	q7, [sp, #208]
    3378:	bl	3240 <pipeline_new_command_argv@plt+0x3a0>
    337c:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    3380:	ldr	x0, [x0, #4024]
    3384:	ldr	w0, [x0]
    3388:	cmp	w0, #0x0
    338c:	b.eq	33e0 <pipeline_new_command_argv@plt+0x540>  // b.none
    3390:	add	x0, sp, #0x120
    3394:	str	x0, [sp, #64]
    3398:	add	x0, sp, #0x120
    339c:	str	x0, [sp, #72]
    33a0:	add	x0, sp, #0xe0
    33a4:	str	x0, [sp, #80]
    33a8:	mov	w0, #0xffffffc8            	// #-56
    33ac:	str	w0, [sp, #88]
    33b0:	mov	w0, #0xffffff80            	// #-128
    33b4:	str	w0, [sp, #92]
    33b8:	add	x2, sp, #0x10
    33bc:	add	x3, sp, #0x40
    33c0:	ldp	x0, x1, [x3]
    33c4:	stp	x0, x1, [x2]
    33c8:	ldp	x0, x1, [x3, #16]
    33cc:	stp	x0, x1, [x2, #16]
    33d0:	add	x0, sp, #0x10
    33d4:	mov	x1, x0
    33d8:	ldr	x0, [sp, #56]
    33dc:	bl	32c0 <pipeline_new_command_argv@plt+0x420>
    33e0:	nop
    33e4:	ldp	x29, x30, [sp], #288
    33e8:	ret

00000000000033ec <pipecmd_new@@Base>:
    33ec:	stp	x29, x30, [sp, #-64]!
    33f0:	mov	x29, sp
    33f4:	str	x0, [sp, #24]
    33f8:	mov	x0, #0x68                  	// #104
    33fc:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    3400:	str	x0, [sp, #56]
    3404:	ldr	x0, [sp, #56]
    3408:	str	wzr, [x0]
    340c:	ldr	x0, [sp, #24]
    3410:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    3414:	mov	x1, x0
    3418:	ldr	x0, [sp, #56]
    341c:	str	x1, [x0, #8]
    3420:	ldr	x0, [sp, #56]
    3424:	str	wzr, [x0, #16]
    3428:	ldr	x0, [sp, #56]
    342c:	str	wzr, [x0, #20]
    3430:	ldr	x0, [sp, #56]
    3434:	mov	w1, #0xffffffff            	// #-1
    3438:	str	w1, [x0, #24]
    343c:	ldr	x0, [sp, #56]
    3440:	str	xzr, [x0, #32]
    3444:	ldr	x0, [sp, #56]
    3448:	str	wzr, [x0, #40]
    344c:	ldr	x0, [sp, #56]
    3450:	mov	w1, #0x4                   	// #4
    3454:	str	w1, [x0, #44]
    3458:	ldr	x0, [sp, #56]
    345c:	ldr	w0, [x0, #44]
    3460:	sxtw	x0, w0
    3464:	mov	x1, #0x10                  	// #16
    3468:	bl	b088 <pipeline_peekline@@Base+0xec4>
    346c:	mov	x1, x0
    3470:	ldr	x0, [sp, #56]
    3474:	str	x1, [x0, #48]
    3478:	ldr	x0, [sp, #56]
    347c:	str	xzr, [x0, #56]
    3480:	ldr	x0, [sp, #56]
    3484:	str	xzr, [x0, #64]
    3488:	ldr	x0, [sp, #56]
    348c:	str	xzr, [x0, #72]
    3490:	ldr	x0, [sp, #56]
    3494:	add	x0, x0, #0x50
    3498:	str	x0, [sp, #48]
    349c:	ldr	x0, [sp, #48]
    34a0:	str	wzr, [x0]
    34a4:	ldr	x0, [sp, #48]
    34a8:	mov	w1, #0x4                   	// #4
    34ac:	str	w1, [x0, #4]
    34b0:	ldr	x0, [sp, #48]
    34b4:	ldr	w0, [x0, #4]
    34b8:	sxtw	x0, w0
    34bc:	mov	x1, #0x8                   	// #8
    34c0:	bl	b088 <pipeline_peekline@@Base+0xec4>
    34c4:	mov	x1, x0
    34c8:	ldr	x0, [sp, #48]
    34cc:	str	x1, [x0, #8]
    34d0:	ldr	x0, [sp, #24]
    34d4:	bl	a218 <pipeline_peekline@@Base+0x54>
    34d8:	str	x0, [sp, #40]
    34dc:	ldr	x1, [sp, #40]
    34e0:	ldr	x0, [sp, #56]
    34e4:	bl	29a0 <pipecmd_arg@plt>
    34e8:	ldr	x0, [sp, #40]
    34ec:	bl	2c30 <free@plt>
    34f0:	ldr	x0, [sp, #56]
    34f4:	ldp	x29, x30, [sp], #64
    34f8:	ret

00000000000034fc <pipecmd_new_argv@@Base>:
    34fc:	stp	x29, x30, [sp, #-96]!
    3500:	mov	x29, sp
    3504:	str	x19, [sp, #16]
    3508:	str	x0, [sp, #72]
    350c:	mov	x19, x1
    3510:	ldr	x0, [sp, #72]
    3514:	bl	2b00 <pipecmd_new@plt>
    3518:	str	x0, [sp, #88]
    351c:	add	x2, sp, #0x20
    3520:	mov	x3, x19
    3524:	ldp	x0, x1, [x3]
    3528:	stp	x0, x1, [x2]
    352c:	ldp	x0, x1, [x3, #16]
    3530:	stp	x0, x1, [x2, #16]
    3534:	add	x0, sp, #0x20
    3538:	mov	x1, x0
    353c:	ldr	x0, [sp, #88]
    3540:	bl	2bc0 <pipecmd_argv@plt>
    3544:	ldr	x0, [sp, #88]
    3548:	ldr	x19, [sp, #16]
    354c:	ldp	x29, x30, [sp], #96
    3550:	ret

0000000000003554 <pipecmd_new_args@@Base>:
    3554:	stp	x29, x30, [sp, #-304]!
    3558:	mov	x29, sp
    355c:	str	x0, [sp, #56]
    3560:	str	x1, [sp, #248]
    3564:	str	x2, [sp, #256]
    3568:	str	x3, [sp, #264]
    356c:	str	x4, [sp, #272]
    3570:	str	x5, [sp, #280]
    3574:	str	x6, [sp, #288]
    3578:	str	x7, [sp, #296]
    357c:	str	q0, [sp, #112]
    3580:	str	q1, [sp, #128]
    3584:	str	q2, [sp, #144]
    3588:	str	q3, [sp, #160]
    358c:	str	q4, [sp, #176]
    3590:	str	q5, [sp, #192]
    3594:	str	q6, [sp, #208]
    3598:	str	q7, [sp, #224]
    359c:	add	x0, sp, #0x130
    35a0:	str	x0, [sp, #72]
    35a4:	add	x0, sp, #0x130
    35a8:	str	x0, [sp, #80]
    35ac:	add	x0, sp, #0xf0
    35b0:	str	x0, [sp, #88]
    35b4:	mov	w0, #0xffffffc8            	// #-56
    35b8:	str	w0, [sp, #96]
    35bc:	mov	w0, #0xffffff80            	// #-128
    35c0:	str	w0, [sp, #100]
    35c4:	add	x2, sp, #0x10
    35c8:	add	x3, sp, #0x48
    35cc:	ldp	x0, x1, [x3]
    35d0:	stp	x0, x1, [x2]
    35d4:	ldp	x0, x1, [x3, #16]
    35d8:	stp	x0, x1, [x2, #16]
    35dc:	add	x0, sp, #0x10
    35e0:	mov	x1, x0
    35e4:	ldr	x0, [sp, #56]
    35e8:	bl	2980 <pipecmd_new_argv@plt>
    35ec:	str	x0, [sp, #104]
    35f0:	ldr	x0, [sp, #104]
    35f4:	ldp	x29, x30, [sp], #304
    35f8:	ret
    35fc:	stp	x29, x30, [sp, #-80]!
    3600:	mov	x29, sp
    3604:	str	x0, [sp, #24]
    3608:	str	xzr, [sp, #72]
    360c:	ldr	x0, [sp, #24]
    3610:	ldr	x0, [x0]
    3614:	str	x0, [sp, #64]
    3618:	str	wzr, [sp, #60]
    361c:	b	3934 <pipecmd_new_args@@Base+0x3e0>
    3620:	ldr	w0, [sp, #60]
    3624:	cmp	w0, #0x0
    3628:	b.ne	3650 <pipecmd_new_args@@Base+0xfc>  // b.any
    362c:	ldr	x0, [sp, #24]
    3630:	ldr	x0, [x0]
    3634:	ldrb	w0, [x0]
    3638:	mov	w1, w0
    363c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3640:	add	x0, x0, #0x930
    3644:	bl	2c70 <strchr@plt>
    3648:	cmp	x0, #0x0
    364c:	b.eq	36a0 <pipecmd_new_args@@Base+0x14c>  // b.none
    3650:	ldr	w0, [sp, #60]
    3654:	cmp	w0, #0x1
    3658:	b.ne	3670 <pipecmd_new_args@@Base+0x11c>  // b.any
    365c:	ldr	x0, [sp, #24]
    3660:	ldr	x0, [x0]
    3664:	ldrb	w0, [x0]
    3668:	cmp	w0, #0x27
    366c:	b.ne	36a0 <pipecmd_new_args@@Base+0x14c>  // b.any
    3670:	ldr	w0, [sp, #60]
    3674:	cmp	w0, #0x2
    3678:	b.ne	36b8 <pipecmd_new_args@@Base+0x164>  // b.any
    367c:	ldr	x0, [sp, #24]
    3680:	ldr	x0, [x0]
    3684:	ldrb	w0, [x0]
    3688:	mov	w1, w0
    368c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3690:	add	x0, x0, #0x938
    3694:	bl	2c70 <strchr@plt>
    3698:	cmp	x0, #0x0
    369c:	b.ne	36b8 <pipecmd_new_args@@Base+0x164>  // b.any
    36a0:	ldr	x0, [sp, #24]
    36a4:	ldr	x0, [x0]
    36a8:	add	x1, x0, #0x1
    36ac:	ldr	x0, [sp, #24]
    36b0:	str	x1, [x0]
    36b4:	b	3934 <pipecmd_new_args@@Base+0x3e0>
    36b8:	ldr	w0, [sp, #60]
    36bc:	cmp	w0, #0x2
    36c0:	b.ne	3718 <pipecmd_new_args@@Base+0x1c4>  // b.any
    36c4:	ldr	x0, [sp, #24]
    36c8:	ldr	x0, [x0]
    36cc:	ldrb	w0, [x0]
    36d0:	cmp	w0, #0x5c
    36d4:	b.ne	3718 <pipecmd_new_args@@Base+0x1c4>  // b.any
    36d8:	ldr	x0, [sp, #24]
    36dc:	ldr	x0, [x0]
    36e0:	add	x0, x0, #0x1
    36e4:	ldrb	w0, [x0]
    36e8:	mov	w1, w0
    36ec:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    36f0:	add	x0, x0, #0x940
    36f4:	bl	2c70 <strchr@plt>
    36f8:	cmp	x0, #0x0
    36fc:	b.ne	3718 <pipecmd_new_args@@Base+0x1c4>  // b.any
    3700:	ldr	x0, [sp, #24]
    3704:	ldr	x0, [x0]
    3708:	add	x1, x0, #0x1
    370c:	ldr	x0, [sp, #24]
    3710:	str	x1, [x0]
    3714:	b	3934 <pipecmd_new_args@@Base+0x3e0>
    3718:	ldr	x0, [sp, #24]
    371c:	ldr	x0, [x0]
    3720:	ldr	x1, [sp, #64]
    3724:	cmp	x1, x0
    3728:	b.cs	3768 <pipecmd_new_args@@Base+0x214>  // b.hs, b.nlast
    372c:	ldr	x0, [sp, #24]
    3730:	ldr	x1, [x0]
    3734:	ldr	x0, [sp, #64]
    3738:	sub	x0, x1, x0
    373c:	mov	x1, x0
    3740:	ldr	x0, [sp, #64]
    3744:	bl	b5a4 <pipeline_peekline@@Base+0x13e0>
    3748:	str	x0, [sp, #40]
    374c:	mov	x2, #0x0                   	// #0
    3750:	ldr	x1, [sp, #40]
    3754:	ldr	x0, [sp, #72]
    3758:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    375c:	str	x0, [sp, #72]
    3760:	ldr	x0, [sp, #40]
    3764:	bl	2c30 <free@plt>
    3768:	ldr	x0, [sp, #24]
    376c:	ldr	x0, [x0]
    3770:	ldrb	w0, [x0]
    3774:	cmp	w0, #0x5c
    3778:	b.eq	3894 <pipecmd_new_args@@Base+0x340>  // b.none
    377c:	cmp	w0, #0x5c
    3780:	b.gt	3914 <pipecmd_new_args@@Base+0x3c0>
    3784:	cmp	w0, #0x27
    3788:	b.eq	3814 <pipecmd_new_args@@Base+0x2c0>  // b.none
    378c:	cmp	w0, #0x27
    3790:	b.gt	3914 <pipecmd_new_args@@Base+0x3c0>
    3794:	cmp	w0, #0x22
    3798:	b.eq	3854 <pipecmd_new_args@@Base+0x300>  // b.none
    379c:	cmp	w0, #0x22
    37a0:	b.gt	3914 <pipecmd_new_args@@Base+0x3c0>
    37a4:	cmp	w0, #0x9
    37a8:	b.eq	37dc <pipecmd_new_args@@Base+0x288>  // b.none
    37ac:	cmp	w0, #0x20
    37b0:	b.ne	3914 <pipecmd_new_args@@Base+0x3c0>  // b.any
    37b4:	b	37dc <pipecmd_new_args@@Base+0x288>
    37b8:	ldr	x0, [sp, #24]
    37bc:	ldr	x0, [x0]
    37c0:	ldrb	w0, [x0]
    37c4:	mov	w1, w0
    37c8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    37cc:	add	x0, x0, #0x948
    37d0:	bl	2c70 <strchr@plt>
    37d4:	cmp	x0, #0x0
    37d8:	b.eq	3808 <pipecmd_new_args@@Base+0x2b4>  // b.none
    37dc:	ldr	x0, [sp, #24]
    37e0:	ldr	x0, [x0]
    37e4:	add	x1, x0, #0x1
    37e8:	ldr	x0, [sp, #24]
    37ec:	str	x1, [x0]
    37f0:	ldr	x0, [sp, #24]
    37f4:	ldr	x0, [x0]
    37f8:	ldrb	w0, [x0]
    37fc:	cmp	w0, #0x0
    3800:	b.ne	37b8 <pipecmd_new_args@@Base+0x264>  // b.any
    3804:	b	380c <pipecmd_new_args@@Base+0x2b8>
    3808:	nop
    380c:	ldr	x0, [sp, #72]
    3810:	b	39b8 <pipecmd_new_args@@Base+0x464>
    3814:	ldr	w0, [sp, #60]
    3818:	cmp	w0, #0x0
    381c:	b.eq	3828 <pipecmd_new_args@@Base+0x2d4>  // b.none
    3820:	str	wzr, [sp, #60]
    3824:	b	3830 <pipecmd_new_args@@Base+0x2dc>
    3828:	mov	w0, #0x1                   	// #1
    382c:	str	w0, [sp, #60]
    3830:	ldr	x0, [sp, #24]
    3834:	ldr	x0, [x0]
    3838:	add	x1, x0, #0x1
    383c:	ldr	x0, [sp, #24]
    3840:	str	x1, [x0]
    3844:	ldr	x0, [sp, #24]
    3848:	ldr	x0, [x0]
    384c:	str	x0, [sp, #64]
    3850:	b	3934 <pipecmd_new_args@@Base+0x3e0>
    3854:	ldr	w0, [sp, #60]
    3858:	cmp	w0, #0x0
    385c:	b.eq	3868 <pipecmd_new_args@@Base+0x314>  // b.none
    3860:	str	wzr, [sp, #60]
    3864:	b	3870 <pipecmd_new_args@@Base+0x31c>
    3868:	mov	w0, #0x2                   	// #2
    386c:	str	w0, [sp, #60]
    3870:	ldr	x0, [sp, #24]
    3874:	ldr	x0, [x0]
    3878:	add	x1, x0, #0x1
    387c:	ldr	x0, [sp, #24]
    3880:	str	x1, [x0]
    3884:	ldr	x0, [sp, #24]
    3888:	ldr	x0, [x0]
    388c:	str	x0, [sp, #64]
    3890:	b	3934 <pipecmd_new_args@@Base+0x3e0>
    3894:	ldr	x0, [sp, #24]
    3898:	ldr	x0, [x0]
    389c:	add	x1, x0, #0x1
    38a0:	ldr	x0, [sp, #24]
    38a4:	str	x1, [x0]
    38a8:	ldr	x0, [sp, #24]
    38ac:	ldr	x0, [x0]
    38b0:	ldrb	w0, [x0]
    38b4:	strb	w0, [sp, #32]
    38b8:	ldrb	w0, [sp, #32]
    38bc:	cmp	w0, #0x0
    38c0:	b.ne	38d4 <pipecmd_new_args@@Base+0x380>  // b.any
    38c4:	ldr	x0, [sp, #72]
    38c8:	bl	2c30 <free@plt>
    38cc:	mov	x0, #0x0                   	// #0
    38d0:	b	39b8 <pipecmd_new_args@@Base+0x464>
    38d4:	strb	wzr, [sp, #33]
    38d8:	add	x0, sp, #0x20
    38dc:	mov	x2, #0x0                   	// #0
    38e0:	mov	x1, x0
    38e4:	ldr	x0, [sp, #72]
    38e8:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    38ec:	str	x0, [sp, #72]
    38f0:	ldr	x0, [sp, #24]
    38f4:	ldr	x0, [x0]
    38f8:	add	x1, x0, #0x1
    38fc:	ldr	x0, [sp, #24]
    3900:	str	x1, [x0]
    3904:	ldr	x0, [sp, #24]
    3908:	ldr	x0, [x0]
    390c:	str	x0, [sp, #64]
    3910:	b	3934 <pipecmd_new_args@@Base+0x3e0>
    3914:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    3918:	add	x3, x0, #0x68
    391c:	mov	w2, #0xef                  	// #239
    3920:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3924:	add	x1, x0, #0x950
    3928:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    392c:	add	x0, x0, #0x960
    3930:	bl	2e30 <__assert_fail@plt>
    3934:	ldr	x0, [sp, #24]
    3938:	ldr	x0, [x0]
    393c:	ldrb	w0, [x0]
    3940:	cmp	w0, #0x0
    3944:	b.ne	3620 <pipecmd_new_args@@Base+0xcc>  // b.any
    3948:	ldr	w0, [sp, #60]
    394c:	cmp	w0, #0x0
    3950:	b.eq	3964 <pipecmd_new_args@@Base+0x410>  // b.none
    3954:	ldr	x0, [sp, #72]
    3958:	bl	2c30 <free@plt>
    395c:	mov	x0, #0x0                   	// #0
    3960:	b	39b8 <pipecmd_new_args@@Base+0x464>
    3964:	ldr	x0, [sp, #24]
    3968:	ldr	x0, [x0]
    396c:	ldr	x1, [sp, #64]
    3970:	cmp	x1, x0
    3974:	b.cs	39b4 <pipecmd_new_args@@Base+0x460>  // b.hs, b.nlast
    3978:	ldr	x0, [sp, #24]
    397c:	ldr	x1, [x0]
    3980:	ldr	x0, [sp, #64]
    3984:	sub	x0, x1, x0
    3988:	mov	x1, x0
    398c:	ldr	x0, [sp, #64]
    3990:	bl	b5a4 <pipeline_peekline@@Base+0x13e0>
    3994:	str	x0, [sp, #48]
    3998:	mov	x2, #0x0                   	// #0
    399c:	ldr	x1, [sp, #48]
    39a0:	ldr	x0, [sp, #72]
    39a4:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    39a8:	str	x0, [sp, #72]
    39ac:	ldr	x0, [sp, #48]
    39b0:	bl	2c30 <free@plt>
    39b4:	ldr	x0, [sp, #72]
    39b8:	ldp	x29, x30, [sp], #80
    39bc:	ret

00000000000039c0 <pipecmd_new_argstr@@Base>:
    39c0:	stp	x29, x30, [sp, #-48]!
    39c4:	mov	x29, sp
    39c8:	str	x0, [sp, #24]
    39cc:	add	x0, sp, #0x18
    39d0:	bl	35fc <pipecmd_new_args@@Base+0xa8>
    39d4:	str	x0, [sp, #40]
    39d8:	ldr	x0, [sp, #40]
    39dc:	cmp	x0, #0x0
    39e0:	b.ne	3a00 <pipecmd_new_argstr@@Base+0x40>  // b.any
    39e4:	ldr	x0, [sp, #24]
    39e8:	mov	x3, x0
    39ec:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    39f0:	add	x2, x0, #0x988
    39f4:	mov	w1, #0x0                   	// #0
    39f8:	mov	w0, #0x2                   	// #2
    39fc:	bl	2910 <error@plt>
    3a00:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3a04:	add	x1, x0, #0x9b8
    3a08:	ldr	x0, [sp, #40]
    3a0c:	bl	2bf0 <strcmp@plt>
    3a10:	cmp	w0, #0x0
    3a14:	b.ne	3a54 <pipecmd_new_argstr@@Base+0x94>  // b.any
    3a18:	ldr	x0, [sp, #40]
    3a1c:	bl	2c30 <free@plt>
    3a20:	add	x0, sp, #0x18
    3a24:	bl	35fc <pipecmd_new_args@@Base+0xa8>
    3a28:	str	x0, [sp, #40]
    3a2c:	ldr	x0, [sp, #40]
    3a30:	cmp	x0, #0x0
    3a34:	b.ne	3a54 <pipecmd_new_argstr@@Base+0x94>  // b.any
    3a38:	ldr	x0, [sp, #24]
    3a3c:	mov	x3, x0
    3a40:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3a44:	add	x2, x0, #0x988
    3a48:	mov	w1, #0x0                   	// #0
    3a4c:	mov	w0, #0x2                   	// #2
    3a50:	bl	2910 <error@plt>
    3a54:	ldr	x0, [sp, #40]
    3a58:	bl	2b00 <pipecmd_new@plt>
    3a5c:	str	x0, [sp, #32]
    3a60:	ldr	x0, [sp, #40]
    3a64:	bl	2c30 <free@plt>
    3a68:	b	3a80 <pipecmd_new_argstr@@Base+0xc0>
    3a6c:	ldr	x1, [sp, #40]
    3a70:	ldr	x0, [sp, #32]
    3a74:	bl	29a0 <pipecmd_arg@plt>
    3a78:	ldr	x0, [sp, #40]
    3a7c:	bl	2c30 <free@plt>
    3a80:	add	x0, sp, #0x18
    3a84:	bl	35fc <pipecmd_new_args@@Base+0xa8>
    3a88:	str	x0, [sp, #40]
    3a8c:	ldr	x0, [sp, #40]
    3a90:	cmp	x0, #0x0
    3a94:	b.ne	3a6c <pipecmd_new_argstr@@Base+0xac>  // b.any
    3a98:	ldr	x0, [sp, #32]
    3a9c:	ldp	x29, x30, [sp], #48
    3aa0:	ret

0000000000003aa4 <pipecmd_new_function@@Base>:
    3aa4:	stp	x29, x30, [sp, #-64]!
    3aa8:	mov	x29, sp
    3aac:	str	x0, [sp, #40]
    3ab0:	str	x1, [sp, #32]
    3ab4:	str	x2, [sp, #24]
    3ab8:	str	x3, [sp, #16]
    3abc:	mov	x0, #0x68                  	// #104
    3ac0:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    3ac4:	str	x0, [sp, #56]
    3ac8:	ldr	x0, [sp, #56]
    3acc:	mov	w1, #0x1                   	// #1
    3ad0:	str	w1, [x0]
    3ad4:	ldr	x0, [sp, #40]
    3ad8:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    3adc:	mov	x1, x0
    3ae0:	ldr	x0, [sp, #56]
    3ae4:	str	x1, [x0, #8]
    3ae8:	ldr	x0, [sp, #56]
    3aec:	str	wzr, [x0, #16]
    3af0:	ldr	x0, [sp, #56]
    3af4:	str	wzr, [x0, #20]
    3af8:	ldr	x0, [sp, #56]
    3afc:	mov	w1, #0xffffffff            	// #-1
    3b00:	str	w1, [x0, #24]
    3b04:	ldr	x0, [sp, #56]
    3b08:	str	xzr, [x0, #32]
    3b0c:	ldr	x0, [sp, #56]
    3b10:	str	wzr, [x0, #40]
    3b14:	ldr	x0, [sp, #56]
    3b18:	mov	w1, #0x4                   	// #4
    3b1c:	str	w1, [x0, #44]
    3b20:	ldr	x0, [sp, #56]
    3b24:	ldr	w0, [x0, #44]
    3b28:	sxtw	x0, w0
    3b2c:	mov	x1, #0x10                  	// #16
    3b30:	bl	b088 <pipeline_peekline@@Base+0xec4>
    3b34:	mov	x1, x0
    3b38:	ldr	x0, [sp, #56]
    3b3c:	str	x1, [x0, #48]
    3b40:	ldr	x0, [sp, #56]
    3b44:	str	xzr, [x0, #56]
    3b48:	ldr	x0, [sp, #56]
    3b4c:	str	xzr, [x0, #64]
    3b50:	ldr	x0, [sp, #56]
    3b54:	str	xzr, [x0, #72]
    3b58:	ldr	x0, [sp, #56]
    3b5c:	add	x0, x0, #0x50
    3b60:	str	x0, [sp, #48]
    3b64:	ldr	x0, [sp, #48]
    3b68:	ldr	x1, [sp, #32]
    3b6c:	str	x1, [x0]
    3b70:	ldr	x0, [sp, #48]
    3b74:	ldr	x1, [sp, #24]
    3b78:	str	x1, [x0, #8]
    3b7c:	ldr	x0, [sp, #48]
    3b80:	ldr	x1, [sp, #16]
    3b84:	str	x1, [x0, #16]
    3b88:	ldr	x0, [sp, #56]
    3b8c:	ldp	x29, x30, [sp], #64
    3b90:	ret

0000000000003b94 <pipecmd_new_sequencev@@Base>:
    3b94:	stp	x29, x30, [sp, #-80]!
    3b98:	mov	x29, sp
    3b9c:	str	x19, [sp, #16]
    3ba0:	str	x0, [sp, #40]
    3ba4:	mov	x19, x1
    3ba8:	mov	x0, #0x68                  	// #104
    3bac:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    3bb0:	str	x0, [sp, #64]
    3bb4:	ldr	x0, [sp, #64]
    3bb8:	mov	w1, #0x2                   	// #2
    3bbc:	str	w1, [x0]
    3bc0:	ldr	x0, [sp, #40]
    3bc4:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    3bc8:	mov	x1, x0
    3bcc:	ldr	x0, [sp, #64]
    3bd0:	str	x1, [x0, #8]
    3bd4:	ldr	x0, [sp, #64]
    3bd8:	str	wzr, [x0, #16]
    3bdc:	ldr	x0, [sp, #64]
    3be0:	str	wzr, [x0, #20]
    3be4:	ldr	x0, [sp, #64]
    3be8:	mov	w1, #0xffffffff            	// #-1
    3bec:	str	w1, [x0, #24]
    3bf0:	ldr	x0, [sp, #64]
    3bf4:	str	xzr, [x0, #32]
    3bf8:	ldr	x0, [sp, #64]
    3bfc:	str	wzr, [x0, #40]
    3c00:	ldr	x0, [sp, #64]
    3c04:	mov	w1, #0x4                   	// #4
    3c08:	str	w1, [x0, #44]
    3c0c:	ldr	x0, [sp, #64]
    3c10:	ldr	w0, [x0, #44]
    3c14:	sxtw	x0, w0
    3c18:	mov	x1, #0x10                  	// #16
    3c1c:	bl	b088 <pipeline_peekline@@Base+0xec4>
    3c20:	mov	x1, x0
    3c24:	ldr	x0, [sp, #64]
    3c28:	str	x1, [x0, #48]
    3c2c:	ldr	x0, [sp, #64]
    3c30:	str	xzr, [x0, #56]
    3c34:	ldr	x0, [sp, #64]
    3c38:	str	xzr, [x0, #64]
    3c3c:	ldr	x0, [sp, #64]
    3c40:	str	xzr, [x0, #72]
    3c44:	ldr	x0, [sp, #64]
    3c48:	add	x0, x0, #0x50
    3c4c:	str	x0, [sp, #56]
    3c50:	ldr	x0, [sp, #56]
    3c54:	str	wzr, [x0]
    3c58:	ldr	x0, [sp, #56]
    3c5c:	mov	w1, #0x4                   	// #4
    3c60:	str	w1, [x0, #4]
    3c64:	ldr	x0, [sp, #56]
    3c68:	ldr	w0, [x0, #4]
    3c6c:	sxtw	x0, w0
    3c70:	mov	x1, #0x8                   	// #8
    3c74:	bl	b088 <pipeline_peekline@@Base+0xec4>
    3c78:	mov	x1, x0
    3c7c:	ldr	x0, [sp, #56]
    3c80:	str	x1, [x0, #8]
    3c84:	ldr	w1, [x19, #24]
    3c88:	ldr	x0, [x19]
    3c8c:	cmp	w1, #0x0
    3c90:	b.lt	3ca4 <pipecmd_new_sequencev@@Base+0x110>  // b.tstop
    3c94:	add	x1, x0, #0xf
    3c98:	and	x1, x1, #0xfffffffffffffff8
    3c9c:	str	x1, [x19]
    3ca0:	b	3cd4 <pipecmd_new_sequencev@@Base+0x140>
    3ca4:	add	w2, w1, #0x8
    3ca8:	str	w2, [x19, #24]
    3cac:	ldr	w2, [x19, #24]
    3cb0:	cmp	w2, #0x0
    3cb4:	b.le	3cc8 <pipecmd_new_sequencev@@Base+0x134>
    3cb8:	add	x1, x0, #0xf
    3cbc:	and	x1, x1, #0xfffffffffffffff8
    3cc0:	str	x1, [x19]
    3cc4:	b	3cd4 <pipecmd_new_sequencev@@Base+0x140>
    3cc8:	ldr	x2, [x19, #8]
    3ccc:	sxtw	x0, w1
    3cd0:	add	x0, x2, x0
    3cd4:	ldr	x0, [x0]
    3cd8:	str	x0, [sp, #72]
    3cdc:	b	3d44 <pipecmd_new_sequencev@@Base+0x1b0>
    3ce0:	ldr	x1, [sp, #72]
    3ce4:	ldr	x0, [sp, #64]
    3ce8:	bl	2900 <pipecmd_sequence_command@plt>
    3cec:	ldr	w1, [x19, #24]
    3cf0:	ldr	x0, [x19]
    3cf4:	cmp	w1, #0x0
    3cf8:	b.lt	3d0c <pipecmd_new_sequencev@@Base+0x178>  // b.tstop
    3cfc:	add	x1, x0, #0xf
    3d00:	and	x1, x1, #0xfffffffffffffff8
    3d04:	str	x1, [x19]
    3d08:	b	3d3c <pipecmd_new_sequencev@@Base+0x1a8>
    3d0c:	add	w2, w1, #0x8
    3d10:	str	w2, [x19, #24]
    3d14:	ldr	w2, [x19, #24]
    3d18:	cmp	w2, #0x0
    3d1c:	b.le	3d30 <pipecmd_new_sequencev@@Base+0x19c>
    3d20:	add	x1, x0, #0xf
    3d24:	and	x1, x1, #0xfffffffffffffff8
    3d28:	str	x1, [x19]
    3d2c:	b	3d3c <pipecmd_new_sequencev@@Base+0x1a8>
    3d30:	ldr	x2, [x19, #8]
    3d34:	sxtw	x0, w1
    3d38:	add	x0, x2, x0
    3d3c:	ldr	x0, [x0]
    3d40:	str	x0, [sp, #72]
    3d44:	ldr	x0, [sp, #72]
    3d48:	cmp	x0, #0x0
    3d4c:	b.ne	3ce0 <pipecmd_new_sequencev@@Base+0x14c>  // b.any
    3d50:	ldr	x0, [sp, #64]
    3d54:	ldr	x19, [sp, #16]
    3d58:	ldp	x29, x30, [sp], #80
    3d5c:	ret

0000000000003d60 <pipecmd_new_sequence@@Base>:
    3d60:	stp	x29, x30, [sp, #-304]!
    3d64:	mov	x29, sp
    3d68:	str	x0, [sp, #56]
    3d6c:	str	x1, [sp, #248]
    3d70:	str	x2, [sp, #256]
    3d74:	str	x3, [sp, #264]
    3d78:	str	x4, [sp, #272]
    3d7c:	str	x5, [sp, #280]
    3d80:	str	x6, [sp, #288]
    3d84:	str	x7, [sp, #296]
    3d88:	str	q0, [sp, #112]
    3d8c:	str	q1, [sp, #128]
    3d90:	str	q2, [sp, #144]
    3d94:	str	q3, [sp, #160]
    3d98:	str	q4, [sp, #176]
    3d9c:	str	q5, [sp, #192]
    3da0:	str	q6, [sp, #208]
    3da4:	str	q7, [sp, #224]
    3da8:	add	x0, sp, #0x130
    3dac:	str	x0, [sp, #72]
    3db0:	add	x0, sp, #0x130
    3db4:	str	x0, [sp, #80]
    3db8:	add	x0, sp, #0xf0
    3dbc:	str	x0, [sp, #88]
    3dc0:	mov	w0, #0xffffffc8            	// #-56
    3dc4:	str	w0, [sp, #96]
    3dc8:	mov	w0, #0xffffff80            	// #-128
    3dcc:	str	w0, [sp, #100]
    3dd0:	add	x2, sp, #0x10
    3dd4:	add	x3, sp, #0x48
    3dd8:	ldp	x0, x1, [x3]
    3ddc:	stp	x0, x1, [x2]
    3de0:	ldp	x0, x1, [x3, #16]
    3de4:	stp	x0, x1, [x2, #16]
    3de8:	add	x0, sp, #0x10
    3dec:	mov	x1, x0
    3df0:	ldr	x0, [sp, #56]
    3df4:	bl	2c80 <pipecmd_new_sequencev@plt>
    3df8:	str	x0, [sp, #104]
    3dfc:	ldr	x0, [sp, #104]
    3e00:	ldp	x29, x30, [sp], #304
    3e04:	ret
    3e08:	mov	x12, #0x1030                	// #4144
    3e0c:	sub	sp, sp, x12
    3e10:	stp	x29, x30, [sp]
    3e14:	mov	x29, sp
    3e18:	str	x0, [sp, #24]
    3e1c:	add	x0, sp, #0x28
    3e20:	mov	x2, #0x1000                	// #4096
    3e24:	mov	x1, x0
    3e28:	mov	w0, #0x0                   	// #0
    3e2c:	bl	a890 <pipeline_peekline@@Base+0x6cc>
    3e30:	str	w0, [sp, #4140]
    3e34:	ldr	w0, [sp, #4140]
    3e38:	cmp	w0, #0x0
    3e3c:	b.le	3e6c <pipecmd_new_sequence@@Base+0x10c>
    3e40:	ldrsw	x1, [sp, #4140]
    3e44:	add	x0, sp, #0x28
    3e48:	mov	x2, x1
    3e4c:	mov	x1, x0
    3e50:	mov	w0, #0x1                   	// #1
    3e54:	bl	a564 <pipeline_peekline@@Base+0x3a0>
    3e58:	mov	x1, x0
    3e5c:	ldrsw	x0, [sp, #4140]
    3e60:	cmp	x1, x0
    3e64:	b.cc	3e74 <pipecmd_new_sequence@@Base+0x114>  // b.lo, b.ul, b.last
    3e68:	b	3e1c <pipecmd_new_sequence@@Base+0xbc>
    3e6c:	nop
    3e70:	b	3e78 <pipecmd_new_sequence@@Base+0x118>
    3e74:	nop
    3e78:	nop
    3e7c:	ldp	x29, x30, [sp]
    3e80:	mov	x12, #0x1030                	// #4144
    3e84:	add	sp, sp, x12
    3e88:	ret

0000000000003e8c <pipecmd_new_passthrough@@Base>:
    3e8c:	stp	x29, x30, [sp, #-16]!
    3e90:	mov	x29, sp
    3e94:	mov	x3, #0x0                   	// #0
    3e98:	mov	x2, #0x0                   	// #0
    3e9c:	adrp	x0, 3000 <pipeline_new_command_argv@plt+0x160>
    3ea0:	add	x1, x0, #0xe08
    3ea4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3ea8:	add	x0, x0, #0x9c0
    3eac:	bl	2cc0 <pipecmd_new_function@plt>
    3eb0:	ldp	x29, x30, [sp], #16
    3eb4:	ret

0000000000003eb8 <pipecmd_dup@@Base>:
    3eb8:	stp	x29, x30, [sp, #-112]!
    3ebc:	mov	x29, sp
    3ec0:	str	x19, [sp, #16]
    3ec4:	str	x0, [sp, #40]
    3ec8:	mov	x0, #0x68                  	// #104
    3ecc:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    3ed0:	str	x0, [sp, #96]
    3ed4:	ldr	x0, [sp, #40]
    3ed8:	ldr	w1, [x0]
    3edc:	ldr	x0, [sp, #96]
    3ee0:	str	w1, [x0]
    3ee4:	ldr	x0, [sp, #40]
    3ee8:	ldr	x0, [x0, #8]
    3eec:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    3ef0:	mov	x1, x0
    3ef4:	ldr	x0, [sp, #96]
    3ef8:	str	x1, [x0, #8]
    3efc:	ldr	x0, [sp, #40]
    3f00:	ldr	w1, [x0, #16]
    3f04:	ldr	x0, [sp, #96]
    3f08:	str	w1, [x0, #16]
    3f0c:	ldr	x0, [sp, #40]
    3f10:	ldr	w1, [x0, #20]
    3f14:	ldr	x0, [sp, #96]
    3f18:	str	w1, [x0, #20]
    3f1c:	ldr	x0, [sp, #40]
    3f20:	ldr	w1, [x0, #24]
    3f24:	ldr	x0, [sp, #96]
    3f28:	str	w1, [x0, #24]
    3f2c:	ldr	x0, [sp, #40]
    3f30:	ldr	x0, [x0, #32]
    3f34:	cmp	x0, #0x0
    3f38:	b.eq	3f50 <pipecmd_dup@@Base+0x98>  // b.none
    3f3c:	ldr	x0, [sp, #40]
    3f40:	ldr	x0, [x0, #32]
    3f44:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    3f48:	mov	x1, x0
    3f4c:	b	3f54 <pipecmd_dup@@Base+0x9c>
    3f50:	mov	x1, #0x0                   	// #0
    3f54:	ldr	x0, [sp, #96]
    3f58:	str	x1, [x0, #32]
    3f5c:	ldr	x0, [sp, #40]
    3f60:	ldr	w1, [x0, #40]
    3f64:	ldr	x0, [sp, #96]
    3f68:	str	w1, [x0, #40]
    3f6c:	ldr	x0, [sp, #40]
    3f70:	ldr	w1, [x0, #44]
    3f74:	ldr	x0, [sp, #96]
    3f78:	str	w1, [x0, #44]
    3f7c:	ldr	x0, [sp, #96]
    3f80:	ldr	w1, [x0, #40]
    3f84:	ldr	x0, [sp, #96]
    3f88:	ldr	w0, [x0, #44]
    3f8c:	cmp	w1, w0
    3f90:	b.le	3fb4 <pipecmd_dup@@Base+0xfc>
    3f94:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    3f98:	add	x3, x0, #0x78
    3f9c:	mov	w2, #0x198                 	// #408
    3fa0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3fa4:	add	x1, x0, #0x950
    3fa8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    3fac:	add	x0, x0, #0x9c8
    3fb0:	bl	2e30 <__assert_fail@plt>
    3fb4:	ldr	x0, [sp, #96]
    3fb8:	ldr	w0, [x0, #44]
    3fbc:	sxtw	x0, w0
    3fc0:	lsl	x0, x0, #4
    3fc4:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    3fc8:	mov	x1, x0
    3fcc:	ldr	x0, [sp, #96]
    3fd0:	str	x1, [x0, #48]
    3fd4:	ldr	x0, [sp, #40]
    3fd8:	ldr	x1, [x0, #56]
    3fdc:	ldr	x0, [sp, #96]
    3fe0:	str	x1, [x0, #56]
    3fe4:	ldr	x0, [sp, #40]
    3fe8:	ldr	x1, [x0, #64]
    3fec:	ldr	x0, [sp, #96]
    3ff0:	str	x1, [x0, #64]
    3ff4:	ldr	x0, [sp, #40]
    3ff8:	ldr	x1, [x0, #72]
    3ffc:	ldr	x0, [sp, #96]
    4000:	str	x1, [x0, #72]
    4004:	str	wzr, [sp, #108]
    4008:	b	40d8 <pipecmd_dup@@Base+0x220>
    400c:	ldr	x0, [sp, #40]
    4010:	ldr	x1, [x0, #48]
    4014:	ldrsw	x0, [sp, #108]
    4018:	lsl	x0, x0, #4
    401c:	add	x0, x1, x0
    4020:	ldr	x0, [x0]
    4024:	cmp	x0, #0x0
    4028:	b.eq	4050 <pipecmd_dup@@Base+0x198>  // b.none
    402c:	ldr	x0, [sp, #40]
    4030:	ldr	x1, [x0, #48]
    4034:	ldrsw	x0, [sp, #108]
    4038:	lsl	x0, x0, #4
    403c:	add	x0, x1, x0
    4040:	ldr	x0, [x0]
    4044:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    4048:	mov	x2, x0
    404c:	b	4054 <pipecmd_dup@@Base+0x19c>
    4050:	mov	x2, #0x0                   	// #0
    4054:	ldr	x0, [sp, #96]
    4058:	ldr	x1, [x0, #48]
    405c:	ldrsw	x0, [sp, #108]
    4060:	lsl	x0, x0, #4
    4064:	add	x0, x1, x0
    4068:	str	x2, [x0]
    406c:	ldr	x0, [sp, #40]
    4070:	ldr	x1, [x0, #48]
    4074:	ldrsw	x0, [sp, #108]
    4078:	lsl	x0, x0, #4
    407c:	add	x0, x1, x0
    4080:	ldr	x0, [x0, #8]
    4084:	cmp	x0, #0x0
    4088:	b.eq	40b0 <pipecmd_dup@@Base+0x1f8>  // b.none
    408c:	ldr	x0, [sp, #40]
    4090:	ldr	x1, [x0, #48]
    4094:	ldrsw	x0, [sp, #108]
    4098:	lsl	x0, x0, #4
    409c:	add	x0, x1, x0
    40a0:	ldr	x0, [x0, #8]
    40a4:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    40a8:	mov	x2, x0
    40ac:	b	40b4 <pipecmd_dup@@Base+0x1fc>
    40b0:	mov	x2, #0x0                   	// #0
    40b4:	ldr	x0, [sp, #96]
    40b8:	ldr	x1, [x0, #48]
    40bc:	ldrsw	x0, [sp, #108]
    40c0:	lsl	x0, x0, #4
    40c4:	add	x0, x1, x0
    40c8:	str	x2, [x0, #8]
    40cc:	ldr	w0, [sp, #108]
    40d0:	add	w0, w0, #0x1
    40d4:	str	w0, [sp, #108]
    40d8:	ldr	x0, [sp, #40]
    40dc:	ldr	w0, [x0, #40]
    40e0:	ldr	w1, [sp, #108]
    40e4:	cmp	w1, w0
    40e8:	b.lt	400c <pipecmd_dup@@Base+0x154>  // b.tstop
    40ec:	ldr	x0, [sp, #96]
    40f0:	ldr	w0, [x0]
    40f4:	cmp	w0, #0x2
    40f8:	b.eq	4278 <pipecmd_dup@@Base+0x3c0>  // b.none
    40fc:	cmp	w0, #0x2
    4100:	b.hi	436c <pipecmd_dup@@Base+0x4b4>  // b.pmore
    4104:	cmp	w0, #0x0
    4108:	b.eq	4118 <pipecmd_dup@@Base+0x260>  // b.none
    410c:	cmp	w0, #0x1
    4110:	b.eq	422c <pipecmd_dup@@Base+0x374>  // b.none
    4114:	b	436c <pipecmd_dup@@Base+0x4b4>
    4118:	ldr	x0, [sp, #40]
    411c:	add	x0, x0, #0x50
    4120:	str	x0, [sp, #56]
    4124:	ldr	x0, [sp, #96]
    4128:	add	x0, x0, #0x50
    412c:	str	x0, [sp, #48]
    4130:	ldr	x0, [sp, #56]
    4134:	ldr	w1, [x0]
    4138:	ldr	x0, [sp, #48]
    413c:	str	w1, [x0]
    4140:	ldr	x0, [sp, #56]
    4144:	ldr	w1, [x0, #4]
    4148:	ldr	x0, [sp, #48]
    414c:	str	w1, [x0, #4]
    4150:	ldr	x0, [sp, #48]
    4154:	ldr	w1, [x0]
    4158:	ldr	x0, [sp, #48]
    415c:	ldr	w0, [x0, #4]
    4160:	cmp	w1, w0
    4164:	b.lt	4188 <pipecmd_dup@@Base+0x2d0>  // b.tstop
    4168:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    416c:	add	x3, x0, #0x78
    4170:	mov	w2, #0x1ad                 	// #429
    4174:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4178:	add	x1, x0, #0x950
    417c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4180:	add	x0, x0, #0x9e8
    4184:	bl	2e30 <__assert_fail@plt>
    4188:	ldr	x0, [sp, #48]
    418c:	ldr	w0, [x0, #4]
    4190:	sxtw	x0, w0
    4194:	lsl	x0, x0, #3
    4198:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    419c:	mov	x1, x0
    41a0:	ldr	x0, [sp, #48]
    41a4:	str	x1, [x0, #8]
    41a8:	str	wzr, [sp, #108]
    41ac:	b	41f4 <pipecmd_dup@@Base+0x33c>
    41b0:	ldr	x0, [sp, #56]
    41b4:	ldr	x1, [x0, #8]
    41b8:	ldrsw	x0, [sp, #108]
    41bc:	lsl	x0, x0, #3
    41c0:	add	x0, x1, x0
    41c4:	ldr	x2, [x0]
    41c8:	ldr	x0, [sp, #48]
    41cc:	ldr	x1, [x0, #8]
    41d0:	ldrsw	x0, [sp, #108]
    41d4:	lsl	x0, x0, #3
    41d8:	add	x19, x1, x0
    41dc:	mov	x0, x2
    41e0:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    41e4:	str	x0, [x19]
    41e8:	ldr	w0, [sp, #108]
    41ec:	add	w0, w0, #0x1
    41f0:	str	w0, [sp, #108]
    41f4:	ldr	x0, [sp, #56]
    41f8:	ldr	w0, [x0]
    41fc:	ldr	w1, [sp, #108]
    4200:	cmp	w1, w0
    4204:	b.lt	41b0 <pipecmd_dup@@Base+0x2f8>  // b.tstop
    4208:	ldr	x0, [sp, #48]
    420c:	ldr	x1, [x0, #8]
    4210:	ldr	x0, [sp, #56]
    4214:	ldr	w0, [x0]
    4218:	sxtw	x0, w0
    421c:	lsl	x0, x0, #3
    4220:	add	x0, x1, x0
    4224:	str	xzr, [x0]
    4228:	b	436c <pipecmd_dup@@Base+0x4b4>
    422c:	ldr	x0, [sp, #40]
    4230:	add	x0, x0, #0x50
    4234:	str	x0, [sp, #72]
    4238:	ldr	x0, [sp, #96]
    423c:	add	x0, x0, #0x50
    4240:	str	x0, [sp, #64]
    4244:	ldr	x0, [sp, #72]
    4248:	ldr	x1, [x0]
    424c:	ldr	x0, [sp, #64]
    4250:	str	x1, [x0]
    4254:	ldr	x0, [sp, #72]
    4258:	ldr	x1, [x0, #8]
    425c:	ldr	x0, [sp, #64]
    4260:	str	x1, [x0, #8]
    4264:	ldr	x0, [sp, #72]
    4268:	ldr	x1, [x0, #16]
    426c:	ldr	x0, [sp, #64]
    4270:	str	x1, [x0, #16]
    4274:	b	436c <pipecmd_dup@@Base+0x4b4>
    4278:	ldr	x0, [sp, #40]
    427c:	add	x0, x0, #0x50
    4280:	str	x0, [sp, #88]
    4284:	ldr	x0, [sp, #96]
    4288:	add	x0, x0, #0x50
    428c:	str	x0, [sp, #80]
    4290:	ldr	x0, [sp, #88]
    4294:	ldr	w1, [x0]
    4298:	ldr	x0, [sp, #80]
    429c:	str	w1, [x0]
    42a0:	ldr	x0, [sp, #88]
    42a4:	ldr	w1, [x0, #4]
    42a8:	ldr	x0, [sp, #80]
    42ac:	str	w1, [x0, #4]
    42b0:	ldr	x0, [sp, #80]
    42b4:	ldr	w1, [x0]
    42b8:	ldr	x0, [sp, #80]
    42bc:	ldr	w0, [x0, #4]
    42c0:	cmp	w1, w0
    42c4:	b.le	42e8 <pipecmd_dup@@Base+0x430>
    42c8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    42cc:	add	x3, x0, #0x78
    42d0:	mov	w2, #0x1c9                 	// #457
    42d4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    42d8:	add	x1, x0, #0x950
    42dc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    42e0:	add	x0, x0, #0xa10
    42e4:	bl	2e30 <__assert_fail@plt>
    42e8:	ldr	x0, [sp, #80]
    42ec:	ldr	w0, [x0, #4]
    42f0:	sxtw	x0, w0
    42f4:	lsl	x0, x0, #3
    42f8:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    42fc:	mov	x1, x0
    4300:	ldr	x0, [sp, #80]
    4304:	str	x1, [x0, #8]
    4308:	str	wzr, [sp, #108]
    430c:	b	4354 <pipecmd_dup@@Base+0x49c>
    4310:	ldr	x0, [sp, #88]
    4314:	ldr	x1, [x0, #8]
    4318:	ldrsw	x0, [sp, #108]
    431c:	lsl	x0, x0, #3
    4320:	add	x0, x1, x0
    4324:	ldr	x2, [x0]
    4328:	ldr	x0, [sp, #80]
    432c:	ldr	x1, [x0, #8]
    4330:	ldrsw	x0, [sp, #108]
    4334:	lsl	x0, x0, #3
    4338:	add	x19, x1, x0
    433c:	mov	x0, x2
    4340:	bl	3eb8 <pipecmd_dup@@Base>
    4344:	str	x0, [x19]
    4348:	ldr	w0, [sp, #108]
    434c:	add	w0, w0, #0x1
    4350:	str	w0, [sp, #108]
    4354:	ldr	x0, [sp, #88]
    4358:	ldr	w0, [x0]
    435c:	ldr	w1, [sp, #108]
    4360:	cmp	w1, w0
    4364:	b.lt	4310 <pipecmd_dup@@Base+0x458>  // b.tstop
    4368:	nop
    436c:	ldr	x0, [sp, #96]
    4370:	ldr	x19, [sp, #16]
    4374:	ldp	x29, x30, [sp], #112
    4378:	ret

000000000000437c <pipecmd_arg@@Base>:
    437c:	stp	x29, x30, [sp, #-64]!
    4380:	mov	x29, sp
    4384:	str	x19, [sp, #16]
    4388:	str	x0, [sp, #40]
    438c:	str	x1, [sp, #32]
    4390:	ldr	x0, [sp, #40]
    4394:	ldr	w0, [x0]
    4398:	cmp	w0, #0x0
    439c:	b.eq	43c0 <pipecmd_arg@@Base+0x44>  // b.none
    43a0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    43a4:	add	x3, x0, #0x88
    43a8:	mov	w2, #0x1dd                 	// #477
    43ac:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    43b0:	add	x1, x0, #0x950
    43b4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    43b8:	add	x0, x0, #0xa40
    43bc:	bl	2e30 <__assert_fail@plt>
    43c0:	ldr	x0, [sp, #40]
    43c4:	add	x0, x0, #0x50
    43c8:	str	x0, [sp, #56]
    43cc:	ldr	x0, [sp, #56]
    43d0:	ldr	w0, [x0]
    43d4:	add	w1, w0, #0x1
    43d8:	ldr	x0, [sp, #56]
    43dc:	ldr	w0, [x0, #4]
    43e0:	cmp	w1, w0
    43e4:	b.lt	442c <pipecmd_arg@@Base+0xb0>  // b.tstop
    43e8:	ldr	x0, [sp, #56]
    43ec:	ldr	w0, [x0, #4]
    43f0:	lsl	w1, w0, #1
    43f4:	ldr	x0, [sp, #56]
    43f8:	str	w1, [x0, #4]
    43fc:	ldr	x0, [sp, #56]
    4400:	ldr	x2, [x0, #8]
    4404:	ldr	x0, [sp, #56]
    4408:	ldr	w0, [x0, #4]
    440c:	sxtw	x0, w0
    4410:	lsl	x0, x0, #3
    4414:	mov	x1, x0
    4418:	mov	x0, x2
    441c:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    4420:	mov	x1, x0
    4424:	ldr	x0, [sp, #56]
    4428:	str	x1, [x0, #8]
    442c:	ldr	x0, [sp, #56]
    4430:	ldr	x1, [x0, #8]
    4434:	ldr	x0, [sp, #56]
    4438:	ldr	w0, [x0]
    443c:	add	w3, w0, #0x1
    4440:	ldr	x2, [sp, #56]
    4444:	str	w3, [x2]
    4448:	sxtw	x0, w0
    444c:	lsl	x0, x0, #3
    4450:	add	x19, x1, x0
    4454:	ldr	x0, [sp, #32]
    4458:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    445c:	str	x0, [x19]
    4460:	ldr	x0, [sp, #56]
    4464:	ldr	w1, [x0]
    4468:	ldr	x0, [sp, #56]
    446c:	ldr	w0, [x0, #4]
    4470:	cmp	w1, w0
    4474:	b.lt	4498 <pipecmd_arg@@Base+0x11c>  // b.tstop
    4478:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    447c:	add	x3, x0, #0x88
    4480:	mov	w2, #0x1e7                 	// #487
    4484:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4488:	add	x1, x0, #0x950
    448c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4490:	add	x0, x0, #0xa60
    4494:	bl	2e30 <__assert_fail@plt>
    4498:	ldr	x0, [sp, #56]
    449c:	ldr	x1, [x0, #8]
    44a0:	ldr	x0, [sp, #56]
    44a4:	ldr	w0, [x0]
    44a8:	sxtw	x0, w0
    44ac:	lsl	x0, x0, #3
    44b0:	add	x0, x1, x0
    44b4:	str	xzr, [x0]
    44b8:	nop
    44bc:	ldr	x19, [sp, #16]
    44c0:	ldp	x29, x30, [sp], #64
    44c4:	ret

00000000000044c8 <pipecmd_argf@@Base>:
    44c8:	stp	x29, x30, [sp, #-288]!
    44cc:	mov	x29, sp
    44d0:	str	x0, [sp, #56]
    44d4:	str	x1, [sp, #48]
    44d8:	str	x2, [sp, #240]
    44dc:	str	x3, [sp, #248]
    44e0:	str	x4, [sp, #256]
    44e4:	str	x5, [sp, #264]
    44e8:	str	x6, [sp, #272]
    44ec:	str	x7, [sp, #280]
    44f0:	str	q0, [sp, #112]
    44f4:	str	q1, [sp, #128]
    44f8:	str	q2, [sp, #144]
    44fc:	str	q3, [sp, #160]
    4500:	str	q4, [sp, #176]
    4504:	str	q5, [sp, #192]
    4508:	str	q6, [sp, #208]
    450c:	str	q7, [sp, #224]
    4510:	add	x0, sp, #0x120
    4514:	str	x0, [sp, #72]
    4518:	add	x0, sp, #0x120
    451c:	str	x0, [sp, #80]
    4520:	add	x0, sp, #0xf0
    4524:	str	x0, [sp, #88]
    4528:	mov	w0, #0xffffffd0            	// #-48
    452c:	str	w0, [sp, #96]
    4530:	mov	w0, #0xffffff80            	// #-128
    4534:	str	w0, [sp, #100]
    4538:	add	x2, sp, #0x10
    453c:	add	x3, sp, #0x48
    4540:	ldp	x0, x1, [x3]
    4544:	stp	x0, x1, [x2]
    4548:	ldp	x0, x1, [x3, #16]
    454c:	stp	x0, x1, [x2, #16]
    4550:	add	x0, sp, #0x10
    4554:	mov	x1, x0
    4558:	ldr	x0, [sp, #48]
    455c:	bl	b7b0 <pipeline_peekline@@Base+0x15ec>
    4560:	str	x0, [sp, #104]
    4564:	ldr	x1, [sp, #104]
    4568:	ldr	x0, [sp, #56]
    456c:	bl	29a0 <pipecmd_arg@plt>
    4570:	ldr	x0, [sp, #104]
    4574:	bl	2c30 <free@plt>
    4578:	nop
    457c:	ldp	x29, x30, [sp], #288
    4580:	ret

0000000000004584 <pipecmd_argv@@Base>:
    4584:	stp	x29, x30, [sp, #-64]!
    4588:	mov	x29, sp
    458c:	str	x19, [sp, #16]
    4590:	str	x0, [sp, #40]
    4594:	mov	x19, x1
    4598:	ldr	w1, [x19, #24]
    459c:	ldr	x0, [x19]
    45a0:	cmp	w1, #0x0
    45a4:	b.lt	45b8 <pipecmd_argv@@Base+0x34>  // b.tstop
    45a8:	add	x1, x0, #0xf
    45ac:	and	x1, x1, #0xfffffffffffffff8
    45b0:	str	x1, [x19]
    45b4:	b	45e8 <pipecmd_argv@@Base+0x64>
    45b8:	add	w2, w1, #0x8
    45bc:	str	w2, [x19, #24]
    45c0:	ldr	w2, [x19, #24]
    45c4:	cmp	w2, #0x0
    45c8:	b.le	45dc <pipecmd_argv@@Base+0x58>
    45cc:	add	x1, x0, #0xf
    45d0:	and	x1, x1, #0xfffffffffffffff8
    45d4:	str	x1, [x19]
    45d8:	b	45e8 <pipecmd_argv@@Base+0x64>
    45dc:	ldr	x2, [x19, #8]
    45e0:	sxtw	x0, w1
    45e4:	add	x0, x2, x0
    45e8:	ldr	x0, [x0]
    45ec:	str	x0, [sp, #56]
    45f0:	ldr	x0, [sp, #40]
    45f4:	ldr	w0, [x0]
    45f8:	cmp	w0, #0x0
    45fc:	b.eq	4684 <pipecmd_argv@@Base+0x100>  // b.none
    4600:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    4604:	add	x3, x0, #0x98
    4608:	mov	w2, #0x1fb                 	// #507
    460c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4610:	add	x1, x0, #0x950
    4614:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4618:	add	x0, x0, #0xa40
    461c:	bl	2e30 <__assert_fail@plt>
    4620:	ldr	x1, [sp, #56]
    4624:	ldr	x0, [sp, #40]
    4628:	bl	29a0 <pipecmd_arg@plt>
    462c:	ldr	w1, [x19, #24]
    4630:	ldr	x0, [x19]
    4634:	cmp	w1, #0x0
    4638:	b.lt	464c <pipecmd_argv@@Base+0xc8>  // b.tstop
    463c:	add	x1, x0, #0xf
    4640:	and	x1, x1, #0xfffffffffffffff8
    4644:	str	x1, [x19]
    4648:	b	467c <pipecmd_argv@@Base+0xf8>
    464c:	add	w2, w1, #0x8
    4650:	str	w2, [x19, #24]
    4654:	ldr	w2, [x19, #24]
    4658:	cmp	w2, #0x0
    465c:	b.le	4670 <pipecmd_argv@@Base+0xec>
    4660:	add	x1, x0, #0xf
    4664:	and	x1, x1, #0xfffffffffffffff8
    4668:	str	x1, [x19]
    466c:	b	467c <pipecmd_argv@@Base+0xf8>
    4670:	ldr	x2, [x19, #8]
    4674:	sxtw	x0, w1
    4678:	add	x0, x2, x0
    467c:	ldr	x0, [x0]
    4680:	str	x0, [sp, #56]
    4684:	ldr	x0, [sp, #56]
    4688:	cmp	x0, #0x0
    468c:	b.ne	4620 <pipecmd_argv@@Base+0x9c>  // b.any
    4690:	nop
    4694:	nop
    4698:	ldr	x19, [sp, #16]
    469c:	ldp	x29, x30, [sp], #64
    46a0:	ret

00000000000046a4 <pipecmd_args@@Base>:
    46a4:	stp	x29, x30, [sp, #-288]!
    46a8:	mov	x29, sp
    46ac:	str	x0, [sp, #56]
    46b0:	str	x1, [sp, #232]
    46b4:	str	x2, [sp, #240]
    46b8:	str	x3, [sp, #248]
    46bc:	str	x4, [sp, #256]
    46c0:	str	x5, [sp, #264]
    46c4:	str	x6, [sp, #272]
    46c8:	str	x7, [sp, #280]
    46cc:	str	q0, [sp, #96]
    46d0:	str	q1, [sp, #112]
    46d4:	str	q2, [sp, #128]
    46d8:	str	q3, [sp, #144]
    46dc:	str	q4, [sp, #160]
    46e0:	str	q5, [sp, #176]
    46e4:	str	q6, [sp, #192]
    46e8:	str	q7, [sp, #208]
    46ec:	ldr	x0, [sp, #56]
    46f0:	ldr	w0, [x0]
    46f4:	cmp	w0, #0x0
    46f8:	b.eq	471c <pipecmd_args@@Base+0x78>  // b.none
    46fc:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    4700:	add	x3, x0, #0xa8
    4704:	mov	w2, #0x207                 	// #519
    4708:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    470c:	add	x1, x0, #0x950
    4710:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4714:	add	x0, x0, #0xa40
    4718:	bl	2e30 <__assert_fail@plt>
    471c:	add	x0, sp, #0x120
    4720:	str	x0, [sp, #64]
    4724:	add	x0, sp, #0x120
    4728:	str	x0, [sp, #72]
    472c:	add	x0, sp, #0xe0
    4730:	str	x0, [sp, #80]
    4734:	mov	w0, #0xffffffc8            	// #-56
    4738:	str	w0, [sp, #88]
    473c:	mov	w0, #0xffffff80            	// #-128
    4740:	str	w0, [sp, #92]
    4744:	add	x2, sp, #0x10
    4748:	add	x3, sp, #0x40
    474c:	ldp	x0, x1, [x3]
    4750:	stp	x0, x1, [x2]
    4754:	ldp	x0, x1, [x3, #16]
    4758:	stp	x0, x1, [x2, #16]
    475c:	add	x0, sp, #0x10
    4760:	mov	x1, x0
    4764:	ldr	x0, [sp, #56]
    4768:	bl	2bc0 <pipecmd_argv@plt>
    476c:	nop
    4770:	ldp	x29, x30, [sp], #288
    4774:	ret

0000000000004778 <pipecmd_argstr@@Base>:
    4778:	stp	x29, x30, [sp, #-48]!
    477c:	mov	x29, sp
    4780:	str	x0, [sp, #24]
    4784:	str	x1, [sp, #16]
    4788:	ldr	x0, [sp, #24]
    478c:	ldr	w0, [x0]
    4790:	cmp	w0, #0x0
    4794:	b.eq	47cc <pipecmd_argstr@@Base+0x54>  // b.none
    4798:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    479c:	add	x3, x0, #0xb8
    47a0:	mov	w2, #0x212                 	// #530
    47a4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    47a8:	add	x1, x0, #0x950
    47ac:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    47b0:	add	x0, x0, #0xa40
    47b4:	bl	2e30 <__assert_fail@plt>
    47b8:	ldr	x1, [sp, #40]
    47bc:	ldr	x0, [sp, #24]
    47c0:	bl	29a0 <pipecmd_arg@plt>
    47c4:	ldr	x0, [sp, #40]
    47c8:	bl	2c30 <free@plt>
    47cc:	add	x0, sp, #0x10
    47d0:	bl	35fc <pipecmd_new_args@@Base+0xa8>
    47d4:	str	x0, [sp, #40]
    47d8:	ldr	x0, [sp, #40]
    47dc:	cmp	x0, #0x0
    47e0:	b.ne	47b8 <pipecmd_argstr@@Base+0x40>  // b.any
    47e4:	nop
    47e8:	nop
    47ec:	ldp	x29, x30, [sp], #48
    47f0:	ret

00000000000047f4 <pipecmd_get_nargs@@Base>:
    47f4:	stp	x29, x30, [sp, #-48]!
    47f8:	mov	x29, sp
    47fc:	str	x0, [sp, #24]
    4800:	ldr	x0, [sp, #24]
    4804:	ldr	w0, [x0]
    4808:	cmp	w0, #0x0
    480c:	b.eq	4830 <pipecmd_get_nargs@@Base+0x3c>  // b.none
    4810:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    4814:	add	x3, x0, #0xc8
    4818:	mov	w2, #0x21e                 	// #542
    481c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4820:	add	x1, x0, #0x950
    4824:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4828:	add	x0, x0, #0xa40
    482c:	bl	2e30 <__assert_fail@plt>
    4830:	ldr	x0, [sp, #24]
    4834:	add	x0, x0, #0x50
    4838:	str	x0, [sp, #40]
    483c:	ldr	x0, [sp, #40]
    4840:	ldr	w0, [x0]
    4844:	ldp	x29, x30, [sp], #48
    4848:	ret

000000000000484c <pipecmd_nice@@Base>:
    484c:	sub	sp, sp, #0x10
    4850:	str	x0, [sp, #8]
    4854:	str	w1, [sp, #4]
    4858:	ldr	x0, [sp, #8]
    485c:	ldr	w1, [sp, #4]
    4860:	str	w1, [x0, #16]
    4864:	nop
    4868:	add	sp, sp, #0x10
    486c:	ret

0000000000004870 <pipecmd_discard_err@@Base>:
    4870:	sub	sp, sp, #0x10
    4874:	str	x0, [sp, #8]
    4878:	str	w1, [sp, #4]
    487c:	ldr	x0, [sp, #8]
    4880:	ldr	w1, [sp, #4]
    4884:	str	w1, [x0, #20]
    4888:	nop
    488c:	add	sp, sp, #0x10
    4890:	ret

0000000000004894 <pipecmd_chdir@@Base>:
    4894:	stp	x29, x30, [sp, #-32]!
    4898:	mov	x29, sp
    489c:	str	x0, [sp, #24]
    48a0:	str	x1, [sp, #16]
    48a4:	ldr	x0, [sp, #24]
    48a8:	ldr	x0, [x0, #32]
    48ac:	bl	2c30 <free@plt>
    48b0:	ldr	x0, [sp, #16]
    48b4:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    48b8:	mov	x1, x0
    48bc:	ldr	x0, [sp, #24]
    48c0:	str	x1, [x0, #32]
    48c4:	nop
    48c8:	ldp	x29, x30, [sp], #32
    48cc:	ret

00000000000048d0 <pipecmd_fchdir@@Base>:
    48d0:	sub	sp, sp, #0x10
    48d4:	str	x0, [sp, #8]
    48d8:	str	w1, [sp, #4]
    48dc:	ldr	x0, [sp, #8]
    48e0:	ldr	w1, [sp, #4]
    48e4:	str	w1, [x0, #24]
    48e8:	nop
    48ec:	add	sp, sp, #0x10
    48f0:	ret

00000000000048f4 <pipecmd_setenv@@Base>:
    48f4:	stp	x29, x30, [sp, #-64]!
    48f8:	mov	x29, sp
    48fc:	str	x19, [sp, #16]
    4900:	str	x0, [sp, #56]
    4904:	str	x1, [sp, #48]
    4908:	str	x2, [sp, #40]
    490c:	ldr	x0, [sp, #56]
    4910:	ldr	w1, [x0, #40]
    4914:	ldr	x0, [sp, #56]
    4918:	ldr	w0, [x0, #44]
    491c:	cmp	w1, w0
    4920:	b.lt	4968 <pipecmd_setenv@@Base+0x74>  // b.tstop
    4924:	ldr	x0, [sp, #56]
    4928:	ldr	w0, [x0, #44]
    492c:	lsl	w1, w0, #1
    4930:	ldr	x0, [sp, #56]
    4934:	str	w1, [x0, #44]
    4938:	ldr	x0, [sp, #56]
    493c:	ldr	x2, [x0, #48]
    4940:	ldr	x0, [sp, #56]
    4944:	ldr	w0, [x0, #44]
    4948:	sxtw	x0, w0
    494c:	lsl	x0, x0, #4
    4950:	mov	x1, x0
    4954:	mov	x0, x2
    4958:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    495c:	mov	x1, x0
    4960:	ldr	x0, [sp, #56]
    4964:	str	x1, [x0, #48]
    4968:	ldr	x0, [sp, #56]
    496c:	ldr	x1, [x0, #48]
    4970:	ldr	x0, [sp, #56]
    4974:	ldr	w0, [x0, #40]
    4978:	sxtw	x0, w0
    497c:	lsl	x0, x0, #4
    4980:	add	x19, x1, x0
    4984:	ldr	x0, [sp, #48]
    4988:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    498c:	str	x0, [x19]
    4990:	ldr	x0, [sp, #56]
    4994:	ldr	x1, [x0, #48]
    4998:	ldr	x0, [sp, #56]
    499c:	ldr	w0, [x0, #40]
    49a0:	sxtw	x0, w0
    49a4:	lsl	x0, x0, #4
    49a8:	add	x19, x1, x0
    49ac:	ldr	x0, [sp, #40]
    49b0:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    49b4:	str	x0, [x19, #8]
    49b8:	ldr	x0, [sp, #56]
    49bc:	ldr	w0, [x0, #40]
    49c0:	add	w1, w0, #0x1
    49c4:	ldr	x0, [sp, #56]
    49c8:	str	w1, [x0, #40]
    49cc:	nop
    49d0:	ldr	x19, [sp, #16]
    49d4:	ldp	x29, x30, [sp], #64
    49d8:	ret

00000000000049dc <pipecmd_unsetenv@@Base>:
    49dc:	stp	x29, x30, [sp, #-48]!
    49e0:	mov	x29, sp
    49e4:	str	x19, [sp, #16]
    49e8:	str	x0, [sp, #40]
    49ec:	str	x1, [sp, #32]
    49f0:	ldr	x0, [sp, #40]
    49f4:	ldr	w1, [x0, #40]
    49f8:	ldr	x0, [sp, #40]
    49fc:	ldr	w0, [x0, #44]
    4a00:	cmp	w1, w0
    4a04:	b.lt	4a4c <pipecmd_unsetenv@@Base+0x70>  // b.tstop
    4a08:	ldr	x0, [sp, #40]
    4a0c:	ldr	w0, [x0, #44]
    4a10:	lsl	w1, w0, #1
    4a14:	ldr	x0, [sp, #40]
    4a18:	str	w1, [x0, #44]
    4a1c:	ldr	x0, [sp, #40]
    4a20:	ldr	x2, [x0, #48]
    4a24:	ldr	x0, [sp, #40]
    4a28:	ldr	w0, [x0, #44]
    4a2c:	sxtw	x0, w0
    4a30:	lsl	x0, x0, #4
    4a34:	mov	x1, x0
    4a38:	mov	x0, x2
    4a3c:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    4a40:	mov	x1, x0
    4a44:	ldr	x0, [sp, #40]
    4a48:	str	x1, [x0, #48]
    4a4c:	ldr	x0, [sp, #40]
    4a50:	ldr	x1, [x0, #48]
    4a54:	ldr	x0, [sp, #40]
    4a58:	ldr	w0, [x0, #40]
    4a5c:	sxtw	x0, w0
    4a60:	lsl	x0, x0, #4
    4a64:	add	x19, x1, x0
    4a68:	ldr	x0, [sp, #32]
    4a6c:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    4a70:	str	x0, [x19]
    4a74:	ldr	x0, [sp, #40]
    4a78:	ldr	x1, [x0, #48]
    4a7c:	ldr	x0, [sp, #40]
    4a80:	ldr	w0, [x0, #40]
    4a84:	sxtw	x0, w0
    4a88:	lsl	x0, x0, #4
    4a8c:	add	x0, x1, x0
    4a90:	str	xzr, [x0, #8]
    4a94:	ldr	x0, [sp, #40]
    4a98:	ldr	w0, [x0, #40]
    4a9c:	add	w1, w0, #0x1
    4aa0:	ldr	x0, [sp, #40]
    4aa4:	str	w1, [x0, #40]
    4aa8:	nop
    4aac:	ldr	x19, [sp, #16]
    4ab0:	ldp	x29, x30, [sp], #48
    4ab4:	ret

0000000000004ab8 <pipecmd_clearenv@@Base>:
    4ab8:	stp	x29, x30, [sp, #-32]!
    4abc:	mov	x29, sp
    4ac0:	str	x0, [sp, #24]
    4ac4:	ldr	x0, [sp, #24]
    4ac8:	ldr	w1, [x0, #40]
    4acc:	ldr	x0, [sp, #24]
    4ad0:	ldr	w0, [x0, #44]
    4ad4:	cmp	w1, w0
    4ad8:	b.lt	4b20 <pipecmd_clearenv@@Base+0x68>  // b.tstop
    4adc:	ldr	x0, [sp, #24]
    4ae0:	ldr	w0, [x0, #44]
    4ae4:	lsl	w1, w0, #1
    4ae8:	ldr	x0, [sp, #24]
    4aec:	str	w1, [x0, #44]
    4af0:	ldr	x0, [sp, #24]
    4af4:	ldr	x2, [x0, #48]
    4af8:	ldr	x0, [sp, #24]
    4afc:	ldr	w0, [x0, #44]
    4b00:	sxtw	x0, w0
    4b04:	lsl	x0, x0, #4
    4b08:	mov	x1, x0
    4b0c:	mov	x0, x2
    4b10:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    4b14:	mov	x1, x0
    4b18:	ldr	x0, [sp, #24]
    4b1c:	str	x1, [x0, #48]
    4b20:	ldr	x0, [sp, #24]
    4b24:	ldr	x1, [x0, #48]
    4b28:	ldr	x0, [sp, #24]
    4b2c:	ldr	w0, [x0, #40]
    4b30:	sxtw	x0, w0
    4b34:	lsl	x0, x0, #4
    4b38:	add	x0, x1, x0
    4b3c:	str	xzr, [x0]
    4b40:	ldr	x0, [sp, #24]
    4b44:	ldr	x1, [x0, #48]
    4b48:	ldr	x0, [sp, #24]
    4b4c:	ldr	w0, [x0, #40]
    4b50:	sxtw	x0, w0
    4b54:	lsl	x0, x0, #4
    4b58:	add	x0, x1, x0
    4b5c:	str	xzr, [x0, #8]
    4b60:	ldr	x0, [sp, #24]
    4b64:	ldr	w0, [x0, #40]
    4b68:	add	w1, w0, #0x1
    4b6c:	ldr	x0, [sp, #24]
    4b70:	str	w1, [x0, #40]
    4b74:	nop
    4b78:	ldp	x29, x30, [sp], #32
    4b7c:	ret

0000000000004b80 <pipecmd_pre_exec@@Base>:
    4b80:	sub	sp, sp, #0x20
    4b84:	str	x0, [sp, #24]
    4b88:	str	x1, [sp, #16]
    4b8c:	str	x2, [sp, #8]
    4b90:	str	x3, [sp]
    4b94:	ldr	x0, [sp, #24]
    4b98:	ldr	x1, [sp, #16]
    4b9c:	str	x1, [x0, #56]
    4ba0:	ldr	x0, [sp, #24]
    4ba4:	ldr	x1, [sp, #8]
    4ba8:	str	x1, [x0, #64]
    4bac:	ldr	x0, [sp, #24]
    4bb0:	ldr	x1, [sp]
    4bb4:	str	x1, [x0, #72]
    4bb8:	nop
    4bbc:	add	sp, sp, #0x20
    4bc0:	ret

0000000000004bc4 <pipecmd_sequence_command@@Base>:
    4bc4:	stp	x29, x30, [sp, #-48]!
    4bc8:	mov	x29, sp
    4bcc:	str	x0, [sp, #24]
    4bd0:	str	x1, [sp, #16]
    4bd4:	ldr	x0, [sp, #24]
    4bd8:	ldr	w0, [x0]
    4bdc:	cmp	w0, #0x2
    4be0:	b.eq	4c04 <pipecmd_sequence_command@@Base+0x40>  // b.none
    4be4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    4be8:	add	x3, x0, #0xe0
    4bec:	mov	w2, #0x26e                 	// #622
    4bf0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4bf4:	add	x1, x0, #0x950
    4bf8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4bfc:	add	x0, x0, #0xa80
    4c00:	bl	2e30 <__assert_fail@plt>
    4c04:	ldr	x0, [sp, #24]
    4c08:	add	x0, x0, #0x50
    4c0c:	str	x0, [sp, #40]
    4c10:	ldr	x0, [sp, #40]
    4c14:	ldr	w1, [x0]
    4c18:	ldr	x0, [sp, #40]
    4c1c:	ldr	w0, [x0, #4]
    4c20:	cmp	w1, w0
    4c24:	b.lt	4c6c <pipecmd_sequence_command@@Base+0xa8>  // b.tstop
    4c28:	ldr	x0, [sp, #40]
    4c2c:	ldr	w0, [x0, #4]
    4c30:	lsl	w1, w0, #1
    4c34:	ldr	x0, [sp, #40]
    4c38:	str	w1, [x0, #4]
    4c3c:	ldr	x0, [sp, #40]
    4c40:	ldr	x2, [x0, #8]
    4c44:	ldr	x0, [sp, #40]
    4c48:	ldr	w0, [x0, #4]
    4c4c:	sxtw	x0, w0
    4c50:	lsl	x0, x0, #3
    4c54:	mov	x1, x0
    4c58:	mov	x0, x2
    4c5c:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    4c60:	mov	x1, x0
    4c64:	ldr	x0, [sp, #40]
    4c68:	str	x1, [x0, #8]
    4c6c:	ldr	x0, [sp, #40]
    4c70:	ldr	x1, [x0, #8]
    4c74:	ldr	x0, [sp, #40]
    4c78:	ldr	w0, [x0]
    4c7c:	add	w3, w0, #0x1
    4c80:	ldr	x2, [sp, #40]
    4c84:	str	w3, [x2]
    4c88:	sxtw	x0, w0
    4c8c:	lsl	x0, x0, #3
    4c90:	add	x0, x1, x0
    4c94:	ldr	x1, [sp, #16]
    4c98:	str	x1, [x0]
    4c9c:	nop
    4ca0:	ldp	x29, x30, [sp], #48
    4ca4:	ret

0000000000004ca8 <pipecmd_dump@@Base>:
    4ca8:	stp	x29, x30, [sp, #-64]!
    4cac:	mov	x29, sp
    4cb0:	str	x0, [sp, #24]
    4cb4:	str	x1, [sp, #16]
    4cb8:	ldr	x0, [sp, #24]
    4cbc:	ldr	w0, [x0, #24]
    4cc0:	cmp	w0, #0x0
    4cc4:	b.lt	4ce8 <pipecmd_dump@@Base+0x40>  // b.tstop
    4cc8:	ldr	x0, [sp, #24]
    4ccc:	ldr	w0, [x0, #24]
    4cd0:	mov	w2, w0
    4cd4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4cd8:	add	x1, x0, #0xaa0
    4cdc:	ldr	x0, [sp, #16]
    4ce0:	bl	2e90 <fprintf@plt>
    4ce4:	b	4d14 <pipecmd_dump@@Base+0x6c>
    4ce8:	ldr	x0, [sp, #24]
    4cec:	ldr	x0, [x0, #32]
    4cf0:	cmp	x0, #0x0
    4cf4:	b.eq	4d14 <pipecmd_dump@@Base+0x6c>  // b.none
    4cf8:	ldr	x0, [sp, #24]
    4cfc:	ldr	x0, [x0, #32]
    4d00:	mov	x2, x0
    4d04:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4d08:	add	x1, x0, #0xab0
    4d0c:	ldr	x0, [sp, #16]
    4d10:	bl	2e90 <fprintf@plt>
    4d14:	str	wzr, [sp, #60]
    4d18:	b	4dd4 <pipecmd_dump@@Base+0x12c>
    4d1c:	ldr	x0, [sp, #24]
    4d20:	ldr	x1, [x0, #48]
    4d24:	ldrsw	x0, [sp, #60]
    4d28:	lsl	x0, x0, #4
    4d2c:	add	x0, x1, x0
    4d30:	ldr	x0, [x0]
    4d34:	cmp	x0, #0x0
    4d38:	b.eq	4db0 <pipecmd_dump@@Base+0x108>  // b.none
    4d3c:	ldr	x0, [sp, #24]
    4d40:	ldr	x1, [x0, #48]
    4d44:	ldrsw	x0, [sp, #60]
    4d48:	lsl	x0, x0, #4
    4d4c:	add	x0, x1, x0
    4d50:	ldr	x2, [x0]
    4d54:	ldr	x0, [sp, #24]
    4d58:	ldr	x1, [x0, #48]
    4d5c:	ldrsw	x0, [sp, #60]
    4d60:	lsl	x0, x0, #4
    4d64:	add	x0, x1, x0
    4d68:	ldr	x0, [x0, #8]
    4d6c:	cmp	x0, #0x0
    4d70:	b.eq	4d90 <pipecmd_dump@@Base+0xe8>  // b.none
    4d74:	ldr	x0, [sp, #24]
    4d78:	ldr	x1, [x0, #48]
    4d7c:	ldrsw	x0, [sp, #60]
    4d80:	lsl	x0, x0, #4
    4d84:	add	x0, x1, x0
    4d88:	ldr	x0, [x0, #8]
    4d8c:	b	4d98 <pipecmd_dump@@Base+0xf0>
    4d90:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4d94:	add	x0, x0, #0xac0
    4d98:	mov	x3, x0
    4d9c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4da0:	add	x1, x0, #0xac8
    4da4:	ldr	x0, [sp, #16]
    4da8:	bl	2e90 <fprintf@plt>
    4dac:	b	4dc8 <pipecmd_dump@@Base+0x120>
    4db0:	ldr	x3, [sp, #16]
    4db4:	mov	x2, #0x7                   	// #7
    4db8:	mov	x1, #0x1                   	// #1
    4dbc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4dc0:	add	x0, x0, #0xad0
    4dc4:	bl	2c90 <fwrite@plt>
    4dc8:	ldr	w0, [sp, #60]
    4dcc:	add	w0, w0, #0x1
    4dd0:	str	w0, [sp, #60]
    4dd4:	ldr	x0, [sp, #24]
    4dd8:	ldr	w0, [x0, #40]
    4ddc:	ldr	w1, [sp, #60]
    4de0:	cmp	w1, w0
    4de4:	b.lt	4d1c <pipecmd_dump@@Base+0x74>  // b.tstop
    4de8:	ldr	x0, [sp, #24]
    4dec:	ldr	w0, [x0]
    4df0:	cmp	w0, #0x2
    4df4:	b.eq	4ea0 <pipecmd_dump@@Base+0x1f8>  // b.none
    4df8:	cmp	w0, #0x2
    4dfc:	b.hi	4f40 <pipecmd_dump@@Base+0x298>  // b.pmore
    4e00:	cmp	w0, #0x0
    4e04:	b.eq	4e14 <pipecmd_dump@@Base+0x16c>  // b.none
    4e08:	cmp	w0, #0x1
    4e0c:	b.eq	4e8c <pipecmd_dump@@Base+0x1e4>  // b.none
    4e10:	b	4f40 <pipecmd_dump@@Base+0x298>
    4e14:	ldr	x0, [sp, #24]
    4e18:	add	x0, x0, #0x50
    4e1c:	str	x0, [sp, #40]
    4e20:	ldr	x0, [sp, #24]
    4e24:	ldr	x0, [x0, #8]
    4e28:	ldr	x1, [sp, #16]
    4e2c:	bl	28e0 <fputs@plt>
    4e30:	mov	w0, #0x1                   	// #1
    4e34:	str	w0, [sp, #60]
    4e38:	b	4e74 <pipecmd_dump@@Base+0x1cc>
    4e3c:	ldr	x1, [sp, #16]
    4e40:	mov	w0, #0x20                  	// #32
    4e44:	bl	29c0 <putc@plt>
    4e48:	ldr	x0, [sp, #40]
    4e4c:	ldr	x1, [x0, #8]
    4e50:	ldrsw	x0, [sp, #60]
    4e54:	lsl	x0, x0, #3
    4e58:	add	x0, x1, x0
    4e5c:	ldr	x0, [x0]
    4e60:	ldr	x1, [sp, #16]
    4e64:	bl	28e0 <fputs@plt>
    4e68:	ldr	w0, [sp, #60]
    4e6c:	add	w0, w0, #0x1
    4e70:	str	w0, [sp, #60]
    4e74:	ldr	x0, [sp, #40]
    4e78:	ldr	w0, [x0]
    4e7c:	ldr	w1, [sp, #60]
    4e80:	cmp	w1, w0
    4e84:	b.lt	4e3c <pipecmd_dump@@Base+0x194>  // b.tstop
    4e88:	b	4f40 <pipecmd_dump@@Base+0x298>
    4e8c:	ldr	x0, [sp, #24]
    4e90:	ldr	x0, [x0, #8]
    4e94:	ldr	x1, [sp, #16]
    4e98:	bl	28e0 <fputs@plt>
    4e9c:	b	4f40 <pipecmd_dump@@Base+0x298>
    4ea0:	ldr	x0, [sp, #24]
    4ea4:	add	x0, x0, #0x50
    4ea8:	str	x0, [sp, #48]
    4eac:	ldr	x1, [sp, #16]
    4eb0:	mov	w0, #0x28                  	// #40
    4eb4:	bl	29c0 <putc@plt>
    4eb8:	str	wzr, [sp, #60]
    4ebc:	b	4f1c <pipecmd_dump@@Base+0x274>
    4ec0:	ldr	x0, [sp, #48]
    4ec4:	ldr	x1, [x0, #8]
    4ec8:	ldrsw	x0, [sp, #60]
    4ecc:	lsl	x0, x0, #3
    4ed0:	add	x0, x1, x0
    4ed4:	ldr	x0, [x0]
    4ed8:	ldr	x1, [sp, #16]
    4edc:	bl	4ca8 <pipecmd_dump@@Base>
    4ee0:	ldr	x0, [sp, #48]
    4ee4:	ldr	w0, [x0]
    4ee8:	sub	w0, w0, #0x1
    4eec:	ldr	w1, [sp, #60]
    4ef0:	cmp	w1, w0
    4ef4:	b.ge	4f10 <pipecmd_dump@@Base+0x268>  // b.tcont
    4ef8:	ldr	x3, [sp, #16]
    4efc:	mov	x2, #0x4                   	// #4
    4f00:	mov	x1, #0x1                   	// #1
    4f04:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4f08:	add	x0, x0, #0xad8
    4f0c:	bl	2c90 <fwrite@plt>
    4f10:	ldr	w0, [sp, #60]
    4f14:	add	w0, w0, #0x1
    4f18:	str	w0, [sp, #60]
    4f1c:	ldr	x0, [sp, #48]
    4f20:	ldr	w0, [x0]
    4f24:	ldr	w1, [sp, #60]
    4f28:	cmp	w1, w0
    4f2c:	b.lt	4ec0 <pipecmd_dump@@Base+0x218>  // b.tstop
    4f30:	ldr	x1, [sp, #16]
    4f34:	mov	w0, #0x29                  	// #41
    4f38:	bl	29c0 <putc@plt>
    4f3c:	nop
    4f40:	ldr	x0, [sp, #24]
    4f44:	ldr	w0, [x0, #24]
    4f48:	cmp	w0, #0x0
    4f4c:	b.ge	4f60 <pipecmd_dump@@Base+0x2b8>  // b.tcont
    4f50:	ldr	x0, [sp, #24]
    4f54:	ldr	x0, [x0, #32]
    4f58:	cmp	x0, #0x0
    4f5c:	b.eq	4f6c <pipecmd_dump@@Base+0x2c4>  // b.none
    4f60:	ldr	x1, [sp, #16]
    4f64:	mov	w0, #0x29                  	// #41
    4f68:	bl	29c0 <putc@plt>
    4f6c:	nop
    4f70:	ldp	x29, x30, [sp], #64
    4f74:	ret

0000000000004f78 <pipecmd_tostring@@Base>:
    4f78:	stp	x29, x30, [sp, #-80]!
    4f7c:	mov	x29, sp
    4f80:	str	x0, [sp, #24]
    4f84:	str	xzr, [sp, #72]
    4f88:	ldr	x0, [sp, #24]
    4f8c:	ldr	w0, [x0, #24]
    4f90:	cmp	w0, #0x0
    4f94:	b.lt	4fe4 <pipecmd_tostring@@Base+0x6c>  // b.tstop
    4f98:	ldr	x0, [sp, #24]
    4f9c:	ldr	w0, [x0, #24]
    4fa0:	mov	w1, w0
    4fa4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4fa8:	add	x0, x0, #0xae0
    4fac:	bl	b8c0 <pipeline_peekline@@Base+0x16fc>
    4fb0:	str	x0, [sp, #56]
    4fb4:	mov	x4, #0x0                   	// #0
    4fb8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4fbc:	add	x3, x0, #0xae8
    4fc0:	ldr	x2, [sp, #56]
    4fc4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    4fc8:	add	x1, x0, #0xaf0
    4fcc:	ldr	x0, [sp, #72]
    4fd0:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    4fd4:	str	x0, [sp, #72]
    4fd8:	ldr	x0, [sp, #56]
    4fdc:	bl	2c30 <free@plt>
    4fe0:	b	5020 <pipecmd_tostring@@Base+0xa8>
    4fe4:	ldr	x0, [sp, #24]
    4fe8:	ldr	x0, [x0, #32]
    4fec:	cmp	x0, #0x0
    4ff0:	b.eq	5020 <pipecmd_tostring@@Base+0xa8>  // b.none
    4ff4:	ldr	x0, [sp, #24]
    4ff8:	ldr	x1, [x0, #32]
    4ffc:	mov	x4, #0x0                   	// #0
    5000:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5004:	add	x3, x0, #0xad8
    5008:	mov	x2, x1
    500c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5010:	add	x1, x0, #0xb00
    5014:	ldr	x0, [sp, #72]
    5018:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    501c:	str	x0, [sp, #72]
    5020:	str	wzr, [sp, #68]
    5024:	b	50f4 <pipecmd_tostring@@Base+0x17c>
    5028:	ldr	x0, [sp, #24]
    502c:	ldr	x1, [x0, #48]
    5030:	ldrsw	x0, [sp, #68]
    5034:	lsl	x0, x0, #4
    5038:	add	x0, x1, x0
    503c:	ldr	x0, [x0]
    5040:	cmp	x0, #0x0
    5044:	b.eq	50d0 <pipecmd_tostring@@Base+0x158>  // b.none
    5048:	ldr	x0, [sp, #24]
    504c:	ldr	x1, [x0, #48]
    5050:	ldrsw	x0, [sp, #68]
    5054:	lsl	x0, x0, #4
    5058:	add	x0, x1, x0
    505c:	ldr	x6, [x0]
    5060:	ldr	x0, [sp, #24]
    5064:	ldr	x1, [x0, #48]
    5068:	ldrsw	x0, [sp, #68]
    506c:	lsl	x0, x0, #4
    5070:	add	x0, x1, x0
    5074:	ldr	x0, [x0, #8]
    5078:	cmp	x0, #0x0
    507c:	b.eq	509c <pipecmd_tostring@@Base+0x124>  // b.none
    5080:	ldr	x0, [sp, #24]
    5084:	ldr	x1, [x0, #48]
    5088:	ldrsw	x0, [sp, #68]
    508c:	lsl	x0, x0, #4
    5090:	add	x0, x1, x0
    5094:	ldr	x0, [x0, #8]
    5098:	b	50a4 <pipecmd_tostring@@Base+0x12c>
    509c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    50a0:	add	x0, x0, #0xac0
    50a4:	mov	x5, #0x0                   	// #0
    50a8:	adrp	x1, f000 <pipeline_peekline@@Base+0x4e3c>
    50ac:	add	x4, x1, #0xb08
    50b0:	mov	x3, x0
    50b4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    50b8:	add	x2, x0, #0xb10
    50bc:	mov	x1, x6
    50c0:	ldr	x0, [sp, #72]
    50c4:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    50c8:	str	x0, [sp, #72]
    50cc:	b	50e8 <pipecmd_tostring@@Base+0x170>
    50d0:	mov	x2, #0x0                   	// #0
    50d4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    50d8:	add	x1, x0, #0xad0
    50dc:	ldr	x0, [sp, #72]
    50e0:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    50e4:	str	x0, [sp, #72]
    50e8:	ldr	w0, [sp, #68]
    50ec:	add	w0, w0, #0x1
    50f0:	str	w0, [sp, #68]
    50f4:	ldr	x0, [sp, #24]
    50f8:	ldr	w0, [x0, #40]
    50fc:	ldr	w1, [sp, #68]
    5100:	cmp	w1, w0
    5104:	b.lt	5028 <pipecmd_tostring@@Base+0xb0>  // b.tstop
    5108:	ldr	x0, [sp, #24]
    510c:	ldr	w0, [x0]
    5110:	cmp	w0, #0x2
    5114:	b.eq	51e0 <pipecmd_tostring@@Base+0x268>  // b.none
    5118:	cmp	w0, #0x2
    511c:	b.hi	52b4 <pipecmd_tostring@@Base+0x33c>  // b.pmore
    5120:	cmp	w0, #0x0
    5124:	b.eq	5134 <pipecmd_tostring@@Base+0x1bc>  // b.none
    5128:	cmp	w0, #0x1
    512c:	b.eq	51c0 <pipecmd_tostring@@Base+0x248>  // b.none
    5130:	b	52b4 <pipecmd_tostring@@Base+0x33c>
    5134:	ldr	x0, [sp, #24]
    5138:	add	x0, x0, #0x50
    513c:	str	x0, [sp, #32]
    5140:	ldr	x0, [sp, #24]
    5144:	ldr	x0, [x0, #8]
    5148:	mov	x2, #0x0                   	// #0
    514c:	mov	x1, x0
    5150:	ldr	x0, [sp, #72]
    5154:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    5158:	str	x0, [sp, #72]
    515c:	mov	w0, #0x1                   	// #1
    5160:	str	w0, [sp, #68]
    5164:	b	51a8 <pipecmd_tostring@@Base+0x230>
    5168:	ldr	x0, [sp, #32]
    516c:	ldr	x1, [x0, #8]
    5170:	ldrsw	x0, [sp, #68]
    5174:	lsl	x0, x0, #3
    5178:	add	x0, x1, x0
    517c:	ldr	x0, [x0]
    5180:	mov	x3, #0x0                   	// #0
    5184:	mov	x2, x0
    5188:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    518c:	add	x1, x0, #0xb08
    5190:	ldr	x0, [sp, #72]
    5194:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    5198:	str	x0, [sp, #72]
    519c:	ldr	w0, [sp, #68]
    51a0:	add	w0, w0, #0x1
    51a4:	str	w0, [sp, #68]
    51a8:	ldr	x0, [sp, #32]
    51ac:	ldr	w0, [x0]
    51b0:	ldr	w1, [sp, #68]
    51b4:	cmp	w1, w0
    51b8:	b.lt	5168 <pipecmd_tostring@@Base+0x1f0>  // b.tstop
    51bc:	b	52b4 <pipecmd_tostring@@Base+0x33c>
    51c0:	ldr	x0, [sp, #24]
    51c4:	ldr	x0, [x0, #8]
    51c8:	mov	x2, #0x0                   	// #0
    51cc:	mov	x1, x0
    51d0:	ldr	x0, [sp, #72]
    51d4:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    51d8:	str	x0, [sp, #72]
    51dc:	b	52b4 <pipecmd_tostring@@Base+0x33c>
    51e0:	ldr	x0, [sp, #24]
    51e4:	add	x0, x0, #0x50
    51e8:	str	x0, [sp, #48]
    51ec:	mov	x2, #0x0                   	// #0
    51f0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    51f4:	add	x1, x0, #0xb18
    51f8:	ldr	x0, [sp, #72]
    51fc:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    5200:	str	x0, [sp, #72]
    5204:	str	wzr, [sp, #68]
    5208:	b	5284 <pipecmd_tostring@@Base+0x30c>
    520c:	ldr	x0, [sp, #48]
    5210:	ldr	x1, [x0, #8]
    5214:	ldrsw	x0, [sp, #68]
    5218:	lsl	x0, x0, #3
    521c:	add	x0, x1, x0
    5220:	ldr	x0, [x0]
    5224:	bl	4f78 <pipecmd_tostring@@Base>
    5228:	str	x0, [sp, #40]
    522c:	mov	x2, #0x0                   	// #0
    5230:	ldr	x1, [sp, #40]
    5234:	ldr	x0, [sp, #72]
    5238:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    523c:	str	x0, [sp, #72]
    5240:	ldr	x0, [sp, #40]
    5244:	bl	2c30 <free@plt>
    5248:	ldr	x0, [sp, #48]
    524c:	ldr	w0, [x0]
    5250:	sub	w0, w0, #0x1
    5254:	ldr	w1, [sp, #68]
    5258:	cmp	w1, w0
    525c:	b.ge	5278 <pipecmd_tostring@@Base+0x300>  // b.tcont
    5260:	mov	x2, #0x0                   	// #0
    5264:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5268:	add	x1, x0, #0xad8
    526c:	ldr	x0, [sp, #72]
    5270:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    5274:	str	x0, [sp, #72]
    5278:	ldr	w0, [sp, #68]
    527c:	add	w0, w0, #0x1
    5280:	str	w0, [sp, #68]
    5284:	ldr	x0, [sp, #48]
    5288:	ldr	w0, [x0]
    528c:	ldr	w1, [sp, #68]
    5290:	cmp	w1, w0
    5294:	b.lt	520c <pipecmd_tostring@@Base+0x294>  // b.tstop
    5298:	mov	x2, #0x0                   	// #0
    529c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    52a0:	add	x1, x0, #0xb20
    52a4:	ldr	x0, [sp, #72]
    52a8:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    52ac:	str	x0, [sp, #72]
    52b0:	nop
    52b4:	ldr	x0, [sp, #24]
    52b8:	ldr	w0, [x0, #24]
    52bc:	cmp	w0, #0x0
    52c0:	b.ge	52d4 <pipecmd_tostring@@Base+0x35c>  // b.tcont
    52c4:	ldr	x0, [sp, #24]
    52c8:	ldr	x0, [x0, #32]
    52cc:	cmp	x0, #0x0
    52d0:	b.eq	52ec <pipecmd_tostring@@Base+0x374>  // b.none
    52d4:	mov	x2, #0x0                   	// #0
    52d8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    52dc:	add	x1, x0, #0xb20
    52e0:	ldr	x0, [sp, #72]
    52e4:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    52e8:	str	x0, [sp, #72]
    52ec:	ldr	x0, [sp, #72]
    52f0:	ldp	x29, x30, [sp], #80
    52f4:	ret

00000000000052f8 <pipecmd_exec@@Base>:
    52f8:	stp	x29, x30, [sp, #-272]!
    52fc:	mov	x29, sp
    5300:	str	x19, [sp, #16]
    5304:	str	x0, [sp, #40]
    5308:	ldr	x0, [sp, #40]
    530c:	ldr	w0, [x0, #16]
    5310:	cmp	w0, #0x0
    5314:	b.eq	5348 <pipecmd_exec@@Base+0x50>  // b.none
    5318:	ldr	x0, [sp, #40]
    531c:	ldr	w0, [x0, #16]
    5320:	bl	29e0 <nice@plt>
    5324:	cmp	w0, #0x0
    5328:	b.ge	5348 <pipecmd_exec@@Base+0x50>  // b.tcont
    532c:	bl	2e40 <__errno_location@plt>
    5330:	ldr	w0, [x0]
    5334:	bl	2b30 <strerror@plt>
    5338:	mov	x1, x0
    533c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5340:	add	x0, x0, #0xb28
    5344:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    5348:	ldr	x0, [sp, #40]
    534c:	ldr	w0, [x0, #20]
    5350:	cmp	w0, #0x0
    5354:	b.eq	538c <pipecmd_exec@@Base+0x94>  // b.none
    5358:	mov	w1, #0x1                   	// #1
    535c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5360:	add	x0, x0, #0xb40
    5364:	bl	2ab0 <open@plt>
    5368:	str	w0, [sp, #264]
    536c:	ldr	w0, [sp, #264]
    5370:	cmn	w0, #0x1
    5374:	b.eq	538c <pipecmd_exec@@Base+0x94>  // b.none
    5378:	mov	w1, #0x2                   	// #2
    537c:	ldr	w0, [sp, #264]
    5380:	bl	2de0 <dup2@plt>
    5384:	ldr	w0, [sp, #264]
    5388:	bl	2b60 <close@plt>
    538c:	ldr	x0, [sp, #40]
    5390:	ldr	w0, [x0, #24]
    5394:	cmp	w0, #0x0
    5398:	b.lt	53d8 <pipecmd_exec@@Base+0xe0>  // b.tstop
    539c:	ldr	x0, [sp, #40]
    53a0:	ldr	w0, [x0, #24]
    53a4:	bl	2930 <fchdir@plt>
    53a8:	cmp	w0, #0x0
    53ac:	b.ge	5420 <pipecmd_exec@@Base+0x128>  // b.tcont
    53b0:	bl	2e40 <__errno_location@plt>
    53b4:	ldr	w1, [x0]
    53b8:	ldr	x0, [sp, #40]
    53bc:	ldr	w0, [x0, #24]
    53c0:	mov	w3, w0
    53c4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    53c8:	add	x2, x0, #0xb50
    53cc:	mov	w0, #0xff                  	// #255
    53d0:	bl	2910 <error@plt>
    53d4:	b	5420 <pipecmd_exec@@Base+0x128>
    53d8:	ldr	x0, [sp, #40]
    53dc:	ldr	x0, [x0, #32]
    53e0:	cmp	x0, #0x0
    53e4:	b.eq	5420 <pipecmd_exec@@Base+0x128>  // b.none
    53e8:	ldr	x0, [sp, #40]
    53ec:	ldr	x0, [x0, #32]
    53f0:	bl	2c20 <chdir@plt>
    53f4:	cmp	w0, #0x0
    53f8:	b.ge	5420 <pipecmd_exec@@Base+0x128>  // b.tcont
    53fc:	bl	2e40 <__errno_location@plt>
    5400:	ldr	w1, [x0]
    5404:	ldr	x0, [sp, #40]
    5408:	ldr	x0, [x0, #32]
    540c:	mov	x3, x0
    5410:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5414:	add	x2, x0, #0xb70
    5418:	mov	w0, #0xff                  	// #255
    541c:	bl	2910 <error@plt>
    5420:	str	wzr, [sp, #268]
    5424:	b	54dc <pipecmd_exec@@Base+0x1e4>
    5428:	ldr	x0, [sp, #40]
    542c:	ldr	x1, [x0, #48]
    5430:	ldrsw	x0, [sp, #268]
    5434:	lsl	x0, x0, #4
    5438:	add	x0, x1, x0
    543c:	ldr	x0, [x0]
    5440:	cmp	x0, #0x0
    5444:	b.eq	54cc <pipecmd_exec@@Base+0x1d4>  // b.none
    5448:	ldr	x0, [sp, #40]
    544c:	ldr	x1, [x0, #48]
    5450:	ldrsw	x0, [sp, #268]
    5454:	lsl	x0, x0, #4
    5458:	add	x0, x1, x0
    545c:	ldr	x0, [x0, #8]
    5460:	cmp	x0, #0x0
    5464:	b.eq	54ac <pipecmd_exec@@Base+0x1b4>  // b.none
    5468:	ldr	x0, [sp, #40]
    546c:	ldr	x1, [x0, #48]
    5470:	ldrsw	x0, [sp, #268]
    5474:	lsl	x0, x0, #4
    5478:	add	x0, x1, x0
    547c:	ldr	x3, [x0]
    5480:	ldr	x0, [sp, #40]
    5484:	ldr	x1, [x0, #48]
    5488:	ldrsw	x0, [sp, #268]
    548c:	lsl	x0, x0, #4
    5490:	add	x0, x1, x0
    5494:	ldr	x0, [x0, #8]
    5498:	mov	w2, #0x1                   	// #1
    549c:	mov	x1, x0
    54a0:	mov	x0, x3
    54a4:	bl	2990 <setenv@plt>
    54a8:	b	54d0 <pipecmd_exec@@Base+0x1d8>
    54ac:	ldr	x0, [sp, #40]
    54b0:	ldr	x1, [x0, #48]
    54b4:	ldrsw	x0, [sp, #268]
    54b8:	lsl	x0, x0, #4
    54bc:	add	x0, x1, x0
    54c0:	ldr	x0, [x0]
    54c4:	bl	2cf0 <unsetenv@plt>
    54c8:	b	54d0 <pipecmd_exec@@Base+0x1d8>
    54cc:	bl	2e10 <clearenv@plt>
    54d0:	ldr	w0, [sp, #268]
    54d4:	add	w0, w0, #0x1
    54d8:	str	w0, [sp, #268]
    54dc:	ldr	x0, [sp, #40]
    54e0:	ldr	w0, [x0, #40]
    54e4:	ldr	w1, [sp, #268]
    54e8:	cmp	w1, w0
    54ec:	b.lt	5428 <pipecmd_exec@@Base+0x130>  // b.tstop
    54f0:	ldr	x0, [sp, #40]
    54f4:	ldr	w0, [x0]
    54f8:	cmp	w0, #0x2
    54fc:	b.eq	5608 <pipecmd_exec@@Base+0x310>  // b.none
    5500:	cmp	w0, #0x2
    5504:	b.hi	5934 <pipecmd_exec@@Base+0x63c>  // b.pmore
    5508:	cmp	w0, #0x0
    550c:	b.eq	551c <pipecmd_exec@@Base+0x224>  // b.none
    5510:	cmp	w0, #0x1
    5514:	b.eq	556c <pipecmd_exec@@Base+0x274>  // b.none
    5518:	b	5934 <pipecmd_exec@@Base+0x63c>
    551c:	ldr	x0, [sp, #40]
    5520:	add	x0, x0, #0x50
    5524:	str	x0, [sp, #216]
    5528:	ldr	x0, [sp, #40]
    552c:	ldr	x0, [x0, #56]
    5530:	cmp	x0, #0x0
    5534:	b.eq	554c <pipecmd_exec@@Base+0x254>  // b.none
    5538:	ldr	x0, [sp, #40]
    553c:	ldr	x1, [x0, #56]
    5540:	ldr	x0, [sp, #40]
    5544:	ldr	x0, [x0, #72]
    5548:	blr	x1
    554c:	ldr	x0, [sp, #40]
    5550:	ldr	x2, [x0, #8]
    5554:	ldr	x0, [sp, #216]
    5558:	ldr	x0, [x0, #8]
    555c:	mov	x1, x0
    5560:	mov	x0, x2
    5564:	bl	2be0 <execvp@plt>
    5568:	b	5934 <pipecmd_exec@@Base+0x63c>
    556c:	ldr	x0, [sp, #40]
    5570:	add	x0, x0, #0x50
    5574:	str	x0, [sp, #224]
    5578:	ldr	x0, [sp, #40]
    557c:	ldr	x0, [x0, #56]
    5580:	cmp	x0, #0x0
    5584:	b.eq	559c <pipecmd_exec@@Base+0x2a4>  // b.none
    5588:	ldr	x0, [sp, #40]
    558c:	ldr	x1, [x0, #56]
    5590:	ldr	x0, [sp, #40]
    5594:	ldr	x0, [x0, #72]
    5598:	blr	x1
    559c:	ldr	x0, [sp, #224]
    55a0:	ldr	x1, [x0]
    55a4:	ldr	x0, [sp, #224]
    55a8:	ldr	x0, [x0, #16]
    55ac:	blr	x1
    55b0:	ldr	x0, [sp, #224]
    55b4:	ldr	x0, [x0, #8]
    55b8:	cmp	x0, #0x0
    55bc:	b.eq	55d4 <pipecmd_exec@@Base+0x2dc>  // b.none
    55c0:	ldr	x0, [sp, #224]
    55c4:	ldr	x1, [x0, #8]
    55c8:	ldr	x0, [sp, #224]
    55cc:	ldr	x0, [x0, #16]
    55d0:	blr	x1
    55d4:	ldr	x0, [sp, #40]
    55d8:	ldr	x0, [x0, #64]
    55dc:	cmp	x0, #0x0
    55e0:	b.eq	55f8 <pipecmd_exec@@Base+0x300>  // b.none
    55e4:	ldr	x0, [sp, #40]
    55e8:	ldr	x1, [x0, #64]
    55ec:	ldr	x0, [sp, #40]
    55f0:	ldr	x0, [x0, #72]
    55f4:	blr	x1
    55f8:	mov	x0, #0x0                   	// #0
    55fc:	bl	2cd0 <fflush@plt>
    5600:	mov	w0, #0x0                   	// #0
    5604:	bl	28c0 <_exit@plt>
    5608:	ldr	x0, [sp, #40]
    560c:	add	x0, x0, #0x50
    5610:	str	x0, [sp, #256]
    5614:	mov	x0, #0x0                   	// #0
    5618:	bl	2cd0 <fflush@plt>
    561c:	add	x0, sp, #0x38
    5620:	mov	x2, #0x98                  	// #152
    5624:	mov	w1, #0x0                   	// #0
    5628:	bl	2ad0 <memset@plt>
    562c:	str	xzr, [sp, #56]
    5630:	add	x0, sp, #0x38
    5634:	add	x0, x0, #0x8
    5638:	bl	2ac0 <sigemptyset@plt>
    563c:	str	wzr, [sp, #192]
    5640:	add	x0, sp, #0x38
    5644:	mov	x2, #0x0                   	// #0
    5648:	mov	x1, x0
    564c:	mov	w0, #0x11                  	// #17
    5650:	bl	2b70 <sigaction@plt>
    5654:	cmn	w0, #0x1
    5658:	b.ne	5674 <pipecmd_exec@@Base+0x37c>  // b.any
    565c:	bl	2e40 <__errno_location@plt>
    5660:	ldr	w1, [x0]
    5664:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5668:	add	x2, x0, #0xb90
    566c:	mov	w0, #0x2                   	// #2
    5670:	bl	2910 <error@plt>
    5674:	str	wzr, [sp, #268]
    5678:	b	5918 <pipecmd_exec@@Base+0x620>
    567c:	ldr	x0, [sp, #256]
    5680:	ldr	x1, [x0, #8]
    5684:	ldrsw	x0, [sp, #268]
    5688:	lsl	x0, x0, #3
    568c:	add	x0, x1, x0
    5690:	ldr	x0, [x0]
    5694:	str	x0, [sp, #248]
    5698:	bl	2a20 <fork@plt>
    569c:	str	w0, [sp, #244]
    56a0:	ldr	w0, [sp, #244]
    56a4:	cmp	w0, #0x0
    56a8:	b.ge	56c4 <pipecmd_exec@@Base+0x3cc>  // b.tcont
    56ac:	bl	2e40 <__errno_location@plt>
    56b0:	ldr	w1, [x0]
    56b4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    56b8:	add	x2, x0, #0xbb0
    56bc:	mov	w0, #0x2                   	// #2
    56c0:	bl	2910 <error@plt>
    56c4:	ldr	w0, [sp, #244]
    56c8:	cmp	w0, #0x0
    56cc:	b.ne	56d8 <pipecmd_exec@@Base+0x3e0>  // b.any
    56d0:	ldr	x0, [sp, #248]
    56d4:	bl	52f8 <pipecmd_exec@@Base>
    56d8:	ldr	x0, [sp, #248]
    56dc:	ldr	x0, [x0, #8]
    56e0:	ldr	w2, [sp, #244]
    56e4:	mov	x1, x0
    56e8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    56ec:	add	x0, x0, #0xbc0
    56f0:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    56f4:	b	5724 <pipecmd_exec@@Base+0x42c>
    56f8:	bl	2e40 <__errno_location@plt>
    56fc:	ldr	w0, [x0]
    5700:	cmp	w0, #0x4
    5704:	b.ne	570c <pipecmd_exec@@Base+0x414>  // b.any
    5708:	b	5724 <pipecmd_exec@@Base+0x42c>
    570c:	bl	2e40 <__errno_location@plt>
    5710:	ldr	w1, [x0]
    5714:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5718:	add	x2, x0, #0xbd8
    571c:	mov	w0, #0x2                   	// #2
    5720:	bl	2910 <error@plt>
    5724:	add	x0, sp, #0xd4
    5728:	mov	w2, #0x0                   	// #0
    572c:	mov	x1, x0
    5730:	ldr	w0, [sp, #244]
    5734:	bl	2e70 <waitpid@plt>
    5738:	cmp	w0, #0x0
    573c:	b.lt	56f8 <pipecmd_exec@@Base+0x400>  // b.tstop
    5740:	ldr	x0, [sp, #248]
    5744:	ldr	x0, [x0, #8]
    5748:	ldr	w1, [sp, #212]
    574c:	mov	w3, w1
    5750:	ldr	w2, [sp, #244]
    5754:	mov	x1, x0
    5758:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    575c:	add	x0, x0, #0xbe8
    5760:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    5764:	ldr	w0, [sp, #212]
    5768:	and	w0, w0, #0xff
    576c:	and	w0, w0, #0x7f
    5770:	and	w0, w0, #0xff
    5774:	add	w0, w0, #0x1
    5778:	and	w0, w0, #0xff
    577c:	sxtb	w0, w0
    5780:	asr	w0, w0, #1
    5784:	sxtb	w0, w0
    5788:	cmp	w0, #0x0
    578c:	b.le	5834 <pipecmd_exec@@Base+0x53c>
    5790:	ldr	w0, [sp, #212]
    5794:	and	w0, w0, #0x7f
    5798:	str	w0, [sp, #240]
    579c:	ldr	w0, [sp, #240]
    57a0:	cmp	w0, #0xd
    57a4:	b.ne	57b0 <pipecmd_exec@@Base+0x4b8>  // b.any
    57a8:	str	wzr, [sp, #212]
    57ac:	b	5860 <pipecmd_exec@@Base+0x568>
    57b0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    57b4:	add	x0, x0, #0xc00
    57b8:	bl	2e50 <getenv@plt>
    57bc:	cmp	x0, #0x0
    57c0:	b.ne	5860 <pipecmd_exec@@Base+0x568>  // b.any
    57c4:	ldr	w0, [sp, #212]
    57c8:	and	w0, w0, #0x80
    57cc:	cmp	w0, #0x0
    57d0:	b.eq	5804 <pipecmd_exec@@Base+0x50c>  // b.none
    57d4:	ldr	x0, [sp, #248]
    57d8:	ldr	x19, [x0, #8]
    57dc:	ldr	w0, [sp, #240]
    57e0:	bl	2df0 <strsignal@plt>
    57e4:	mov	x4, x0
    57e8:	mov	x3, x19
    57ec:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    57f0:	add	x2, x0, #0xc10
    57f4:	mov	w1, #0x0                   	// #0
    57f8:	mov	w0, #0x0                   	// #0
    57fc:	bl	2910 <error@plt>
    5800:	b	5860 <pipecmd_exec@@Base+0x568>
    5804:	ldr	x0, [sp, #248]
    5808:	ldr	x19, [x0, #8]
    580c:	ldr	w0, [sp, #240]
    5810:	bl	2df0 <strsignal@plt>
    5814:	mov	x4, x0
    5818:	mov	x3, x19
    581c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5820:	add	x2, x0, #0xc28
    5824:	mov	w1, #0x0                   	// #0
    5828:	mov	w0, #0x0                   	// #0
    582c:	bl	2910 <error@plt>
    5830:	b	5860 <pipecmd_exec@@Base+0x568>
    5834:	ldr	w0, [sp, #212]
    5838:	and	w0, w0, #0x7f
    583c:	cmp	w0, #0x0
    5840:	b.eq	5860 <pipecmd_exec@@Base+0x568>  // b.none
    5844:	ldr	w0, [sp, #212]
    5848:	mov	w3, w0
    584c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5850:	add	x2, x0, #0xc30
    5854:	mov	w1, #0x0                   	// #0
    5858:	mov	w0, #0x0                   	// #0
    585c:	bl	2910 <error@plt>
    5860:	ldr	x0, [sp, #248]
    5864:	ldr	w0, [x0]
    5868:	cmp	w0, #0x1
    586c:	b.ne	58a0 <pipecmd_exec@@Base+0x5a8>  // b.any
    5870:	ldr	x0, [sp, #248]
    5874:	add	x0, x0, #0x50
    5878:	str	x0, [sp, #232]
    587c:	ldr	x0, [sp, #232]
    5880:	ldr	x0, [x0, #8]
    5884:	cmp	x0, #0x0
    5888:	b.eq	58a0 <pipecmd_exec@@Base+0x5a8>  // b.none
    588c:	ldr	x0, [sp, #232]
    5890:	ldr	x1, [x0, #8]
    5894:	ldr	x0, [sp, #232]
    5898:	ldr	x0, [x0, #16]
    589c:	blr	x1
    58a0:	ldr	w0, [sp, #212]
    58a4:	and	w0, w0, #0xff
    58a8:	and	w0, w0, #0x7f
    58ac:	and	w0, w0, #0xff
    58b0:	add	w0, w0, #0x1
    58b4:	and	w0, w0, #0xff
    58b8:	sxtb	w0, w0
    58bc:	asr	w0, w0, #1
    58c0:	sxtb	w0, w0
    58c4:	cmp	w0, #0x0
    58c8:	b.le	58e0 <pipecmd_exec@@Base+0x5e8>
    58cc:	ldr	w0, [sp, #212]
    58d0:	and	w0, w0, #0x7f
    58d4:	bl	28f0 <raise@plt>
    58d8:	mov	w0, #0x1                   	// #1
    58dc:	bl	28c0 <_exit@plt>
    58e0:	ldr	w0, [sp, #212]
    58e4:	cmp	w0, #0x0
    58e8:	b.eq	590c <pipecmd_exec@@Base+0x614>  // b.none
    58ec:	ldr	w0, [sp, #212]
    58f0:	and	w0, w0, #0x7f
    58f4:	cmp	w0, #0x0
    58f8:	b.ne	590c <pipecmd_exec@@Base+0x614>  // b.any
    58fc:	ldr	w0, [sp, #212]
    5900:	asr	w0, w0, #8
    5904:	and	w0, w0, #0xff
    5908:	bl	28c0 <_exit@plt>
    590c:	ldr	w0, [sp, #268]
    5910:	add	w0, w0, #0x1
    5914:	str	w0, [sp, #268]
    5918:	ldr	x0, [sp, #256]
    591c:	ldr	w0, [x0]
    5920:	ldr	w1, [sp, #268]
    5924:	cmp	w1, w0
    5928:	b.lt	567c <pipecmd_exec@@Base+0x384>  // b.tstop
    592c:	mov	w0, #0x0                   	// #0
    5930:	bl	28c0 <_exit@plt>
    5934:	bl	2e40 <__errno_location@plt>
    5938:	ldr	w1, [x0]
    593c:	ldr	x0, [sp, #40]
    5940:	ldr	x0, [x0, #8]
    5944:	mov	x3, x0
    5948:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    594c:	add	x2, x0, #0xc48
    5950:	mov	w0, #0xff                  	// #255
    5954:	bl	2910 <error@plt>
    5958:	mov	w0, #0xff                  	// #255
    595c:	bl	28c0 <_exit@plt>

0000000000005960 <pipecmd_free@@Base>:
    5960:	stp	x29, x30, [sp, #-64]!
    5964:	mov	x29, sp
    5968:	str	x0, [sp, #24]
    596c:	ldr	x0, [sp, #24]
    5970:	cmp	x0, #0x0
    5974:	b.eq	5af0 <pipecmd_free@@Base+0x190>  // b.none
    5978:	ldr	x0, [sp, #24]
    597c:	ldr	x0, [x0, #8]
    5980:	bl	2c30 <free@plt>
    5984:	ldr	x0, [sp, #24]
    5988:	ldr	x0, [x0, #32]
    598c:	bl	2c30 <free@plt>
    5990:	str	wzr, [sp, #60]
    5994:	b	59dc <pipecmd_free@@Base+0x7c>
    5998:	ldr	x0, [sp, #24]
    599c:	ldr	x1, [x0, #48]
    59a0:	ldrsw	x0, [sp, #60]
    59a4:	lsl	x0, x0, #4
    59a8:	add	x0, x1, x0
    59ac:	ldr	x0, [x0]
    59b0:	bl	2c30 <free@plt>
    59b4:	ldr	x0, [sp, #24]
    59b8:	ldr	x1, [x0, #48]
    59bc:	ldrsw	x0, [sp, #60]
    59c0:	lsl	x0, x0, #4
    59c4:	add	x0, x1, x0
    59c8:	ldr	x0, [x0, #8]
    59cc:	bl	2c30 <free@plt>
    59d0:	ldr	w0, [sp, #60]
    59d4:	add	w0, w0, #0x1
    59d8:	str	w0, [sp, #60]
    59dc:	ldr	x0, [sp, #24]
    59e0:	ldr	w0, [x0, #40]
    59e4:	ldr	w1, [sp, #60]
    59e8:	cmp	w1, w0
    59ec:	b.lt	5998 <pipecmd_free@@Base+0x38>  // b.tstop
    59f0:	ldr	x0, [sp, #24]
    59f4:	ldr	x0, [x0, #48]
    59f8:	bl	2c30 <free@plt>
    59fc:	ldr	x0, [sp, #24]
    5a00:	ldr	w0, [x0]
    5a04:	cmp	w0, #0x2
    5a08:	b.eq	5a84 <pipecmd_free@@Base+0x124>  // b.none
    5a0c:	cmp	w0, #0x2
    5a10:	b.hi	5ae4 <pipecmd_free@@Base+0x184>  // b.pmore
    5a14:	cmp	w0, #0x0
    5a18:	b.eq	5a24 <pipecmd_free@@Base+0xc4>  // b.none
    5a1c:	cmp	w0, #0x1
    5a20:	b	5ae4 <pipecmd_free@@Base+0x184>
    5a24:	ldr	x0, [sp, #24]
    5a28:	add	x0, x0, #0x50
    5a2c:	str	x0, [sp, #40]
    5a30:	str	wzr, [sp, #60]
    5a34:	b	5a60 <pipecmd_free@@Base+0x100>
    5a38:	ldr	x0, [sp, #40]
    5a3c:	ldr	x1, [x0, #8]
    5a40:	ldrsw	x0, [sp, #60]
    5a44:	lsl	x0, x0, #3
    5a48:	add	x0, x1, x0
    5a4c:	ldr	x0, [x0]
    5a50:	bl	2c30 <free@plt>
    5a54:	ldr	w0, [sp, #60]
    5a58:	add	w0, w0, #0x1
    5a5c:	str	w0, [sp, #60]
    5a60:	ldr	x0, [sp, #40]
    5a64:	ldr	w0, [x0]
    5a68:	ldr	w1, [sp, #60]
    5a6c:	cmp	w1, w0
    5a70:	b.lt	5a38 <pipecmd_free@@Base+0xd8>  // b.tstop
    5a74:	ldr	x0, [sp, #40]
    5a78:	ldr	x0, [x0, #8]
    5a7c:	bl	2c30 <free@plt>
    5a80:	b	5ae4 <pipecmd_free@@Base+0x184>
    5a84:	ldr	x0, [sp, #24]
    5a88:	add	x0, x0, #0x50
    5a8c:	str	x0, [sp, #48]
    5a90:	str	wzr, [sp, #60]
    5a94:	b	5ac0 <pipecmd_free@@Base+0x160>
    5a98:	ldr	x0, [sp, #48]
    5a9c:	ldr	x1, [x0, #8]
    5aa0:	ldrsw	x0, [sp, #60]
    5aa4:	lsl	x0, x0, #3
    5aa8:	add	x0, x1, x0
    5aac:	ldr	x0, [x0]
    5ab0:	bl	5960 <pipecmd_free@@Base>
    5ab4:	ldr	w0, [sp, #60]
    5ab8:	add	w0, w0, #0x1
    5abc:	str	w0, [sp, #60]
    5ac0:	ldr	x0, [sp, #48]
    5ac4:	ldr	w0, [x0]
    5ac8:	ldr	w1, [sp, #60]
    5acc:	cmp	w1, w0
    5ad0:	b.lt	5a98 <pipecmd_free@@Base+0x138>  // b.tstop
    5ad4:	ldr	x0, [sp, #48]
    5ad8:	ldr	x0, [x0, #8]
    5adc:	bl	2c30 <free@plt>
    5ae0:	nop
    5ae4:	ldr	x0, [sp, #24]
    5ae8:	bl	2c30 <free@plt>
    5aec:	b	5af4 <pipecmd_free@@Base+0x194>
    5af0:	nop
    5af4:	ldp	x29, x30, [sp], #64
    5af8:	ret

0000000000005afc <pipeline_new@@Base>:
    5afc:	stp	x29, x30, [sp, #-32]!
    5b00:	mov	x29, sp
    5b04:	mov	x0, #0x90                  	// #144
    5b08:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    5b0c:	str	x0, [sp, #24]
    5b10:	ldr	x0, [sp, #24]
    5b14:	str	wzr, [x0]
    5b18:	ldr	x0, [sp, #24]
    5b1c:	mov	w1, #0x4                   	// #4
    5b20:	str	w1, [x0, #4]
    5b24:	ldr	x0, [sp, #24]
    5b28:	ldr	w0, [x0, #4]
    5b2c:	sxtw	x0, w0
    5b30:	mov	x1, #0x8                   	// #8
    5b34:	bl	b088 <pipeline_peekline@@Base+0xec4>
    5b38:	mov	x1, x0
    5b3c:	ldr	x0, [sp, #24]
    5b40:	str	x1, [x0, #8]
    5b44:	ldr	x0, [sp, #24]
    5b48:	str	xzr, [x0, #16]
    5b4c:	ldr	x0, [sp, #24]
    5b50:	str	xzr, [x0, #24]
    5b54:	ldr	x0, [sp, #24]
    5b58:	str	wzr, [x0, #36]
    5b5c:	ldr	x0, [sp, #24]
    5b60:	ldr	w1, [x0, #36]
    5b64:	ldr	x0, [sp, #24]
    5b68:	str	w1, [x0, #32]
    5b6c:	ldr	x0, [sp, #24]
    5b70:	str	wzr, [x0, #44]
    5b74:	ldr	x0, [sp, #24]
    5b78:	ldr	w1, [x0, #44]
    5b7c:	ldr	x0, [sp, #24]
    5b80:	str	w1, [x0, #40]
    5b84:	ldr	x0, [sp, #24]
    5b88:	str	xzr, [x0, #56]
    5b8c:	ldr	x0, [sp, #24]
    5b90:	ldr	x1, [x0, #56]
    5b94:	ldr	x0, [sp, #24]
    5b98:	str	x1, [x0, #48]
    5b9c:	ldr	x0, [sp, #24]
    5ba0:	mov	w1, #0xffffffff            	// #-1
    5ba4:	str	w1, [x0, #68]
    5ba8:	ldr	x0, [sp, #24]
    5bac:	ldr	w1, [x0, #68]
    5bb0:	ldr	x0, [sp, #24]
    5bb4:	str	w1, [x0, #64]
    5bb8:	ldr	x0, [sp, #24]
    5bbc:	str	xzr, [x0, #80]
    5bc0:	ldr	x0, [sp, #24]
    5bc4:	ldr	x1, [x0, #80]
    5bc8:	ldr	x0, [sp, #24]
    5bcc:	str	x1, [x0, #72]
    5bd0:	ldr	x0, [sp, #24]
    5bd4:	str	xzr, [x0, #88]
    5bd8:	ldr	x0, [sp, #24]
    5bdc:	str	xzr, [x0, #96]
    5be0:	ldr	x0, [sp, #24]
    5be4:	str	xzr, [x0, #112]
    5be8:	ldr	x0, [sp, #24]
    5bec:	ldr	x1, [x0, #112]
    5bf0:	ldr	x0, [sp, #24]
    5bf4:	str	x1, [x0, #104]
    5bf8:	ldr	x0, [sp, #24]
    5bfc:	str	xzr, [x0, #120]
    5c00:	ldr	x0, [sp, #24]
    5c04:	str	xzr, [x0, #128]
    5c08:	ldr	x0, [sp, #24]
    5c0c:	str	wzr, [x0, #136]
    5c10:	ldr	x0, [sp, #24]
    5c14:	ldp	x29, x30, [sp], #32
    5c18:	ret

0000000000005c1c <pipeline_new_commandv@@Base>:
    5c1c:	stp	x29, x30, [sp, #-96]!
    5c20:	mov	x29, sp
    5c24:	str	x19, [sp, #16]
    5c28:	str	x0, [sp, #72]
    5c2c:	mov	x19, x1
    5c30:	bl	2dd0 <pipeline_new@plt>
    5c34:	str	x0, [sp, #88]
    5c38:	ldr	x1, [sp, #72]
    5c3c:	ldr	x0, [sp, #88]
    5c40:	bl	2ca0 <pipeline_command@plt>
    5c44:	add	x2, sp, #0x20
    5c48:	mov	x3, x19
    5c4c:	ldp	x0, x1, [x3]
    5c50:	stp	x0, x1, [x2]
    5c54:	ldp	x0, x1, [x3, #16]
    5c58:	stp	x0, x1, [x2, #16]
    5c5c:	add	x0, sp, #0x20
    5c60:	mov	x1, x0
    5c64:	ldr	x0, [sp, #88]
    5c68:	bl	2c00 <pipeline_commandv@plt>
    5c6c:	ldr	x0, [sp, #88]
    5c70:	ldr	x19, [sp, #16]
    5c74:	ldp	x29, x30, [sp], #96
    5c78:	ret

0000000000005c7c <pipeline_new_commands@@Base>:
    5c7c:	stp	x29, x30, [sp, #-304]!
    5c80:	mov	x29, sp
    5c84:	str	x0, [sp, #56]
    5c88:	str	x1, [sp, #248]
    5c8c:	str	x2, [sp, #256]
    5c90:	str	x3, [sp, #264]
    5c94:	str	x4, [sp, #272]
    5c98:	str	x5, [sp, #280]
    5c9c:	str	x6, [sp, #288]
    5ca0:	str	x7, [sp, #296]
    5ca4:	str	q0, [sp, #112]
    5ca8:	str	q1, [sp, #128]
    5cac:	str	q2, [sp, #144]
    5cb0:	str	q3, [sp, #160]
    5cb4:	str	q4, [sp, #176]
    5cb8:	str	q5, [sp, #192]
    5cbc:	str	q6, [sp, #208]
    5cc0:	str	q7, [sp, #224]
    5cc4:	add	x0, sp, #0x130
    5cc8:	str	x0, [sp, #72]
    5ccc:	add	x0, sp, #0x130
    5cd0:	str	x0, [sp, #80]
    5cd4:	add	x0, sp, #0xf0
    5cd8:	str	x0, [sp, #88]
    5cdc:	mov	w0, #0xffffffc8            	// #-56
    5ce0:	str	w0, [sp, #96]
    5ce4:	mov	w0, #0xffffff80            	// #-128
    5ce8:	str	w0, [sp, #100]
    5cec:	add	x2, sp, #0x10
    5cf0:	add	x3, sp, #0x48
    5cf4:	ldp	x0, x1, [x3]
    5cf8:	stp	x0, x1, [x2]
    5cfc:	ldp	x0, x1, [x3, #16]
    5d00:	stp	x0, x1, [x2, #16]
    5d04:	add	x0, sp, #0x10
    5d08:	mov	x1, x0
    5d0c:	ldr	x0, [sp, #56]
    5d10:	bl	2950 <pipeline_new_commandv@plt>
    5d14:	str	x0, [sp, #104]
    5d18:	ldr	x0, [sp, #104]
    5d1c:	ldp	x29, x30, [sp], #304
    5d20:	ret

0000000000005d24 <pipeline_new_command_argv@@Base>:
    5d24:	stp	x29, x30, [sp, #-96]!
    5d28:	mov	x29, sp
    5d2c:	str	x19, [sp, #16]
    5d30:	str	x0, [sp, #72]
    5d34:	mov	x19, x1
    5d38:	bl	2dd0 <pipeline_new@plt>
    5d3c:	str	x0, [sp, #88]
    5d40:	add	x2, sp, #0x20
    5d44:	mov	x3, x19
    5d48:	ldp	x0, x1, [x3]
    5d4c:	stp	x0, x1, [x2]
    5d50:	ldp	x0, x1, [x3, #16]
    5d54:	stp	x0, x1, [x2, #16]
    5d58:	add	x0, sp, #0x20
    5d5c:	mov	x1, x0
    5d60:	ldr	x0, [sp, #72]
    5d64:	bl	2980 <pipecmd_new_argv@plt>
    5d68:	str	x0, [sp, #80]
    5d6c:	ldr	x1, [sp, #80]
    5d70:	ldr	x0, [sp, #88]
    5d74:	bl	2ca0 <pipeline_command@plt>
    5d78:	ldr	x0, [sp, #88]
    5d7c:	ldr	x19, [sp, #16]
    5d80:	ldp	x29, x30, [sp], #96
    5d84:	ret

0000000000005d88 <pipeline_new_command_args@@Base>:
    5d88:	stp	x29, x30, [sp, #-304]!
    5d8c:	mov	x29, sp
    5d90:	str	x0, [sp, #56]
    5d94:	str	x1, [sp, #248]
    5d98:	str	x2, [sp, #256]
    5d9c:	str	x3, [sp, #264]
    5da0:	str	x4, [sp, #272]
    5da4:	str	x5, [sp, #280]
    5da8:	str	x6, [sp, #288]
    5dac:	str	x7, [sp, #296]
    5db0:	str	q0, [sp, #112]
    5db4:	str	q1, [sp, #128]
    5db8:	str	q2, [sp, #144]
    5dbc:	str	q3, [sp, #160]
    5dc0:	str	q4, [sp, #176]
    5dc4:	str	q5, [sp, #192]
    5dc8:	str	q6, [sp, #208]
    5dcc:	str	q7, [sp, #224]
    5dd0:	add	x0, sp, #0x130
    5dd4:	str	x0, [sp, #72]
    5dd8:	add	x0, sp, #0x130
    5ddc:	str	x0, [sp, #80]
    5de0:	add	x0, sp, #0xf0
    5de4:	str	x0, [sp, #88]
    5de8:	mov	w0, #0xffffffc8            	// #-56
    5dec:	str	w0, [sp, #96]
    5df0:	mov	w0, #0xffffff80            	// #-128
    5df4:	str	w0, [sp, #100]
    5df8:	add	x2, sp, #0x10
    5dfc:	add	x3, sp, #0x48
    5e00:	ldp	x0, x1, [x3]
    5e04:	stp	x0, x1, [x2]
    5e08:	ldp	x0, x1, [x3, #16]
    5e0c:	stp	x0, x1, [x2, #16]
    5e10:	add	x0, sp, #0x10
    5e14:	mov	x1, x0
    5e18:	ldr	x0, [sp, #56]
    5e1c:	bl	2ea0 <pipeline_new_command_argv@plt>
    5e20:	str	x0, [sp, #104]
    5e24:	ldr	x0, [sp, #104]
    5e28:	ldp	x29, x30, [sp], #304
    5e2c:	ret

0000000000005e30 <pipeline_join@@Base>:
    5e30:	stp	x29, x30, [sp, #-64]!
    5e34:	mov	x29, sp
    5e38:	str	x19, [sp, #16]
    5e3c:	str	x0, [sp, #40]
    5e40:	str	x1, [sp, #32]
    5e44:	mov	x0, #0x90                  	// #144
    5e48:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    5e4c:	str	x0, [sp, #48]
    5e50:	ldr	x0, [sp, #40]
    5e54:	ldr	x0, [x0, #16]
    5e58:	cmp	x0, #0x0
    5e5c:	b.eq	5e80 <pipeline_join@@Base+0x50>  // b.none
    5e60:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    5e64:	add	x3, x0, #0x100
    5e68:	mov	w2, #0x40c                 	// #1036
    5e6c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5e70:	add	x1, x0, #0x950
    5e74:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5e78:	add	x0, x0, #0xc60
    5e7c:	bl	2e30 <__assert_fail@plt>
    5e80:	ldr	x0, [sp, #32]
    5e84:	ldr	x0, [x0, #16]
    5e88:	cmp	x0, #0x0
    5e8c:	b.eq	5eb0 <pipeline_join@@Base+0x80>  // b.none
    5e90:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    5e94:	add	x3, x0, #0x100
    5e98:	mov	w2, #0x40d                 	// #1037
    5e9c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5ea0:	add	x1, x0, #0x950
    5ea4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5ea8:	add	x0, x0, #0xc70
    5eac:	bl	2e30 <__assert_fail@plt>
    5eb0:	ldr	x0, [sp, #40]
    5eb4:	ldr	x0, [x0, #24]
    5eb8:	cmp	x0, #0x0
    5ebc:	b.eq	5ee0 <pipeline_join@@Base+0xb0>  // b.none
    5ec0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    5ec4:	add	x3, x0, #0x100
    5ec8:	mov	w2, #0x40e                 	// #1038
    5ecc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5ed0:	add	x1, x0, #0x950
    5ed4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5ed8:	add	x0, x0, #0xc80
    5edc:	bl	2e30 <__assert_fail@plt>
    5ee0:	ldr	x0, [sp, #32]
    5ee4:	ldr	x0, [x0, #24]
    5ee8:	cmp	x0, #0x0
    5eec:	b.eq	5f10 <pipeline_join@@Base+0xe0>  // b.none
    5ef0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    5ef4:	add	x3, x0, #0x100
    5ef8:	mov	w2, #0x40f                 	// #1039
    5efc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5f00:	add	x1, x0, #0x950
    5f04:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    5f08:	add	x0, x0, #0xc90
    5f0c:	bl	2e30 <__assert_fail@plt>
    5f10:	ldr	x0, [sp, #40]
    5f14:	ldr	w1, [x0]
    5f18:	ldr	x0, [sp, #32]
    5f1c:	ldr	w0, [x0]
    5f20:	add	w1, w1, w0
    5f24:	ldr	x0, [sp, #48]
    5f28:	str	w1, [x0]
    5f2c:	ldr	x0, [sp, #40]
    5f30:	ldr	w1, [x0]
    5f34:	ldr	x0, [sp, #32]
    5f38:	ldr	w0, [x0]
    5f3c:	add	w1, w1, w0
    5f40:	ldr	x0, [sp, #48]
    5f44:	str	w1, [x0, #4]
    5f48:	ldr	x0, [sp, #48]
    5f4c:	ldr	w0, [x0, #4]
    5f50:	sxtw	x0, w0
    5f54:	mov	x1, #0x8                   	// #8
    5f58:	bl	b088 <pipeline_peekline@@Base+0xec4>
    5f5c:	mov	x1, x0
    5f60:	ldr	x0, [sp, #48]
    5f64:	str	x1, [x0, #8]
    5f68:	ldr	x0, [sp, #48]
    5f6c:	str	xzr, [x0, #16]
    5f70:	ldr	x0, [sp, #48]
    5f74:	str	xzr, [x0, #24]
    5f78:	ldr	x0, [sp, #40]
    5f7c:	ldr	w1, [x0, #32]
    5f80:	ldr	x0, [sp, #48]
    5f84:	str	w1, [x0, #32]
    5f88:	ldr	x0, [sp, #40]
    5f8c:	ldr	w1, [x0, #40]
    5f90:	ldr	x0, [sp, #48]
    5f94:	str	w1, [x0, #40]
    5f98:	ldr	x0, [sp, #40]
    5f9c:	ldr	x0, [x0, #48]
    5fa0:	cmp	x0, #0x0
    5fa4:	b.eq	5fbc <pipeline_join@@Base+0x18c>  // b.none
    5fa8:	ldr	x0, [sp, #40]
    5fac:	ldr	x0, [x0, #48]
    5fb0:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    5fb4:	mov	x1, x0
    5fb8:	b	5fc0 <pipeline_join@@Base+0x190>
    5fbc:	mov	x1, #0x0                   	// #0
    5fc0:	ldr	x0, [sp, #48]
    5fc4:	str	x1, [x0, #48]
    5fc8:	ldr	x0, [sp, #32]
    5fcc:	ldr	w1, [x0, #36]
    5fd0:	ldr	x0, [sp, #48]
    5fd4:	str	w1, [x0, #36]
    5fd8:	ldr	x0, [sp, #32]
    5fdc:	ldr	w1, [x0, #44]
    5fe0:	ldr	x0, [sp, #48]
    5fe4:	str	w1, [x0, #44]
    5fe8:	ldr	x0, [sp, #32]
    5fec:	ldr	x0, [x0, #56]
    5ff0:	cmp	x0, #0x0
    5ff4:	b.eq	600c <pipeline_join@@Base+0x1dc>  // b.none
    5ff8:	ldr	x0, [sp, #32]
    5ffc:	ldr	x0, [x0, #56]
    6000:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    6004:	mov	x1, x0
    6008:	b	6010 <pipeline_join@@Base+0x1e0>
    600c:	mov	x1, #0x0                   	// #0
    6010:	ldr	x0, [sp, #48]
    6014:	str	x1, [x0, #56]
    6018:	ldr	x0, [sp, #40]
    601c:	ldr	w1, [x0, #64]
    6020:	ldr	x0, [sp, #48]
    6024:	str	w1, [x0, #64]
    6028:	ldr	x0, [sp, #32]
    602c:	ldr	w1, [x0, #68]
    6030:	ldr	x0, [sp, #48]
    6034:	str	w1, [x0, #68]
    6038:	ldr	x0, [sp, #40]
    603c:	ldr	x1, [x0, #72]
    6040:	ldr	x0, [sp, #48]
    6044:	str	x1, [x0, #72]
    6048:	ldr	x0, [sp, #32]
    604c:	ldr	x1, [x0, #80]
    6050:	ldr	x0, [sp, #48]
    6054:	str	x1, [x0, #80]
    6058:	ldr	x0, [sp, #48]
    605c:	str	xzr, [x0, #88]
    6060:	ldr	x0, [sp, #48]
    6064:	str	xzr, [x0, #96]
    6068:	ldr	x0, [sp, #48]
    606c:	str	xzr, [x0, #112]
    6070:	ldr	x0, [sp, #48]
    6074:	ldr	x1, [x0, #112]
    6078:	ldr	x0, [sp, #48]
    607c:	str	x1, [x0, #104]
    6080:	ldr	x0, [sp, #48]
    6084:	str	xzr, [x0, #120]
    6088:	ldr	x0, [sp, #48]
    608c:	str	xzr, [x0, #128]
    6090:	ldr	x0, [sp, #40]
    6094:	ldr	w0, [x0, #136]
    6098:	cmp	w0, #0x0
    609c:	b.ne	60b0 <pipeline_join@@Base+0x280>  // b.any
    60a0:	ldr	x0, [sp, #32]
    60a4:	ldr	w0, [x0, #136]
    60a8:	cmp	w0, #0x0
    60ac:	b.eq	60b8 <pipeline_join@@Base+0x288>  // b.none
    60b0:	mov	w0, #0x1                   	// #1
    60b4:	b	60bc <pipeline_join@@Base+0x28c>
    60b8:	mov	w0, #0x0                   	// #0
    60bc:	ldr	x1, [sp, #48]
    60c0:	str	w0, [x1, #136]
    60c4:	str	wzr, [sp, #60]
    60c8:	b	6110 <pipeline_join@@Base+0x2e0>
    60cc:	ldr	x0, [sp, #40]
    60d0:	ldr	x1, [x0, #8]
    60d4:	ldrsw	x0, [sp, #60]
    60d8:	lsl	x0, x0, #3
    60dc:	add	x0, x1, x0
    60e0:	ldr	x2, [x0]
    60e4:	ldr	x0, [sp, #48]
    60e8:	ldr	x1, [x0, #8]
    60ec:	ldrsw	x0, [sp, #60]
    60f0:	lsl	x0, x0, #3
    60f4:	add	x19, x1, x0
    60f8:	mov	x0, x2
    60fc:	bl	2db0 <pipecmd_dup@plt>
    6100:	str	x0, [x19]
    6104:	ldr	w0, [sp, #60]
    6108:	add	w0, w0, #0x1
    610c:	str	w0, [sp, #60]
    6110:	ldr	x0, [sp, #40]
    6114:	ldr	w0, [x0]
    6118:	ldr	w1, [sp, #60]
    611c:	cmp	w1, w0
    6120:	b.lt	60cc <pipeline_join@@Base+0x29c>  // b.tstop
    6124:	str	wzr, [sp, #60]
    6128:	b	6180 <pipeline_join@@Base+0x350>
    612c:	ldr	x0, [sp, #32]
    6130:	ldr	x1, [x0, #8]
    6134:	ldrsw	x0, [sp, #60]
    6138:	lsl	x0, x0, #3
    613c:	add	x0, x1, x0
    6140:	ldr	x3, [x0]
    6144:	ldr	x0, [sp, #48]
    6148:	ldr	x1, [x0, #8]
    614c:	ldr	x0, [sp, #40]
    6150:	ldr	w2, [x0]
    6154:	ldr	w0, [sp, #60]
    6158:	add	w0, w2, w0
    615c:	sxtw	x0, w0
    6160:	lsl	x0, x0, #3
    6164:	add	x19, x1, x0
    6168:	mov	x0, x3
    616c:	bl	2db0 <pipecmd_dup@plt>
    6170:	str	x0, [x19]
    6174:	ldr	w0, [sp, #60]
    6178:	add	w0, w0, #0x1
    617c:	str	w0, [sp, #60]
    6180:	ldr	x0, [sp, #32]
    6184:	ldr	w0, [x0]
    6188:	ldr	w1, [sp, #60]
    618c:	cmp	w1, w0
    6190:	b.lt	612c <pipeline_join@@Base+0x2fc>  // b.tstop
    6194:	ldr	x0, [sp, #48]
    6198:	ldr	x19, [sp, #16]
    619c:	ldp	x29, x30, [sp], #64
    61a0:	ret

00000000000061a4 <pipeline_connect@@Base>:
    61a4:	stp	x29, x30, [sp, #-256]!
    61a8:	mov	x29, sp
    61ac:	str	x0, [sp, #24]
    61b0:	str	x1, [sp, #16]
    61b4:	str	x2, [sp, #208]
    61b8:	str	x3, [sp, #216]
    61bc:	str	x4, [sp, #224]
    61c0:	str	x5, [sp, #232]
    61c4:	str	x6, [sp, #240]
    61c8:	str	x7, [sp, #248]
    61cc:	str	q0, [sp, #80]
    61d0:	str	q1, [sp, #96]
    61d4:	str	q2, [sp, #112]
    61d8:	str	q3, [sp, #128]
    61dc:	str	q4, [sp, #144]
    61e0:	str	q5, [sp, #160]
    61e4:	str	q6, [sp, #176]
    61e8:	str	q7, [sp, #192]
    61ec:	ldr	x0, [sp, #24]
    61f0:	ldr	x0, [x0, #16]
    61f4:	cmp	x0, #0x0
    61f8:	b.ne	6208 <pipeline_connect@@Base+0x64>  // b.any
    61fc:	mov	w1, #0xffffffff            	// #-1
    6200:	ldr	x0, [sp, #24]
    6204:	bl	29f0 <pipeline_want_out@plt>
    6208:	ldr	x0, [sp, #24]
    620c:	ldr	w0, [x0, #36]
    6210:	cmp	w0, #0x1
    6214:	b.eq	6238 <pipeline_connect@@Base+0x94>  // b.none
    6218:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    621c:	add	x3, x0, #0x110
    6220:	mov	w2, #0x439                 	// #1081
    6224:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6228:	add	x1, x0, #0x950
    622c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6230:	add	x0, x0, #0xca0
    6234:	bl	2e30 <__assert_fail@plt>
    6238:	ldr	x0, [sp, #24]
    623c:	ldr	w0, [x0, #44]
    6240:	cmp	w0, #0x0
    6244:	b.lt	6268 <pipeline_connect@@Base+0xc4>  // b.tstop
    6248:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    624c:	add	x3, x0, #0x110
    6250:	mov	w2, #0x43a                 	// #1082
    6254:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6258:	add	x1, x0, #0x950
    625c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6260:	add	x0, x0, #0xcc8
    6264:	bl	2e30 <__assert_fail@plt>
    6268:	add	x0, sp, #0x100
    626c:	str	x0, [sp, #40]
    6270:	add	x0, sp, #0x100
    6274:	str	x0, [sp, #48]
    6278:	add	x0, sp, #0xd0
    627c:	str	x0, [sp, #56]
    6280:	mov	w0, #0xffffffd0            	// #-48
    6284:	str	w0, [sp, #64]
    6288:	mov	w0, #0xffffff80            	// #-128
    628c:	str	w0, [sp, #68]
    6290:	ldr	x0, [sp, #16]
    6294:	str	x0, [sp, #72]
    6298:	b	635c <pipeline_connect@@Base+0x1b8>
    629c:	ldr	x0, [sp, #72]
    62a0:	ldr	x0, [x0, #16]
    62a4:	cmp	x0, #0x0
    62a8:	b.eq	62cc <pipeline_connect@@Base+0x128>  // b.none
    62ac:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    62b0:	add	x3, x0, #0x110
    62b4:	mov	w2, #0x43e                 	// #1086
    62b8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    62bc:	add	x1, x0, #0x950
    62c0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    62c4:	add	x0, x0, #0xce0
    62c8:	bl	2e30 <__assert_fail@plt>
    62cc:	ldr	x0, [sp, #72]
    62d0:	ldr	x1, [sp, #24]
    62d4:	str	x1, [x0, #88]
    62d8:	mov	w1, #0xffffffff            	// #-1
    62dc:	ldr	x0, [sp, #72]
    62e0:	bl	2e60 <pipeline_want_in@plt>
    62e4:	ldr	x0, [sp, #72]
    62e8:	ldr	w0, [x0]
    62ec:	cmp	w0, #0x0
    62f0:	b.ne	6304 <pipeline_connect@@Base+0x160>  // b.any
    62f4:	bl	2a60 <pipecmd_new_passthrough@plt>
    62f8:	mov	x1, x0
    62fc:	ldr	x0, [sp, #72]
    6300:	bl	2ca0 <pipeline_command@plt>
    6304:	ldr	w1, [sp, #64]
    6308:	ldr	x0, [sp, #40]
    630c:	cmp	w1, #0x0
    6310:	b.lt	6324 <pipeline_connect@@Base+0x180>  // b.tstop
    6314:	add	x1, x0, #0xf
    6318:	and	x1, x1, #0xfffffffffffffff8
    631c:	str	x1, [sp, #40]
    6320:	b	6354 <pipeline_connect@@Base+0x1b0>
    6324:	add	w2, w1, #0x8
    6328:	str	w2, [sp, #64]
    632c:	ldr	w2, [sp, #64]
    6330:	cmp	w2, #0x0
    6334:	b.le	6348 <pipeline_connect@@Base+0x1a4>
    6338:	add	x1, x0, #0xf
    633c:	and	x1, x1, #0xfffffffffffffff8
    6340:	str	x1, [sp, #40]
    6344:	b	6354 <pipeline_connect@@Base+0x1b0>
    6348:	ldr	x2, [sp, #48]
    634c:	sxtw	x0, w1
    6350:	add	x0, x2, x0
    6354:	ldr	x0, [x0]
    6358:	str	x0, [sp, #72]
    635c:	ldr	x0, [sp, #72]
    6360:	cmp	x0, #0x0
    6364:	b.ne	629c <pipeline_connect@@Base+0xf8>  // b.any
    6368:	nop
    636c:	nop
    6370:	ldp	x29, x30, [sp], #256
    6374:	ret

0000000000006378 <pipeline_command@@Base>:
    6378:	stp	x29, x30, [sp, #-32]!
    637c:	mov	x29, sp
    6380:	str	x0, [sp, #24]
    6384:	str	x1, [sp, #16]
    6388:	ldr	x0, [sp, #24]
    638c:	ldr	w1, [x0]
    6390:	ldr	x0, [sp, #24]
    6394:	ldr	w0, [x0, #4]
    6398:	cmp	w1, w0
    639c:	b.lt	63e4 <pipeline_command@@Base+0x6c>  // b.tstop
    63a0:	ldr	x0, [sp, #24]
    63a4:	ldr	w0, [x0, #4]
    63a8:	lsl	w1, w0, #1
    63ac:	ldr	x0, [sp, #24]
    63b0:	str	w1, [x0, #4]
    63b4:	ldr	x0, [sp, #24]
    63b8:	ldr	x2, [x0, #8]
    63bc:	ldr	x0, [sp, #24]
    63c0:	ldr	w0, [x0, #4]
    63c4:	sxtw	x0, w0
    63c8:	lsl	x0, x0, #3
    63cc:	mov	x1, x0
    63d0:	mov	x0, x2
    63d4:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    63d8:	mov	x1, x0
    63dc:	ldr	x0, [sp, #24]
    63e0:	str	x1, [x0, #8]
    63e4:	ldr	x0, [sp, #24]
    63e8:	ldr	x1, [x0, #8]
    63ec:	ldr	x0, [sp, #24]
    63f0:	ldr	w0, [x0]
    63f4:	add	w3, w0, #0x1
    63f8:	ldr	x2, [sp, #24]
    63fc:	str	w3, [x2]
    6400:	sxtw	x0, w0
    6404:	lsl	x0, x0, #3
    6408:	add	x0, x1, x0
    640c:	ldr	x1, [sp, #16]
    6410:	str	x1, [x0]
    6414:	nop
    6418:	ldp	x29, x30, [sp], #32
    641c:	ret

0000000000006420 <pipeline_command_argv@@Base>:
    6420:	stp	x29, x30, [sp, #-96]!
    6424:	mov	x29, sp
    6428:	str	x19, [sp, #16]
    642c:	str	x0, [sp, #72]
    6430:	str	x1, [sp, #64]
    6434:	mov	x19, x2
    6438:	add	x2, sp, #0x20
    643c:	mov	x3, x19
    6440:	ldp	x0, x1, [x3]
    6444:	stp	x0, x1, [x2]
    6448:	ldp	x0, x1, [x3, #16]
    644c:	stp	x0, x1, [x2, #16]
    6450:	add	x0, sp, #0x20
    6454:	mov	x1, x0
    6458:	ldr	x0, [sp, #64]
    645c:	bl	2980 <pipecmd_new_argv@plt>
    6460:	str	x0, [sp, #88]
    6464:	ldr	x1, [sp, #88]
    6468:	ldr	x0, [sp, #72]
    646c:	bl	2ca0 <pipeline_command@plt>
    6470:	nop
    6474:	ldr	x19, [sp, #16]
    6478:	ldp	x29, x30, [sp], #96
    647c:	ret

0000000000006480 <pipeline_command_args@@Base>:
    6480:	stp	x29, x30, [sp, #-272]!
    6484:	mov	x29, sp
    6488:	str	x0, [sp, #56]
    648c:	str	x1, [sp, #48]
    6490:	str	x2, [sp, #224]
    6494:	str	x3, [sp, #232]
    6498:	str	x4, [sp, #240]
    649c:	str	x5, [sp, #248]
    64a0:	str	x6, [sp, #256]
    64a4:	str	x7, [sp, #264]
    64a8:	str	q0, [sp, #96]
    64ac:	str	q1, [sp, #112]
    64b0:	str	q2, [sp, #128]
    64b4:	str	q3, [sp, #144]
    64b8:	str	q4, [sp, #160]
    64bc:	str	q5, [sp, #176]
    64c0:	str	q6, [sp, #192]
    64c4:	str	q7, [sp, #208]
    64c8:	add	x0, sp, #0x110
    64cc:	str	x0, [sp, #64]
    64d0:	add	x0, sp, #0x110
    64d4:	str	x0, [sp, #72]
    64d8:	add	x0, sp, #0xe0
    64dc:	str	x0, [sp, #80]
    64e0:	mov	w0, #0xffffffd0            	// #-48
    64e4:	str	w0, [sp, #88]
    64e8:	mov	w0, #0xffffff80            	// #-128
    64ec:	str	w0, [sp, #92]
    64f0:	add	x2, sp, #0x10
    64f4:	add	x3, sp, #0x40
    64f8:	ldp	x0, x1, [x3]
    64fc:	stp	x0, x1, [x2]
    6500:	ldp	x0, x1, [x3, #16]
    6504:	stp	x0, x1, [x2, #16]
    6508:	add	x0, sp, #0x10
    650c:	mov	x2, x0
    6510:	ldr	x1, [sp, #48]
    6514:	ldr	x0, [sp, #56]
    6518:	bl	2dc0 <pipeline_command_argv@plt>
    651c:	nop
    6520:	ldp	x29, x30, [sp], #272
    6524:	ret

0000000000006528 <pipeline_command_argstr@@Base>:
    6528:	stp	x29, x30, [sp, #-32]!
    652c:	mov	x29, sp
    6530:	str	x0, [sp, #24]
    6534:	str	x1, [sp, #16]
    6538:	ldr	x0, [sp, #16]
    653c:	bl	2d30 <pipecmd_new_argstr@plt>
    6540:	mov	x1, x0
    6544:	ldr	x0, [sp, #24]
    6548:	bl	2ca0 <pipeline_command@plt>
    654c:	nop
    6550:	ldp	x29, x30, [sp], #32
    6554:	ret

0000000000006558 <pipeline_commandv@@Base>:
    6558:	stp	x29, x30, [sp, #-64]!
    655c:	mov	x29, sp
    6560:	str	x19, [sp, #16]
    6564:	str	x0, [sp, #40]
    6568:	mov	x19, x1
    656c:	ldr	w1, [x19, #24]
    6570:	ldr	x0, [x19]
    6574:	cmp	w1, #0x0
    6578:	b.lt	658c <pipeline_commandv@@Base+0x34>  // b.tstop
    657c:	add	x1, x0, #0xf
    6580:	and	x1, x1, #0xfffffffffffffff8
    6584:	str	x1, [x19]
    6588:	b	65bc <pipeline_commandv@@Base+0x64>
    658c:	add	w2, w1, #0x8
    6590:	str	w2, [x19, #24]
    6594:	ldr	w2, [x19, #24]
    6598:	cmp	w2, #0x0
    659c:	b.le	65b0 <pipeline_commandv@@Base+0x58>
    65a0:	add	x1, x0, #0xf
    65a4:	and	x1, x1, #0xfffffffffffffff8
    65a8:	str	x1, [x19]
    65ac:	b	65bc <pipeline_commandv@@Base+0x64>
    65b0:	ldr	x2, [x19, #8]
    65b4:	sxtw	x0, w1
    65b8:	add	x0, x2, x0
    65bc:	ldr	x0, [x0]
    65c0:	str	x0, [sp, #56]
    65c4:	b	662c <pipeline_commandv@@Base+0xd4>
    65c8:	ldr	x1, [sp, #56]
    65cc:	ldr	x0, [sp, #40]
    65d0:	bl	2ca0 <pipeline_command@plt>
    65d4:	ldr	w1, [x19, #24]
    65d8:	ldr	x0, [x19]
    65dc:	cmp	w1, #0x0
    65e0:	b.lt	65f4 <pipeline_commandv@@Base+0x9c>  // b.tstop
    65e4:	add	x1, x0, #0xf
    65e8:	and	x1, x1, #0xfffffffffffffff8
    65ec:	str	x1, [x19]
    65f0:	b	6624 <pipeline_commandv@@Base+0xcc>
    65f4:	add	w2, w1, #0x8
    65f8:	str	w2, [x19, #24]
    65fc:	ldr	w2, [x19, #24]
    6600:	cmp	w2, #0x0
    6604:	b.le	6618 <pipeline_commandv@@Base+0xc0>
    6608:	add	x1, x0, #0xf
    660c:	and	x1, x1, #0xfffffffffffffff8
    6610:	str	x1, [x19]
    6614:	b	6624 <pipeline_commandv@@Base+0xcc>
    6618:	ldr	x2, [x19, #8]
    661c:	sxtw	x0, w1
    6620:	add	x0, x2, x0
    6624:	ldr	x0, [x0]
    6628:	str	x0, [sp, #56]
    662c:	ldr	x0, [sp, #56]
    6630:	cmp	x0, #0x0
    6634:	b.ne	65c8 <pipeline_commandv@@Base+0x70>  // b.any
    6638:	nop
    663c:	nop
    6640:	ldr	x19, [sp, #16]
    6644:	ldp	x29, x30, [sp], #64
    6648:	ret

000000000000664c <pipeline_commands@@Base>:
    664c:	stp	x29, x30, [sp, #-288]!
    6650:	mov	x29, sp
    6654:	str	x0, [sp, #56]
    6658:	str	x1, [sp, #232]
    665c:	str	x2, [sp, #240]
    6660:	str	x3, [sp, #248]
    6664:	str	x4, [sp, #256]
    6668:	str	x5, [sp, #264]
    666c:	str	x6, [sp, #272]
    6670:	str	x7, [sp, #280]
    6674:	str	q0, [sp, #96]
    6678:	str	q1, [sp, #112]
    667c:	str	q2, [sp, #128]
    6680:	str	q3, [sp, #144]
    6684:	str	q4, [sp, #160]
    6688:	str	q5, [sp, #176]
    668c:	str	q6, [sp, #192]
    6690:	str	q7, [sp, #208]
    6694:	add	x0, sp, #0x120
    6698:	str	x0, [sp, #64]
    669c:	add	x0, sp, #0x120
    66a0:	str	x0, [sp, #72]
    66a4:	add	x0, sp, #0xe0
    66a8:	str	x0, [sp, #80]
    66ac:	mov	w0, #0xffffffc8            	// #-56
    66b0:	str	w0, [sp, #88]
    66b4:	mov	w0, #0xffffff80            	// #-128
    66b8:	str	w0, [sp, #92]
    66bc:	add	x2, sp, #0x10
    66c0:	add	x3, sp, #0x40
    66c4:	ldp	x0, x1, [x3]
    66c8:	stp	x0, x1, [x2]
    66cc:	ldp	x0, x1, [x3, #16]
    66d0:	stp	x0, x1, [x2, #16]
    66d4:	add	x0, sp, #0x10
    66d8:	mov	x1, x0
    66dc:	ldr	x0, [sp, #56]
    66e0:	bl	2c00 <pipeline_commandv@plt>
    66e4:	nop
    66e8:	ldp	x29, x30, [sp], #288
    66ec:	ret

00000000000066f0 <pipeline_get_ncommands@@Base>:
    66f0:	sub	sp, sp, #0x10
    66f4:	str	x0, [sp, #8]
    66f8:	ldr	x0, [sp, #8]
    66fc:	ldr	w0, [x0]
    6700:	add	sp, sp, #0x10
    6704:	ret

0000000000006708 <pipeline_get_command@@Base>:
    6708:	sub	sp, sp, #0x10
    670c:	str	x0, [sp, #8]
    6710:	str	w1, [sp, #4]
    6714:	ldr	w0, [sp, #4]
    6718:	cmp	w0, #0x0
    671c:	b.lt	6734 <pipeline_get_command@@Base+0x2c>  // b.tstop
    6720:	ldr	x0, [sp, #8]
    6724:	ldr	w0, [x0]
    6728:	ldr	w1, [sp, #4]
    672c:	cmp	w1, w0
    6730:	b.lt	673c <pipeline_get_command@@Base+0x34>  // b.tstop
    6734:	mov	x0, #0x0                   	// #0
    6738:	b	6754 <pipeline_get_command@@Base+0x4c>
    673c:	ldr	x0, [sp, #8]
    6740:	ldr	x1, [x0, #8]
    6744:	ldrsw	x0, [sp, #4]
    6748:	lsl	x0, x0, #3
    674c:	add	x0, x1, x0
    6750:	ldr	x0, [x0]
    6754:	add	sp, sp, #0x10
    6758:	ret

000000000000675c <pipeline_set_command@@Base>:
    675c:	sub	sp, sp, #0x30
    6760:	str	x0, [sp, #24]
    6764:	str	w1, [sp, #20]
    6768:	str	x2, [sp, #8]
    676c:	ldr	w0, [sp, #20]
    6770:	cmp	w0, #0x0
    6774:	b.lt	678c <pipeline_set_command@@Base+0x30>  // b.tstop
    6778:	ldr	x0, [sp, #24]
    677c:	ldr	w0, [x0]
    6780:	ldr	w1, [sp, #20]
    6784:	cmp	w1, w0
    6788:	b.lt	6794 <pipeline_set_command@@Base+0x38>  // b.tstop
    678c:	mov	x0, #0x0                   	// #0
    6790:	b	67d0 <pipeline_set_command@@Base+0x74>
    6794:	ldr	x0, [sp, #24]
    6798:	ldr	x1, [x0, #8]
    679c:	ldrsw	x0, [sp, #20]
    67a0:	lsl	x0, x0, #3
    67a4:	add	x0, x1, x0
    67a8:	ldr	x0, [x0]
    67ac:	str	x0, [sp, #40]
    67b0:	ldr	x0, [sp, #24]
    67b4:	ldr	x1, [x0, #8]
    67b8:	ldrsw	x0, [sp, #20]
    67bc:	lsl	x0, x0, #3
    67c0:	add	x0, x1, x0
    67c4:	ldr	x1, [sp, #8]
    67c8:	str	x1, [x0]
    67cc:	ldr	x0, [sp, #40]
    67d0:	add	sp, sp, #0x30
    67d4:	ret

00000000000067d8 <pipeline_get_pid@@Base>:
    67d8:	stp	x29, x30, [sp, #-32]!
    67dc:	mov	x29, sp
    67e0:	str	x0, [sp, #24]
    67e4:	str	w1, [sp, #20]
    67e8:	ldr	x0, [sp, #24]
    67ec:	ldr	x0, [x0, #16]
    67f0:	cmp	x0, #0x0
    67f4:	b.ne	6818 <pipeline_get_pid@@Base+0x40>  // b.any
    67f8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    67fc:	add	x3, x0, #0x128
    6800:	mov	w2, #0x49d                 	// #1181
    6804:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6808:	add	x1, x0, #0x950
    680c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6810:	add	x0, x0, #0xcf0
    6814:	bl	2e30 <__assert_fail@plt>
    6818:	ldr	w0, [sp, #20]
    681c:	cmp	w0, #0x0
    6820:	b.lt	6838 <pipeline_get_pid@@Base+0x60>  // b.tstop
    6824:	ldr	x0, [sp, #24]
    6828:	ldr	w0, [x0]
    682c:	ldr	w1, [sp, #20]
    6830:	cmp	w1, w0
    6834:	b.lt	6840 <pipeline_get_pid@@Base+0x68>  // b.tstop
    6838:	mov	w0, #0xffffffff            	// #-1
    683c:	b	6858 <pipeline_get_pid@@Base+0x80>
    6840:	ldr	x0, [sp, #24]
    6844:	ldr	x1, [x0, #16]
    6848:	ldrsw	x0, [sp, #20]
    684c:	lsl	x0, x0, #2
    6850:	add	x0, x1, x0
    6854:	ldr	w0, [x0]
    6858:	ldp	x29, x30, [sp], #32
    685c:	ret

0000000000006860 <pipeline_want_in@@Base>:
    6860:	sub	sp, sp, #0x10
    6864:	str	x0, [sp, #8]
    6868:	str	w1, [sp, #4]
    686c:	ldr	x0, [sp, #8]
    6870:	mov	w1, #0x1                   	// #1
    6874:	str	w1, [x0, #32]
    6878:	ldr	x0, [sp, #8]
    687c:	ldr	w1, [sp, #4]
    6880:	str	w1, [x0, #40]
    6884:	ldr	x0, [sp, #8]
    6888:	str	xzr, [x0, #48]
    688c:	nop
    6890:	add	sp, sp, #0x10
    6894:	ret

0000000000006898 <pipeline_want_out@@Base>:
    6898:	sub	sp, sp, #0x10
    689c:	str	x0, [sp, #8]
    68a0:	str	w1, [sp, #4]
    68a4:	ldr	x0, [sp, #8]
    68a8:	mov	w1, #0x1                   	// #1
    68ac:	str	w1, [x0, #36]
    68b0:	ldr	x0, [sp, #8]
    68b4:	ldr	w1, [sp, #4]
    68b8:	str	w1, [x0, #44]
    68bc:	ldr	x0, [sp, #8]
    68c0:	str	xzr, [x0, #56]
    68c4:	nop
    68c8:	add	sp, sp, #0x10
    68cc:	ret

00000000000068d0 <pipeline_want_infile@@Base>:
    68d0:	stp	x29, x30, [sp, #-32]!
    68d4:	mov	x29, sp
    68d8:	str	x0, [sp, #24]
    68dc:	str	x1, [sp, #16]
    68e0:	ldr	x0, [sp, #16]
    68e4:	cmp	x0, #0x0
    68e8:	b.eq	68f4 <pipeline_want_infile@@Base+0x24>  // b.none
    68ec:	mov	w0, #0x2                   	// #2
    68f0:	b	68f8 <pipeline_want_infile@@Base+0x28>
    68f4:	mov	w0, #0x0                   	// #0
    68f8:	ldr	x1, [sp, #24]
    68fc:	str	w0, [x1, #32]
    6900:	ldr	x0, [sp, #24]
    6904:	str	wzr, [x0, #40]
    6908:	ldr	x0, [sp, #16]
    690c:	cmp	x0, #0x0
    6910:	b.eq	6924 <pipeline_want_infile@@Base+0x54>  // b.none
    6914:	ldr	x0, [sp, #16]
    6918:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    691c:	mov	x1, x0
    6920:	b	6928 <pipeline_want_infile@@Base+0x58>
    6924:	mov	x1, #0x0                   	// #0
    6928:	ldr	x0, [sp, #24]
    692c:	str	x1, [x0, #48]
    6930:	nop
    6934:	ldp	x29, x30, [sp], #32
    6938:	ret

000000000000693c <pipeline_want_outfile@@Base>:
    693c:	stp	x29, x30, [sp, #-32]!
    6940:	mov	x29, sp
    6944:	str	x0, [sp, #24]
    6948:	str	x1, [sp, #16]
    694c:	ldr	x0, [sp, #16]
    6950:	cmp	x0, #0x0
    6954:	b.eq	6960 <pipeline_want_outfile@@Base+0x24>  // b.none
    6958:	mov	w0, #0x2                   	// #2
    695c:	b	6964 <pipeline_want_outfile@@Base+0x28>
    6960:	mov	w0, #0x0                   	// #0
    6964:	ldr	x1, [sp, #24]
    6968:	str	w0, [x1, #36]
    696c:	ldr	x0, [sp, #24]
    6970:	str	wzr, [x0, #44]
    6974:	ldr	x0, [sp, #16]
    6978:	cmp	x0, #0x0
    697c:	b.eq	6990 <pipeline_want_outfile@@Base+0x54>  // b.none
    6980:	ldr	x0, [sp, #16]
    6984:	bl	b470 <pipeline_peekline@@Base+0x12ac>
    6988:	mov	x1, x0
    698c:	b	6994 <pipeline_want_outfile@@Base+0x58>
    6990:	mov	x1, #0x0                   	// #0
    6994:	ldr	x0, [sp, #24]
    6998:	str	x1, [x0, #56]
    699c:	nop
    69a0:	ldp	x29, x30, [sp], #32
    69a4:	ret

00000000000069a8 <pipeline_ignore_signals@@Base>:
    69a8:	sub	sp, sp, #0x10
    69ac:	str	x0, [sp, #8]
    69b0:	str	w1, [sp, #4]
    69b4:	ldr	x0, [sp, #8]
    69b8:	ldr	w1, [sp, #4]
    69bc:	str	w1, [x0, #136]
    69c0:	nop
    69c4:	add	sp, sp, #0x10
    69c8:	ret

00000000000069cc <pipeline_get_infile@@Base>:
    69cc:	stp	x29, x30, [sp, #-32]!
    69d0:	mov	x29, sp
    69d4:	str	x0, [sp, #24]
    69d8:	ldr	x0, [sp, #24]
    69dc:	ldr	x0, [x0, #16]
    69e0:	cmp	x0, #0x0
    69e4:	b.ne	6a08 <pipeline_get_infile@@Base+0x3c>  // b.any
    69e8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    69ec:	add	x3, x0, #0x140
    69f0:	mov	w2, #0x4c6                 	// #1222
    69f4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    69f8:	add	x1, x0, #0x950
    69fc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6a00:	add	x0, x0, #0xcf0
    6a04:	bl	2e30 <__assert_fail@plt>
    6a08:	ldr	x0, [sp, #24]
    6a0c:	ldr	x0, [x0, #24]
    6a10:	cmp	x0, #0x0
    6a14:	b.ne	6a38 <pipeline_get_infile@@Base+0x6c>  // b.any
    6a18:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    6a1c:	add	x3, x0, #0x140
    6a20:	mov	w2, #0x4c7                 	// #1223
    6a24:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6a28:	add	x1, x0, #0x950
    6a2c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6a30:	add	x0, x0, #0xcf8
    6a34:	bl	2e30 <__assert_fail@plt>
    6a38:	ldr	x0, [sp, #24]
    6a3c:	ldr	x0, [x0, #72]
    6a40:	cmp	x0, #0x0
    6a44:	b.eq	6a54 <pipeline_get_infile@@Base+0x88>  // b.none
    6a48:	ldr	x0, [sp, #24]
    6a4c:	ldr	x0, [x0, #72]
    6a50:	b	6aac <pipeline_get_infile@@Base+0xe0>
    6a54:	ldr	x0, [sp, #24]
    6a58:	ldr	w0, [x0, #64]
    6a5c:	cmn	w0, #0x1
    6a60:	b.ne	6a80 <pipeline_get_infile@@Base+0xb4>  // b.any
    6a64:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6a68:	add	x2, x0, #0xd08
    6a6c:	mov	w1, #0x0                   	// #0
    6a70:	mov	w0, #0x0                   	// #0
    6a74:	bl	2910 <error@plt>
    6a78:	mov	x0, #0x0                   	// #0
    6a7c:	b	6aac <pipeline_get_infile@@Base+0xe0>
    6a80:	ldr	x0, [sp, #24]
    6a84:	ldr	w2, [x0, #64]
    6a88:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6a8c:	add	x1, x0, #0xd20
    6a90:	mov	w0, w2
    6a94:	bl	2ae0 <fdopen@plt>
    6a98:	mov	x1, x0
    6a9c:	ldr	x0, [sp, #24]
    6aa0:	str	x1, [x0, #72]
    6aa4:	ldr	x0, [sp, #24]
    6aa8:	ldr	x0, [x0, #72]
    6aac:	ldp	x29, x30, [sp], #32
    6ab0:	ret

0000000000006ab4 <pipeline_get_outfile@@Base>:
    6ab4:	stp	x29, x30, [sp, #-32]!
    6ab8:	mov	x29, sp
    6abc:	str	x0, [sp, #24]
    6ac0:	ldr	x0, [sp, #24]
    6ac4:	ldr	x0, [x0, #16]
    6ac8:	cmp	x0, #0x0
    6acc:	b.ne	6af0 <pipeline_get_outfile@@Base+0x3c>  // b.any
    6ad0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    6ad4:	add	x3, x0, #0x158
    6ad8:	mov	w2, #0x4d3                 	// #1235
    6adc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6ae0:	add	x1, x0, #0x950
    6ae4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6ae8:	add	x0, x0, #0xcf0
    6aec:	bl	2e30 <__assert_fail@plt>
    6af0:	ldr	x0, [sp, #24]
    6af4:	ldr	x0, [x0, #24]
    6af8:	cmp	x0, #0x0
    6afc:	b.ne	6b20 <pipeline_get_outfile@@Base+0x6c>  // b.any
    6b00:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    6b04:	add	x3, x0, #0x158
    6b08:	mov	w2, #0x4d4                 	// #1236
    6b0c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6b10:	add	x1, x0, #0x950
    6b14:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6b18:	add	x0, x0, #0xcf8
    6b1c:	bl	2e30 <__assert_fail@plt>
    6b20:	ldr	x0, [sp, #24]
    6b24:	ldr	x0, [x0, #80]
    6b28:	cmp	x0, #0x0
    6b2c:	b.eq	6b3c <pipeline_get_outfile@@Base+0x88>  // b.none
    6b30:	ldr	x0, [sp, #24]
    6b34:	ldr	x0, [x0, #80]
    6b38:	b	6b94 <pipeline_get_outfile@@Base+0xe0>
    6b3c:	ldr	x0, [sp, #24]
    6b40:	ldr	w0, [x0, #68]
    6b44:	cmn	w0, #0x1
    6b48:	b.ne	6b68 <pipeline_get_outfile@@Base+0xb4>  // b.any
    6b4c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6b50:	add	x2, x0, #0xd28
    6b54:	mov	w1, #0x0                   	// #0
    6b58:	mov	w0, #0x0                   	// #0
    6b5c:	bl	2910 <error@plt>
    6b60:	mov	x0, #0x0                   	// #0
    6b64:	b	6b94 <pipeline_get_outfile@@Base+0xe0>
    6b68:	ldr	x0, [sp, #24]
    6b6c:	ldr	w2, [x0, #68]
    6b70:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6b74:	add	x1, x0, #0xd48
    6b78:	mov	w0, w2
    6b7c:	bl	2ae0 <fdopen@plt>
    6b80:	mov	x1, x0
    6b84:	ldr	x0, [sp, #24]
    6b88:	str	x1, [x0, #80]
    6b8c:	ldr	x0, [sp, #24]
    6b90:	ldr	x0, [x0, #80]
    6b94:	ldp	x29, x30, [sp], #32
    6b98:	ret

0000000000006b9c <pipeline_dump@@Base>:
    6b9c:	stp	x29, x30, [sp, #-48]!
    6ba0:	mov	x29, sp
    6ba4:	str	x0, [sp, #24]
    6ba8:	str	x1, [sp, #16]
    6bac:	str	wzr, [sp, #44]
    6bb0:	b	6c10 <pipeline_dump@@Base+0x74>
    6bb4:	ldr	x0, [sp, #24]
    6bb8:	ldr	x1, [x0, #8]
    6bbc:	ldrsw	x0, [sp, #44]
    6bc0:	lsl	x0, x0, #3
    6bc4:	add	x0, x1, x0
    6bc8:	ldr	x0, [x0]
    6bcc:	ldr	x1, [sp, #16]
    6bd0:	bl	2c40 <pipecmd_dump@plt>
    6bd4:	ldr	x0, [sp, #24]
    6bd8:	ldr	w0, [x0]
    6bdc:	sub	w0, w0, #0x1
    6be0:	ldr	w1, [sp, #44]
    6be4:	cmp	w1, w0
    6be8:	b.ge	6c04 <pipeline_dump@@Base+0x68>  // b.tcont
    6bec:	ldr	x3, [sp, #16]
    6bf0:	mov	x2, #0x3                   	// #3
    6bf4:	mov	x1, #0x1                   	// #1
    6bf8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6bfc:	add	x0, x0, #0xd50
    6c00:	bl	2c90 <fwrite@plt>
    6c04:	ldr	w0, [sp, #44]
    6c08:	add	w0, w0, #0x1
    6c0c:	str	w0, [sp, #44]
    6c10:	ldr	x0, [sp, #24]
    6c14:	ldr	w0, [x0]
    6c18:	ldr	w1, [sp, #44]
    6c1c:	cmp	w1, w0
    6c20:	b.lt	6bb4 <pipeline_dump@@Base+0x18>  // b.tstop
    6c24:	ldr	x0, [sp, #24]
    6c28:	ldr	w2, [x0, #40]
    6c2c:	ldr	x0, [sp, #24]
    6c30:	ldr	x0, [x0, #48]
    6c34:	cmp	x0, #0x0
    6c38:	b.eq	6c48 <pipeline_dump@@Base+0xac>  // b.none
    6c3c:	ldr	x0, [sp, #24]
    6c40:	ldr	x0, [x0, #48]
    6c44:	b	6c50 <pipeline_dump@@Base+0xb4>
    6c48:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6c4c:	add	x0, x0, #0xd58
    6c50:	ldr	x1, [sp, #24]
    6c54:	ldr	w3, [x1, #44]
    6c58:	ldr	x1, [sp, #24]
    6c5c:	ldr	x1, [x1, #56]
    6c60:	cmp	x1, #0x0
    6c64:	b.eq	6c74 <pipeline_dump@@Base+0xd8>  // b.none
    6c68:	ldr	x1, [sp, #24]
    6c6c:	ldr	x1, [x1, #56]
    6c70:	b	6c7c <pipeline_dump@@Base+0xe0>
    6c74:	adrp	x1, f000 <pipeline_peekline@@Base+0x4e3c>
    6c78:	add	x1, x1, #0xd58
    6c7c:	mov	x5, x1
    6c80:	mov	w4, w3
    6c84:	mov	x3, x0
    6c88:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6c8c:	add	x1, x0, #0xd60
    6c90:	ldr	x0, [sp, #16]
    6c94:	bl	2e90 <fprintf@plt>
    6c98:	nop
    6c9c:	ldp	x29, x30, [sp], #48
    6ca0:	ret

0000000000006ca4 <pipeline_tostring@@Base>:
    6ca4:	stp	x29, x30, [sp, #-64]!
    6ca8:	mov	x29, sp
    6cac:	str	x0, [sp, #24]
    6cb0:	str	xzr, [sp, #56]
    6cb4:	str	wzr, [sp, #52]
    6cb8:	b	6d34 <pipeline_tostring@@Base+0x90>
    6cbc:	ldr	x0, [sp, #24]
    6cc0:	ldr	x1, [x0, #8]
    6cc4:	ldrsw	x0, [sp, #52]
    6cc8:	lsl	x0, x0, #3
    6ccc:	add	x0, x1, x0
    6cd0:	ldr	x0, [x0]
    6cd4:	bl	2a40 <pipecmd_tostring@plt>
    6cd8:	str	x0, [sp, #40]
    6cdc:	mov	x2, #0x0                   	// #0
    6ce0:	ldr	x1, [sp, #40]
    6ce4:	ldr	x0, [sp, #56]
    6ce8:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    6cec:	str	x0, [sp, #56]
    6cf0:	ldr	x0, [sp, #40]
    6cf4:	bl	2c30 <free@plt>
    6cf8:	ldr	x0, [sp, #24]
    6cfc:	ldr	w0, [x0]
    6d00:	sub	w0, w0, #0x1
    6d04:	ldr	w1, [sp, #52]
    6d08:	cmp	w1, w0
    6d0c:	b.ge	6d28 <pipeline_tostring@@Base+0x84>  // b.tcont
    6d10:	mov	x2, #0x0                   	// #0
    6d14:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    6d18:	add	x1, x0, #0xd50
    6d1c:	ldr	x0, [sp, #56]
    6d20:	bl	3040 <pipeline_new_command_argv@plt+0x1a0>
    6d24:	str	x0, [sp, #56]
    6d28:	ldr	w0, [sp, #52]
    6d2c:	add	w0, w0, #0x1
    6d30:	str	w0, [sp, #52]
    6d34:	ldr	x0, [sp, #24]
    6d38:	ldr	w0, [x0]
    6d3c:	ldr	w1, [sp, #52]
    6d40:	cmp	w1, w0
    6d44:	b.lt	6cbc <pipeline_tostring@@Base+0x18>  // b.tstop
    6d48:	ldr	x0, [sp, #56]
    6d4c:	ldp	x29, x30, [sp], #64
    6d50:	ret

0000000000006d54 <pipeline_free@@Base>:
    6d54:	stp	x29, x30, [sp, #-48]!
    6d58:	mov	x29, sp
    6d5c:	str	x0, [sp, #24]
    6d60:	ldr	x0, [sp, #24]
    6d64:	cmp	x0, #0x0
    6d68:	b.eq	6e28 <pipeline_free@@Base+0xd4>  // b.none
    6d6c:	ldr	x0, [sp, #24]
    6d70:	ldr	x0, [x0, #16]
    6d74:	cmp	x0, #0x0
    6d78:	b.eq	6d84 <pipeline_free@@Base+0x30>  // b.none
    6d7c:	ldr	x0, [sp, #24]
    6d80:	bl	2a30 <pipeline_wait@plt>
    6d84:	str	wzr, [sp, #44]
    6d88:	b	6db4 <pipeline_free@@Base+0x60>
    6d8c:	ldr	x0, [sp, #24]
    6d90:	ldr	x1, [x0, #8]
    6d94:	ldrsw	x0, [sp, #44]
    6d98:	lsl	x0, x0, #3
    6d9c:	add	x0, x1, x0
    6da0:	ldr	x0, [x0]
    6da4:	bl	2a80 <pipecmd_free@plt>
    6da8:	ldr	w0, [sp, #44]
    6dac:	add	w0, w0, #0x1
    6db0:	str	w0, [sp, #44]
    6db4:	ldr	x0, [sp, #24]
    6db8:	ldr	w0, [x0]
    6dbc:	ldr	w1, [sp, #44]
    6dc0:	cmp	w1, w0
    6dc4:	b.lt	6d8c <pipeline_free@@Base+0x38>  // b.tstop
    6dc8:	ldr	x0, [sp, #24]
    6dcc:	ldr	x0, [x0, #8]
    6dd0:	bl	2c30 <free@plt>
    6dd4:	ldr	x0, [sp, #24]
    6dd8:	ldr	x0, [x0, #16]
    6ddc:	bl	2c30 <free@plt>
    6de0:	ldr	x0, [sp, #24]
    6de4:	ldr	x0, [x0, #24]
    6de8:	bl	2c30 <free@plt>
    6dec:	ldr	x0, [sp, #24]
    6df0:	ldr	x0, [x0, #48]
    6df4:	bl	2c30 <free@plt>
    6df8:	ldr	x0, [sp, #24]
    6dfc:	ldr	x0, [x0, #56]
    6e00:	bl	2c30 <free@plt>
    6e04:	ldr	x0, [sp, #24]
    6e08:	ldr	x0, [x0, #96]
    6e0c:	bl	2c30 <free@plt>
    6e10:	ldr	x0, [sp, #24]
    6e14:	ldr	x0, [x0, #120]
    6e18:	bl	2c30 <free@plt>
    6e1c:	ldr	x0, [sp, #24]
    6e20:	bl	2c30 <free@plt>
    6e24:	b	6e2c <pipeline_free@@Base+0xd8>
    6e28:	nop
    6e2c:	ldp	x29, x30, [sp], #48
    6e30:	ret
    6e34:	stp	x29, x30, [sp, #-64]!
    6e38:	mov	x29, sp
    6e3c:	str	w0, [sp, #28]
    6e40:	str	wzr, [sp, #56]
    6e44:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    6e48:	add	x0, x0, #0x338
    6e4c:	ldr	w0, [x0]
    6e50:	cmp	w0, #0x0
    6e54:	b.eq	6e90 <pipeline_free@@Base+0x13c>  // b.none
    6e58:	add	x0, sp, #0x24
    6e5c:	mov	w2, #0x1                   	// #1
    6e60:	mov	x1, x0
    6e64:	mov	w0, #0xffffffff            	// #-1
    6e68:	bl	2e70 <waitpid@plt>
    6e6c:	str	w0, [sp, #60]
    6e70:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    6e74:	add	x0, x0, #0x338
    6e78:	ldr	w0, [x0]
    6e7c:	sub	w1, w0, #0x1
    6e80:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    6e84:	add	x0, x0, #0x338
    6e88:	str	w1, [x0]
    6e8c:	b	6ebc <pipeline_free@@Base+0x168>
    6e90:	ldr	w0, [sp, #28]
    6e94:	cmp	w0, #0x0
    6e98:	cset	w0, eq  // eq = none
    6e9c:	and	w0, w0, #0xff
    6ea0:	mov	w1, w0
    6ea4:	add	x0, sp, #0x24
    6ea8:	mov	w2, w1
    6eac:	mov	x1, x0
    6eb0:	mov	w0, #0xffffffff            	// #-1
    6eb4:	bl	2e70 <waitpid@plt>
    6eb8:	str	w0, [sp, #60]
    6ebc:	ldr	w0, [sp, #60]
    6ec0:	cmp	w0, #0x0
    6ec4:	b.ge	6ee0 <pipeline_free@@Base+0x18c>  // b.tcont
    6ec8:	bl	2e40 <__errno_location@plt>
    6ecc:	ldr	w0, [x0]
    6ed0:	cmp	w0, #0x4
    6ed4:	b.ne	6ee0 <pipeline_free@@Base+0x18c>  // b.any
    6ed8:	str	wzr, [sp, #60]
    6edc:	b	6ff4 <pipeline_free@@Base+0x2a0>
    6ee0:	ldr	w0, [sp, #60]
    6ee4:	cmp	w0, #0x0
    6ee8:	b.le	7024 <pipeline_free@@Base+0x2d0>
    6eec:	ldr	w0, [sp, #56]
    6ef0:	add	w0, w0, #0x1
    6ef4:	str	w0, [sp, #56]
    6ef8:	str	wzr, [sp, #52]
    6efc:	b	6fdc <pipeline_free@@Base+0x288>
    6f00:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    6f04:	add	x0, x0, #0x328
    6f08:	ldr	x1, [x0]
    6f0c:	ldrsw	x0, [sp, #52]
    6f10:	lsl	x0, x0, #3
    6f14:	add	x0, x1, x0
    6f18:	ldr	x0, [x0]
    6f1c:	str	x0, [sp, #40]
    6f20:	ldr	x0, [sp, #40]
    6f24:	cmp	x0, #0x0
    6f28:	b.eq	6fcc <pipeline_free@@Base+0x278>  // b.none
    6f2c:	ldr	x0, [sp, #40]
    6f30:	ldr	x0, [x0, #16]
    6f34:	cmp	x0, #0x0
    6f38:	b.eq	6fcc <pipeline_free@@Base+0x278>  // b.none
    6f3c:	ldr	x0, [sp, #40]
    6f40:	ldr	x0, [x0, #24]
    6f44:	cmp	x0, #0x0
    6f48:	b.eq	6fcc <pipeline_free@@Base+0x278>  // b.none
    6f4c:	str	wzr, [sp, #48]
    6f50:	b	6fb4 <pipeline_free@@Base+0x260>
    6f54:	ldr	x0, [sp, #40]
    6f58:	ldr	x1, [x0, #16]
    6f5c:	ldrsw	x0, [sp, #48]
    6f60:	lsl	x0, x0, #2
    6f64:	add	x0, x1, x0
    6f68:	ldr	w0, [x0]
    6f6c:	ldr	w1, [sp, #60]
    6f70:	cmp	w1, w0
    6f74:	b.ne	6fa8 <pipeline_free@@Base+0x254>  // b.any
    6f78:	ldr	x0, [sp, #40]
    6f7c:	ldr	x1, [x0, #24]
    6f80:	ldrsw	x0, [sp, #48]
    6f84:	lsl	x0, x0, #2
    6f88:	add	x0, x1, x0
    6f8c:	ldr	w1, [sp, #36]
    6f90:	str	w1, [x0]
    6f94:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    6f98:	add	x0, x0, #0x330
    6f9c:	ldr	w0, [x0]
    6fa0:	str	w0, [sp, #52]
    6fa4:	b	6fd0 <pipeline_free@@Base+0x27c>
    6fa8:	ldr	w0, [sp, #48]
    6fac:	add	w0, w0, #0x1
    6fb0:	str	w0, [sp, #48]
    6fb4:	ldr	x0, [sp, #40]
    6fb8:	ldr	w0, [x0]
    6fbc:	ldr	w1, [sp, #48]
    6fc0:	cmp	w1, w0
    6fc4:	b.lt	6f54 <pipeline_free@@Base+0x200>  // b.tstop
    6fc8:	b	6fd0 <pipeline_free@@Base+0x27c>
    6fcc:	nop
    6fd0:	ldr	w0, [sp, #52]
    6fd4:	add	w0, w0, #0x1
    6fd8:	str	w0, [sp, #52]
    6fdc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    6fe0:	add	x0, x0, #0x330
    6fe4:	ldr	w0, [x0]
    6fe8:	ldr	w1, [sp, #52]
    6fec:	cmp	w1, w0
    6ff0:	b.lt	6f00 <pipeline_free@@Base+0x1ac>  // b.tstop
    6ff4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    6ff8:	add	x0, x0, #0x338
    6ffc:	ldr	w0, [x0]
    7000:	cmp	w0, #0x0
    7004:	b.ne	7014 <pipeline_free@@Base+0x2c0>  // b.any
    7008:	ldr	w0, [sp, #28]
    700c:	cmp	w0, #0x0
    7010:	b.ne	7028 <pipeline_free@@Base+0x2d4>  // b.any
    7014:	ldr	w0, [sp, #60]
    7018:	cmp	w0, #0x0
    701c:	b.ge	6e44 <pipeline_free@@Base+0xf0>  // b.tcont
    7020:	b	7028 <pipeline_free@@Base+0x2d4>
    7024:	nop
    7028:	ldr	w0, [sp, #56]
    702c:	cmp	w0, #0x0
    7030:	b.eq	703c <pipeline_free@@Base+0x2e8>  // b.none
    7034:	ldr	w0, [sp, #56]
    7038:	b	7040 <pipeline_free@@Base+0x2ec>
    703c:	mov	w0, #0xffffffff            	// #-1
    7040:	ldp	x29, x30, [sp], #64
    7044:	ret
    7048:	stp	x29, x30, [sp, #-48]!
    704c:	mov	x29, sp
    7050:	str	w0, [sp, #28]
    7054:	ldr	w0, [sp, #28]
    7058:	cmp	w0, #0x11
    705c:	b.ne	70b4 <pipeline_free@@Base+0x360>  // b.any
    7060:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7064:	add	x0, x0, #0x338
    7068:	ldr	w0, [x0]
    706c:	add	w1, w0, #0x1
    7070:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7074:	add	x0, x0, #0x338
    7078:	str	w1, [x0]
    707c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7080:	add	x0, x0, #0x33c
    7084:	ldr	w0, [x0]
    7088:	cmp	w0, #0x0
    708c:	b.ne	70b4 <pipeline_free@@Base+0x360>  // b.any
    7090:	bl	2e40 <__errno_location@plt>
    7094:	ldr	w0, [x0]
    7098:	str	w0, [sp, #44]
    709c:	mov	w0, #0x0                   	// #0
    70a0:	bl	6e34 <pipeline_free@@Base+0xe0>
    70a4:	bl	2e40 <__errno_location@plt>
    70a8:	mov	x1, x0
    70ac:	ldr	w0, [sp, #44]
    70b0:	str	w0, [x1]
    70b4:	nop
    70b8:	ldp	x29, x30, [sp], #48
    70bc:	ret
    70c0:	stp	x29, x30, [sp, #-176]!
    70c4:	mov	x29, sp
    70c8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    70cc:	add	x0, x0, #0x480
    70d0:	ldr	w0, [x0]
    70d4:	cmp	w0, #0x0
    70d8:	b.ne	71a8 <pipeline_free@@Base+0x454>  // b.any
    70dc:	add	x0, sp, #0x18
    70e0:	mov	x2, #0x98                  	// #152
    70e4:	mov	w1, #0x0                   	// #0
    70e8:	bl	2ad0 <memset@plt>
    70ec:	adrp	x0, 7000 <pipeline_free@@Base+0x2ac>
    70f0:	add	x0, x0, #0x48
    70f4:	str	x0, [sp, #24]
    70f8:	add	x0, sp, #0x18
    70fc:	add	x0, x0, #0x8
    7100:	bl	2ac0 <sigemptyset@plt>
    7104:	add	x0, sp, #0x18
    7108:	add	x0, x0, #0x8
    710c:	mov	w1, #0x2                   	// #2
    7110:	bl	2e00 <sigaddset@plt>
    7114:	add	x0, sp, #0x18
    7118:	add	x0, x0, #0x8
    711c:	mov	w1, #0xf                   	// #15
    7120:	bl	2e00 <sigaddset@plt>
    7124:	add	x0, sp, #0x18
    7128:	add	x0, x0, #0x8
    712c:	mov	w1, #0x1                   	// #1
    7130:	bl	2e00 <sigaddset@plt>
    7134:	add	x0, sp, #0x18
    7138:	add	x0, x0, #0x8
    713c:	mov	w1, #0x11                  	// #17
    7140:	bl	2e00 <sigaddset@plt>
    7144:	str	wzr, [sp, #160]
    7148:	ldr	w0, [sp, #160]
    714c:	orr	w0, w0, #0x1
    7150:	str	w0, [sp, #160]
    7154:	ldr	w0, [sp, #160]
    7158:	orr	w0, w0, #0x10000000
    715c:	str	w0, [sp, #160]
    7160:	add	x0, sp, #0x18
    7164:	mov	x2, #0x0                   	// #0
    7168:	mov	x1, x0
    716c:	mov	w0, #0x11                  	// #17
    7170:	bl	2b70 <sigaction@plt>
    7174:	cmn	w0, #0x1
    7178:	b.ne	7194 <pipeline_free@@Base+0x440>  // b.any
    717c:	bl	2e40 <__errno_location@plt>
    7180:	ldr	w1, [x0]
    7184:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7188:	add	x2, x0, #0xb90
    718c:	mov	w0, #0x2                   	// #2
    7190:	bl	2910 <error@plt>
    7194:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7198:	add	x0, x0, #0x480
    719c:	mov	w1, #0x1                   	// #1
    71a0:	str	w1, [x0]
    71a4:	b	71ac <pipeline_free@@Base+0x458>
    71a8:	nop
    71ac:	ldp	x29, x30, [sp], #176
    71b0:	ret

00000000000071b4 <pipeline_install_post_fork@@Base>:
    71b4:	sub	sp, sp, #0x10
    71b8:	str	x0, [sp, #8]
    71bc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    71c0:	add	x0, x0, #0x340
    71c4:	ldr	x1, [sp, #8]
    71c8:	str	x1, [x0]
    71cc:	nop
    71d0:	add	sp, sp, #0x10
    71d4:	ret

00000000000071d8 <pipeline_start@@Base>:
    71d8:	stp	x29, x30, [sp, #-496]!
    71dc:	mov	x29, sp
    71e0:	str	x0, [sp, #24]
    71e4:	mov	w0, #0xffffffff            	// #-1
    71e8:	str	w0, [sp, #484]
    71ec:	bl	70c0 <pipeline_free@@Base+0x36c>
    71f0:	ldr	x0, [sp, #24]
    71f4:	ldr	x0, [x0, #16]
    71f8:	cmp	x0, #0x0
    71fc:	b.eq	7220 <pipeline_start@@Base+0x48>  // b.none
    7200:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    7204:	add	x3, x0, #0x170
    7208:	mov	w2, #0x58d                 	// #1421
    720c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7210:	add	x1, x0, #0x950
    7214:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7218:	add	x0, x0, #0xd88
    721c:	bl	2e30 <__assert_fail@plt>
    7220:	ldr	x0, [sp, #24]
    7224:	ldr	x0, [x0, #24]
    7228:	cmp	x0, #0x0
    722c:	b.eq	7250 <pipeline_start@@Base+0x78>  // b.none
    7230:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    7234:	add	x3, x0, #0x170
    7238:	mov	w2, #0x58e                 	// #1422
    723c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7240:	add	x1, x0, #0x950
    7244:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7248:	add	x0, x0, #0xd98
    724c:	bl	2e30 <__assert_fail@plt>
    7250:	bl	3240 <pipeline_new_command_argv@plt+0x3a0>
    7254:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    7258:	ldr	x0, [x0, #4024]
    725c:	ldr	w0, [x0]
    7260:	cmp	w0, #0x0
    7264:	b.eq	728c <pipeline_start@@Base+0xb4>  // b.none
    7268:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    726c:	add	x0, x0, #0xda8
    7270:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    7274:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    7278:	ldr	x0, [x0, #4032]
    727c:	ldr	x0, [x0]
    7280:	mov	x1, x0
    7284:	ldr	x0, [sp, #24]
    7288:	bl	2a10 <pipeline_dump@plt>
    728c:	mov	x0, #0x0                   	// #0
    7290:	bl	2cd0 <fflush@plt>
    7294:	ldr	x0, [sp, #24]
    7298:	ldr	w0, [x0, #136]
    729c:	cmp	w0, #0x0
    72a0:	b.eq	7358 <pipeline_start@@Base+0x180>  // b.none
    72a4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    72a8:	add	x0, x0, #0x348
    72ac:	ldr	w0, [x0]
    72b0:	add	w2, w0, #0x1
    72b4:	adrp	x1, 22000 <pipeline_peekline@@Base+0x17e3c>
    72b8:	add	x1, x1, #0x348
    72bc:	str	w2, [x1]
    72c0:	cmp	w0, #0x0
    72c4:	b.ne	7358 <pipeline_start@@Base+0x180>  // b.any
    72c8:	add	x0, sp, #0x20
    72cc:	mov	x2, #0x98                  	// #152
    72d0:	mov	w1, #0x0                   	// #0
    72d4:	bl	2ad0 <memset@plt>
    72d8:	mov	x0, #0x1                   	// #1
    72dc:	str	x0, [sp, #32]
    72e0:	add	x0, sp, #0x20
    72e4:	add	x0, x0, #0x8
    72e8:	bl	2ac0 <sigemptyset@plt>
    72ec:	str	wzr, [sp, #168]
    72f0:	add	x1, sp, #0x20
    72f4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    72f8:	add	x2, x0, #0x350
    72fc:	mov	w0, #0x2                   	// #2
    7300:	bl	2b70 <sigaction@plt>
    7304:	cmp	w0, #0x0
    7308:	b.ge	7324 <pipeline_start@@Base+0x14c>  // b.tcont
    730c:	bl	2e40 <__errno_location@plt>
    7310:	ldr	w1, [x0]
    7314:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7318:	add	x2, x0, #0xdc0
    731c:	mov	w0, #0x2                   	// #2
    7320:	bl	2910 <error@plt>
    7324:	add	x1, sp, #0x20
    7328:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    732c:	add	x2, x0, #0x3e8
    7330:	mov	w0, #0x3                   	// #3
    7334:	bl	2b70 <sigaction@plt>
    7338:	cmp	w0, #0x0
    733c:	b.ge	7358 <pipeline_start@@Base+0x180>  // b.tcont
    7340:	bl	2e40 <__errno_location@plt>
    7344:	ldr	w1, [x0]
    7348:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    734c:	add	x2, x0, #0xdd8
    7350:	mov	w0, #0x2                   	// #2
    7354:	bl	2910 <error@plt>
    7358:	add	x0, sp, #0x140
    735c:	bl	2ac0 <sigemptyset@plt>
    7360:	add	x0, sp, #0x140
    7364:	mov	w1, #0x11                  	// #17
    7368:	bl	2e00 <sigaddset@plt>
    736c:	add	x0, sp, #0xc0
    7370:	bl	2ac0 <sigemptyset@plt>
    7374:	nop
    7378:	add	x1, sp, #0xc0
    737c:	add	x0, sp, #0x140
    7380:	mov	x2, x1
    7384:	mov	x1, x0
    7388:	mov	w0, #0x0                   	// #0
    738c:	bl	2940 <sigprocmask@plt>
    7390:	cmn	w0, #0x1
    7394:	b.ne	73a8 <pipeline_start@@Base+0x1d0>  // b.any
    7398:	bl	2e40 <__errno_location@plt>
    739c:	ldr	w0, [x0]
    73a0:	cmp	w0, #0x4
    73a4:	b.eq	7378 <pipeline_start@@Base+0x1a0>  // b.none
    73a8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    73ac:	add	x0, x0, #0x330
    73b0:	ldr	w1, [x0]
    73b4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    73b8:	add	x0, x0, #0x334
    73bc:	ldr	w0, [x0]
    73c0:	cmp	w1, w0
    73c4:	b.lt	749c <pipeline_start@@Base+0x2c4>  // b.tstop
    73c8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    73cc:	add	x0, x0, #0x334
    73d0:	ldr	w0, [x0]
    73d4:	str	w0, [sp, #472]
    73d8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    73dc:	add	x0, x0, #0x334
    73e0:	ldr	w0, [x0]
    73e4:	cmp	w0, #0x0
    73e8:	b.eq	740c <pipeline_start@@Base+0x234>  // b.none
    73ec:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    73f0:	add	x0, x0, #0x334
    73f4:	ldr	w0, [x0]
    73f8:	lsl	w1, w0, #1
    73fc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7400:	add	x0, x0, #0x334
    7404:	str	w1, [x0]
    7408:	b	741c <pipeline_start@@Base+0x244>
    740c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7410:	add	x0, x0, #0x334
    7414:	mov	w1, #0x4                   	// #4
    7418:	str	w1, [x0]
    741c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7420:	add	x0, x0, #0x328
    7424:	ldr	x2, [x0]
    7428:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    742c:	add	x0, x0, #0x334
    7430:	ldr	w0, [x0]
    7434:	sxtw	x0, w0
    7438:	lsl	x0, x0, #3
    743c:	mov	x1, x0
    7440:	mov	x0, x2
    7444:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    7448:	mov	x1, x0
    744c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7450:	add	x0, x0, #0x328
    7454:	str	x1, [x0]
    7458:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    745c:	add	x0, x0, #0x328
    7460:	ldr	x1, [x0]
    7464:	ldrsw	x0, [sp, #472]
    7468:	lsl	x0, x0, #3
    746c:	add	x3, x1, x0
    7470:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7474:	add	x0, x0, #0x334
    7478:	ldr	w1, [x0]
    747c:	ldr	w0, [sp, #472]
    7480:	sub	w0, w1, w0
    7484:	sxtw	x0, w0
    7488:	lsl	x0, x0, #3
    748c:	mov	x2, x0
    7490:	mov	w1, #0x0                   	// #0
    7494:	mov	x0, x3
    7498:	bl	2ad0 <memset@plt>
    749c:	str	wzr, [sp, #492]
    74a0:	b	74f8 <pipeline_start@@Base+0x320>
    74a4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    74a8:	add	x0, x0, #0x328
    74ac:	ldr	x1, [x0]
    74b0:	ldrsw	x0, [sp, #492]
    74b4:	lsl	x0, x0, #3
    74b8:	add	x0, x1, x0
    74bc:	ldr	x0, [x0]
    74c0:	cmp	x0, #0x0
    74c4:	b.ne	74ec <pipeline_start@@Base+0x314>  // b.any
    74c8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    74cc:	add	x0, x0, #0x328
    74d0:	ldr	x1, [x0]
    74d4:	ldrsw	x0, [sp, #492]
    74d8:	lsl	x0, x0, #3
    74dc:	add	x0, x1, x0
    74e0:	ldr	x1, [sp, #24]
    74e4:	str	x1, [x0]
    74e8:	b	7510 <pipeline_start@@Base+0x338>
    74ec:	ldr	w0, [sp, #492]
    74f0:	add	w0, w0, #0x1
    74f4:	str	w0, [sp, #492]
    74f8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    74fc:	add	x0, x0, #0x334
    7500:	ldr	w0, [x0]
    7504:	ldr	w1, [sp, #492]
    7508:	cmp	w1, w0
    750c:	b.lt	74a4 <pipeline_start@@Base+0x2cc>  // b.tstop
    7510:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7514:	add	x0, x0, #0x334
    7518:	ldr	w0, [x0]
    751c:	ldr	w1, [sp, #492]
    7520:	cmp	w1, w0
    7524:	b.lt	7548 <pipeline_start@@Base+0x370>  // b.tstop
    7528:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    752c:	add	x3, x0, #0x170
    7530:	mov	w2, #0x5c8                 	// #1480
    7534:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7538:	add	x1, x0, #0x950
    753c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7540:	add	x0, x0, #0xdf0
    7544:	bl	2e30 <__assert_fail@plt>
    7548:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    754c:	add	x0, x0, #0x330
    7550:	ldr	w0, [x0]
    7554:	add	w1, w0, #0x1
    7558:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    755c:	add	x0, x0, #0x330
    7560:	str	w1, [x0]
    7564:	ldr	x0, [sp, #24]
    7568:	ldr	w0, [x0]
    756c:	sxtw	x0, w0
    7570:	mov	x1, #0x4                   	// #4
    7574:	bl	b3bc <pipeline_peekline@@Base+0x11f8>
    7578:	mov	x1, x0
    757c:	ldr	x0, [sp, #24]
    7580:	str	x1, [x0, #16]
    7584:	ldr	x0, [sp, #24]
    7588:	ldr	w0, [x0]
    758c:	sxtw	x0, w0
    7590:	mov	x1, #0x4                   	// #4
    7594:	bl	b3bc <pipeline_peekline@@Base+0x11f8>
    7598:	mov	x1, x0
    759c:	ldr	x0, [sp, #24]
    75a0:	str	x1, [x0, #24]
    75a4:	nop
    75a8:	add	x0, sp, #0xc0
    75ac:	mov	x2, #0x0                   	// #0
    75b0:	mov	x1, x0
    75b4:	mov	w0, #0x2                   	// #2
    75b8:	bl	2940 <sigprocmask@plt>
    75bc:	cmn	w0, #0x1
    75c0:	b.ne	75d4 <pipeline_start@@Base+0x3fc>  // b.any
    75c4:	bl	2e40 <__errno_location@plt>
    75c8:	ldr	w0, [x0]
    75cc:	cmp	w0, #0x4
    75d0:	b.eq	75a8 <pipeline_start@@Base+0x3d0>  // b.none
    75d4:	ldr	x0, [sp, #24]
    75d8:	ldr	w0, [x0, #32]
    75dc:	cmp	w0, #0x1
    75e0:	b.ne	7634 <pipeline_start@@Base+0x45c>  // b.any
    75e4:	ldr	x0, [sp, #24]
    75e8:	ldr	w0, [x0, #40]
    75ec:	cmp	w0, #0x0
    75f0:	b.ge	7634 <pipeline_start@@Base+0x45c>  // b.tcont
    75f4:	add	x0, sp, #0x1c0
    75f8:	bl	29d0 <pipe@plt>
    75fc:	cmp	w0, #0x0
    7600:	b.ge	761c <pipeline_start@@Base+0x444>  // b.tcont
    7604:	bl	2e40 <__errno_location@plt>
    7608:	ldr	w1, [x0]
    760c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7610:	add	x2, x0, #0xe10
    7614:	mov	w0, #0x2                   	// #2
    7618:	bl	2910 <error@plt>
    761c:	ldr	w0, [sp, #448]
    7620:	str	w0, [sp, #484]
    7624:	ldr	w1, [sp, #452]
    7628:	ldr	x0, [sp, #24]
    762c:	str	w1, [x0, #64]
    7630:	b	76d8 <pipeline_start@@Base+0x500>
    7634:	ldr	x0, [sp, #24]
    7638:	ldr	w0, [x0, #32]
    763c:	cmp	w0, #0x1
    7640:	b.ne	7654 <pipeline_start@@Base+0x47c>  // b.any
    7644:	ldr	x0, [sp, #24]
    7648:	ldr	w0, [x0, #40]
    764c:	str	w0, [sp, #484]
    7650:	b	76d8 <pipeline_start@@Base+0x500>
    7654:	ldr	x0, [sp, #24]
    7658:	ldr	w0, [x0, #32]
    765c:	cmp	w0, #0x2
    7660:	b.ne	76d8 <pipeline_start@@Base+0x500>  // b.any
    7664:	ldr	x0, [sp, #24]
    7668:	ldr	x0, [x0, #48]
    766c:	cmp	x0, #0x0
    7670:	b.ne	7694 <pipeline_start@@Base+0x4bc>  // b.any
    7674:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    7678:	add	x3, x0, #0x170
    767c:	mov	w2, #0x5da                 	// #1498
    7680:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7684:	add	x1, x0, #0x950
    7688:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    768c:	add	x0, x0, #0xe20
    7690:	bl	2e30 <__assert_fail@plt>
    7694:	ldr	x0, [sp, #24]
    7698:	ldr	x0, [x0, #48]
    769c:	mov	w1, #0x0                   	// #0
    76a0:	bl	2ab0 <open@plt>
    76a4:	str	w0, [sp, #484]
    76a8:	ldr	w0, [sp, #484]
    76ac:	cmp	w0, #0x0
    76b0:	b.ge	76d8 <pipeline_start@@Base+0x500>  // b.tcont
    76b4:	bl	2e40 <__errno_location@plt>
    76b8:	ldr	w1, [x0]
    76bc:	ldr	x0, [sp, #24]
    76c0:	ldr	x0, [x0, #48]
    76c4:	mov	x3, x0
    76c8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    76cc:	add	x2, x0, #0xe30
    76d0:	mov	w0, #0x2                   	// #2
    76d4:	bl	2910 <error@plt>
    76d8:	str	wzr, [sp, #492]
    76dc:	b	7c28 <pipeline_start@@Base+0xa50>
    76e0:	mov	w0, #0xffffffff            	// #-1
    76e4:	str	w0, [sp, #480]
    76e8:	mov	w0, #0xffffffff            	// #-1
    76ec:	str	w0, [sp, #476]
    76f0:	ldr	x0, [sp, #24]
    76f4:	ldr	w0, [x0]
    76f8:	sub	w0, w0, #0x1
    76fc:	ldr	w1, [sp, #492]
    7700:	cmp	w1, w0
    7704:	b.ne	7728 <pipeline_start@@Base+0x550>  // b.any
    7708:	ldr	x0, [sp, #24]
    770c:	ldr	w0, [x0, #36]
    7710:	cmp	w0, #0x1
    7714:	b.ne	7788 <pipeline_start@@Base+0x5b0>  // b.any
    7718:	ldr	x0, [sp, #24]
    771c:	ldr	w0, [x0, #44]
    7720:	cmp	w0, #0x0
    7724:	b.ge	7788 <pipeline_start@@Base+0x5b0>  // b.tcont
    7728:	add	x0, sp, #0xb8
    772c:	bl	29d0 <pipe@plt>
    7730:	cmp	w0, #0x0
    7734:	b.ge	7750 <pipeline_start@@Base+0x578>  // b.tcont
    7738:	bl	2e40 <__errno_location@plt>
    773c:	ldr	w1, [x0]
    7740:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7744:	add	x2, x0, #0xe10
    7748:	mov	w0, #0x2                   	// #2
    774c:	bl	2910 <error@plt>
    7750:	ldr	x0, [sp, #24]
    7754:	ldr	w0, [x0]
    7758:	sub	w0, w0, #0x1
    775c:	ldr	w1, [sp, #492]
    7760:	cmp	w1, w0
    7764:	b.ne	7774 <pipeline_start@@Base+0x59c>  // b.any
    7768:	ldr	w1, [sp, #184]
    776c:	ldr	x0, [sp, #24]
    7770:	str	w1, [x0, #68]
    7774:	ldr	w0, [sp, #184]
    7778:	str	w0, [sp, #480]
    777c:	ldr	w0, [sp, #188]
    7780:	str	w0, [sp, #476]
    7784:	b	7830 <pipeline_start@@Base+0x658>
    7788:	ldr	x0, [sp, #24]
    778c:	ldr	w0, [x0, #36]
    7790:	cmp	w0, #0x1
    7794:	b.ne	77a8 <pipeline_start@@Base+0x5d0>  // b.any
    7798:	ldr	x0, [sp, #24]
    779c:	ldr	w0, [x0, #44]
    77a0:	str	w0, [sp, #476]
    77a4:	b	7830 <pipeline_start@@Base+0x658>
    77a8:	ldr	x0, [sp, #24]
    77ac:	ldr	w0, [x0, #36]
    77b0:	cmp	w0, #0x2
    77b4:	b.ne	7830 <pipeline_start@@Base+0x658>  // b.any
    77b8:	ldr	x0, [sp, #24]
    77bc:	ldr	x0, [x0, #56]
    77c0:	cmp	x0, #0x0
    77c4:	b.ne	77e8 <pipeline_start@@Base+0x610>  // b.any
    77c8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    77cc:	add	x3, x0, #0x170
    77d0:	mov	w2, #0x5f1                 	// #1521
    77d4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    77d8:	add	x1, x0, #0x950
    77dc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    77e0:	add	x0, x0, #0xe40
    77e4:	bl	2e30 <__assert_fail@plt>
    77e8:	ldr	x0, [sp, #24]
    77ec:	ldr	x0, [x0, #56]
    77f0:	mov	w2, #0x1b6                 	// #438
    77f4:	mov	w1, #0x241                 	// #577
    77f8:	bl	2ab0 <open@plt>
    77fc:	str	w0, [sp, #476]
    7800:	ldr	w0, [sp, #476]
    7804:	cmp	w0, #0x0
    7808:	b.ge	7830 <pipeline_start@@Base+0x658>  // b.tcont
    780c:	bl	2e40 <__errno_location@plt>
    7810:	ldr	w1, [x0]
    7814:	ldr	x0, [sp, #24]
    7818:	ldr	x0, [x0, #56]
    781c:	mov	x3, x0
    7820:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7824:	add	x2, x0, #0xe30
    7828:	mov	w0, #0x2                   	// #2
    782c:	bl	2910 <error@plt>
    7830:	add	x0, sp, #0x140
    7834:	bl	2ac0 <sigemptyset@plt>
    7838:	add	x0, sp, #0x140
    783c:	mov	w1, #0x11                  	// #17
    7840:	bl	2e00 <sigaddset@plt>
    7844:	add	x0, sp, #0xc0
    7848:	bl	2ac0 <sigemptyset@plt>
    784c:	nop
    7850:	add	x1, sp, #0xc0
    7854:	add	x0, sp, #0x140
    7858:	mov	x2, x1
    785c:	mov	x1, x0
    7860:	mov	w0, #0x0                   	// #0
    7864:	bl	2940 <sigprocmask@plt>
    7868:	cmn	w0, #0x1
    786c:	b.ne	7880 <pipeline_start@@Base+0x6a8>  // b.any
    7870:	bl	2e40 <__errno_location@plt>
    7874:	ldr	w0, [x0]
    7878:	cmp	w0, #0x4
    787c:	b.eq	7850 <pipeline_start@@Base+0x678>  // b.none
    7880:	bl	2a20 <fork@plt>
    7884:	str	w0, [sp, #468]
    7888:	ldr	w0, [sp, #468]
    788c:	cmp	w0, #0x0
    7890:	b.ge	78ac <pipeline_start@@Base+0x6d4>  // b.tcont
    7894:	bl	2e40 <__errno_location@plt>
    7898:	ldr	w1, [x0]
    789c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    78a0:	add	x2, x0, #0xbb0
    78a4:	mov	w0, #0x2                   	// #2
    78a8:	bl	2910 <error@plt>
    78ac:	ldr	w0, [sp, #468]
    78b0:	cmp	w0, #0x0
    78b4:	b.ne	7b08 <pipeline_start@@Base+0x930>  // b.any
    78b8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    78bc:	add	x0, x0, #0x340
    78c0:	ldr	x0, [x0]
    78c4:	cmp	x0, #0x0
    78c8:	b.eq	78dc <pipeline_start@@Base+0x704>  // b.none
    78cc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    78d0:	add	x0, x0, #0x340
    78d4:	ldr	x0, [x0]
    78d8:	blr	x0
    78dc:	ldr	w0, [sp, #484]
    78e0:	cmn	w0, #0x1
    78e4:	b.eq	793c <pipeline_start@@Base+0x764>  // b.none
    78e8:	mov	w1, #0x0                   	// #0
    78ec:	ldr	w0, [sp, #484]
    78f0:	bl	2de0 <dup2@plt>
    78f4:	cmp	w0, #0x0
    78f8:	b.ge	7914 <pipeline_start@@Base+0x73c>  // b.tcont
    78fc:	bl	2e40 <__errno_location@plt>
    7900:	ldr	w1, [x0]
    7904:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7908:	add	x2, x0, #0xe50
    790c:	mov	w0, #0x2                   	// #2
    7910:	bl	2910 <error@plt>
    7914:	ldr	w0, [sp, #484]
    7918:	bl	2b60 <close@plt>
    791c:	cmp	w0, #0x0
    7920:	b.ge	793c <pipeline_start@@Base+0x764>  // b.tcont
    7924:	bl	2e40 <__errno_location@plt>
    7928:	ldr	w1, [x0]
    792c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7930:	add	x2, x0, #0xe60
    7934:	mov	w0, #0x2                   	// #2
    7938:	bl	2910 <error@plt>
    793c:	ldr	w0, [sp, #476]
    7940:	cmn	w0, #0x1
    7944:	b.eq	799c <pipeline_start@@Base+0x7c4>  // b.none
    7948:	mov	w1, #0x1                   	// #1
    794c:	ldr	w0, [sp, #476]
    7950:	bl	2de0 <dup2@plt>
    7954:	cmp	w0, #0x0
    7958:	b.ge	7974 <pipeline_start@@Base+0x79c>  // b.tcont
    795c:	bl	2e40 <__errno_location@plt>
    7960:	ldr	w1, [x0]
    7964:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7968:	add	x2, x0, #0xe50
    796c:	mov	w0, #0x2                   	// #2
    7970:	bl	2910 <error@plt>
    7974:	ldr	w0, [sp, #476]
    7978:	bl	2b60 <close@plt>
    797c:	cmp	w0, #0x0
    7980:	b.ge	799c <pipeline_start@@Base+0x7c4>  // b.tcont
    7984:	bl	2e40 <__errno_location@plt>
    7988:	ldr	w1, [x0]
    798c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7990:	add	x2, x0, #0xe60
    7994:	mov	w0, #0x2                   	// #2
    7998:	bl	2910 <error@plt>
    799c:	ldr	w0, [sp, #480]
    79a0:	cmn	w0, #0x1
    79a4:	b.eq	79d0 <pipeline_start@@Base+0x7f8>  // b.none
    79a8:	ldr	w0, [sp, #480]
    79ac:	bl	2b60 <close@plt>
    79b0:	cmp	w0, #0x0
    79b4:	b.eq	79d0 <pipeline_start@@Base+0x7f8>  // b.none
    79b8:	bl	2e40 <__errno_location@plt>
    79bc:	ldr	w1, [x0]
    79c0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    79c4:	add	x2, x0, #0xe60
    79c8:	mov	w0, #0x2                   	// #2
    79cc:	bl	2910 <error@plt>
    79d0:	ldr	x0, [sp, #24]
    79d4:	ldr	w0, [x0, #64]
    79d8:	cmn	w0, #0x1
    79dc:	b.eq	7a0c <pipeline_start@@Base+0x834>  // b.none
    79e0:	ldr	x0, [sp, #24]
    79e4:	ldr	w0, [x0, #64]
    79e8:	bl	2b60 <close@plt>
    79ec:	cmp	w0, #0x0
    79f0:	b.eq	7a0c <pipeline_start@@Base+0x834>  // b.none
    79f4:	bl	2e40 <__errno_location@plt>
    79f8:	ldr	w1, [x0]
    79fc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7a00:	add	x2, x0, #0xe60
    7a04:	mov	w0, #0x2                   	// #2
    7a08:	bl	2910 <error@plt>
    7a0c:	str	wzr, [sp, #488]
    7a10:	b	7a9c <pipeline_start@@Base+0x8c4>
    7a14:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7a18:	add	x0, x0, #0x328
    7a1c:	ldr	x1, [x0]
    7a20:	ldrsw	x0, [sp, #488]
    7a24:	lsl	x0, x0, #3
    7a28:	add	x0, x1, x0
    7a2c:	ldr	x0, [x0]
    7a30:	str	x0, [sp, #456]
    7a34:	ldr	x0, [sp, #456]
    7a38:	cmp	x0, #0x0
    7a3c:	b.eq	7a8c <pipeline_start@@Base+0x8b4>  // b.none
    7a40:	ldr	x1, [sp, #456]
    7a44:	ldr	x0, [sp, #24]
    7a48:	cmp	x1, x0
    7a4c:	b.eq	7a8c <pipeline_start@@Base+0x8b4>  // b.none
    7a50:	ldr	x0, [sp, #456]
    7a54:	ldr	w0, [x0, #64]
    7a58:	cmn	w0, #0x1
    7a5c:	b.eq	7a6c <pipeline_start@@Base+0x894>  // b.none
    7a60:	ldr	x0, [sp, #456]
    7a64:	ldr	w0, [x0, #64]
    7a68:	bl	2b60 <close@plt>
    7a6c:	ldr	x0, [sp, #456]
    7a70:	ldr	w0, [x0, #68]
    7a74:	cmn	w0, #0x1
    7a78:	b.eq	7a90 <pipeline_start@@Base+0x8b8>  // b.none
    7a7c:	ldr	x0, [sp, #456]
    7a80:	ldr	w0, [x0, #68]
    7a84:	bl	2b60 <close@plt>
    7a88:	b	7a90 <pipeline_start@@Base+0x8b8>
    7a8c:	nop
    7a90:	ldr	w0, [sp, #488]
    7a94:	add	w0, w0, #0x1
    7a98:	str	w0, [sp, #488]
    7a9c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7aa0:	add	x0, x0, #0x330
    7aa4:	ldr	w0, [x0]
    7aa8:	ldr	w1, [sp, #488]
    7aac:	cmp	w1, w0
    7ab0:	b.lt	7a14 <pipeline_start@@Base+0x83c>  // b.tstop
    7ab4:	ldr	x0, [sp, #24]
    7ab8:	ldr	w0, [x0, #136]
    7abc:	cmp	w0, #0x0
    7ac0:	b.eq	7aec <pipeline_start@@Base+0x914>  // b.none
    7ac4:	mov	x2, #0x0                   	// #0
    7ac8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7acc:	add	x1, x0, #0x350
    7ad0:	mov	w0, #0x2                   	// #2
    7ad4:	bl	2b70 <sigaction@plt>
    7ad8:	mov	x2, #0x0                   	// #0
    7adc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7ae0:	add	x1, x0, #0x3e8
    7ae4:	mov	w0, #0x3                   	// #3
    7ae8:	bl	2b70 <sigaction@plt>
    7aec:	ldr	x0, [sp, #24]
    7af0:	ldr	x1, [x0, #8]
    7af4:	ldrsw	x0, [sp, #492]
    7af8:	lsl	x0, x0, #3
    7afc:	add	x0, x1, x0
    7b00:	ldr	x0, [x0]
    7b04:	bl	2c10 <pipecmd_exec@plt>
    7b08:	ldr	w0, [sp, #484]
    7b0c:	cmn	w0, #0x1
    7b10:	b.eq	7b3c <pipeline_start@@Base+0x964>  // b.none
    7b14:	ldr	w0, [sp, #484]
    7b18:	bl	2b60 <close@plt>
    7b1c:	cmp	w0, #0x0
    7b20:	b.ge	7b3c <pipeline_start@@Base+0x964>  // b.tcont
    7b24:	bl	2e40 <__errno_location@plt>
    7b28:	ldr	w1, [x0]
    7b2c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7b30:	add	x2, x0, #0xe60
    7b34:	mov	w0, #0x2                   	// #2
    7b38:	bl	2910 <error@plt>
    7b3c:	ldr	w0, [sp, #476]
    7b40:	cmn	w0, #0x1
    7b44:	b.eq	7b70 <pipeline_start@@Base+0x998>  // b.none
    7b48:	ldr	w0, [sp, #476]
    7b4c:	bl	2b60 <close@plt>
    7b50:	cmp	w0, #0x0
    7b54:	b.ge	7b70 <pipeline_start@@Base+0x998>  // b.tcont
    7b58:	bl	2e40 <__errno_location@plt>
    7b5c:	ldr	w1, [x0]
    7b60:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7b64:	add	x2, x0, #0xe60
    7b68:	mov	w0, #0x2                   	// #2
    7b6c:	bl	2910 <error@plt>
    7b70:	ldr	w0, [sp, #480]
    7b74:	cmn	w0, #0x1
    7b78:	b.eq	7b84 <pipeline_start@@Base+0x9ac>  // b.none
    7b7c:	ldr	w0, [sp, #480]
    7b80:	str	w0, [sp, #484]
    7b84:	ldr	x0, [sp, #24]
    7b88:	ldr	x1, [x0, #16]
    7b8c:	ldrsw	x0, [sp, #492]
    7b90:	lsl	x0, x0, #2
    7b94:	add	x0, x1, x0
    7b98:	ldr	w1, [sp, #468]
    7b9c:	str	w1, [x0]
    7ba0:	ldr	x0, [sp, #24]
    7ba4:	ldr	x1, [x0, #24]
    7ba8:	ldrsw	x0, [sp, #492]
    7bac:	lsl	x0, x0, #2
    7bb0:	add	x0, x1, x0
    7bb4:	mov	w1, #0xffffffff            	// #-1
    7bb8:	str	w1, [x0]
    7bbc:	nop
    7bc0:	add	x0, sp, #0xc0
    7bc4:	mov	x2, #0x0                   	// #0
    7bc8:	mov	x1, x0
    7bcc:	mov	w0, #0x2                   	// #2
    7bd0:	bl	2940 <sigprocmask@plt>
    7bd4:	cmn	w0, #0x1
    7bd8:	b.ne	7bec <pipeline_start@@Base+0xa14>  // b.any
    7bdc:	bl	2e40 <__errno_location@plt>
    7be0:	ldr	w0, [x0]
    7be4:	cmp	w0, #0x4
    7be8:	b.eq	7bc0 <pipeline_start@@Base+0x9e8>  // b.none
    7bec:	ldr	x0, [sp, #24]
    7bf0:	ldr	x1, [x0, #8]
    7bf4:	ldrsw	x0, [sp, #492]
    7bf8:	lsl	x0, x0, #3
    7bfc:	add	x0, x1, x0
    7c00:	ldr	x0, [x0]
    7c04:	ldr	x0, [x0, #8]
    7c08:	ldr	w2, [sp, #468]
    7c0c:	mov	x1, x0
    7c10:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7c14:	add	x0, x0, #0xbc0
    7c18:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    7c1c:	ldr	w0, [sp, #492]
    7c20:	add	w0, w0, #0x1
    7c24:	str	w0, [sp, #492]
    7c28:	ldr	x0, [sp, #24]
    7c2c:	ldr	w0, [x0]
    7c30:	ldr	w1, [sp, #492]
    7c34:	cmp	w1, w0
    7c38:	b.lt	76e0 <pipeline_start@@Base+0x508>  // b.tstop
    7c3c:	ldr	x0, [sp, #24]
    7c40:	ldr	w0, [x0]
    7c44:	cmp	w0, #0x0
    7c48:	b.ne	7c58 <pipeline_start@@Base+0xa80>  // b.any
    7c4c:	ldr	x0, [sp, #24]
    7c50:	ldr	w1, [sp, #484]
    7c54:	str	w1, [x0, #68]
    7c58:	nop
    7c5c:	ldp	x29, x30, [sp], #496
    7c60:	ret

0000000000007c64 <pipeline_wait_all@@Base>:
    7c64:	stp	x29, x30, [sp, #-112]!
    7c68:	mov	x29, sp
    7c6c:	str	x19, [sp, #16]
    7c70:	str	x0, [sp, #56]
    7c74:	str	x1, [sp, #48]
    7c78:	str	x2, [sp, #40]
    7c7c:	str	wzr, [sp, #108]
    7c80:	ldr	x0, [sp, #56]
    7c84:	ldr	w0, [x0]
    7c88:	str	w0, [sp, #104]
    7c8c:	str	wzr, [sp, #96]
    7c90:	bl	3240 <pipeline_new_command_argv@plt+0x3a0>
    7c94:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    7c98:	ldr	x0, [x0, #4024]
    7c9c:	ldr	w0, [x0]
    7ca0:	cmp	w0, #0x0
    7ca4:	b.eq	7ccc <pipeline_wait_all@@Base+0x68>  // b.none
    7ca8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7cac:	add	x0, x0, #0xe70
    7cb0:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    7cb4:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    7cb8:	ldr	x0, [x0, #4032]
    7cbc:	ldr	x0, [x0]
    7cc0:	mov	x1, x0
    7cc4:	ldr	x0, [sp, #56]
    7cc8:	bl	2a10 <pipeline_dump@plt>
    7ccc:	ldr	x0, [sp, #56]
    7cd0:	ldr	x0, [x0, #16]
    7cd4:	cmp	x0, #0x0
    7cd8:	b.ne	7cfc <pipeline_wait_all@@Base+0x98>  // b.any
    7cdc:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    7ce0:	add	x3, x0, #0x180
    7ce4:	mov	w2, #0x667                 	// #1639
    7ce8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7cec:	add	x1, x0, #0x950
    7cf0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7cf4:	add	x0, x0, #0xcf0
    7cf8:	bl	2e30 <__assert_fail@plt>
    7cfc:	ldr	x0, [sp, #56]
    7d00:	ldr	x0, [x0, #24]
    7d04:	cmp	x0, #0x0
    7d08:	b.ne	7d2c <pipeline_wait_all@@Base+0xc8>  // b.any
    7d0c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    7d10:	add	x3, x0, #0x180
    7d14:	mov	w2, #0x668                 	// #1640
    7d18:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7d1c:	add	x1, x0, #0x950
    7d20:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7d24:	add	x0, x0, #0xcf8
    7d28:	bl	2e30 <__assert_fail@plt>
    7d2c:	ldr	x0, [sp, #56]
    7d30:	ldr	x0, [x0, #72]
    7d34:	cmp	x0, #0x0
    7d38:	b.eq	7d80 <pipeline_wait_all@@Base+0x11c>  // b.none
    7d3c:	ldr	x0, [sp, #56]
    7d40:	ldr	x0, [x0, #72]
    7d44:	bl	2a70 <fclose@plt>
    7d48:	cmp	w0, #0x0
    7d4c:	b.eq	7d68 <pipeline_wait_all@@Base+0x104>  // b.none
    7d50:	bl	2e40 <__errno_location@plt>
    7d54:	ldr	w1, [x0]
    7d58:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7d5c:	add	x2, x0, #0xe88
    7d60:	mov	w0, #0x0                   	// #0
    7d64:	bl	2910 <error@plt>
    7d68:	ldr	x0, [sp, #56]
    7d6c:	str	xzr, [x0, #72]
    7d70:	ldr	x0, [sp, #56]
    7d74:	mov	w1, #0xffffffff            	// #-1
    7d78:	str	w1, [x0, #64]
    7d7c:	b	7dc8 <pipeline_wait_all@@Base+0x164>
    7d80:	ldr	x0, [sp, #56]
    7d84:	ldr	w0, [x0, #64]
    7d88:	cmn	w0, #0x1
    7d8c:	b.eq	7dc8 <pipeline_wait_all@@Base+0x164>  // b.none
    7d90:	ldr	x0, [sp, #56]
    7d94:	ldr	w0, [x0, #64]
    7d98:	bl	2b60 <close@plt>
    7d9c:	cmp	w0, #0x0
    7da0:	b.eq	7dbc <pipeline_wait_all@@Base+0x158>  // b.none
    7da4:	bl	2e40 <__errno_location@plt>
    7da8:	ldr	w1, [x0]
    7dac:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7db0:	add	x2, x0, #0xeb0
    7db4:	mov	w0, #0x0                   	// #0
    7db8:	bl	2910 <error@plt>
    7dbc:	ldr	x0, [sp, #56]
    7dc0:	mov	w1, #0xffffffff            	// #-1
    7dc4:	str	w1, [x0, #64]
    7dc8:	ldr	x0, [sp, #56]
    7dcc:	ldr	x0, [x0, #80]
    7dd0:	cmp	x0, #0x0
    7dd4:	b.eq	7e24 <pipeline_wait_all@@Base+0x1c0>  // b.none
    7dd8:	ldr	x0, [sp, #56]
    7ddc:	ldr	x0, [x0, #80]
    7de0:	bl	2a70 <fclose@plt>
    7de4:	cmp	w0, #0x0
    7de8:	b.eq	7e0c <pipeline_wait_all@@Base+0x1a8>  // b.none
    7dec:	bl	2e40 <__errno_location@plt>
    7df0:	ldr	w1, [x0]
    7df4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7df8:	add	x2, x0, #0xed0
    7dfc:	mov	w0, #0x0                   	// #0
    7e00:	bl	2910 <error@plt>
    7e04:	mov	w0, #0x7f                  	// #127
    7e08:	str	w0, [sp, #108]
    7e0c:	ldr	x0, [sp, #56]
    7e10:	str	xzr, [x0, #80]
    7e14:	ldr	x0, [sp, #56]
    7e18:	mov	w1, #0xffffffff            	// #-1
    7e1c:	str	w1, [x0, #68]
    7e20:	b	7e74 <pipeline_wait_all@@Base+0x210>
    7e24:	ldr	x0, [sp, #56]
    7e28:	ldr	w0, [x0, #68]
    7e2c:	cmn	w0, #0x1
    7e30:	b.eq	7e74 <pipeline_wait_all@@Base+0x210>  // b.none
    7e34:	ldr	x0, [sp, #56]
    7e38:	ldr	w0, [x0, #68]
    7e3c:	bl	2b60 <close@plt>
    7e40:	cmp	w0, #0x0
    7e44:	b.eq	7e68 <pipeline_wait_all@@Base+0x204>  // b.none
    7e48:	bl	2e40 <__errno_location@plt>
    7e4c:	ldr	w1, [x0]
    7e50:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7e54:	add	x2, x0, #0xef8
    7e58:	mov	w0, #0x0                   	// #0
    7e5c:	bl	2910 <error@plt>
    7e60:	mov	w0, #0x7f                  	// #127
    7e64:	str	w0, [sp, #108]
    7e68:	ldr	x0, [sp, #56]
    7e6c:	mov	w1, #0xffffffff            	// #-1
    7e70:	str	w1, [x0, #68]
    7e74:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    7e78:	add	x0, x0, #0x33c
    7e7c:	mov	w1, #0x1                   	// #1
    7e80:	str	w1, [x0]
    7e84:	b	82b4 <pipeline_wait_all@@Base+0x650>
    7e88:	ldr	w1, [sp, #104]
    7e8c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7e90:	add	x0, x0, #0xf18
    7e94:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    7e98:	str	wzr, [sp, #100]
    7e9c:	b	8220 <pipeline_wait_all@@Base+0x5bc>
    7ea0:	ldr	x0, [sp, #56]
    7ea4:	ldr	x1, [x0, #16]
    7ea8:	ldrsw	x0, [sp, #100]
    7eac:	lsl	x0, x0, #2
    7eb0:	add	x0, x1, x0
    7eb4:	ldr	w0, [x0]
    7eb8:	cmn	w0, #0x1
    7ebc:	b.eq	8208 <pipeline_wait_all@@Base+0x5a4>  // b.none
    7ec0:	ldr	x0, [sp, #56]
    7ec4:	ldr	x1, [x0, #8]
    7ec8:	ldrsw	x0, [sp, #100]
    7ecc:	lsl	x0, x0, #3
    7ed0:	add	x0, x1, x0
    7ed4:	ldr	x0, [x0]
    7ed8:	ldr	x4, [x0, #8]
    7edc:	ldr	x0, [sp, #56]
    7ee0:	ldr	x1, [x0, #16]
    7ee4:	ldrsw	x0, [sp, #100]
    7ee8:	lsl	x0, x0, #2
    7eec:	add	x0, x1, x0
    7ef0:	ldr	w2, [x0]
    7ef4:	ldr	x0, [sp, #56]
    7ef8:	ldr	x1, [x0, #24]
    7efc:	ldrsw	x0, [sp, #100]
    7f00:	lsl	x0, x0, #2
    7f04:	add	x0, x1, x0
    7f08:	ldr	w0, [x0]
    7f0c:	mov	w3, w0
    7f10:	mov	x1, x4
    7f14:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7f18:	add	x0, x0, #0xbe8
    7f1c:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    7f20:	ldr	x0, [sp, #56]
    7f24:	ldr	x1, [x0, #24]
    7f28:	ldrsw	x0, [sp, #100]
    7f2c:	lsl	x0, x0, #2
    7f30:	add	x0, x1, x0
    7f34:	ldr	w0, [x0]
    7f38:	cmn	w0, #0x1
    7f3c:	b.eq	8210 <pipeline_wait_all@@Base+0x5ac>  // b.none
    7f40:	ldr	x0, [sp, #56]
    7f44:	ldr	x1, [x0, #24]
    7f48:	ldrsw	x0, [sp, #100]
    7f4c:	lsl	x0, x0, #2
    7f50:	add	x0, x1, x0
    7f54:	ldr	w0, [x0]
    7f58:	str	w0, [sp, #92]
    7f5c:	ldr	x0, [sp, #56]
    7f60:	ldr	x1, [x0, #16]
    7f64:	ldrsw	x0, [sp, #100]
    7f68:	lsl	x0, x0, #2
    7f6c:	add	x0, x1, x0
    7f70:	mov	w1, #0xffffffff            	// #-1
    7f74:	str	w1, [x0]
    7f78:	ldr	w0, [sp, #104]
    7f7c:	sub	w0, w0, #0x1
    7f80:	str	w0, [sp, #104]
    7f84:	ldr	w0, [sp, #92]
    7f88:	and	w0, w0, #0xff
    7f8c:	and	w0, w0, #0x7f
    7f90:	and	w0, w0, #0xff
    7f94:	add	w0, w0, #0x1
    7f98:	and	w0, w0, #0xff
    7f9c:	sxtb	w0, w0
    7fa0:	asr	w0, w0, #1
    7fa4:	sxtb	w0, w0
    7fa8:	cmp	w0, #0x0
    7fac:	b.le	80a0 <pipeline_wait_all@@Base+0x43c>
    7fb0:	ldr	w0, [sp, #92]
    7fb4:	and	w0, w0, #0x7f
    7fb8:	str	w0, [sp, #84]
    7fbc:	ldr	w0, [sp, #84]
    7fc0:	cmp	w0, #0xd
    7fc4:	b.ne	7fd0 <pipeline_wait_all@@Base+0x36c>  // b.any
    7fc8:	str	wzr, [sp, #92]
    7fcc:	b	80c8 <pipeline_wait_all@@Base+0x464>
    7fd0:	ldr	w0, [sp, #84]
    7fd4:	cmp	w0, #0x2
    7fd8:	b.eq	7fe8 <pipeline_wait_all@@Base+0x384>  // b.none
    7fdc:	ldr	w0, [sp, #84]
    7fe0:	cmp	w0, #0x3
    7fe4:	b.ne	7ff4 <pipeline_wait_all@@Base+0x390>  // b.any
    7fe8:	ldr	w0, [sp, #84]
    7fec:	str	w0, [sp, #96]
    7ff0:	b	80c8 <pipeline_wait_all@@Base+0x464>
    7ff4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    7ff8:	add	x0, x0, #0xc00
    7ffc:	bl	2e50 <getenv@plt>
    8000:	cmp	x0, #0x0
    8004:	b.ne	80c8 <pipeline_wait_all@@Base+0x464>  // b.any
    8008:	ldr	w0, [sp, #92]
    800c:	and	w0, w0, #0x80
    8010:	cmp	w0, #0x0
    8014:	b.eq	805c <pipeline_wait_all@@Base+0x3f8>  // b.none
    8018:	ldr	x0, [sp, #56]
    801c:	ldr	x1, [x0, #8]
    8020:	ldrsw	x0, [sp, #100]
    8024:	lsl	x0, x0, #3
    8028:	add	x0, x1, x0
    802c:	ldr	x0, [x0]
    8030:	ldr	x19, [x0, #8]
    8034:	ldr	w0, [sp, #84]
    8038:	bl	2df0 <strsignal@plt>
    803c:	mov	x4, x0
    8040:	mov	x3, x19
    8044:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    8048:	add	x2, x0, #0xc10
    804c:	mov	w1, #0x0                   	// #0
    8050:	mov	w0, #0x0                   	// #0
    8054:	bl	2910 <error@plt>
    8058:	b	80c8 <pipeline_wait_all@@Base+0x464>
    805c:	ldr	x0, [sp, #56]
    8060:	ldr	x1, [x0, #8]
    8064:	ldrsw	x0, [sp, #100]
    8068:	lsl	x0, x0, #3
    806c:	add	x0, x1, x0
    8070:	ldr	x0, [x0]
    8074:	ldr	x19, [x0, #8]
    8078:	ldr	w0, [sp, #84]
    807c:	bl	2df0 <strsignal@plt>
    8080:	mov	x4, x0
    8084:	mov	x3, x19
    8088:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    808c:	add	x2, x0, #0xc28
    8090:	mov	w1, #0x0                   	// #0
    8094:	mov	w0, #0x0                   	// #0
    8098:	bl	2910 <error@plt>
    809c:	b	80c8 <pipeline_wait_all@@Base+0x464>
    80a0:	ldr	w0, [sp, #92]
    80a4:	and	w0, w0, #0x7f
    80a8:	cmp	w0, #0x0
    80ac:	b.eq	80c8 <pipeline_wait_all@@Base+0x464>  // b.none
    80b0:	ldr	w3, [sp, #92]
    80b4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    80b8:	add	x2, x0, #0xc30
    80bc:	mov	w1, #0x0                   	// #0
    80c0:	mov	w0, #0x0                   	// #0
    80c4:	bl	2910 <error@plt>
    80c8:	ldr	x0, [sp, #56]
    80cc:	ldr	x1, [x0, #8]
    80d0:	ldrsw	x0, [sp, #100]
    80d4:	lsl	x0, x0, #3
    80d8:	add	x0, x1, x0
    80dc:	ldr	x0, [x0]
    80e0:	ldr	w0, [x0]
    80e4:	cmp	w0, #0x1
    80e8:	b.ne	8130 <pipeline_wait_all@@Base+0x4cc>  // b.any
    80ec:	ldr	x0, [sp, #56]
    80f0:	ldr	x1, [x0, #8]
    80f4:	ldrsw	x0, [sp, #100]
    80f8:	lsl	x0, x0, #3
    80fc:	add	x0, x1, x0
    8100:	ldr	x0, [x0]
    8104:	add	x0, x0, #0x50
    8108:	str	x0, [sp, #72]
    810c:	ldr	x0, [sp, #72]
    8110:	ldr	x0, [x0, #8]
    8114:	cmp	x0, #0x0
    8118:	b.eq	8130 <pipeline_wait_all@@Base+0x4cc>  // b.none
    811c:	ldr	x0, [sp, #72]
    8120:	ldr	x1, [x0, #8]
    8124:	ldr	x0, [sp, #72]
    8128:	ldr	x0, [x0, #16]
    812c:	blr	x1
    8130:	ldr	x0, [sp, #56]
    8134:	ldr	w0, [x0]
    8138:	sub	w0, w0, #0x1
    813c:	ldr	w1, [sp, #100]
    8140:	cmp	w1, w0
    8144:	b.ne	81b0 <pipeline_wait_all@@Base+0x54c>  // b.any
    8148:	ldr	w0, [sp, #92]
    814c:	and	w0, w0, #0xff
    8150:	and	w0, w0, #0x7f
    8154:	and	w0, w0, #0xff
    8158:	add	w0, w0, #0x1
    815c:	and	w0, w0, #0xff
    8160:	sxtb	w0, w0
    8164:	asr	w0, w0, #1
    8168:	sxtb	w0, w0
    816c:	cmp	w0, #0x0
    8170:	b.le	8188 <pipeline_wait_all@@Base+0x524>
    8174:	ldr	w0, [sp, #92]
    8178:	and	w0, w0, #0x7f
    817c:	add	w0, w0, #0x80
    8180:	str	w0, [sp, #108]
    8184:	b	8214 <pipeline_wait_all@@Base+0x5b0>
    8188:	ldr	w0, [sp, #92]
    818c:	asr	w0, w0, #8
    8190:	and	w0, w0, #0xff
    8194:	cmp	w0, #0x0
    8198:	b.eq	8214 <pipeline_wait_all@@Base+0x5b0>  // b.none
    819c:	ldr	w0, [sp, #92]
    81a0:	asr	w0, w0, #8
    81a4:	and	w0, w0, #0xff
    81a8:	str	w0, [sp, #108]
    81ac:	b	8214 <pipeline_wait_all@@Base+0x5b0>
    81b0:	ldr	w0, [sp, #108]
    81b4:	cmp	w0, #0x0
    81b8:	b.ne	8214 <pipeline_wait_all@@Base+0x5b0>  // b.any
    81bc:	ldr	w0, [sp, #92]
    81c0:	and	w0, w0, #0xff
    81c4:	and	w0, w0, #0x7f
    81c8:	and	w0, w0, #0xff
    81cc:	add	w0, w0, #0x1
    81d0:	and	w0, w0, #0xff
    81d4:	sxtb	w0, w0
    81d8:	asr	w0, w0, #1
    81dc:	sxtb	w0, w0
    81e0:	cmp	w0, #0x0
    81e4:	b.gt	81fc <pipeline_wait_all@@Base+0x598>
    81e8:	ldr	w0, [sp, #92]
    81ec:	asr	w0, w0, #8
    81f0:	and	w0, w0, #0xff
    81f4:	cmp	w0, #0x0
    81f8:	b.eq	8214 <pipeline_wait_all@@Base+0x5b0>  // b.none
    81fc:	mov	w0, #0x7f                  	// #127
    8200:	str	w0, [sp, #108]
    8204:	b	8214 <pipeline_wait_all@@Base+0x5b0>
    8208:	nop
    820c:	b	8214 <pipeline_wait_all@@Base+0x5b0>
    8210:	nop
    8214:	ldr	w0, [sp, #100]
    8218:	add	w0, w0, #0x1
    821c:	str	w0, [sp, #100]
    8220:	ldr	x0, [sp, #56]
    8224:	ldr	w0, [x0]
    8228:	ldr	w1, [sp, #100]
    822c:	cmp	w1, w0
    8230:	b.lt	7ea0 <pipeline_wait_all@@Base+0x23c>  // b.tstop
    8234:	ldr	w0, [sp, #104]
    8238:	cmp	w0, #0x0
    823c:	b.ge	8260 <pipeline_wait_all@@Base+0x5fc>  // b.tcont
    8240:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    8244:	add	x3, x0, #0x180
    8248:	mov	w2, #0x6d2                 	// #1746
    824c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    8250:	add	x1, x0, #0x950
    8254:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    8258:	add	x0, x0, #0xf30
    825c:	bl	2e30 <__assert_fail@plt>
    8260:	ldr	w0, [sp, #104]
    8264:	cmp	w0, #0x0
    8268:	b.eq	82c4 <pipeline_wait_all@@Base+0x660>  // b.none
    826c:	bl	2e40 <__errno_location@plt>
    8270:	str	wzr, [x0]
    8274:	mov	w0, #0x1                   	// #1
    8278:	bl	6e34 <pipeline_free@@Base+0xe0>
    827c:	str	w0, [sp, #88]
    8280:	ldr	w0, [sp, #88]
    8284:	cmn	w0, #0x1
    8288:	b.ne	82b4 <pipeline_wait_all@@Base+0x650>  // b.any
    828c:	bl	2e40 <__errno_location@plt>
    8290:	ldr	w0, [x0]
    8294:	cmp	w0, #0xa
    8298:	b.ne	82b4 <pipeline_wait_all@@Base+0x650>  // b.any
    829c:	bl	2e40 <__errno_location@plt>
    82a0:	ldr	w1, [x0]
    82a4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    82a8:	add	x2, x0, #0xbd8
    82ac:	mov	w0, #0x2                   	// #2
    82b0:	bl	2910 <error@plt>
    82b4:	ldr	w0, [sp, #104]
    82b8:	cmp	w0, #0x0
    82bc:	b.gt	7e88 <pipeline_wait_all@@Base+0x224>
    82c0:	b	82c8 <pipeline_wait_all@@Base+0x664>
    82c4:	nop
    82c8:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    82cc:	add	x0, x0, #0x33c
    82d0:	str	wzr, [x0]
    82d4:	str	wzr, [sp, #100]
    82d8:	b	832c <pipeline_wait_all@@Base+0x6c8>
    82dc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    82e0:	add	x0, x0, #0x328
    82e4:	ldr	x1, [x0]
    82e8:	ldrsw	x0, [sp, #100]
    82ec:	lsl	x0, x0, #3
    82f0:	add	x0, x1, x0
    82f4:	ldr	x0, [x0]
    82f8:	ldr	x1, [sp, #56]
    82fc:	cmp	x1, x0
    8300:	b.ne	8320 <pipeline_wait_all@@Base+0x6bc>  // b.any
    8304:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    8308:	add	x0, x0, #0x328
    830c:	ldr	x1, [x0]
    8310:	ldrsw	x0, [sp, #100]
    8314:	lsl	x0, x0, #3
    8318:	add	x0, x1, x0
    831c:	str	xzr, [x0]
    8320:	ldr	w0, [sp, #100]
    8324:	add	w0, w0, #0x1
    8328:	str	w0, [sp, #100]
    832c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    8330:	add	x0, x0, #0x330
    8334:	ldr	w0, [x0]
    8338:	ldr	w1, [sp, #100]
    833c:	cmp	w1, w0
    8340:	b.lt	82dc <pipeline_wait_all@@Base+0x678>  // b.tstop
    8344:	str	wzr, [sp, #100]
    8348:	b	837c <pipeline_wait_all@@Base+0x718>
    834c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    8350:	add	x0, x0, #0x328
    8354:	ldr	x1, [x0]
    8358:	ldrsw	x0, [sp, #100]
    835c:	lsl	x0, x0, #3
    8360:	add	x0, x1, x0
    8364:	ldr	x0, [x0]
    8368:	cmp	x0, #0x0
    836c:	b.ne	8398 <pipeline_wait_all@@Base+0x734>  // b.any
    8370:	ldr	w0, [sp, #100]
    8374:	add	w0, w0, #0x1
    8378:	str	w0, [sp, #100]
    837c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    8380:	add	x0, x0, #0x330
    8384:	ldr	w0, [x0]
    8388:	ldr	w1, [sp, #100]
    838c:	cmp	w1, w0
    8390:	b.lt	834c <pipeline_wait_all@@Base+0x6e8>  // b.tstop
    8394:	b	839c <pipeline_wait_all@@Base+0x738>
    8398:	nop
    839c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    83a0:	add	x0, x0, #0x330
    83a4:	ldr	w0, [x0]
    83a8:	ldr	w1, [sp, #100]
    83ac:	cmp	w1, w0
    83b0:	b.ne	83e8 <pipeline_wait_all@@Base+0x784>  // b.any
    83b4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    83b8:	add	x0, x0, #0x330
    83bc:	str	wzr, [x0]
    83c0:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    83c4:	add	x0, x0, #0x334
    83c8:	str	wzr, [x0]
    83cc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    83d0:	add	x0, x0, #0x328
    83d4:	ldr	x0, [x0]
    83d8:	bl	2c30 <free@plt>
    83dc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    83e0:	add	x0, x0, #0x328
    83e4:	str	xzr, [x0]
    83e8:	ldr	x0, [sp, #48]
    83ec:	cmp	x0, #0x0
    83f0:	b.eq	8488 <pipeline_wait_all@@Base+0x824>  // b.none
    83f4:	ldr	x0, [sp, #40]
    83f8:	cmp	x0, #0x0
    83fc:	b.eq	8488 <pipeline_wait_all@@Base+0x824>  // b.none
    8400:	ldr	x0, [sp, #56]
    8404:	ldr	w0, [x0]
    8408:	sxtw	x0, w0
    840c:	mov	x1, #0x4                   	// #4
    8410:	bl	b088 <pipeline_peekline@@Base+0xec4>
    8414:	mov	x1, x0
    8418:	ldr	x0, [sp, #48]
    841c:	str	x1, [x0]
    8420:	ldr	x0, [sp, #56]
    8424:	ldr	w1, [x0]
    8428:	ldr	x0, [sp, #40]
    842c:	str	w1, [x0]
    8430:	str	wzr, [sp, #100]
    8434:	b	8474 <pipeline_wait_all@@Base+0x810>
    8438:	ldr	x0, [sp, #56]
    843c:	ldr	x1, [x0, #24]
    8440:	ldrsw	x0, [sp, #100]
    8444:	lsl	x0, x0, #2
    8448:	add	x1, x1, x0
    844c:	ldr	x0, [sp, #48]
    8450:	ldr	x2, [x0]
    8454:	ldrsw	x0, [sp, #100]
    8458:	lsl	x0, x0, #2
    845c:	add	x0, x2, x0
    8460:	ldr	w1, [x1]
    8464:	str	w1, [x0]
    8468:	ldr	w0, [sp, #100]
    846c:	add	w0, w0, #0x1
    8470:	str	w0, [sp, #100]
    8474:	ldr	x0, [sp, #56]
    8478:	ldr	w0, [x0]
    847c:	ldr	w1, [sp, #100]
    8480:	cmp	w1, w0
    8484:	b.lt	8438 <pipeline_wait_all@@Base+0x7d4>  // b.tstop
    8488:	ldr	x0, [sp, #56]
    848c:	ldr	x0, [x0, #16]
    8490:	bl	2c30 <free@plt>
    8494:	ldr	x0, [sp, #56]
    8498:	str	xzr, [x0, #16]
    849c:	ldr	x0, [sp, #56]
    84a0:	ldr	x0, [x0, #24]
    84a4:	bl	2c30 <free@plt>
    84a8:	ldr	x0, [sp, #56]
    84ac:	str	xzr, [x0, #24]
    84b0:	ldr	x0, [sp, #56]
    84b4:	ldr	w0, [x0, #136]
    84b8:	cmp	w0, #0x0
    84bc:	b.eq	8518 <pipeline_wait_all@@Base+0x8b4>  // b.none
    84c0:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    84c4:	add	x0, x0, #0x348
    84c8:	ldr	w0, [x0]
    84cc:	sub	w1, w0, #0x1
    84d0:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    84d4:	add	x0, x0, #0x348
    84d8:	str	w1, [x0]
    84dc:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    84e0:	add	x0, x0, #0x348
    84e4:	ldr	w0, [x0]
    84e8:	cmp	w0, #0x0
    84ec:	b.ne	8518 <pipeline_wait_all@@Base+0x8b4>  // b.any
    84f0:	mov	x2, #0x0                   	// #0
    84f4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    84f8:	add	x1, x0, #0x350
    84fc:	mov	w0, #0x2                   	// #2
    8500:	bl	2b70 <sigaction@plt>
    8504:	mov	x2, #0x0                   	// #0
    8508:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    850c:	add	x1, x0, #0x3e8
    8510:	mov	w0, #0x3                   	// #3
    8514:	bl	2b70 <sigaction@plt>
    8518:	ldr	w0, [sp, #96]
    851c:	cmp	w0, #0x0
    8520:	b.eq	852c <pipeline_wait_all@@Base+0x8c8>  // b.none
    8524:	ldr	w0, [sp, #96]
    8528:	bl	28f0 <raise@plt>
    852c:	ldr	w0, [sp, #108]
    8530:	ldr	x19, [sp, #16]
    8534:	ldp	x29, x30, [sp], #112
    8538:	ret

000000000000853c <pipeline_wait@@Base>:
    853c:	stp	x29, x30, [sp, #-32]!
    8540:	mov	x29, sp
    8544:	str	x0, [sp, #24]
    8548:	mov	x2, #0x0                   	// #0
    854c:	mov	x1, #0x0                   	// #0
    8550:	ldr	x0, [sp, #24]
    8554:	bl	2d60 <pipeline_wait_all@plt>
    8558:	ldp	x29, x30, [sp], #32
    855c:	ret

0000000000008560 <pipeline_run@@Base>:
    8560:	stp	x29, x30, [sp, #-48]!
    8564:	mov	x29, sp
    8568:	str	x0, [sp, #24]
    856c:	ldr	x0, [sp, #24]
    8570:	bl	2b40 <pipeline_start@plt>
    8574:	ldr	x0, [sp, #24]
    8578:	bl	2a30 <pipeline_wait@plt>
    857c:	str	w0, [sp, #44]
    8580:	ldr	x0, [sp, #24]
    8584:	bl	2d10 <pipeline_free@plt>
    8588:	ldr	w0, [sp, #44]
    858c:	ldp	x29, x30, [sp], #48
    8590:	ret

0000000000008594 <pipeline_pump@@Base>:
    8594:	sub	sp, sp, #0x3f0
    8598:	stp	x29, x30, [sp]
    859c:	mov	x29, sp
    85a0:	str	x0, [sp, #24]
    85a4:	str	x1, [sp, #952]
    85a8:	str	x2, [sp, #960]
    85ac:	str	x3, [sp, #968]
    85b0:	str	x4, [sp, #976]
    85b4:	str	x5, [sp, #984]
    85b8:	str	x6, [sp, #992]
    85bc:	str	x7, [sp, #1000]
    85c0:	add	x0, sp, #0x400
    85c4:	stur	q0, [x0, #-208]
    85c8:	add	x0, sp, #0x400
    85cc:	stur	q1, [x0, #-192]
    85d0:	add	x0, sp, #0x400
    85d4:	stur	q2, [x0, #-176]
    85d8:	add	x0, sp, #0x400
    85dc:	stur	q3, [x0, #-160]
    85e0:	add	x0, sp, #0x400
    85e4:	stur	q4, [x0, #-144]
    85e8:	add	x0, sp, #0x400
    85ec:	stur	q5, [x0, #-128]
    85f0:	add	x0, sp, #0x400
    85f4:	stur	q6, [x0, #-112]
    85f8:	add	x0, sp, #0x400
    85fc:	stur	q7, [x0, #-96]
    8600:	add	x0, sp, #0x3f0
    8604:	str	x0, [sp, #608]
    8608:	add	x0, sp, #0x3f0
    860c:	str	x0, [sp, #616]
    8610:	add	x0, sp, #0x3b0
    8614:	str	x0, [sp, #624]
    8618:	mov	w0, #0xffffffc8            	// #-56
    861c:	str	w0, [sp, #632]
    8620:	mov	w0, #0xffffff80            	// #-128
    8624:	str	w0, [sp, #636]
    8628:	str	wzr, [sp, #812]
    862c:	ldr	x0, [sp, #24]
    8630:	str	x0, [sp, #792]
    8634:	b	869c <pipeline_pump@@Base+0x108>
    8638:	ldr	w0, [sp, #812]
    863c:	add	w0, w0, #0x1
    8640:	str	w0, [sp, #812]
    8644:	ldr	w1, [sp, #632]
    8648:	ldr	x0, [sp, #608]
    864c:	cmp	w1, #0x0
    8650:	b.lt	8664 <pipeline_pump@@Base+0xd0>  // b.tstop
    8654:	add	x1, x0, #0xf
    8658:	and	x1, x1, #0xfffffffffffffff8
    865c:	str	x1, [sp, #608]
    8660:	b	8694 <pipeline_pump@@Base+0x100>
    8664:	add	w2, w1, #0x8
    8668:	str	w2, [sp, #632]
    866c:	ldr	w2, [sp, #632]
    8670:	cmp	w2, #0x0
    8674:	b.le	8688 <pipeline_pump@@Base+0xf4>
    8678:	add	x1, x0, #0xf
    867c:	and	x1, x1, #0xfffffffffffffff8
    8680:	str	x1, [sp, #608]
    8684:	b	8694 <pipeline_pump@@Base+0x100>
    8688:	ldr	x2, [sp, #616]
    868c:	sxtw	x0, w1
    8690:	add	x0, x2, x0
    8694:	ldr	x0, [x0]
    8698:	str	x0, [sp, #792]
    869c:	ldr	x0, [sp, #792]
    86a0:	cmp	x0, #0x0
    86a4:	b.ne	8638 <pipeline_pump@@Base+0xa4>  // b.any
    86a8:	ldrsw	x0, [sp, #812]
    86ac:	mov	x1, #0x8                   	// #8
    86b0:	bl	b088 <pipeline_peekline@@Base+0xec4>
    86b4:	str	x0, [sp, #744]
    86b8:	ldrsw	x0, [sp, #812]
    86bc:	mov	x1, #0x8                   	// #8
    86c0:	bl	b088 <pipeline_peekline@@Base+0xec4>
    86c4:	str	x0, [sp, #736]
    86c8:	ldrsw	x0, [sp, #812]
    86cc:	mov	x1, #0x4                   	// #4
    86d0:	bl	b3bc <pipeline_peekline@@Base+0x11f8>
    86d4:	str	x0, [sp, #728]
    86d8:	ldrsw	x0, [sp, #812]
    86dc:	mov	x1, #0x4                   	// #4
    86e0:	bl	b3bc <pipeline_peekline@@Base+0x11f8>
    86e4:	str	x0, [sp, #720]
    86e8:	ldrsw	x0, [sp, #812]
    86ec:	mov	x1, #0x4                   	// #4
    86f0:	bl	b3bc <pipeline_peekline@@Base+0x11f8>
    86f4:	str	x0, [sp, #712]
    86f8:	ldrsw	x0, [sp, #812]
    86fc:	mov	x1, #0x4                   	// #4
    8700:	bl	b3bc <pipeline_peekline@@Base+0x11f8>
    8704:	str	x0, [sp, #704]
    8708:	ldrsw	x0, [sp, #812]
    870c:	mov	x1, #0x4                   	// #4
    8710:	bl	b3bc <pipeline_peekline@@Base+0x11f8>
    8714:	str	x0, [sp, #696]
    8718:	ldrsw	x0, [sp, #812]
    871c:	mov	x1, #0x4                   	// #4
    8720:	bl	b3bc <pipeline_peekline@@Base+0x11f8>
    8724:	str	x0, [sp, #688]
    8728:	add	x0, sp, #0x3f0
    872c:	str	x0, [sp, #608]
    8730:	add	x0, sp, #0x3f0
    8734:	str	x0, [sp, #616]
    8738:	add	x0, sp, #0x3b0
    873c:	str	x0, [sp, #624]
    8740:	mov	w0, #0xffffffc8            	// #-56
    8744:	str	w0, [sp, #632]
    8748:	mov	w0, #0xffffff80            	// #-128
    874c:	str	w0, [sp, #636]
    8750:	ldr	x0, [sp, #24]
    8754:	str	x0, [sp, #792]
    8758:	str	wzr, [sp, #808]
    875c:	b	8828 <pipeline_pump@@Base+0x294>
    8760:	ldrsw	x0, [sp, #808]
    8764:	lsl	x0, x0, #3
    8768:	ldr	x1, [sp, #744]
    876c:	add	x0, x1, x0
    8770:	ldr	x1, [sp, #792]
    8774:	str	x1, [x0]
    8778:	ldrsw	x0, [sp, #808]
    877c:	lsl	x0, x0, #3
    8780:	ldr	x1, [sp, #736]
    8784:	add	x0, x1, x0
    8788:	str	xzr, [x0]
    878c:	ldrsw	x0, [sp, #808]
    8790:	lsl	x0, x0, #3
    8794:	ldr	x1, [sp, #744]
    8798:	add	x0, x1, x0
    879c:	ldr	x0, [x0]
    87a0:	ldr	x0, [x0, #16]
    87a4:	cmp	x0, #0x0
    87a8:	b.ne	87c4 <pipeline_pump@@Base+0x230>  // b.any
    87ac:	ldrsw	x0, [sp, #808]
    87b0:	lsl	x0, x0, #3
    87b4:	ldr	x1, [sp, #744]
    87b8:	add	x0, x1, x0
    87bc:	ldr	x0, [x0]
    87c0:	bl	2b40 <pipeline_start@plt>
    87c4:	ldr	w1, [sp, #632]
    87c8:	ldr	x0, [sp, #608]
    87cc:	cmp	w1, #0x0
    87d0:	b.lt	87e4 <pipeline_pump@@Base+0x250>  // b.tstop
    87d4:	add	x1, x0, #0xf
    87d8:	and	x1, x1, #0xfffffffffffffff8
    87dc:	str	x1, [sp, #608]
    87e0:	b	8814 <pipeline_pump@@Base+0x280>
    87e4:	add	w2, w1, #0x8
    87e8:	str	w2, [sp, #632]
    87ec:	ldr	w2, [sp, #632]
    87f0:	cmp	w2, #0x0
    87f4:	b.le	8808 <pipeline_pump@@Base+0x274>
    87f8:	add	x1, x0, #0xf
    87fc:	and	x1, x1, #0xfffffffffffffff8
    8800:	str	x1, [sp, #608]
    8804:	b	8814 <pipeline_pump@@Base+0x280>
    8808:	ldr	x2, [sp, #616]
    880c:	sxtw	x0, w1
    8810:	add	x0, x2, x0
    8814:	ldr	x0, [x0]
    8818:	str	x0, [sp, #792]
    881c:	ldr	w0, [sp, #808]
    8820:	add	w0, w0, #0x1
    8824:	str	w0, [sp, #808]
    8828:	ldr	w1, [sp, #808]
    882c:	ldr	w0, [sp, #812]
    8830:	cmp	w1, w0
    8834:	b.lt	8760 <pipeline_pump@@Base+0x1cc>  // b.tstop
    8838:	ldr	x0, [sp, #792]
    883c:	cmp	x0, #0x0
    8840:	b.eq	8864 <pipeline_pump@@Base+0x2d0>  // b.none
    8844:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    8848:	add	x3, x0, #0x198
    884c:	mov	w2, #0x740                 	// #1856
    8850:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    8854:	add	x1, x0, #0x950
    8858:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    885c:	add	x0, x0, #0xf40
    8860:	bl	2e30 <__assert_fail@plt>
    8864:	str	wzr, [sp, #808]
    8868:	b	8948 <pipeline_pump@@Base+0x3b4>
    886c:	str	wzr, [sp, #788]
    8870:	ldrsw	x0, [sp, #808]
    8874:	lsl	x0, x0, #3
    8878:	ldr	x1, [sp, #744]
    887c:	add	x0, x1, x0
    8880:	ldr	x0, [x0]
    8884:	ldr	x0, [x0, #88]
    8888:	cmp	x0, #0x0
    888c:	b.eq	8938 <pipeline_pump@@Base+0x3a4>  // b.none
    8890:	str	wzr, [sp, #804]
    8894:	b	88fc <pipeline_pump@@Base+0x368>
    8898:	ldrsw	x0, [sp, #808]
    889c:	lsl	x0, x0, #3
    88a0:	ldr	x1, [sp, #744]
    88a4:	add	x0, x1, x0
    88a8:	ldr	x0, [x0]
    88ac:	ldr	x1, [x0, #88]
    88b0:	ldrsw	x0, [sp, #804]
    88b4:	lsl	x0, x0, #3
    88b8:	ldr	x2, [sp, #744]
    88bc:	add	x0, x2, x0
    88c0:	ldr	x0, [x0]
    88c4:	cmp	x1, x0
    88c8:	b.ne	88f0 <pipeline_pump@@Base+0x35c>  // b.any
    88cc:	mov	w0, #0x1                   	// #1
    88d0:	str	w0, [sp, #788]
    88d4:	ldrsw	x0, [sp, #804]
    88d8:	lsl	x0, x0, #2
    88dc:	ldr	x1, [sp, #728]
    88e0:	add	x0, x1, x0
    88e4:	ldr	w1, [sp, #788]
    88e8:	str	w1, [x0]
    88ec:	b	890c <pipeline_pump@@Base+0x378>
    88f0:	ldr	w0, [sp, #804]
    88f4:	add	w0, w0, #0x1
    88f8:	str	w0, [sp, #804]
    88fc:	ldr	w1, [sp, #804]
    8900:	ldr	w0, [sp, #812]
    8904:	cmp	w1, w0
    8908:	b.lt	8898 <pipeline_pump@@Base+0x304>  // b.tstop
    890c:	ldr	w0, [sp, #788]
    8910:	cmp	w0, #0x0
    8914:	b.ne	893c <pipeline_pump@@Base+0x3a8>  // b.any
    8918:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    891c:	add	x3, x0, #0x198
    8920:	mov	w2, #0x74e                 	// #1870
    8924:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    8928:	add	x1, x0, #0x950
    892c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    8930:	add	x0, x0, #0xf50
    8934:	bl	2e30 <__assert_fail@plt>
    8938:	nop
    893c:	ldr	w0, [sp, #808]
    8940:	add	w0, w0, #0x1
    8944:	str	w0, [sp, #808]
    8948:	ldr	w1, [sp, #808]
    894c:	ldr	w0, [sp, #812]
    8950:	cmp	w1, w0
    8954:	b.lt	886c <pipeline_pump@@Base+0x2d8>  // b.tstop
    8958:	str	wzr, [sp, #808]
    895c:	b	8aa4 <pipeline_pump@@Base+0x510>
    8960:	ldrsw	x0, [sp, #808]
    8964:	lsl	x0, x0, #3
    8968:	ldr	x1, [sp, #744]
    896c:	add	x0, x1, x0
    8970:	ldr	x0, [x0]
    8974:	ldr	w0, [x0, #64]
    8978:	cmn	w0, #0x1
    897c:	b.eq	89fc <pipeline_pump@@Base+0x468>  // b.none
    8980:	ldrsw	x0, [sp, #808]
    8984:	lsl	x0, x0, #3
    8988:	ldr	x1, [sp, #744]
    898c:	add	x0, x1, x0
    8990:	ldr	x0, [x0]
    8994:	ldr	w0, [x0, #64]
    8998:	mov	w1, #0x3                   	// #3
    899c:	bl	2cb0 <fcntl@plt>
    89a0:	str	w0, [sp, #640]
    89a4:	ldr	w0, [sp, #640]
    89a8:	and	w0, w0, #0x800
    89ac:	cmp	w0, #0x0
    89b0:	b.ne	89fc <pipeline_pump@@Base+0x468>  // b.any
    89b4:	ldrsw	x0, [sp, #808]
    89b8:	lsl	x0, x0, #2
    89bc:	ldr	x1, [sp, #720]
    89c0:	add	x0, x1, x0
    89c4:	mov	w1, #0x1                   	// #1
    89c8:	str	w1, [x0]
    89cc:	ldrsw	x0, [sp, #808]
    89d0:	lsl	x0, x0, #3
    89d4:	ldr	x1, [sp, #744]
    89d8:	add	x0, x1, x0
    89dc:	ldr	x0, [x0]
    89e0:	ldr	w3, [x0, #64]
    89e4:	ldr	w0, [sp, #640]
    89e8:	orr	w0, w0, #0x800
    89ec:	mov	w2, w0
    89f0:	mov	w1, #0x4                   	// #4
    89f4:	mov	w0, w3
    89f8:	bl	2cb0 <fcntl@plt>
    89fc:	ldrsw	x0, [sp, #808]
    8a00:	lsl	x0, x0, #3
    8a04:	ldr	x1, [sp, #744]
    8a08:	add	x0, x1, x0
    8a0c:	ldr	x0, [x0]
    8a10:	ldr	w0, [x0, #68]
    8a14:	cmn	w0, #0x1
    8a18:	b.eq	8a98 <pipeline_pump@@Base+0x504>  // b.none
    8a1c:	ldrsw	x0, [sp, #808]
    8a20:	lsl	x0, x0, #3
    8a24:	ldr	x1, [sp, #744]
    8a28:	add	x0, x1, x0
    8a2c:	ldr	x0, [x0]
    8a30:	ldr	w0, [x0, #68]
    8a34:	mov	w1, #0x3                   	// #3
    8a38:	bl	2cb0 <fcntl@plt>
    8a3c:	str	w0, [sp, #640]
    8a40:	ldr	w0, [sp, #640]
    8a44:	and	w0, w0, #0x800
    8a48:	cmp	w0, #0x0
    8a4c:	b.ne	8a98 <pipeline_pump@@Base+0x504>  // b.any
    8a50:	ldrsw	x0, [sp, #808]
    8a54:	lsl	x0, x0, #2
    8a58:	ldr	x1, [sp, #712]
    8a5c:	add	x0, x1, x0
    8a60:	mov	w1, #0x1                   	// #1
    8a64:	str	w1, [x0]
    8a68:	ldrsw	x0, [sp, #808]
    8a6c:	lsl	x0, x0, #3
    8a70:	ldr	x1, [sp, #744]
    8a74:	add	x0, x1, x0
    8a78:	ldr	x0, [x0]
    8a7c:	ldr	w3, [x0, #68]
    8a80:	ldr	w0, [sp, #640]
    8a84:	orr	w0, w0, #0x800
    8a88:	mov	w2, w0
    8a8c:	mov	w1, #0x4                   	// #4
    8a90:	mov	w0, w3
    8a94:	bl	2cb0 <fcntl@plt>
    8a98:	ldr	w0, [sp, #808]
    8a9c:	add	w0, w0, #0x1
    8aa0:	str	w0, [sp, #808]
    8aa4:	ldr	w1, [sp, #808]
    8aa8:	ldr	w0, [sp, #812]
    8aac:	cmp	w1, w0
    8ab0:	b.lt	8960 <pipeline_pump@@Base+0x3cc>  // b.tstop
    8ab4:	add	x0, sp, #0x1c8
    8ab8:	mov	x2, #0x98                  	// #152
    8abc:	mov	w1, #0x0                   	// #0
    8ac0:	bl	2ad0 <memset@plt>
    8ac4:	mov	x0, #0x1                   	// #1
    8ac8:	str	x0, [sp, #456]
    8acc:	add	x0, sp, #0x1c8
    8ad0:	add	x0, x0, #0x8
    8ad4:	bl	2ac0 <sigemptyset@plt>
    8ad8:	str	wzr, [sp, #592]
    8adc:	add	x1, sp, #0x130
    8ae0:	add	x0, sp, #0x1c8
    8ae4:	mov	x2, x1
    8ae8:	mov	x1, x0
    8aec:	mov	w0, #0xd                   	// #13
    8af0:	bl	2b70 <sigaction@plt>
    8af4:	add	x0, sp, #0x1c8
    8af8:	mov	x2, x0
    8afc:	mov	x1, #0x0                   	// #0
    8b00:	mov	w0, #0x11                  	// #17
    8b04:	bl	2b70 <sigaction@plt>
    8b08:	ldr	w0, [sp, #592]
    8b0c:	and	w0, w0, #0xefffffff
    8b10:	str	w0, [sp, #592]
    8b14:	add	x0, sp, #0x1c8
    8b18:	mov	x2, #0x0                   	// #0
    8b1c:	mov	x1, x0
    8b20:	mov	w0, #0x11                  	// #17
    8b24:	bl	2b70 <sigaction@plt>
    8b28:	mov	w0, #0xffffffff            	// #-1
    8b2c:	str	w0, [sp, #784]
    8b30:	str	wzr, [sp, #808]
    8b34:	b	8c78 <pipeline_pump@@Base+0x6e4>
    8b38:	ldrsw	x0, [sp, #808]
    8b3c:	lsl	x0, x0, #2
    8b40:	ldr	x1, [sp, #728]
    8b44:	add	x0, x1, x0
    8b48:	ldr	w0, [x0]
    8b4c:	cmp	w0, #0x0
    8b50:	b.eq	8c68 <pipeline_pump@@Base+0x6d4>  // b.none
    8b54:	ldrsw	x0, [sp, #808]
    8b58:	lsl	x0, x0, #3
    8b5c:	ldr	x1, [sp, #744]
    8b60:	add	x0, x1, x0
    8b64:	ldr	x0, [x0]
    8b68:	ldr	w0, [x0, #68]
    8b6c:	cmn	w0, #0x1
    8b70:	b.ne	8c68 <pipeline_pump@@Base+0x6d4>  // b.any
    8b74:	ldrsw	x0, [sp, #808]
    8b78:	lsl	x0, x0, #3
    8b7c:	ldr	x1, [sp, #744]
    8b80:	add	x0, x1, x0
    8b84:	ldr	x0, [x0]
    8b88:	bl	2a00 <pipeline_peek_size@plt>
    8b8c:	cmp	x0, #0x0
    8b90:	b.ne	8c68 <pipeline_pump@@Base+0x6d4>  // b.any
    8b94:	str	wzr, [sp, #804]
    8b98:	b	8c54 <pipeline_pump@@Base+0x6c0>
    8b9c:	ldrsw	x0, [sp, #804]
    8ba0:	lsl	x0, x0, #3
    8ba4:	ldr	x1, [sp, #744]
    8ba8:	add	x0, x1, x0
    8bac:	ldr	x0, [x0]
    8bb0:	ldr	x1, [x0, #88]
    8bb4:	ldrsw	x0, [sp, #808]
    8bb8:	lsl	x0, x0, #3
    8bbc:	ldr	x2, [sp, #744]
    8bc0:	add	x0, x2, x0
    8bc4:	ldr	x0, [x0]
    8bc8:	cmp	x1, x0
    8bcc:	b.ne	8c48 <pipeline_pump@@Base+0x6b4>  // b.any
    8bd0:	ldrsw	x0, [sp, #804]
    8bd4:	lsl	x0, x0, #3
    8bd8:	ldr	x1, [sp, #744]
    8bdc:	add	x0, x1, x0
    8be0:	ldr	x0, [x0]
    8be4:	ldr	w0, [x0, #64]
    8be8:	cmn	w0, #0x1
    8bec:	b.eq	8c48 <pipeline_pump@@Base+0x6b4>  // b.none
    8bf0:	ldrsw	x0, [sp, #804]
    8bf4:	lsl	x0, x0, #3
    8bf8:	ldr	x1, [sp, #744]
    8bfc:	add	x0, x1, x0
    8c00:	ldr	x0, [x0]
    8c04:	ldr	w0, [x0, #64]
    8c08:	bl	2b60 <close@plt>
    8c0c:	cmp	w0, #0x0
    8c10:	b.eq	8c2c <pipeline_pump@@Base+0x698>  // b.none
    8c14:	bl	2e40 <__errno_location@plt>
    8c18:	ldr	w1, [x0]
    8c1c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    8c20:	add	x2, x0, #0xeb0
    8c24:	mov	w0, #0x0                   	// #0
    8c28:	bl	2910 <error@plt>
    8c2c:	ldrsw	x0, [sp, #804]
    8c30:	lsl	x0, x0, #3
    8c34:	ldr	x1, [sp, #744]
    8c38:	add	x0, x1, x0
    8c3c:	ldr	x0, [x0]
    8c40:	mov	w1, #0xffffffff            	// #-1
    8c44:	str	w1, [x0, #64]
    8c48:	ldr	w0, [sp, #804]
    8c4c:	add	w0, w0, #0x1
    8c50:	str	w0, [sp, #804]
    8c54:	ldr	w1, [sp, #804]
    8c58:	ldr	w0, [sp, #812]
    8c5c:	cmp	w1, w0
    8c60:	b.lt	8b9c <pipeline_pump@@Base+0x608>  // b.tstop
    8c64:	b	8c6c <pipeline_pump@@Base+0x6d8>
    8c68:	nop
    8c6c:	ldr	w0, [sp, #808]
    8c70:	add	w0, w0, #0x1
    8c74:	str	w0, [sp, #808]
    8c78:	ldr	w1, [sp, #808]
    8c7c:	ldr	w0, [sp, #812]
    8c80:	cmp	w1, w0
    8c84:	b.lt	8b38 <pipeline_pump@@Base+0x5a4>  // b.tstop
    8c88:	str	wzr, [sp, #808]
    8c8c:	b	8dd4 <pipeline_pump@@Base+0x840>
    8c90:	str	wzr, [sp, #780]
    8c94:	ldrsw	x0, [sp, #808]
    8c98:	lsl	x0, x0, #2
    8c9c:	ldr	x1, [sp, #728]
    8ca0:	add	x0, x1, x0
    8ca4:	ldr	w0, [x0]
    8ca8:	cmp	w0, #0x0
    8cac:	b.eq	8dbc <pipeline_pump@@Base+0x828>  // b.none
    8cb0:	ldrsw	x0, [sp, #808]
    8cb4:	lsl	x0, x0, #3
    8cb8:	ldr	x1, [sp, #744]
    8cbc:	add	x0, x1, x0
    8cc0:	ldr	x0, [x0]
    8cc4:	ldr	w0, [x0, #68]
    8cc8:	cmn	w0, #0x1
    8ccc:	b.eq	8dbc <pipeline_pump@@Base+0x828>  // b.none
    8cd0:	str	wzr, [sp, #804]
    8cd4:	b	8d44 <pipeline_pump@@Base+0x7b0>
    8cd8:	ldrsw	x0, [sp, #804]
    8cdc:	lsl	x0, x0, #3
    8ce0:	ldr	x1, [sp, #744]
    8ce4:	add	x0, x1, x0
    8ce8:	ldr	x0, [x0]
    8cec:	ldr	x1, [x0, #88]
    8cf0:	ldrsw	x0, [sp, #808]
    8cf4:	lsl	x0, x0, #3
    8cf8:	ldr	x2, [sp, #744]
    8cfc:	add	x0, x2, x0
    8d00:	ldr	x0, [x0]
    8d04:	cmp	x1, x0
    8d08:	b.ne	8d38 <pipeline_pump@@Base+0x7a4>  // b.any
    8d0c:	ldrsw	x0, [sp, #804]
    8d10:	lsl	x0, x0, #3
    8d14:	ldr	x1, [sp, #744]
    8d18:	add	x0, x1, x0
    8d1c:	ldr	x0, [x0]
    8d20:	ldr	w0, [x0, #64]
    8d24:	cmn	w0, #0x1
    8d28:	b.eq	8d38 <pipeline_pump@@Base+0x7a4>  // b.none
    8d2c:	mov	w0, #0x1                   	// #1
    8d30:	str	w0, [sp, #780]
    8d34:	b	8d54 <pipeline_pump@@Base+0x7c0>
    8d38:	ldr	w0, [sp, #804]
    8d3c:	add	w0, w0, #0x1
    8d40:	str	w0, [sp, #804]
    8d44:	ldr	w1, [sp, #804]
    8d48:	ldr	w0, [sp, #812]
    8d4c:	cmp	w1, w0
    8d50:	b.lt	8cd8 <pipeline_pump@@Base+0x744>  // b.tstop
    8d54:	ldr	w0, [sp, #780]
    8d58:	cmp	w0, #0x0
    8d5c:	b.ne	8dc4 <pipeline_pump@@Base+0x830>  // b.any
    8d60:	ldrsw	x0, [sp, #808]
    8d64:	lsl	x0, x0, #3
    8d68:	ldr	x1, [sp, #744]
    8d6c:	add	x0, x1, x0
    8d70:	ldr	x0, [x0]
    8d74:	ldr	w0, [x0, #68]
    8d78:	bl	2b60 <close@plt>
    8d7c:	cmp	w0, #0x0
    8d80:	b.eq	8d9c <pipeline_pump@@Base+0x808>  // b.none
    8d84:	bl	2e40 <__errno_location@plt>
    8d88:	ldr	w1, [x0]
    8d8c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    8d90:	add	x2, x0, #0xef8
    8d94:	mov	w0, #0x0                   	// #0
    8d98:	bl	2910 <error@plt>
    8d9c:	ldrsw	x0, [sp, #808]
    8da0:	lsl	x0, x0, #3
    8da4:	ldr	x1, [sp, #744]
    8da8:	add	x0, x1, x0
    8dac:	ldr	x0, [x0]
    8db0:	mov	w1, #0xffffffff            	// #-1
    8db4:	str	w1, [x0, #68]
    8db8:	b	8dc8 <pipeline_pump@@Base+0x834>
    8dbc:	nop
    8dc0:	b	8dc8 <pipeline_pump@@Base+0x834>
    8dc4:	nop
    8dc8:	ldr	w0, [sp, #808]
    8dcc:	add	w0, w0, #0x1
    8dd0:	str	w0, [sp, #808]
    8dd4:	ldr	w1, [sp, #808]
    8dd8:	ldr	w0, [sp, #812]
    8ddc:	cmp	w1, w0
    8de0:	b.lt	8c90 <pipeline_pump@@Base+0x6fc>  // b.tstop
    8de4:	add	x0, sp, #0x20
    8de8:	str	x0, [sp, #680]
    8dec:	str	wzr, [sp, #776]
    8df0:	b	8e0c <pipeline_pump@@Base+0x878>
    8df4:	ldr	x0, [sp, #680]
    8df8:	ldr	w1, [sp, #776]
    8dfc:	str	xzr, [x0, x1, lsl #3]
    8e00:	ldr	w0, [sp, #776]
    8e04:	add	w0, w0, #0x1
    8e08:	str	w0, [sp, #776]
    8e0c:	ldr	w0, [sp, #776]
    8e10:	cmp	w0, #0xf
    8e14:	b.ls	8df4 <pipeline_pump@@Base+0x860>  // b.plast
    8e18:	add	x0, sp, #0xa0
    8e1c:	str	x0, [sp, #672]
    8e20:	str	wzr, [sp, #772]
    8e24:	b	8e40 <pipeline_pump@@Base+0x8ac>
    8e28:	ldr	x0, [sp, #672]
    8e2c:	ldr	w1, [sp, #772]
    8e30:	str	xzr, [x0, x1, lsl #3]
    8e34:	ldr	w0, [sp, #772]
    8e38:	add	w0, w0, #0x1
    8e3c:	str	w0, [sp, #772]
    8e40:	ldr	w0, [sp, #772]
    8e44:	cmp	w0, #0xf
    8e48:	b.ls	8e28 <pipeline_pump@@Base+0x894>  // b.plast
    8e4c:	str	wzr, [sp, #808]
    8e50:	b	9078 <pipeline_pump@@Base+0xae4>
    8e54:	ldrsw	x0, [sp, #808]
    8e58:	lsl	x0, x0, #3
    8e5c:	ldr	x1, [sp, #744]
    8e60:	add	x0, x1, x0
    8e64:	ldr	x0, [x0]
    8e68:	ldr	x0, [x0, #88]
    8e6c:	cmp	x0, #0x0
    8e70:	b.eq	8f70 <pipeline_pump@@Base+0x9dc>  // b.none
    8e74:	ldrsw	x0, [sp, #808]
    8e78:	lsl	x0, x0, #3
    8e7c:	ldr	x1, [sp, #744]
    8e80:	add	x0, x1, x0
    8e84:	ldr	x0, [x0]
    8e88:	ldr	w0, [x0, #64]
    8e8c:	cmn	w0, #0x1
    8e90:	b.eq	8f70 <pipeline_pump@@Base+0x9dc>  // b.none
    8e94:	ldrsw	x0, [sp, #808]
    8e98:	lsl	x0, x0, #2
    8e9c:	ldr	x1, [sp, #696]
    8ea0:	add	x0, x1, x0
    8ea4:	ldr	w0, [x0]
    8ea8:	cmp	w0, #0x0
    8eac:	b.ne	8f70 <pipeline_pump@@Base+0x9dc>  // b.any
    8eb0:	ldrsw	x0, [sp, #808]
    8eb4:	lsl	x0, x0, #3
    8eb8:	ldr	x1, [sp, #744]
    8ebc:	add	x0, x1, x0
    8ec0:	ldr	x0, [x0]
    8ec4:	ldr	w0, [x0, #64]
    8ec8:	add	w1, w0, #0x3f
    8ecc:	cmp	w0, #0x0
    8ed0:	csel	w0, w1, w0, lt  // lt = tstop
    8ed4:	asr	w0, w0, #6
    8ed8:	mov	w3, w0
    8edc:	sxtw	x0, w3
    8ee0:	lsl	x0, x0, #3
    8ee4:	add	x1, sp, #0xa0
    8ee8:	ldr	x1, [x1, x0]
    8eec:	ldrsw	x0, [sp, #808]
    8ef0:	lsl	x0, x0, #3
    8ef4:	ldr	x2, [sp, #744]
    8ef8:	add	x0, x2, x0
    8efc:	ldr	x0, [x0]
    8f00:	ldr	w0, [x0, #64]
    8f04:	negs	w2, w0
    8f08:	and	w0, w0, #0x3f
    8f0c:	and	w2, w2, #0x3f
    8f10:	csneg	w0, w0, w2, mi  // mi = first
    8f14:	mov	x2, #0x1                   	// #1
    8f18:	lsl	x0, x2, x0
    8f1c:	orr	x2, x1, x0
    8f20:	sxtw	x0, w3
    8f24:	lsl	x0, x0, #3
    8f28:	add	x1, sp, #0xa0
    8f2c:	str	x2, [x1, x0]
    8f30:	ldrsw	x0, [sp, #808]
    8f34:	lsl	x0, x0, #3
    8f38:	ldr	x1, [sp, #744]
    8f3c:	add	x0, x1, x0
    8f40:	ldr	x0, [x0]
    8f44:	ldr	w0, [x0, #64]
    8f48:	ldr	w1, [sp, #784]
    8f4c:	cmp	w1, w0
    8f50:	b.ge	8f70 <pipeline_pump@@Base+0x9dc>  // b.tcont
    8f54:	ldrsw	x0, [sp, #808]
    8f58:	lsl	x0, x0, #3
    8f5c:	ldr	x1, [sp, #744]
    8f60:	add	x0, x1, x0
    8f64:	ldr	x0, [x0]
    8f68:	ldr	w0, [x0, #64]
    8f6c:	str	w0, [sp, #784]
    8f70:	ldrsw	x0, [sp, #808]
    8f74:	lsl	x0, x0, #2
    8f78:	ldr	x1, [sp, #728]
    8f7c:	add	x0, x1, x0
    8f80:	ldr	w0, [x0]
    8f84:	cmp	w0, #0x0
    8f88:	b.eq	906c <pipeline_pump@@Base+0xad8>  // b.none
    8f8c:	ldrsw	x0, [sp, #808]
    8f90:	lsl	x0, x0, #3
    8f94:	ldr	x1, [sp, #744]
    8f98:	add	x0, x1, x0
    8f9c:	ldr	x0, [x0]
    8fa0:	ldr	w0, [x0, #68]
    8fa4:	cmn	w0, #0x1
    8fa8:	b.eq	906c <pipeline_pump@@Base+0xad8>  // b.none
    8fac:	ldrsw	x0, [sp, #808]
    8fb0:	lsl	x0, x0, #3
    8fb4:	ldr	x1, [sp, #744]
    8fb8:	add	x0, x1, x0
    8fbc:	ldr	x0, [x0]
    8fc0:	ldr	w0, [x0, #68]
    8fc4:	add	w1, w0, #0x3f
    8fc8:	cmp	w0, #0x0
    8fcc:	csel	w0, w1, w0, lt  // lt = tstop
    8fd0:	asr	w0, w0, #6
    8fd4:	mov	w3, w0
    8fd8:	sxtw	x0, w3
    8fdc:	lsl	x0, x0, #3
    8fe0:	add	x1, sp, #0x20
    8fe4:	ldr	x1, [x1, x0]
    8fe8:	ldrsw	x0, [sp, #808]
    8fec:	lsl	x0, x0, #3
    8ff0:	ldr	x2, [sp, #744]
    8ff4:	add	x0, x2, x0
    8ff8:	ldr	x0, [x0]
    8ffc:	ldr	w0, [x0, #68]
    9000:	negs	w2, w0
    9004:	and	w0, w0, #0x3f
    9008:	and	w2, w2, #0x3f
    900c:	csneg	w0, w0, w2, mi  // mi = first
    9010:	mov	x2, #0x1                   	// #1
    9014:	lsl	x0, x2, x0
    9018:	orr	x2, x1, x0
    901c:	sxtw	x0, w3
    9020:	lsl	x0, x0, #3
    9024:	add	x1, sp, #0x20
    9028:	str	x2, [x1, x0]
    902c:	ldrsw	x0, [sp, #808]
    9030:	lsl	x0, x0, #3
    9034:	ldr	x1, [sp, #744]
    9038:	add	x0, x1, x0
    903c:	ldr	x0, [x0]
    9040:	ldr	w0, [x0, #68]
    9044:	ldr	w1, [sp, #784]
    9048:	cmp	w1, w0
    904c:	b.ge	906c <pipeline_pump@@Base+0xad8>  // b.tcont
    9050:	ldrsw	x0, [sp, #808]
    9054:	lsl	x0, x0, #3
    9058:	ldr	x1, [sp, #744]
    905c:	add	x0, x1, x0
    9060:	ldr	x0, [x0]
    9064:	ldr	w0, [x0, #68]
    9068:	str	w0, [sp, #784]
    906c:	ldr	w0, [sp, #808]
    9070:	add	w0, w0, #0x1
    9074:	str	w0, [sp, #808]
    9078:	ldr	w1, [sp, #808]
    907c:	ldr	w0, [sp, #812]
    9080:	cmp	w1, w0
    9084:	b.lt	8e54 <pipeline_pump@@Base+0x8c0>  // b.tstop
    9088:	ldr	w0, [sp, #784]
    908c:	cmn	w0, #0x1
    9090:	b.ne	90e4 <pipeline_pump@@Base+0xb50>  // b.any
    9094:	add	x0, sp, #0x1c8
    9098:	mov	x2, x0
    909c:	mov	x1, #0x0                   	// #0
    90a0:	mov	w0, #0x11                  	// #17
    90a4:	bl	2b70 <sigaction@plt>
    90a8:	ldr	w0, [sp, #592]
    90ac:	orr	w0, w0, #0x10000000
    90b0:	str	w0, [sp, #592]
    90b4:	add	x0, sp, #0x1c8
    90b8:	mov	x2, #0x0                   	// #0
    90bc:	mov	x1, x0
    90c0:	mov	w0, #0x11                  	// #17
    90c4:	bl	2b70 <sigaction@plt>
    90c8:	add	x0, sp, #0x130
    90cc:	mov	x2, #0x0                   	// #0
    90d0:	mov	x1, x0
    90d4:	mov	w0, #0xd                   	// #13
    90d8:	bl	2b70 <sigaction@plt>
    90dc:	str	wzr, [sp, #808]
    90e0:	b	9b48 <pipeline_pump@@Base+0x15b4>
    90e4:	ldr	w0, [sp, #784]
    90e8:	add	w0, w0, #0x1
    90ec:	add	x2, sp, #0xa0
    90f0:	add	x1, sp, #0x20
    90f4:	mov	x4, #0x0                   	// #0
    90f8:	mov	x3, #0x0                   	// #0
    90fc:	bl	2d80 <select@plt>
    9100:	str	w0, [sp, #668]
    9104:	ldr	w0, [sp, #668]
    9108:	cmp	w0, #0x0
    910c:	b.ge	936c <pipeline_pump@@Base+0xdd8>  // b.tcont
    9110:	bl	2e40 <__errno_location@plt>
    9114:	ldr	w0, [x0]
    9118:	cmp	w0, #0x4
    911c:	b.ne	936c <pipeline_pump@@Base+0xdd8>  // b.any
    9120:	str	wzr, [sp, #808]
    9124:	b	9358 <pipeline_pump@@Base+0xdc4>
    9128:	ldrsw	x0, [sp, #808]
    912c:	lsl	x0, x0, #3
    9130:	ldr	x1, [sp, #744]
    9134:	add	x0, x1, x0
    9138:	ldr	x0, [x0]
    913c:	ldr	w0, [x0]
    9140:	cmp	w0, #0x0
    9144:	b.eq	9348 <pipeline_pump@@Base+0xdb4>  // b.none
    9148:	ldrsw	x0, [sp, #808]
    914c:	lsl	x0, x0, #2
    9150:	ldr	x1, [sp, #728]
    9154:	add	x0, x1, x0
    9158:	ldr	w0, [x0]
    915c:	cmp	w0, #0x0
    9160:	b.eq	9258 <pipeline_pump@@Base+0xcc4>  // b.none
    9164:	ldrsw	x0, [sp, #808]
    9168:	lsl	x0, x0, #2
    916c:	ldr	x1, [sp, #704]
    9170:	add	x0, x1, x0
    9174:	ldr	w0, [x0]
    9178:	cmp	w0, #0x0
    917c:	b.ne	9258 <pipeline_pump@@Base+0xcc4>  // b.any
    9180:	ldrsw	x0, [sp, #808]
    9184:	lsl	x0, x0, #3
    9188:	ldr	x1, [sp, #744]
    918c:	add	x0, x1, x0
    9190:	ldr	x0, [x0]
    9194:	ldr	w0, [x0, #68]
    9198:	cmn	w0, #0x1
    919c:	b.eq	9258 <pipeline_pump@@Base+0xcc4>  // b.none
    91a0:	ldrsw	x0, [sp, #808]
    91a4:	lsl	x0, x0, #3
    91a8:	ldr	x1, [sp, #744]
    91ac:	add	x0, x1, x0
    91b0:	ldr	x0, [x0]
    91b4:	ldr	w0, [x0]
    91b8:	sub	w0, w0, #0x1
    91bc:	str	w0, [sp, #664]
    91c0:	ldrsw	x0, [sp, #808]
    91c4:	lsl	x0, x0, #3
    91c8:	ldr	x1, [sp, #744]
    91cc:	add	x0, x1, x0
    91d0:	ldr	x0, [x0]
    91d4:	ldr	x0, [x0, #24]
    91d8:	cmp	x0, #0x0
    91dc:	b.ne	9200 <pipeline_pump@@Base+0xc6c>  // b.any
    91e0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    91e4:	add	x3, x0, #0x198
    91e8:	mov	w2, #0x7c0                 	// #1984
    91ec:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    91f0:	add	x1, x0, #0x950
    91f4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    91f8:	add	x0, x0, #0xf58
    91fc:	bl	2e30 <__assert_fail@plt>
    9200:	ldrsw	x0, [sp, #808]
    9204:	lsl	x0, x0, #3
    9208:	ldr	x1, [sp, #744]
    920c:	add	x0, x1, x0
    9210:	ldr	x0, [x0]
    9214:	ldr	x1, [x0, #24]
    9218:	ldrsw	x0, [sp, #664]
    921c:	lsl	x0, x0, #2
    9220:	add	x0, x1, x0
    9224:	ldr	w0, [x0]
    9228:	cmn	w0, #0x1
    922c:	b.eq	9258 <pipeline_pump@@Base+0xcc4>  // b.none
    9230:	ldr	w1, [sp, #808]
    9234:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9238:	add	x0, x0, #0xf70
    923c:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    9240:	ldrsw	x0, [sp, #808]
    9244:	lsl	x0, x0, #2
    9248:	ldr	x1, [sp, #704]
    924c:	add	x0, x1, x0
    9250:	mov	w1, #0x1                   	// #1
    9254:	str	w1, [x0]
    9258:	ldrsw	x0, [sp, #808]
    925c:	lsl	x0, x0, #3
    9260:	ldr	x1, [sp, #744]
    9264:	add	x0, x1, x0
    9268:	ldr	x0, [x0]
    926c:	ldr	x0, [x0, #88]
    9270:	cmp	x0, #0x0
    9274:	b.eq	934c <pipeline_pump@@Base+0xdb8>  // b.none
    9278:	ldrsw	x0, [sp, #808]
    927c:	lsl	x0, x0, #3
    9280:	ldr	x1, [sp, #744]
    9284:	add	x0, x1, x0
    9288:	ldr	x0, [x0]
    928c:	ldr	w0, [x0, #64]
    9290:	cmn	w0, #0x1
    9294:	b.eq	934c <pipeline_pump@@Base+0xdb8>  // b.none
    9298:	ldrsw	x0, [sp, #808]
    929c:	lsl	x0, x0, #3
    92a0:	ldr	x1, [sp, #744]
    92a4:	add	x0, x1, x0
    92a8:	ldr	x0, [x0]
    92ac:	ldr	x0, [x0, #24]
    92b0:	cmp	x0, #0x0
    92b4:	b.ne	92d8 <pipeline_pump@@Base+0xd44>  // b.any
    92b8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    92bc:	add	x3, x0, #0x198
    92c0:	mov	w2, #0x7c9                 	// #1993
    92c4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    92c8:	add	x1, x0, #0x950
    92cc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    92d0:	add	x0, x0, #0xf58
    92d4:	bl	2e30 <__assert_fail@plt>
    92d8:	ldrsw	x0, [sp, #808]
    92dc:	lsl	x0, x0, #3
    92e0:	ldr	x1, [sp, #744]
    92e4:	add	x0, x1, x0
    92e8:	ldr	x0, [x0]
    92ec:	ldr	x0, [x0, #24]
    92f0:	ldr	w0, [x0]
    92f4:	cmn	w0, #0x1
    92f8:	b.eq	934c <pipeline_pump@@Base+0xdb8>  // b.none
    92fc:	ldr	w1, [sp, #808]
    9300:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9304:	add	x0, x0, #0xf90
    9308:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    930c:	ldrsw	x0, [sp, #808]
    9310:	lsl	x0, x0, #3
    9314:	ldr	x1, [sp, #744]
    9318:	add	x0, x1, x0
    931c:	ldr	x0, [x0]
    9320:	ldr	w0, [x0, #64]
    9324:	bl	2b60 <close@plt>
    9328:	ldrsw	x0, [sp, #808]
    932c:	lsl	x0, x0, #3
    9330:	ldr	x1, [sp, #744]
    9334:	add	x0, x1, x0
    9338:	ldr	x0, [x0]
    933c:	mov	w1, #0xffffffff            	// #-1
    9340:	str	w1, [x0, #64]
    9344:	b	934c <pipeline_pump@@Base+0xdb8>
    9348:	nop
    934c:	ldr	w0, [sp, #808]
    9350:	add	w0, w0, #0x1
    9354:	str	w0, [sp, #808]
    9358:	ldr	w1, [sp, #808]
    935c:	ldr	w0, [sp, #812]
    9360:	cmp	w1, w0
    9364:	b.lt	9128 <pipeline_pump@@Base+0xb94>  // b.tstop
    9368:	b	9a18 <pipeline_pump@@Base+0x1484>
    936c:	ldr	w0, [sp, #668]
    9370:	cmp	w0, #0x0
    9374:	b.ge	9390 <pipeline_pump@@Base+0xdfc>  // b.tcont
    9378:	bl	2e40 <__errno_location@plt>
    937c:	ldr	w1, [x0]
    9380:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9384:	add	x2, x0, #0xfa8
    9388:	mov	w0, #0x2                   	// #2
    938c:	bl	2910 <error@plt>
    9390:	str	wzr, [sp, #808]
    9394:	b	9524 <pipeline_pump@@Base+0xf90>
    9398:	ldrsw	x0, [sp, #808]
    939c:	lsl	x0, x0, #2
    93a0:	ldr	x1, [sp, #728]
    93a4:	add	x0, x1, x0
    93a8:	ldr	w0, [x0]
    93ac:	cmp	w0, #0x0
    93b0:	b.eq	950c <pipeline_pump@@Base+0xf78>  // b.none
    93b4:	ldrsw	x0, [sp, #808]
    93b8:	lsl	x0, x0, #3
    93bc:	ldr	x1, [sp, #744]
    93c0:	add	x0, x1, x0
    93c4:	ldr	x0, [x0]
    93c8:	ldr	w0, [x0, #68]
    93cc:	cmn	w0, #0x1
    93d0:	b.eq	950c <pipeline_pump@@Base+0xf78>  // b.none
    93d4:	ldrsw	x0, [sp, #808]
    93d8:	lsl	x0, x0, #3
    93dc:	ldr	x1, [sp, #744]
    93e0:	add	x0, x1, x0
    93e4:	ldr	x0, [x0]
    93e8:	ldr	w0, [x0, #68]
    93ec:	add	w1, w0, #0x3f
    93f0:	cmp	w0, #0x0
    93f4:	csel	w0, w1, w0, lt  // lt = tstop
    93f8:	asr	w0, w0, #6
    93fc:	sxtw	x0, w0
    9400:	lsl	x0, x0, #3
    9404:	add	x1, sp, #0x20
    9408:	ldr	x1, [x1, x0]
    940c:	ldrsw	x0, [sp, #808]
    9410:	lsl	x0, x0, #3
    9414:	ldr	x2, [sp, #744]
    9418:	add	x0, x2, x0
    941c:	ldr	x0, [x0]
    9420:	ldr	w0, [x0, #68]
    9424:	negs	w2, w0
    9428:	and	w0, w0, #0x3f
    942c:	and	w2, w2, #0x3f
    9430:	csneg	w0, w0, w2, mi  // mi = first
    9434:	mov	x2, #0x1                   	// #1
    9438:	lsl	x0, x2, x0
    943c:	and	x0, x1, x0
    9440:	cmp	x0, #0x0
    9444:	b.eq	9514 <pipeline_pump@@Base+0xf80>  // b.none
    9448:	ldrsw	x0, [sp, #808]
    944c:	lsl	x0, x0, #3
    9450:	ldr	x1, [sp, #744]
    9454:	add	x0, x1, x0
    9458:	ldr	x0, [x0]
    945c:	bl	2a00 <pipeline_peek_size@plt>
    9460:	str	x0, [sp, #648]
    9464:	ldr	x0, [sp, #648]
    9468:	add	x0, x0, #0x1, lsl #12
    946c:	str	x0, [sp, #296]
    9470:	ldrsw	x0, [sp, #808]
    9474:	lsl	x0, x0, #3
    9478:	ldr	x1, [sp, #744]
    947c:	add	x0, x1, x0
    9480:	ldr	x0, [x0]
    9484:	add	x1, sp, #0x128
    9488:	bl	2d20 <pipeline_peek@plt>
    948c:	cmp	x0, #0x0
    9490:	b.eq	94a4 <pipeline_pump@@Base+0xf10>  // b.none
    9494:	ldr	x0, [sp, #296]
    9498:	ldr	x1, [sp, #648]
    949c:	cmp	x1, x0
    94a0:	b.ne	94f0 <pipeline_pump@@Base+0xf5c>  // b.any
    94a4:	ldr	w1, [sp, #808]
    94a8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    94ac:	add	x0, x0, #0xfb0
    94b0:	bl	3330 <pipeline_new_command_argv@plt+0x490>
    94b4:	ldrsw	x0, [sp, #808]
    94b8:	lsl	x0, x0, #3
    94bc:	ldr	x1, [sp, #744]
    94c0:	add	x0, x1, x0
    94c4:	ldr	x0, [x0]
    94c8:	ldr	w0, [x0, #68]
    94cc:	bl	2b60 <close@plt>
    94d0:	ldrsw	x0, [sp, #808]
    94d4:	lsl	x0, x0, #3
    94d8:	ldr	x1, [sp, #744]
    94dc:	add	x0, x1, x0
    94e0:	ldr	x0, [x0]
    94e4:	mov	w1, #0xffffffff            	// #-1
    94e8:	str	w1, [x0, #68]
    94ec:	b	9518 <pipeline_pump@@Base+0xf84>
    94f0:	ldrsw	x0, [sp, #812]
    94f4:	lsl	x0, x0, #2
    94f8:	mov	x2, x0
    94fc:	mov	w1, #0x0                   	// #0
    9500:	ldr	x0, [sp, #696]
    9504:	bl	2ad0 <memset@plt>
    9508:	b	9518 <pipeline_pump@@Base+0xf84>
    950c:	nop
    9510:	b	9518 <pipeline_pump@@Base+0xf84>
    9514:	nop
    9518:	ldr	w0, [sp, #808]
    951c:	add	w0, w0, #0x1
    9520:	str	w0, [sp, #808]
    9524:	ldr	w1, [sp, #808]
    9528:	ldr	w0, [sp, #812]
    952c:	cmp	w1, w0
    9530:	b.lt	9398 <pipeline_pump@@Base+0xe04>  // b.tstop
    9534:	str	wzr, [sp, #808]
    9538:	b	9a08 <pipeline_pump@@Base+0x1474>
    953c:	ldrsw	x0, [sp, #808]
    9540:	lsl	x0, x0, #3
    9544:	ldr	x1, [sp, #744]
    9548:	add	x0, x1, x0
    954c:	ldr	x0, [x0]
    9550:	ldr	x0, [x0, #88]
    9554:	cmp	x0, #0x0
    9558:	b.eq	99f0 <pipeline_pump@@Base+0x145c>  // b.none
    955c:	ldrsw	x0, [sp, #808]
    9560:	lsl	x0, x0, #3
    9564:	ldr	x1, [sp, #744]
    9568:	add	x0, x1, x0
    956c:	ldr	x0, [x0]
    9570:	ldr	w0, [x0, #64]
    9574:	cmn	w0, #0x1
    9578:	b.eq	99f0 <pipeline_pump@@Base+0x145c>  // b.none
    957c:	ldrsw	x0, [sp, #808]
    9580:	lsl	x0, x0, #3
    9584:	ldr	x1, [sp, #744]
    9588:	add	x0, x1, x0
    958c:	ldr	x0, [x0]
    9590:	ldr	w0, [x0, #64]
    9594:	add	w1, w0, #0x3f
    9598:	cmp	w0, #0x0
    959c:	csel	w0, w1, w0, lt  // lt = tstop
    95a0:	asr	w0, w0, #6
    95a4:	sxtw	x0, w0
    95a8:	lsl	x0, x0, #3
    95ac:	add	x1, sp, #0xa0
    95b0:	ldr	x1, [x1, x0]
    95b4:	ldrsw	x0, [sp, #808]
    95b8:	lsl	x0, x0, #3
    95bc:	ldr	x2, [sp, #744]
    95c0:	add	x0, x2, x0
    95c4:	ldr	x0, [x0]
    95c8:	ldr	w0, [x0, #64]
    95cc:	negs	w2, w0
    95d0:	and	w0, w0, #0x3f
    95d4:	and	w2, w2, #0x3f
    95d8:	csneg	w0, w0, w2, mi  // mi = first
    95dc:	mov	x2, #0x1                   	// #1
    95e0:	lsl	x0, x2, x0
    95e4:	and	x0, x1, x0
    95e8:	cmp	x0, #0x0
    95ec:	b.eq	99f8 <pipeline_pump@@Base+0x1464>  // b.none
    95f0:	ldrsw	x0, [sp, #808]
    95f4:	lsl	x0, x0, #3
    95f8:	ldr	x1, [sp, #744]
    95fc:	add	x0, x1, x0
    9600:	ldr	x0, [x0]
    9604:	ldr	x0, [x0, #88]
    9608:	bl	2a00 <pipeline_peek_size@plt>
    960c:	str	x0, [sp, #288]
    9610:	ldrsw	x0, [sp, #808]
    9614:	lsl	x0, x0, #3
    9618:	ldr	x1, [sp, #736]
    961c:	add	x0, x1, x0
    9620:	ldr	x1, [x0]
    9624:	ldr	x0, [sp, #288]
    9628:	cmp	x1, x0
    962c:	b.cc	964c <pipeline_pump@@Base+0x10b8>  // b.lo, b.ul, b.last
    9630:	ldrsw	x0, [sp, #808]
    9634:	lsl	x0, x0, #2
    9638:	ldr	x1, [sp, #696]
    963c:	add	x0, x1, x0
    9640:	mov	w1, #0x1                   	// #1
    9644:	str	w1, [x0]
    9648:	b	99fc <pipeline_pump@@Base+0x1468>
    964c:	ldrsw	x0, [sp, #808]
    9650:	lsl	x0, x0, #3
    9654:	ldr	x1, [sp, #744]
    9658:	add	x0, x1, x0
    965c:	ldr	x0, [x0]
    9660:	ldr	x0, [x0, #88]
    9664:	add	x1, sp, #0x120
    9668:	bl	2d20 <pipeline_peek@plt>
    966c:	str	x0, [sp, #656]
    9670:	ldr	x0, [sp, #656]
    9674:	cmp	x0, #0x0
    9678:	b.ne	969c <pipeline_pump@@Base+0x1108>  // b.any
    967c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9680:	add	x3, x0, #0x198
    9684:	mov	w2, #0x813                 	// #2067
    9688:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    968c:	add	x1, x0, #0x950
    9690:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9694:	add	x0, x0, #0xfe0
    9698:	bl	2e30 <__assert_fail@plt>
    969c:	ldr	x0, [sp, #288]
    96a0:	cmp	x0, #0x0
    96a4:	b.ne	96c8 <pipeline_pump@@Base+0x1134>  // b.any
    96a8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    96ac:	add	x3, x0, #0x198
    96b0:	mov	w2, #0x814                 	// #2068
    96b4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    96b8:	add	x1, x0, #0x950
    96bc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    96c0:	add	x0, x0, #0xfe8
    96c4:	bl	2e30 <__assert_fail@plt>
    96c8:	ldrsw	x0, [sp, #808]
    96cc:	lsl	x0, x0, #3
    96d0:	ldr	x1, [sp, #744]
    96d4:	add	x0, x1, x0
    96d8:	ldr	x0, [x0]
    96dc:	ldr	w3, [x0, #64]
    96e0:	ldrsw	x0, [sp, #808]
    96e4:	lsl	x0, x0, #3
    96e8:	ldr	x1, [sp, #736]
    96ec:	add	x0, x1, x0
    96f0:	ldr	x0, [x0]
    96f4:	ldr	x1, [sp, #656]
    96f8:	add	x4, x1, x0
    96fc:	ldr	x1, [sp, #288]
    9700:	ldrsw	x0, [sp, #808]
    9704:	lsl	x0, x0, #3
    9708:	ldr	x2, [sp, #736]
    970c:	add	x0, x2, x0
    9710:	ldr	x0, [x0]
    9714:	sub	x0, x1, x0
    9718:	mov	x2, x0
    971c:	mov	x1, x4
    9720:	mov	w0, w3
    9724:	bl	a920 <pipeline_peekline@@Base+0x75c>
    9728:	str	x0, [sp, #760]
    972c:	ldr	x0, [sp, #760]
    9730:	cmp	x0, #0x0
    9734:	b.ge	97bc <pipeline_pump@@Base+0x1228>  // b.tcont
    9738:	bl	2e40 <__errno_location@plt>
    973c:	ldr	w0, [x0]
    9740:	cmp	w0, #0xb
    9744:	b.ne	9750 <pipeline_pump@@Base+0x11bc>  // b.any
    9748:	str	xzr, [sp, #760]
    974c:	b	97c0 <pipeline_pump@@Base+0x122c>
    9750:	bl	2e40 <__errno_location@plt>
    9754:	ldr	w0, [x0]
    9758:	cmp	w0, #0x20
    975c:	b.eq	9780 <pipeline_pump@@Base+0x11ec>  // b.none
    9760:	bl	2e40 <__errno_location@plt>
    9764:	mov	x2, x0
    9768:	ldrsw	x0, [sp, #808]
    976c:	lsl	x0, x0, #2
    9770:	ldr	x1, [sp, #688]
    9774:	add	x0, x1, x0
    9778:	ldr	w1, [x2]
    977c:	str	w1, [x0]
    9780:	ldrsw	x0, [sp, #808]
    9784:	lsl	x0, x0, #3
    9788:	ldr	x1, [sp, #744]
    978c:	add	x0, x1, x0
    9790:	ldr	x0, [x0]
    9794:	ldr	w0, [x0, #64]
    9798:	bl	2b60 <close@plt>
    979c:	ldrsw	x0, [sp, #808]
    97a0:	lsl	x0, x0, #3
    97a4:	ldr	x1, [sp, #744]
    97a8:	add	x0, x1, x0
    97ac:	ldr	x0, [x0]
    97b0:	mov	w1, #0xffffffff            	// #-1
    97b4:	str	w1, [x0, #64]
    97b8:	b	99fc <pipeline_pump@@Base+0x1468>
    97bc:	nop
    97c0:	ldrsw	x0, [sp, #808]
    97c4:	lsl	x0, x0, #3
    97c8:	ldr	x1, [sp, #736]
    97cc:	add	x0, x1, x0
    97d0:	ldr	x2, [x0]
    97d4:	ldr	x1, [sp, #760]
    97d8:	ldrsw	x0, [sp, #808]
    97dc:	lsl	x0, x0, #3
    97e0:	ldr	x3, [sp, #736]
    97e4:	add	x0, x3, x0
    97e8:	add	x1, x2, x1
    97ec:	str	x1, [x0]
    97f0:	ldrsw	x0, [sp, #808]
    97f4:	lsl	x0, x0, #3
    97f8:	ldr	x1, [sp, #736]
    97fc:	add	x0, x1, x0
    9800:	ldr	x0, [x0]
    9804:	str	x0, [sp, #752]
    9808:	str	wzr, [sp, #804]
    980c:	b	9930 <pipeline_pump@@Base+0x139c>
    9810:	ldrsw	x0, [sp, #808]
    9814:	lsl	x0, x0, #3
    9818:	ldr	x1, [sp, #744]
    981c:	add	x0, x1, x0
    9820:	ldr	x0, [x0]
    9824:	ldr	x1, [x0, #88]
    9828:	ldrsw	x0, [sp, #804]
    982c:	lsl	x0, x0, #3
    9830:	ldr	x2, [sp, #744]
    9834:	add	x0, x2, x0
    9838:	ldr	x0, [x0]
    983c:	ldr	x0, [x0, #88]
    9840:	cmp	x1, x0
    9844:	b.ne	9920 <pipeline_pump@@Base+0x138c>  // b.any
    9848:	ldrsw	x0, [sp, #804]
    984c:	lsl	x0, x0, #3
    9850:	ldr	x1, [sp, #744]
    9854:	add	x0, x1, x0
    9858:	ldr	x0, [x0]
    985c:	ldr	w0, [x0, #64]
    9860:	cmn	w0, #0x1
    9864:	b.eq	9920 <pipeline_pump@@Base+0x138c>  // b.none
    9868:	ldrsw	x0, [sp, #804]
    986c:	lsl	x0, x0, #3
    9870:	ldr	x1, [sp, #736]
    9874:	add	x0, x1, x0
    9878:	ldr	x0, [x0]
    987c:	ldr	x1, [sp, #752]
    9880:	cmp	x1, x0
    9884:	b.ls	98a0 <pipeline_pump@@Base+0x130c>  // b.plast
    9888:	ldrsw	x0, [sp, #804]
    988c:	lsl	x0, x0, #3
    9890:	ldr	x1, [sp, #736]
    9894:	add	x0, x1, x0
    9898:	ldr	x0, [x0]
    989c:	str	x0, [sp, #752]
    98a0:	ldrsw	x0, [sp, #804]
    98a4:	lsl	x0, x0, #3
    98a8:	ldr	x1, [sp, #744]
    98ac:	add	x0, x1, x0
    98b0:	ldr	x0, [x0]
    98b4:	ldr	x0, [x0, #88]
    98b8:	ldr	w0, [x0, #68]
    98bc:	cmn	w0, #0x1
    98c0:	b.ne	9924 <pipeline_pump@@Base+0x1390>  // b.any
    98c4:	ldrsw	x0, [sp, #804]
    98c8:	lsl	x0, x0, #3
    98cc:	ldr	x1, [sp, #736]
    98d0:	add	x0, x1, x0
    98d4:	ldr	x1, [x0]
    98d8:	ldr	x0, [sp, #288]
    98dc:	cmp	x1, x0
    98e0:	b.cc	9924 <pipeline_pump@@Base+0x1390>  // b.lo, b.ul, b.last
    98e4:	ldrsw	x0, [sp, #804]
    98e8:	lsl	x0, x0, #3
    98ec:	ldr	x1, [sp, #744]
    98f0:	add	x0, x1, x0
    98f4:	ldr	x0, [x0]
    98f8:	ldr	w0, [x0, #64]
    98fc:	bl	2b60 <close@plt>
    9900:	ldrsw	x0, [sp, #804]
    9904:	lsl	x0, x0, #3
    9908:	ldr	x1, [sp, #744]
    990c:	add	x0, x1, x0
    9910:	ldr	x0, [x0]
    9914:	mov	w1, #0xffffffff            	// #-1
    9918:	str	w1, [x0, #64]
    991c:	b	9924 <pipeline_pump@@Base+0x1390>
    9920:	nop
    9924:	ldr	w0, [sp, #804]
    9928:	add	w0, w0, #0x1
    992c:	str	w0, [sp, #804]
    9930:	ldr	w1, [sp, #804]
    9934:	ldr	w0, [sp, #812]
    9938:	cmp	w1, w0
    993c:	b.lt	9810 <pipeline_pump@@Base+0x127c>  // b.tstop
    9940:	ldrsw	x0, [sp, #808]
    9944:	lsl	x0, x0, #3
    9948:	ldr	x1, [sp, #744]
    994c:	add	x0, x1, x0
    9950:	ldr	x0, [x0]
    9954:	ldr	x0, [x0, #88]
    9958:	ldr	x1, [sp, #752]
    995c:	bl	2b80 <pipeline_peek_skip@plt>
    9960:	str	wzr, [sp, #804]
    9964:	b	99dc <pipeline_pump@@Base+0x1448>
    9968:	ldrsw	x0, [sp, #808]
    996c:	lsl	x0, x0, #3
    9970:	ldr	x1, [sp, #744]
    9974:	add	x0, x1, x0
    9978:	ldr	x0, [x0]
    997c:	ldr	x1, [x0, #88]
    9980:	ldrsw	x0, [sp, #804]
    9984:	lsl	x0, x0, #3
    9988:	ldr	x2, [sp, #744]
    998c:	add	x0, x2, x0
    9990:	ldr	x0, [x0]
    9994:	ldr	x0, [x0, #88]
    9998:	cmp	x1, x0
    999c:	b.ne	99d0 <pipeline_pump@@Base+0x143c>  // b.any
    99a0:	ldrsw	x0, [sp, #804]
    99a4:	lsl	x0, x0, #3
    99a8:	ldr	x1, [sp, #736]
    99ac:	add	x0, x1, x0
    99b0:	ldr	x2, [x0]
    99b4:	ldrsw	x0, [sp, #804]
    99b8:	lsl	x0, x0, #3
    99bc:	ldr	x1, [sp, #736]
    99c0:	add	x0, x1, x0
    99c4:	ldr	x1, [sp, #752]
    99c8:	sub	x1, x2, x1
    99cc:	str	x1, [x0]
    99d0:	ldr	w0, [sp, #804]
    99d4:	add	w0, w0, #0x1
    99d8:	str	w0, [sp, #804]
    99dc:	ldr	w1, [sp, #804]
    99e0:	ldr	w0, [sp, #812]
    99e4:	cmp	w1, w0
    99e8:	b.lt	9968 <pipeline_pump@@Base+0x13d4>  // b.tstop
    99ec:	b	99fc <pipeline_pump@@Base+0x1468>
    99f0:	nop
    99f4:	b	99fc <pipeline_pump@@Base+0x1468>
    99f8:	nop
    99fc:	ldr	w0, [sp, #808]
    9a00:	add	w0, w0, #0x1
    9a04:	str	w0, [sp, #808]
    9a08:	ldr	w1, [sp, #808]
    9a0c:	ldr	w0, [sp, #812]
    9a10:	cmp	w1, w0
    9a14:	b.lt	953c <pipeline_pump@@Base+0xfa8>  // b.tstop
    9a18:	b	8b28 <pipeline_pump@@Base+0x594>
    9a1c:	ldrsw	x0, [sp, #808]
    9a20:	lsl	x0, x0, #2
    9a24:	ldr	x1, [sp, #720]
    9a28:	add	x0, x1, x0
    9a2c:	ldr	w0, [x0]
    9a30:	cmp	w0, #0x0
    9a34:	b.eq	9aac <pipeline_pump@@Base+0x1518>  // b.none
    9a38:	ldrsw	x0, [sp, #808]
    9a3c:	lsl	x0, x0, #3
    9a40:	ldr	x1, [sp, #744]
    9a44:	add	x0, x1, x0
    9a48:	ldr	x0, [x0]
    9a4c:	ldr	w0, [x0, #64]
    9a50:	cmn	w0, #0x1
    9a54:	b.eq	9aac <pipeline_pump@@Base+0x1518>  // b.none
    9a58:	ldrsw	x0, [sp, #808]
    9a5c:	lsl	x0, x0, #3
    9a60:	ldr	x1, [sp, #744]
    9a64:	add	x0, x1, x0
    9a68:	ldr	x0, [x0]
    9a6c:	ldr	w0, [x0, #64]
    9a70:	mov	w1, #0x3                   	// #3
    9a74:	bl	2cb0 <fcntl@plt>
    9a78:	str	w0, [sp, #644]
    9a7c:	ldrsw	x0, [sp, #808]
    9a80:	lsl	x0, x0, #3
    9a84:	ldr	x1, [sp, #744]
    9a88:	add	x0, x1, x0
    9a8c:	ldr	x0, [x0]
    9a90:	ldr	w3, [x0, #64]
    9a94:	ldr	w0, [sp, #644]
    9a98:	and	w0, w0, #0xfffff7ff
    9a9c:	mov	w2, w0
    9aa0:	mov	w1, #0x4                   	// #4
    9aa4:	mov	w0, w3
    9aa8:	bl	2cb0 <fcntl@plt>
    9aac:	ldrsw	x0, [sp, #808]
    9ab0:	lsl	x0, x0, #2
    9ab4:	ldr	x1, [sp, #712]
    9ab8:	add	x0, x1, x0
    9abc:	ldr	w0, [x0]
    9ac0:	cmp	w0, #0x0
    9ac4:	b.eq	9b3c <pipeline_pump@@Base+0x15a8>  // b.none
    9ac8:	ldrsw	x0, [sp, #808]
    9acc:	lsl	x0, x0, #3
    9ad0:	ldr	x1, [sp, #744]
    9ad4:	add	x0, x1, x0
    9ad8:	ldr	x0, [x0]
    9adc:	ldr	w0, [x0, #68]
    9ae0:	cmn	w0, #0x1
    9ae4:	b.eq	9b3c <pipeline_pump@@Base+0x15a8>  // b.none
    9ae8:	ldrsw	x0, [sp, #808]
    9aec:	lsl	x0, x0, #3
    9af0:	ldr	x1, [sp, #744]
    9af4:	add	x0, x1, x0
    9af8:	ldr	x0, [x0]
    9afc:	ldr	w0, [x0, #68]
    9b00:	mov	w1, #0x3                   	// #3
    9b04:	bl	2cb0 <fcntl@plt>
    9b08:	str	w0, [sp, #644]
    9b0c:	ldrsw	x0, [sp, #808]
    9b10:	lsl	x0, x0, #3
    9b14:	ldr	x1, [sp, #744]
    9b18:	add	x0, x1, x0
    9b1c:	ldr	x0, [x0]
    9b20:	ldr	w3, [x0, #68]
    9b24:	ldr	w0, [sp, #644]
    9b28:	and	w0, w0, #0xfffff7ff
    9b2c:	mov	w2, w0
    9b30:	mov	w1, #0x4                   	// #4
    9b34:	mov	w0, w3
    9b38:	bl	2cb0 <fcntl@plt>
    9b3c:	ldr	w0, [sp, #808]
    9b40:	add	w0, w0, #0x1
    9b44:	str	w0, [sp, #808]
    9b48:	ldr	w1, [sp, #808]
    9b4c:	ldr	w0, [sp, #812]
    9b50:	cmp	w1, w0
    9b54:	b.lt	9a1c <pipeline_pump@@Base+0x1488>  // b.tstop
    9b58:	str	wzr, [sp, #808]
    9b5c:	b	9bb0 <pipeline_pump@@Base+0x161c>
    9b60:	ldrsw	x0, [sp, #808]
    9b64:	lsl	x0, x0, #2
    9b68:	ldr	x1, [sp, #688]
    9b6c:	add	x0, x1, x0
    9b70:	ldr	w0, [x0]
    9b74:	cmp	w0, #0x0
    9b78:	b.eq	9ba4 <pipeline_pump@@Base+0x1610>  // b.none
    9b7c:	ldrsw	x0, [sp, #808]
    9b80:	lsl	x0, x0, #2
    9b84:	ldr	x1, [sp, #688]
    9b88:	add	x0, x1, x0
    9b8c:	ldr	w1, [x0]
    9b90:	ldr	w3, [sp, #808]
    9b94:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9b98:	add	x2, x0, #0xff8
    9b9c:	mov	w0, #0x2                   	// #2
    9ba0:	bl	2910 <error@plt>
    9ba4:	ldr	w0, [sp, #808]
    9ba8:	add	w0, w0, #0x1
    9bac:	str	w0, [sp, #808]
    9bb0:	ldr	w1, [sp, #808]
    9bb4:	ldr	w0, [sp, #812]
    9bb8:	cmp	w1, w0
    9bbc:	b.lt	9b60 <pipeline_pump@@Base+0x15cc>  // b.tstop
    9bc0:	ldr	x0, [sp, #688]
    9bc4:	bl	2c30 <free@plt>
    9bc8:	ldr	x0, [sp, #696]
    9bcc:	bl	2c30 <free@plt>
    9bd0:	ldr	x0, [sp, #704]
    9bd4:	bl	2c30 <free@plt>
    9bd8:	ldr	x0, [sp, #712]
    9bdc:	bl	2c30 <free@plt>
    9be0:	ldr	x0, [sp, #720]
    9be4:	bl	2c30 <free@plt>
    9be8:	ldr	x0, [sp, #728]
    9bec:	bl	2c30 <free@plt>
    9bf0:	ldr	x0, [sp, #744]
    9bf4:	bl	2c30 <free@plt>
    9bf8:	ldr	x0, [sp, #736]
    9bfc:	bl	2c30 <free@plt>
    9c00:	nop
    9c04:	ldp	x29, x30, [sp]
    9c08:	add	sp, sp, #0x3f0
    9c0c:	ret
    9c10:	stp	x29, x30, [sp, #-96]!
    9c14:	mov	x29, sp
    9c18:	str	x0, [sp, #40]
    9c1c:	str	x1, [sp, #32]
    9c20:	str	w2, [sp, #28]
    9c24:	str	xzr, [sp, #88]
    9c28:	str	xzr, [sp, #80]
    9c2c:	ldr	x0, [sp, #40]
    9c30:	ldr	x0, [x0, #112]
    9c34:	str	x0, [sp, #72]
    9c38:	ldr	x0, [sp, #32]
    9c3c:	ldr	x0, [x0]
    9c40:	str	x0, [sp, #64]
    9c44:	ldr	x0, [sp, #40]
    9c48:	ldr	x0, [x0, #96]
    9c4c:	cmp	x0, #0x0
    9c50:	b.eq	9d4c <pipeline_pump@@Base+0x17b8>  // b.none
    9c54:	ldr	x0, [sp, #40]
    9c58:	ldr	x0, [x0, #128]
    9c5c:	cmp	x0, #0x0
    9c60:	b.eq	9d4c <pipeline_pump@@Base+0x17b8>  // b.none
    9c64:	ldr	x0, [sp, #40]
    9c68:	ldr	x0, [x0, #128]
    9c6c:	ldr	x1, [sp, #64]
    9c70:	cmp	x1, x0
    9c74:	b.hi	9d00 <pipeline_pump@@Base+0x176c>  // b.pmore
    9c78:	ldr	x0, [sp, #40]
    9c7c:	ldr	x1, [x0, #128]
    9c80:	ldr	x0, [sp, #40]
    9c84:	ldr	x0, [x0, #104]
    9c88:	cmp	x1, x0
    9c8c:	b.ls	9cb0 <pipeline_pump@@Base+0x171c>  // b.plast
    9c90:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9c94:	add	x3, x0, #0x1a8
    9c98:	mov	w2, #0x885                 	// #2181
    9c9c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9ca0:	add	x1, x0, #0x950
    9ca4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9ca8:	add	x0, x0, #0x10
    9cac:	bl	2e30 <__assert_fail@plt>
    9cb0:	ldr	x0, [sp, #40]
    9cb4:	ldr	x1, [x0, #96]
    9cb8:	ldr	x0, [sp, #40]
    9cbc:	ldr	x2, [x0, #104]
    9cc0:	ldr	x0, [sp, #40]
    9cc4:	ldr	x0, [x0, #128]
    9cc8:	sub	x0, x2, x0
    9ccc:	add	x0, x1, x0
    9cd0:	str	x0, [sp, #56]
    9cd4:	ldr	w0, [sp, #28]
    9cd8:	cmp	w0, #0x0
    9cdc:	b.ne	9cf8 <pipeline_pump@@Base+0x1764>  // b.any
    9ce0:	ldr	x0, [sp, #40]
    9ce4:	ldr	x1, [x0, #128]
    9ce8:	ldr	x0, [sp, #64]
    9cec:	sub	x1, x1, x0
    9cf0:	ldr	x0, [sp, #40]
    9cf4:	str	x1, [x0, #128]
    9cf8:	ldr	x0, [sp, #56]
    9cfc:	b	9ea8 <pipeline_pump@@Base+0x1914>
    9d00:	ldr	x0, [sp, #40]
    9d04:	ldr	x0, [x0, #104]
    9d08:	str	x0, [sp, #88]
    9d0c:	ldr	x0, [sp, #40]
    9d10:	ldr	x1, [x0, #104]
    9d14:	ldr	x0, [sp, #40]
    9d18:	ldr	x0, [x0, #128]
    9d1c:	sub	x0, x1, x0
    9d20:	str	x0, [sp, #80]
    9d24:	ldr	x0, [sp, #40]
    9d28:	ldr	x0, [x0, #104]
    9d2c:	ldr	x1, [sp, #72]
    9d30:	sub	x0, x1, x0
    9d34:	str	x0, [sp, #72]
    9d38:	ldr	x0, [sp, #40]
    9d3c:	ldr	x0, [x0, #128]
    9d40:	ldr	x1, [sp, #64]
    9d44:	sub	x0, x1, x0
    9d48:	str	x0, [sp, #64]
    9d4c:	ldr	x1, [sp, #64]
    9d50:	ldr	x0, [sp, #72]
    9d54:	cmp	x1, x0
    9d58:	b.ls	9dbc <pipeline_pump@@Base+0x1828>  // b.plast
    9d5c:	ldr	x0, [sp, #40]
    9d60:	ldr	x0, [x0, #96]
    9d64:	cmp	x0, #0x0
    9d68:	b.eq	9d84 <pipeline_pump@@Base+0x17f0>  // b.none
    9d6c:	ldr	x1, [sp, #88]
    9d70:	ldr	x0, [sp, #64]
    9d74:	add	x1, x1, x0
    9d78:	ldr	x0, [sp, #40]
    9d7c:	str	x1, [x0, #112]
    9d80:	b	9d90 <pipeline_pump@@Base+0x17fc>
    9d84:	ldr	x0, [sp, #40]
    9d88:	ldr	x1, [sp, #64]
    9d8c:	str	x1, [x0, #112]
    9d90:	ldr	x0, [sp, #40]
    9d94:	ldr	x2, [x0, #96]
    9d98:	ldr	x0, [sp, #40]
    9d9c:	ldr	x0, [x0, #112]
    9da0:	add	x0, x0, #0x1
    9da4:	mov	x1, x0
    9da8:	mov	x0, x2
    9dac:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    9db0:	mov	x1, x0
    9db4:	ldr	x0, [sp, #40]
    9db8:	str	x1, [x0, #96]
    9dbc:	ldr	w0, [sp, #28]
    9dc0:	cmp	w0, #0x0
    9dc4:	b.ne	9dd0 <pipeline_pump@@Base+0x183c>  // b.any
    9dc8:	ldr	x0, [sp, #40]
    9dcc:	str	xzr, [x0, #128]
    9dd0:	ldr	x0, [sp, #40]
    9dd4:	ldr	w0, [x0, #68]
    9dd8:	cmn	w0, #0x1
    9ddc:	b.ne	9e00 <pipeline_pump@@Base+0x186c>  // b.any
    9de0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9de4:	add	x3, x0, #0x1a8
    9de8:	mov	w2, #0x89d                 	// #2205
    9dec:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9df0:	add	x1, x0, #0x950
    9df4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9df8:	add	x0, x0, #0x30
    9dfc:	bl	2e30 <__assert_fail@plt>
    9e00:	ldr	x0, [sp, #40]
    9e04:	ldr	w3, [x0, #68]
    9e08:	ldr	x0, [sp, #40]
    9e0c:	ldr	x1, [x0, #96]
    9e10:	ldr	x0, [sp, #88]
    9e14:	add	x0, x1, x0
    9e18:	ldr	x2, [sp, #64]
    9e1c:	mov	x1, x0
    9e20:	mov	w0, w3
    9e24:	bl	a890 <pipeline_peekline@@Base+0x6cc>
    9e28:	str	x0, [sp, #48]
    9e2c:	ldr	x0, [sp, #48]
    9e30:	cmn	x0, #0x1
    9e34:	b.ne	9e40 <pipeline_pump@@Base+0x18ac>  // b.any
    9e38:	mov	x0, #0x0                   	// #0
    9e3c:	b	9ea8 <pipeline_pump@@Base+0x1914>
    9e40:	ldr	x1, [sp, #48]
    9e44:	ldr	x0, [sp, #88]
    9e48:	add	x1, x1, x0
    9e4c:	ldr	x0, [sp, #40]
    9e50:	str	x1, [x0, #104]
    9e54:	ldr	w0, [sp, #28]
    9e58:	cmp	w0, #0x0
    9e5c:	b.eq	9e78 <pipeline_pump@@Base+0x18e4>  // b.none
    9e60:	ldr	x0, [sp, #40]
    9e64:	ldr	x1, [x0, #128]
    9e68:	ldr	x0, [sp, #48]
    9e6c:	add	x1, x1, x0
    9e70:	ldr	x0, [sp, #40]
    9e74:	str	x1, [x0, #128]
    9e78:	ldr	x0, [sp, #32]
    9e7c:	ldr	x1, [x0]
    9e80:	ldr	x2, [sp, #48]
    9e84:	ldr	x0, [sp, #64]
    9e88:	sub	x0, x2, x0
    9e8c:	add	x1, x1, x0
    9e90:	ldr	x0, [sp, #32]
    9e94:	str	x1, [x0]
    9e98:	ldr	x0, [sp, #40]
    9e9c:	ldr	x1, [x0, #96]
    9ea0:	ldr	x0, [sp, #80]
    9ea4:	add	x0, x1, x0
    9ea8:	ldp	x29, x30, [sp], #96
    9eac:	ret

0000000000009eb0 <pipeline_read@@Base>:
    9eb0:	stp	x29, x30, [sp, #-32]!
    9eb4:	mov	x29, sp
    9eb8:	str	x0, [sp, #24]
    9ebc:	str	x1, [sp, #16]
    9ec0:	mov	w2, #0x0                   	// #0
    9ec4:	ldr	x1, [sp, #16]
    9ec8:	ldr	x0, [sp, #24]
    9ecc:	bl	9c10 <pipeline_pump@@Base+0x167c>
    9ed0:	ldp	x29, x30, [sp], #32
    9ed4:	ret

0000000000009ed8 <pipeline_peek@@Base>:
    9ed8:	stp	x29, x30, [sp, #-32]!
    9edc:	mov	x29, sp
    9ee0:	str	x0, [sp, #24]
    9ee4:	str	x1, [sp, #16]
    9ee8:	mov	w2, #0x1                   	// #1
    9eec:	ldr	x1, [sp, #16]
    9ef0:	ldr	x0, [sp, #24]
    9ef4:	bl	9c10 <pipeline_pump@@Base+0x167c>
    9ef8:	ldp	x29, x30, [sp], #32
    9efc:	ret

0000000000009f00 <pipeline_peek_size@@Base>:
    9f00:	sub	sp, sp, #0x10
    9f04:	str	x0, [sp, #8]
    9f08:	ldr	x0, [sp, #8]
    9f0c:	ldr	x0, [x0, #96]
    9f10:	cmp	x0, #0x0
    9f14:	b.ne	9f20 <pipeline_peek_size@@Base+0x20>  // b.any
    9f18:	mov	x0, #0x0                   	// #0
    9f1c:	b	9f28 <pipeline_peek_size@@Base+0x28>
    9f20:	ldr	x0, [sp, #8]
    9f24:	ldr	x0, [x0, #128]
    9f28:	add	sp, sp, #0x10
    9f2c:	ret

0000000000009f30 <pipeline_peek_skip@@Base>:
    9f30:	stp	x29, x30, [sp, #-32]!
    9f34:	mov	x29, sp
    9f38:	str	x0, [sp, #24]
    9f3c:	str	x1, [sp, #16]
    9f40:	ldr	x0, [sp, #16]
    9f44:	cmp	x0, #0x0
    9f48:	b.eq	9fc8 <pipeline_peek_skip@@Base+0x98>  // b.none
    9f4c:	ldr	x0, [sp, #24]
    9f50:	ldr	x0, [x0, #96]
    9f54:	cmp	x0, #0x0
    9f58:	b.ne	9f7c <pipeline_peek_skip@@Base+0x4c>  // b.any
    9f5c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9f60:	add	x3, x0, #0x1b8
    9f64:	mov	w2, #0x8bd                 	// #2237
    9f68:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9f6c:	add	x1, x0, #0x950
    9f70:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9f74:	add	x0, x0, #0x40
    9f78:	bl	2e30 <__assert_fail@plt>
    9f7c:	ldr	x0, [sp, #24]
    9f80:	ldr	x0, [x0, #128]
    9f84:	ldr	x1, [sp, #16]
    9f88:	cmp	x1, x0
    9f8c:	b.ls	9fb0 <pipeline_peek_skip@@Base+0x80>  // b.plast
    9f90:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9f94:	add	x3, x0, #0x1b8
    9f98:	mov	w2, #0x8be                 	// #2238
    9f9c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4e3c>
    9fa0:	add	x1, x0, #0x950
    9fa4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    9fa8:	add	x0, x0, #0x50
    9fac:	bl	2e30 <__assert_fail@plt>
    9fb0:	ldr	x0, [sp, #24]
    9fb4:	ldr	x1, [x0, #128]
    9fb8:	ldr	x0, [sp, #16]
    9fbc:	sub	x1, x1, x0
    9fc0:	ldr	x0, [sp, #24]
    9fc4:	str	x1, [x0, #128]
    9fc8:	nop
    9fcc:	ldp	x29, x30, [sp], #32
    9fd0:	ret
    9fd4:	stp	x29, x30, [sp, #-80]!
    9fd8:	mov	x29, sp
    9fdc:	str	x0, [sp, #24]
    9fe0:	str	x1, [sp, #16]
    9fe4:	mov	x0, #0x1000                	// #4096
    9fe8:	str	x0, [sp, #48]
    9fec:	str	xzr, [sp, #40]
    9ff0:	str	xzr, [sp, #72]
    9ff4:	str	xzr, [sp, #56]
    9ff8:	ldr	x0, [sp, #24]
    9ffc:	ldr	x0, [x0, #120]
    a000:	cmp	x0, #0x0
    a004:	b.eq	a01c <pipeline_peek_skip@@Base+0xec>  // b.none
    a008:	ldr	x0, [sp, #24]
    a00c:	ldr	x0, [x0, #120]
    a010:	bl	2c30 <free@plt>
    a014:	ldr	x0, [sp, #24]
    a018:	str	xzr, [x0, #120]
    a01c:	ldr	x0, [sp, #16]
    a020:	cmp	x0, #0x0
    a024:	b.eq	a030 <pipeline_peek_skip@@Base+0x100>  // b.none
    a028:	ldr	x0, [sp, #16]
    a02c:	str	xzr, [x0]
    a030:	str	wzr, [sp, #68]
    a034:	ldr	w0, [sp, #68]
    a038:	add	w0, w0, #0x1
    a03c:	sxtw	x1, w0
    a040:	ldr	x0, [sp, #48]
    a044:	mul	x0, x1, x0
    a048:	str	x0, [sp, #32]
    a04c:	add	x0, sp, #0x20
    a050:	mov	w2, #0x1                   	// #1
    a054:	mov	x1, x0
    a058:	ldr	x0, [sp, #24]
    a05c:	bl	9c10 <pipeline_pump@@Base+0x167c>
    a060:	str	x0, [sp, #40]
    a064:	ldr	x0, [sp, #40]
    a068:	cmp	x0, #0x0
    a06c:	b.eq	a07c <pipeline_peek_skip@@Base+0x14c>  // b.none
    a070:	ldr	x0, [sp, #32]
    a074:	cmp	x0, #0x0
    a078:	b.ne	a084 <pipeline_peek_skip@@Base+0x154>  // b.any
    a07c:	mov	x0, #0x0                   	// #0
    a080:	b	a16c <pipeline_peek_skip@@Base+0x23c>
    a084:	ldr	x0, [sp, #32]
    a088:	ldr	x1, [sp, #56]
    a08c:	cmp	x1, x0
    a090:	b.ne	a0ac <pipeline_peek_skip@@Base+0x17c>  // b.any
    a094:	ldr	x0, [sp, #32]
    a098:	sub	x0, x0, #0x1
    a09c:	ldr	x1, [sp, #40]
    a0a0:	add	x0, x1, x0
    a0a4:	str	x0, [sp, #72]
    a0a8:	b	a0d8 <pipeline_peek_skip@@Base+0x1a8>
    a0ac:	ldr	x1, [sp, #40]
    a0b0:	ldr	x0, [sp, #56]
    a0b4:	add	x3, x1, x0
    a0b8:	ldr	x1, [sp, #32]
    a0bc:	ldr	x0, [sp, #56]
    a0c0:	sub	x0, x1, x0
    a0c4:	mov	x2, x0
    a0c8:	mov	w1, #0xa                   	// #10
    a0cc:	mov	x0, x3
    a0d0:	bl	2d50 <memchr@plt>
    a0d4:	str	x0, [sp, #72]
    a0d8:	ldr	x0, [sp, #72]
    a0dc:	cmp	x0, #0x0
    a0e0:	b.eq	a0f4 <pipeline_peek_skip@@Base+0x1c4>  // b.none
    a0e4:	ldr	x0, [sp, #72]
    a0e8:	cmp	x0, #0x0
    a0ec:	b.ne	a10c <pipeline_peek_skip@@Base+0x1dc>  // b.any
    a0f0:	b	a168 <pipeline_peek_skip@@Base+0x238>
    a0f4:	ldr	x0, [sp, #32]
    a0f8:	str	x0, [sp, #56]
    a0fc:	ldr	w0, [sp, #68]
    a100:	add	w0, w0, #0x1
    a104:	str	w0, [sp, #68]
    a108:	b	a034 <pipeline_peek_skip@@Base+0x104>
    a10c:	ldr	x1, [sp, #72]
    a110:	ldr	x0, [sp, #40]
    a114:	sub	x0, x1, x0
    a118:	add	x0, x0, #0x1
    a11c:	mov	x1, x0
    a120:	ldr	x0, [sp, #40]
    a124:	bl	b5a4 <pipeline_peekline@@Base+0x13e0>
    a128:	mov	x1, x0
    a12c:	ldr	x0, [sp, #24]
    a130:	str	x1, [x0, #120]
    a134:	ldr	x0, [sp, #16]
    a138:	cmp	x0, #0x0
    a13c:	b.eq	a15c <pipeline_peek_skip@@Base+0x22c>  // b.none
    a140:	ldr	x1, [sp, #72]
    a144:	ldr	x0, [sp, #40]
    a148:	sub	x0, x1, x0
    a14c:	add	x0, x0, #0x1
    a150:	mov	x1, x0
    a154:	ldr	x0, [sp, #16]
    a158:	str	x1, [x0]
    a15c:	ldr	x0, [sp, #24]
    a160:	ldr	x0, [x0, #120]
    a164:	b	a16c <pipeline_peek_skip@@Base+0x23c>
    a168:	mov	x0, #0x0                   	// #0
    a16c:	ldp	x29, x30, [sp], #80
    a170:	ret

000000000000a174 <pipeline_readline@@Base>:
    a174:	stp	x29, x30, [sp, #-48]!
    a178:	mov	x29, sp
    a17c:	str	x0, [sp, #24]
    a180:	add	x0, sp, #0x20
    a184:	mov	x1, x0
    a188:	ldr	x0, [sp, #24]
    a18c:	bl	9fd4 <pipeline_peek_skip@@Base+0xa4>
    a190:	str	x0, [sp, #40]
    a194:	ldr	x0, [sp, #40]
    a198:	cmp	x0, #0x0
    a19c:	b.eq	a1b8 <pipeline_readline@@Base+0x44>  // b.none
    a1a0:	ldr	x0, [sp, #24]
    a1a4:	ldr	x1, [x0, #128]
    a1a8:	ldr	x0, [sp, #32]
    a1ac:	sub	x1, x1, x0
    a1b0:	ldr	x0, [sp, #24]
    a1b4:	str	x1, [x0, #128]
    a1b8:	ldr	x0, [sp, #40]
    a1bc:	ldp	x29, x30, [sp], #48
    a1c0:	ret

000000000000a1c4 <pipeline_peekline@@Base>:
    a1c4:	stp	x29, x30, [sp, #-32]!
    a1c8:	mov	x29, sp
    a1cc:	str	x0, [sp, #24]
    a1d0:	mov	x1, #0x0                   	// #0
    a1d4:	ldr	x0, [sp, #24]
    a1d8:	bl	9fd4 <pipeline_peek_skip@@Base+0xa4>
    a1dc:	ldp	x29, x30, [sp], #32
    a1e0:	ret
    a1e4:	stp	x29, x30, [sp, #-48]!
    a1e8:	mov	x29, sp
    a1ec:	str	x0, [sp, #24]
    a1f0:	ldr	x0, [sp, #24]
    a1f4:	bl	a350 <pipeline_peekline@@Base+0x18c>
    a1f8:	str	x0, [sp, #40]
    a1fc:	ldr	x0, [sp, #40]
    a200:	cmp	x0, #0x0
    a204:	b.ne	a20c <pipeline_peekline@@Base+0x48>  // b.any
    a208:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    a20c:	ldr	x0, [sp, #40]
    a210:	ldp	x29, x30, [sp], #48
    a214:	ret
    a218:	stp	x29, x30, [sp, #-48]!
    a21c:	mov	x29, sp
    a220:	str	x0, [sp, #24]
    a224:	ldr	x0, [sp, #24]
    a228:	bl	a3f8 <pipeline_peekline@@Base+0x234>
    a22c:	str	x0, [sp, #32]
    a230:	ldr	x0, [sp, #32]
    a234:	ldrb	w0, [x0]
    a238:	cmp	w0, #0x0
    a23c:	b.ne	a258 <pipeline_peekline@@Base+0x94>  // b.any
    a240:	ldr	x0, [sp, #24]
    a244:	bl	a494 <pipeline_peekline@@Base+0x2d0>
    a248:	mov	x1, x0
    a24c:	ldr	x0, [sp, #24]
    a250:	bl	b5a4 <pipeline_peekline@@Base+0x13e0>
    a254:	b	a294 <pipeline_peekline@@Base+0xd0>
    a258:	ldr	x0, [sp, #32]
    a25c:	bl	a494 <pipeline_peekline@@Base+0x2d0>
    a260:	str	x0, [sp, #40]
    a264:	ldr	x1, [sp, #32]
    a268:	ldr	x0, [sp, #40]
    a26c:	add	x0, x1, x0
    a270:	ldrb	w0, [x0]
    a274:	cmp	w0, #0x2f
    a278:	b.ne	a288 <pipeline_peekline@@Base+0xc4>  // b.any
    a27c:	ldr	x0, [sp, #40]
    a280:	add	x0, x0, #0x1
    a284:	str	x0, [sp, #40]
    a288:	ldr	x1, [sp, #40]
    a28c:	ldr	x0, [sp, #32]
    a290:	bl	b5a4 <pipeline_peekline@@Base+0x13e0>
    a294:	ldp	x29, x30, [sp], #48
    a298:	ret
    a29c:	stp	x29, x30, [sp, #-48]!
    a2a0:	mov	x29, sp
    a2a4:	str	x0, [sp, #24]
    a2a8:	str	xzr, [sp, #32]
    a2ac:	ldr	x0, [sp, #32]
    a2b0:	cmp	x0, #0x0
    a2b4:	b.ne	a2d8 <pipeline_peekline@@Base+0x114>  // b.any
    a2b8:	ldr	x0, [sp, #24]
    a2bc:	ldrb	w0, [x0]
    a2c0:	cmp	w0, #0x2f
    a2c4:	b.ne	a2d0 <pipeline_peekline@@Base+0x10c>  // b.any
    a2c8:	mov	x0, #0x1                   	// #1
    a2cc:	b	a2dc <pipeline_peekline@@Base+0x118>
    a2d0:	mov	x0, #0x0                   	// #0
    a2d4:	b	a2dc <pipeline_peekline@@Base+0x118>
    a2d8:	mov	x0, #0x0                   	// #0
    a2dc:	ldr	x1, [sp, #32]
    a2e0:	add	x0, x1, x0
    a2e4:	str	x0, [sp, #32]
    a2e8:	ldr	x0, [sp, #24]
    a2ec:	bl	a3f8 <pipeline_peekline@@Base+0x234>
    a2f0:	mov	x1, x0
    a2f4:	ldr	x0, [sp, #24]
    a2f8:	sub	x0, x1, x0
    a2fc:	str	x0, [sp, #40]
    a300:	b	a32c <pipeline_peekline@@Base+0x168>
    a304:	ldr	x0, [sp, #40]
    a308:	sub	x0, x0, #0x1
    a30c:	ldr	x1, [sp, #24]
    a310:	add	x0, x1, x0
    a314:	ldrb	w0, [x0]
    a318:	cmp	w0, #0x2f
    a31c:	b.ne	a340 <pipeline_peekline@@Base+0x17c>  // b.any
    a320:	ldr	x0, [sp, #40]
    a324:	sub	x0, x0, #0x1
    a328:	str	x0, [sp, #40]
    a32c:	ldr	x1, [sp, #32]
    a330:	ldr	x0, [sp, #40]
    a334:	cmp	x1, x0
    a338:	b.cc	a304 <pipeline_peekline@@Base+0x140>  // b.lo, b.ul, b.last
    a33c:	b	a344 <pipeline_peekline@@Base+0x180>
    a340:	nop
    a344:	ldr	x0, [sp, #40]
    a348:	ldp	x29, x30, [sp], #48
    a34c:	ret
    a350:	stp	x29, x30, [sp, #-64]!
    a354:	mov	x29, sp
    a358:	str	x0, [sp, #24]
    a35c:	ldr	x0, [sp, #24]
    a360:	bl	a29c <pipeline_peekline@@Base+0xd8>
    a364:	str	x0, [sp, #56]
    a368:	ldr	x0, [sp, #56]
    a36c:	cmp	x0, #0x0
    a370:	cset	w0, eq  // eq = none
    a374:	strb	w0, [sp, #55]
    a378:	ldrb	w1, [sp, #55]
    a37c:	ldr	x0, [sp, #56]
    a380:	add	x0, x1, x0
    a384:	add	x0, x0, #0x1
    a388:	bl	2aa0 <malloc@plt>
    a38c:	str	x0, [sp, #40]
    a390:	ldr	x0, [sp, #40]
    a394:	cmp	x0, #0x0
    a398:	b.ne	a3a4 <pipeline_peekline@@Base+0x1e0>  // b.any
    a39c:	mov	x0, #0x0                   	// #0
    a3a0:	b	a3f0 <pipeline_peekline@@Base+0x22c>
    a3a4:	ldr	x2, [sp, #56]
    a3a8:	ldr	x1, [sp, #24]
    a3ac:	ldr	x0, [sp, #40]
    a3b0:	bl	28a0 <memcpy@plt>
    a3b4:	ldrb	w0, [sp, #55]
    a3b8:	cmp	w0, #0x0
    a3bc:	b.eq	a3dc <pipeline_peekline@@Base+0x218>  // b.none
    a3c0:	ldr	x0, [sp, #56]
    a3c4:	add	x1, x0, #0x1
    a3c8:	str	x1, [sp, #56]
    a3cc:	ldr	x1, [sp, #40]
    a3d0:	add	x0, x1, x0
    a3d4:	mov	w1, #0x2e                  	// #46
    a3d8:	strb	w1, [x0]
    a3dc:	ldr	x1, [sp, #40]
    a3e0:	ldr	x0, [sp, #56]
    a3e4:	add	x0, x1, x0
    a3e8:	strb	wzr, [x0]
    a3ec:	ldr	x0, [sp, #40]
    a3f0:	ldp	x29, x30, [sp], #64
    a3f4:	ret
    a3f8:	sub	sp, sp, #0x30
    a3fc:	str	x0, [sp, #8]
    a400:	ldr	x0, [sp, #8]
    a404:	str	x0, [sp, #40]
    a408:	strb	wzr, [sp, #31]
    a40c:	b	a41c <pipeline_peekline@@Base+0x258>
    a410:	ldr	x0, [sp, #40]
    a414:	add	x0, x0, #0x1
    a418:	str	x0, [sp, #40]
    a41c:	ldr	x0, [sp, #40]
    a420:	ldrb	w0, [x0]
    a424:	cmp	w0, #0x2f
    a428:	b.eq	a410 <pipeline_peekline@@Base+0x24c>  // b.none
    a42c:	ldr	x0, [sp, #40]
    a430:	str	x0, [sp, #32]
    a434:	b	a478 <pipeline_peekline@@Base+0x2b4>
    a438:	ldr	x0, [sp, #32]
    a43c:	ldrb	w0, [x0]
    a440:	cmp	w0, #0x2f
    a444:	b.ne	a454 <pipeline_peekline@@Base+0x290>  // b.any
    a448:	mov	w0, #0x1                   	// #1
    a44c:	strb	w0, [sp, #31]
    a450:	b	a46c <pipeline_peekline@@Base+0x2a8>
    a454:	ldrb	w0, [sp, #31]
    a458:	cmp	w0, #0x0
    a45c:	b.eq	a46c <pipeline_peekline@@Base+0x2a8>  // b.none
    a460:	ldr	x0, [sp, #32]
    a464:	str	x0, [sp, #40]
    a468:	strb	wzr, [sp, #31]
    a46c:	ldr	x0, [sp, #32]
    a470:	add	x0, x0, #0x1
    a474:	str	x0, [sp, #32]
    a478:	ldr	x0, [sp, #32]
    a47c:	ldrb	w0, [x0]
    a480:	cmp	w0, #0x0
    a484:	b.ne	a438 <pipeline_peekline@@Base+0x274>  // b.any
    a488:	ldr	x0, [sp, #40]
    a48c:	add	sp, sp, #0x30
    a490:	ret
    a494:	stp	x29, x30, [sp, #-48]!
    a498:	mov	x29, sp
    a49c:	str	x0, [sp, #24]
    a4a0:	str	xzr, [sp, #32]
    a4a4:	ldr	x0, [sp, #24]
    a4a8:	bl	28d0 <strlen@plt>
    a4ac:	str	x0, [sp, #40]
    a4b0:	b	a4c0 <pipeline_peekline@@Base+0x2fc>
    a4b4:	ldr	x0, [sp, #40]
    a4b8:	sub	x0, x0, #0x1
    a4bc:	str	x0, [sp, #40]
    a4c0:	ldr	x0, [sp, #40]
    a4c4:	cmp	x0, #0x1
    a4c8:	b.ls	a4e8 <pipeline_peekline@@Base+0x324>  // b.plast
    a4cc:	ldr	x0, [sp, #40]
    a4d0:	sub	x0, x0, #0x1
    a4d4:	ldr	x1, [sp, #24]
    a4d8:	add	x0, x1, x0
    a4dc:	ldrb	w0, [x0]
    a4e0:	cmp	w0, #0x2f
    a4e4:	b.eq	a4b4 <pipeline_peekline@@Base+0x2f0>  // b.none
    a4e8:	ldr	x0, [sp, #40]
    a4ec:	ldp	x29, x30, [sp], #48
    a4f0:	ret
    a4f4:	stp	x29, x30, [sp, #-64]!
    a4f8:	mov	x29, sp
    a4fc:	str	x0, [sp, #24]
    a500:	ldr	x0, [sp, #24]
    a504:	bl	a3f8 <pipeline_peekline@@Base+0x234>
    a508:	str	x0, [sp, #56]
    a50c:	ldr	x0, [sp, #56]
    a510:	ldrb	w0, [x0]
    a514:	cmp	w0, #0x0
    a518:	b.ne	a524 <pipeline_peekline@@Base+0x360>  // b.any
    a51c:	ldr	x0, [sp, #24]
    a520:	str	x0, [sp, #56]
    a524:	ldr	x0, [sp, #56]
    a528:	bl	a494 <pipeline_peekline@@Base+0x2d0>
    a52c:	mov	x1, x0
    a530:	ldr	x0, [sp, #56]
    a534:	add	x0, x0, x1
    a538:	str	x0, [sp, #48]
    a53c:	ldr	x0, [sp, #48]
    a540:	ldrb	w0, [x0]
    a544:	cmp	w0, #0x0
    a548:	cset	w0, ne  // ne = any
    a54c:	strb	w0, [sp, #47]
    a550:	ldr	x0, [sp, #48]
    a554:	strb	wzr, [x0]
    a558:	ldrb	w0, [sp, #47]
    a55c:	ldp	x29, x30, [sp], #64
    a560:	ret
    a564:	stp	x29, x30, [sp, #-80]!
    a568:	mov	x29, sp
    a56c:	str	w0, [sp, #44]
    a570:	str	x1, [sp, #32]
    a574:	str	x2, [sp, #24]
    a578:	str	xzr, [sp, #72]
    a57c:	ldr	x0, [sp, #32]
    a580:	str	x0, [sp, #64]
    a584:	b	a5f8 <pipeline_peekline@@Base+0x434>
    a588:	ldr	x2, [sp, #24]
    a58c:	ldr	x1, [sp, #64]
    a590:	ldr	w0, [sp, #44]
    a594:	bl	a920 <pipeline_peekline@@Base+0x75c>
    a598:	str	x0, [sp, #56]
    a59c:	ldr	x0, [sp, #56]
    a5a0:	cmn	x0, #0x1
    a5a4:	b.eq	a608 <pipeline_peekline@@Base+0x444>  // b.none
    a5a8:	ldr	x0, [sp, #56]
    a5ac:	cmp	x0, #0x0
    a5b0:	b.ne	a5c8 <pipeline_peekline@@Base+0x404>  // b.any
    a5b4:	bl	2e40 <__errno_location@plt>
    a5b8:	mov	x1, x0
    a5bc:	mov	w0, #0x1c                  	// #28
    a5c0:	str	w0, [x1]
    a5c4:	b	a60c <pipeline_peekline@@Base+0x448>
    a5c8:	ldr	x1, [sp, #72]
    a5cc:	ldr	x0, [sp, #56]
    a5d0:	add	x0, x1, x0
    a5d4:	str	x0, [sp, #72]
    a5d8:	ldr	x1, [sp, #64]
    a5dc:	ldr	x0, [sp, #56]
    a5e0:	add	x0, x1, x0
    a5e4:	str	x0, [sp, #64]
    a5e8:	ldr	x1, [sp, #24]
    a5ec:	ldr	x0, [sp, #56]
    a5f0:	sub	x0, x1, x0
    a5f4:	str	x0, [sp, #24]
    a5f8:	ldr	x0, [sp, #24]
    a5fc:	cmp	x0, #0x0
    a600:	b.ne	a588 <pipeline_peekline@@Base+0x3c4>  // b.any
    a604:	b	a60c <pipeline_peekline@@Base+0x448>
    a608:	nop
    a60c:	ldr	x0, [sp, #72]
    a610:	ldp	x29, x30, [sp], #80
    a614:	ret
    a618:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    a61c:	ldr	x0, [x0, #4056]
    a620:	ldr	x0, [x0]
    a624:	ret
    a628:	stp	x29, x30, [sp, #-48]!
    a62c:	mov	x29, sp
    a630:	str	x0, [sp, #24]
    a634:	add	x0, sp, #0x20
    a638:	bl	28b0 <pthread_rwlockattr_init@plt>
    a63c:	str	w0, [sp, #44]
    a640:	ldr	w0, [sp, #44]
    a644:	cmp	w0, #0x0
    a648:	b.eq	a654 <pipeline_peekline@@Base+0x490>  // b.none
    a64c:	ldr	w0, [sp, #44]
    a650:	b	a690 <pipeline_peekline@@Base+0x4cc>
    a654:	add	x0, sp, #0x20
    a658:	mov	w1, #0x2                   	// #2
    a65c:	bl	2970 <pthread_rwlockattr_setkind_np@plt>
    a660:	str	w0, [sp, #44]
    a664:	ldr	w0, [sp, #44]
    a668:	cmp	w0, #0x0
    a66c:	b.ne	a684 <pipeline_peekline@@Base+0x4c0>  // b.any
    a670:	add	x0, sp, #0x20
    a674:	mov	x1, x0
    a678:	ldr	x0, [sp, #24]
    a67c:	bl	2960 <pthread_rwlock_init@plt>
    a680:	str	w0, [sp, #44]
    a684:	add	x0, sp, #0x20
    a688:	bl	2da0 <pthread_rwlockattr_destroy@plt>
    a68c:	ldr	w0, [sp, #44]
    a690:	ldp	x29, x30, [sp], #48
    a694:	ret
    a698:	stp	x29, x30, [sp, #-48]!
    a69c:	mov	x29, sp
    a6a0:	str	x0, [sp, #24]
    a6a4:	add	x0, sp, #0x20
    a6a8:	bl	2d70 <pthread_mutexattr_init@plt>
    a6ac:	str	w0, [sp, #44]
    a6b0:	ldr	w0, [sp, #44]
    a6b4:	cmp	w0, #0x0
    a6b8:	b.eq	a6c4 <pipeline_peekline@@Base+0x500>  // b.none
    a6bc:	ldr	w0, [sp, #44]
    a6c0:	b	a744 <pipeline_peekline@@Base+0x580>
    a6c4:	add	x0, sp, #0x20
    a6c8:	mov	w1, #0x1                   	// #1
    a6cc:	bl	2920 <pthread_mutexattr_settype@plt>
    a6d0:	str	w0, [sp, #44]
    a6d4:	ldr	w0, [sp, #44]
    a6d8:	cmp	w0, #0x0
    a6dc:	b.eq	a6f0 <pipeline_peekline@@Base+0x52c>  // b.none
    a6e0:	add	x0, sp, #0x20
    a6e4:	bl	2d90 <pthread_mutexattr_destroy@plt>
    a6e8:	ldr	w0, [sp, #44]
    a6ec:	b	a744 <pipeline_peekline@@Base+0x580>
    a6f0:	add	x0, sp, #0x20
    a6f4:	mov	x1, x0
    a6f8:	ldr	x0, [sp, #24]
    a6fc:	bl	2b50 <pthread_mutex_init@plt>
    a700:	str	w0, [sp, #44]
    a704:	ldr	w0, [sp, #44]
    a708:	cmp	w0, #0x0
    a70c:	b.eq	a720 <pipeline_peekline@@Base+0x55c>  // b.none
    a710:	add	x0, sp, #0x20
    a714:	bl	2d90 <pthread_mutexattr_destroy@plt>
    a718:	ldr	w0, [sp, #44]
    a71c:	b	a744 <pipeline_peekline@@Base+0x580>
    a720:	add	x0, sp, #0x20
    a724:	bl	2d90 <pthread_mutexattr_destroy@plt>
    a728:	str	w0, [sp, #44]
    a72c:	ldr	w0, [sp, #44]
    a730:	cmp	w0, #0x0
    a734:	b.eq	a740 <pipeline_peekline@@Base+0x57c>  // b.none
    a738:	ldr	w0, [sp, #44]
    a73c:	b	a744 <pipeline_peekline@@Base+0x580>
    a740:	mov	w0, #0x0                   	// #0
    a744:	ldp	x29, x30, [sp], #48
    a748:	ret
    a74c:	sub	sp, sp, #0x20
    a750:	str	x0, [sp, #8]
    a754:	ldr	x0, [sp, #8]
    a758:	str	x0, [sp, #24]
    a75c:	ldr	x0, [sp, #24]
    a760:	ldrb	w1, [x0]
    a764:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    a768:	add	x0, x0, #0x1cc
    a76c:	ldrb	w0, [x0]
    a770:	cmp	w1, w0
    a774:	b.ne	a79c <pipeline_peekline@@Base+0x5d8>  // b.any
    a778:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    a77c:	add	x0, x0, #0x1cc
    a780:	ldrb	w0, [x0]
    a784:	mvn	w0, w0
    a788:	and	w1, w0, #0xff
    a78c:	ldr	x0, [sp, #24]
    a790:	strb	w1, [x0]
    a794:	mov	w0, #0x1                   	// #1
    a798:	b	a7a0 <pipeline_peekline@@Base+0x5dc>
    a79c:	mov	w0, #0x0                   	// #0
    a7a0:	add	sp, sp, #0x20
    a7a4:	ret
    a7a8:	stp	x29, x30, [sp, #-64]!
    a7ac:	mov	x29, sp
    a7b0:	str	x0, [sp, #24]
    a7b4:	ldr	x0, [sp, #24]
    a7b8:	add	x0, x0, #0x20
    a7bc:	str	x0, [sp, #56]
    a7c0:	ldr	x1, [sp, #56]
    a7c4:	ldr	x0, [sp, #24]
    a7c8:	cmp	x1, x0
    a7cc:	b.cc	a820 <pipeline_peekline@@Base+0x65c>  // b.lo, b.ul, b.last
    a7d0:	ldr	x0, [sp, #56]
    a7d4:	bl	2aa0 <malloc@plt>
    a7d8:	str	x0, [sp, #48]
    a7dc:	ldr	x0, [sp, #48]
    a7e0:	cmp	x0, #0x0
    a7e4:	b.eq	a820 <pipeline_peekline@@Base+0x65c>  // b.none
    a7e8:	ldr	x0, [sp, #48]
    a7ec:	add	x0, x0, #0x10
    a7f0:	and	x0, x0, #0xffffffffffffffe0
    a7f4:	add	x0, x0, #0x10
    a7f8:	str	x0, [sp, #40]
    a7fc:	ldr	x1, [sp, #40]
    a800:	ldr	x0, [sp, #48]
    a804:	sub	x1, x1, x0
    a808:	ldr	x0, [sp, #40]
    a80c:	sub	x0, x0, #0x1
    a810:	and	w1, w1, #0xff
    a814:	strb	w1, [x0]
    a818:	ldr	x0, [sp, #40]
    a81c:	b	a824 <pipeline_peekline@@Base+0x660>
    a820:	mov	x0, #0x0                   	// #0
    a824:	ldp	x29, x30, [sp], #64
    a828:	ret
    a82c:	stp	x29, x30, [sp, #-48]!
    a830:	mov	x29, sp
    a834:	str	x0, [sp, #24]
    a838:	ldr	x0, [sp, #24]
    a83c:	and	x0, x0, #0xf
    a840:	cmp	x0, #0x0
    a844:	b.eq	a84c <pipeline_peekline@@Base+0x688>  // b.none
    a848:	bl	2bb0 <abort@plt>
    a84c:	ldr	x0, [sp, #24]
    a850:	and	x0, x0, #0x10
    a854:	cmp	x0, #0x0
    a858:	b.eq	a884 <pipeline_peekline@@Base+0x6c0>  // b.none
    a85c:	ldr	x0, [sp, #24]
    a860:	sub	x0, x0, #0x1
    a864:	ldrb	w0, [x0]
    a868:	and	x0, x0, #0xff
    a86c:	neg	x0, x0
    a870:	ldr	x1, [sp, #24]
    a874:	add	x0, x1, x0
    a878:	str	x0, [sp, #40]
    a87c:	ldr	x0, [sp, #40]
    a880:	bl	2c30 <free@plt>
    a884:	nop
    a888:	ldp	x29, x30, [sp], #48
    a88c:	ret
    a890:	stp	x29, x30, [sp, #-64]!
    a894:	mov	x29, sp
    a898:	str	w0, [sp, #44]
    a89c:	str	x1, [sp, #32]
    a8a0:	str	x2, [sp, #24]
    a8a4:	ldr	x2, [sp, #24]
    a8a8:	ldr	x1, [sp, #32]
    a8ac:	ldr	w0, [sp, #44]
    a8b0:	bl	2d40 <read@plt>
    a8b4:	str	x0, [sp, #56]
    a8b8:	ldr	x0, [sp, #56]
    a8bc:	cmp	x0, #0x0
    a8c0:	b.lt	a8cc <pipeline_peekline@@Base+0x708>  // b.tstop
    a8c4:	ldr	x0, [sp, #56]
    a8c8:	b	a918 <pipeline_peekline@@Base+0x754>
    a8cc:	bl	2e40 <__errno_location@plt>
    a8d0:	ldr	w0, [x0]
    a8d4:	cmp	w0, #0x4
    a8d8:	b.eq	a910 <pipeline_peekline@@Base+0x74c>  // b.none
    a8dc:	bl	2e40 <__errno_location@plt>
    a8e0:	ldr	w0, [x0]
    a8e4:	cmp	w0, #0x16
    a8e8:	b.ne	a908 <pipeline_peekline@@Base+0x744>  // b.any
    a8ec:	ldr	x1, [sp, #24]
    a8f0:	mov	x0, #0x7ff00000            	// #2146435072
    a8f4:	cmp	x1, x0
    a8f8:	b.ls	a908 <pipeline_peekline@@Base+0x744>  // b.plast
    a8fc:	mov	x0, #0x7ff00000            	// #2146435072
    a900:	str	x0, [sp, #24]
    a904:	b	a914 <pipeline_peekline@@Base+0x750>
    a908:	ldr	x0, [sp, #56]
    a90c:	b	a918 <pipeline_peekline@@Base+0x754>
    a910:	nop
    a914:	b	a8a4 <pipeline_peekline@@Base+0x6e0>
    a918:	ldp	x29, x30, [sp], #64
    a91c:	ret
    a920:	stp	x29, x30, [sp, #-64]!
    a924:	mov	x29, sp
    a928:	str	w0, [sp, #44]
    a92c:	str	x1, [sp, #32]
    a930:	str	x2, [sp, #24]
    a934:	ldr	x2, [sp, #24]
    a938:	ldr	x1, [sp, #32]
    a93c:	ldr	w0, [sp, #44]
    a940:	bl	2ba0 <write@plt>
    a944:	str	x0, [sp, #56]
    a948:	ldr	x0, [sp, #56]
    a94c:	cmp	x0, #0x0
    a950:	b.lt	a95c <pipeline_peekline@@Base+0x798>  // b.tstop
    a954:	ldr	x0, [sp, #56]
    a958:	b	a9a8 <pipeline_peekline@@Base+0x7e4>
    a95c:	bl	2e40 <__errno_location@plt>
    a960:	ldr	w0, [x0]
    a964:	cmp	w0, #0x4
    a968:	b.eq	a9a0 <pipeline_peekline@@Base+0x7dc>  // b.none
    a96c:	bl	2e40 <__errno_location@plt>
    a970:	ldr	w0, [x0]
    a974:	cmp	w0, #0x16
    a978:	b.ne	a998 <pipeline_peekline@@Base+0x7d4>  // b.any
    a97c:	ldr	x1, [sp, #24]
    a980:	mov	x0, #0x7ff00000            	// #2146435072
    a984:	cmp	x1, x0
    a988:	b.ls	a998 <pipeline_peekline@@Base+0x7d4>  // b.plast
    a98c:	mov	x0, #0x7ff00000            	// #2146435072
    a990:	str	x0, [sp, #24]
    a994:	b	a9a4 <pipeline_peekline@@Base+0x7e0>
    a998:	ldr	x0, [sp, #56]
    a99c:	b	a9a8 <pipeline_peekline@@Base+0x7e4>
    a9a0:	nop
    a9a4:	b	a934 <pipeline_peekline@@Base+0x770>
    a9a8:	ldp	x29, x30, [sp], #64
    a9ac:	ret
    a9b0:	sub	sp, sp, #0x10
    a9b4:	str	x0, [sp, #8]
    a9b8:	ldr	x0, [sp, #8]
    a9bc:	ldr	x0, [x0]
    a9c0:	add	sp, sp, #0x10
    a9c4:	ret
    a9c8:	sub	sp, sp, #0x10
    a9cc:	str	x0, [sp, #8]
    a9d0:	ldr	x0, [sp, #8]
    a9d4:	ldr	x0, [x0, #80]
    a9d8:	add	sp, sp, #0x10
    a9dc:	ret
    a9e0:	sub	sp, sp, #0x10
    a9e4:	str	x0, [sp, #8]
    a9e8:	ldr	x0, [sp, #8]
    a9ec:	ldr	x0, [x0, #112]
    a9f0:	add	sp, sp, #0x10
    a9f4:	ret
    a9f8:	sub	sp, sp, #0x10
    a9fc:	str	x0, [sp, #8]
    aa00:	ldr	x0, [sp, #8]
    aa04:	ldr	x0, [x0, #96]
    aa08:	add	sp, sp, #0x10
    aa0c:	ret
    aa10:	sub	sp, sp, #0x10
    aa14:	str	x0, [sp, #8]
    aa18:	mov	x0, #0x0                   	// #0
    aa1c:	add	sp, sp, #0x10
    aa20:	ret
    aa24:	sub	sp, sp, #0x10
    aa28:	str	x0, [sp, #8]
    aa2c:	ldr	x0, [sp, #8]
    aa30:	ldp	x0, x1, [x0, #72]
    aa34:	add	sp, sp, #0x10
    aa38:	ret
    aa3c:	sub	sp, sp, #0x10
    aa40:	str	x0, [sp, #8]
    aa44:	ldr	x0, [sp, #8]
    aa48:	ldp	x0, x1, [x0, #104]
    aa4c:	add	sp, sp, #0x10
    aa50:	ret
    aa54:	sub	sp, sp, #0x10
    aa58:	str	x0, [sp, #8]
    aa5c:	ldr	x0, [sp, #8]
    aa60:	ldp	x0, x1, [x0, #88]
    aa64:	add	sp, sp, #0x10
    aa68:	ret
    aa6c:	sub	sp, sp, #0x20
    aa70:	str	x0, [sp, #8]
    aa74:	mov	x0, #0xffffffffffffffff    	// #-1
    aa78:	str	x0, [sp, #16]
    aa7c:	mov	x0, #0xffffffffffffffff    	// #-1
    aa80:	str	x0, [sp, #24]
    aa84:	ldp	x0, x1, [sp, #16]
    aa88:	add	sp, sp, #0x20
    aa8c:	ret
    aa90:	sub	sp, sp, #0x10
    aa94:	str	w0, [sp, #12]
    aa98:	str	x1, [sp]
    aa9c:	ldr	w0, [sp, #12]
    aaa0:	add	sp, sp, #0x10
    aaa4:	ret
    aaa8:	stp	x29, x30, [sp, #-112]!
    aaac:	mov	x29, sp
    aab0:	str	x0, [sp, #40]
    aab4:	str	w1, [sp, #36]
    aab8:	str	x2, [sp, #24]
    aabc:	str	x3, [sp, #16]
    aac0:	mov	w0, #0xffffffff            	// #-1
    aac4:	str	w0, [sp, #104]
    aac8:	bl	2e40 <__errno_location@plt>
    aacc:	ldr	w0, [x0]
    aad0:	str	w0, [sp, #100]
    aad4:	mov	w0, #0xa2f8                	// #41720
    aad8:	movk	w0, #0x3, lsl #16
    aadc:	str	w0, [sp, #96]
    aae0:	ldr	x0, [sp, #40]
    aae4:	bl	28d0 <strlen@plt>
    aae8:	str	w0, [sp, #92]
    aaec:	ldr	w0, [sp, #36]
    aaf0:	add	w0, w0, #0x5
    aaf4:	ldr	w1, [sp, #92]
    aaf8:	cmp	w1, w0
    aafc:	b.le	ab38 <pipeline_peekline@@Base+0x974>
    ab00:	ldr	w0, [sp, #92]
    ab04:	sub	w1, w0, #0x6
    ab08:	ldr	w0, [sp, #36]
    ab0c:	sub	w0, w1, w0
    ab10:	sxtw	x0, w0
    ab14:	ldr	x1, [sp, #40]
    ab18:	add	x3, x1, x0
    ab1c:	mov	x2, #0x6                   	// #6
    ab20:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    ab24:	add	x1, x0, #0x210
    ab28:	mov	x0, x3
    ab2c:	bl	2bd0 <memcmp@plt>
    ab30:	cmp	w0, #0x0
    ab34:	b.eq	ab50 <pipeline_peekline@@Base+0x98c>  // b.none
    ab38:	bl	2e40 <__errno_location@plt>
    ab3c:	mov	x1, x0
    ab40:	mov	w0, #0x16                  	// #22
    ab44:	str	w0, [x1]
    ab48:	mov	w0, #0xffffffff            	// #-1
    ab4c:	b	aeec <pipeline_peekline@@Base+0xd28>
    ab50:	ldr	w0, [sp, #92]
    ab54:	sub	w1, w0, #0x6
    ab58:	ldr	w0, [sp, #36]
    ab5c:	sub	w0, w1, w0
    ab60:	sxtw	x0, w0
    ab64:	ldr	x1, [sp, #40]
    ab68:	add	x0, x1, x0
    ab6c:	str	x0, [sp, #80]
    ab70:	add	x0, sp, #0x30
    ab74:	mov	x1, #0x0                   	// #0
    ab78:	bl	2af0 <gettimeofday@plt>
    ab7c:	ldr	x0, [sp, #56]
    ab80:	lsl	x0, x0, #16
    ab84:	ldr	x1, [sp, #48]
    ab88:	eor	x0, x0, x1
    ab8c:	str	x0, [sp, #72]
    ab90:	bl	2a90 <getpid@plt>
    ab94:	sxtw	x1, w0
    ab98:	ldr	x0, [sp, #72]
    ab9c:	eor	x1, x1, x0
    aba0:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    aba4:	add	x0, x0, #0x488
    aba8:	ldr	x0, [x0]
    abac:	add	x1, x1, x0
    abb0:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    abb4:	add	x0, x0, #0x488
    abb8:	str	x1, [x0]
    abbc:	str	wzr, [sp, #108]
    abc0:	b	aec8 <pipeline_peekline@@Base+0xd04>
    abc4:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    abc8:	add	x0, x0, #0x488
    abcc:	ldr	x0, [x0]
    abd0:	str	x0, [sp, #64]
    abd4:	ldr	x2, [sp, #64]
    abd8:	lsr	x1, x2, #1
    abdc:	mov	x0, #0x2109                	// #8457
    abe0:	movk	x0, #0x1084, lsl #16
    abe4:	movk	x0, #0x842, lsl #32
    abe8:	movk	x0, #0x8421, lsl #48
    abec:	umulh	x0, x1, x0
    abf0:	lsr	x1, x0, #4
    abf4:	mov	x0, x1
    abf8:	lsl	x0, x0, #5
    abfc:	sub	x0, x0, x1
    ac00:	lsl	x0, x0, #1
    ac04:	sub	x1, x2, x0
    ac08:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    ac0c:	add	x0, x0, #0x1d0
    ac10:	ldrb	w1, [x0, x1]
    ac14:	ldr	x0, [sp, #80]
    ac18:	strb	w1, [x0]
    ac1c:	ldr	x0, [sp, #64]
    ac20:	lsr	x1, x0, #1
    ac24:	mov	x0, #0x2109                	// #8457
    ac28:	movk	x0, #0x1084, lsl #16
    ac2c:	movk	x0, #0x842, lsl #32
    ac30:	movk	x0, #0x8421, lsl #48
    ac34:	umulh	x0, x1, x0
    ac38:	lsr	x0, x0, #4
    ac3c:	str	x0, [sp, #64]
    ac40:	ldr	x2, [sp, #64]
    ac44:	lsr	x1, x2, #1
    ac48:	mov	x0, #0x2109                	// #8457
    ac4c:	movk	x0, #0x1084, lsl #16
    ac50:	movk	x0, #0x842, lsl #32
    ac54:	movk	x0, #0x8421, lsl #48
    ac58:	umulh	x0, x1, x0
    ac5c:	lsr	x1, x0, #4
    ac60:	mov	x0, x1
    ac64:	lsl	x0, x0, #5
    ac68:	sub	x0, x0, x1
    ac6c:	lsl	x0, x0, #1
    ac70:	sub	x1, x2, x0
    ac74:	ldr	x0, [sp, #80]
    ac78:	add	x0, x0, #0x1
    ac7c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5e3c>
    ac80:	add	x2, x2, #0x1d0
    ac84:	ldrb	w1, [x2, x1]
    ac88:	strb	w1, [x0]
    ac8c:	ldr	x0, [sp, #64]
    ac90:	lsr	x1, x0, #1
    ac94:	mov	x0, #0x2109                	// #8457
    ac98:	movk	x0, #0x1084, lsl #16
    ac9c:	movk	x0, #0x842, lsl #32
    aca0:	movk	x0, #0x8421, lsl #48
    aca4:	umulh	x0, x1, x0
    aca8:	lsr	x0, x0, #4
    acac:	str	x0, [sp, #64]
    acb0:	ldr	x2, [sp, #64]
    acb4:	lsr	x1, x2, #1
    acb8:	mov	x0, #0x2109                	// #8457
    acbc:	movk	x0, #0x1084, lsl #16
    acc0:	movk	x0, #0x842, lsl #32
    acc4:	movk	x0, #0x8421, lsl #48
    acc8:	umulh	x0, x1, x0
    accc:	lsr	x1, x0, #4
    acd0:	mov	x0, x1
    acd4:	lsl	x0, x0, #5
    acd8:	sub	x0, x0, x1
    acdc:	lsl	x0, x0, #1
    ace0:	sub	x1, x2, x0
    ace4:	ldr	x0, [sp, #80]
    ace8:	add	x0, x0, #0x2
    acec:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5e3c>
    acf0:	add	x2, x2, #0x1d0
    acf4:	ldrb	w1, [x2, x1]
    acf8:	strb	w1, [x0]
    acfc:	ldr	x0, [sp, #64]
    ad00:	lsr	x1, x0, #1
    ad04:	mov	x0, #0x2109                	// #8457
    ad08:	movk	x0, #0x1084, lsl #16
    ad0c:	movk	x0, #0x842, lsl #32
    ad10:	movk	x0, #0x8421, lsl #48
    ad14:	umulh	x0, x1, x0
    ad18:	lsr	x0, x0, #4
    ad1c:	str	x0, [sp, #64]
    ad20:	ldr	x2, [sp, #64]
    ad24:	lsr	x1, x2, #1
    ad28:	mov	x0, #0x2109                	// #8457
    ad2c:	movk	x0, #0x1084, lsl #16
    ad30:	movk	x0, #0x842, lsl #32
    ad34:	movk	x0, #0x8421, lsl #48
    ad38:	umulh	x0, x1, x0
    ad3c:	lsr	x1, x0, #4
    ad40:	mov	x0, x1
    ad44:	lsl	x0, x0, #5
    ad48:	sub	x0, x0, x1
    ad4c:	lsl	x0, x0, #1
    ad50:	sub	x1, x2, x0
    ad54:	ldr	x0, [sp, #80]
    ad58:	add	x0, x0, #0x3
    ad5c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5e3c>
    ad60:	add	x2, x2, #0x1d0
    ad64:	ldrb	w1, [x2, x1]
    ad68:	strb	w1, [x0]
    ad6c:	ldr	x0, [sp, #64]
    ad70:	lsr	x1, x0, #1
    ad74:	mov	x0, #0x2109                	// #8457
    ad78:	movk	x0, #0x1084, lsl #16
    ad7c:	movk	x0, #0x842, lsl #32
    ad80:	movk	x0, #0x8421, lsl #48
    ad84:	umulh	x0, x1, x0
    ad88:	lsr	x0, x0, #4
    ad8c:	str	x0, [sp, #64]
    ad90:	ldr	x2, [sp, #64]
    ad94:	lsr	x1, x2, #1
    ad98:	mov	x0, #0x2109                	// #8457
    ad9c:	movk	x0, #0x1084, lsl #16
    ada0:	movk	x0, #0x842, lsl #32
    ada4:	movk	x0, #0x8421, lsl #48
    ada8:	umulh	x0, x1, x0
    adac:	lsr	x1, x0, #4
    adb0:	mov	x0, x1
    adb4:	lsl	x0, x0, #5
    adb8:	sub	x0, x0, x1
    adbc:	lsl	x0, x0, #1
    adc0:	sub	x1, x2, x0
    adc4:	ldr	x0, [sp, #80]
    adc8:	add	x0, x0, #0x4
    adcc:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5e3c>
    add0:	add	x2, x2, #0x1d0
    add4:	ldrb	w1, [x2, x1]
    add8:	strb	w1, [x0]
    addc:	ldr	x0, [sp, #64]
    ade0:	lsr	x1, x0, #1
    ade4:	mov	x0, #0x2109                	// #8457
    ade8:	movk	x0, #0x1084, lsl #16
    adec:	movk	x0, #0x842, lsl #32
    adf0:	movk	x0, #0x8421, lsl #48
    adf4:	umulh	x0, x1, x0
    adf8:	lsr	x0, x0, #4
    adfc:	str	x0, [sp, #64]
    ae00:	ldr	x2, [sp, #64]
    ae04:	lsr	x1, x2, #1
    ae08:	mov	x0, #0x2109                	// #8457
    ae0c:	movk	x0, #0x1084, lsl #16
    ae10:	movk	x0, #0x842, lsl #32
    ae14:	movk	x0, #0x8421, lsl #48
    ae18:	umulh	x0, x1, x0
    ae1c:	lsr	x1, x0, #4
    ae20:	mov	x0, x1
    ae24:	lsl	x0, x0, #5
    ae28:	sub	x0, x0, x1
    ae2c:	lsl	x0, x0, #1
    ae30:	sub	x1, x2, x0
    ae34:	ldr	x0, [sp, #80]
    ae38:	add	x0, x0, #0x5
    ae3c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5e3c>
    ae40:	add	x2, x2, #0x1d0
    ae44:	ldrb	w1, [x2, x1]
    ae48:	strb	w1, [x0]
    ae4c:	ldr	x2, [sp, #16]
    ae50:	ldr	x1, [sp, #24]
    ae54:	ldr	x0, [sp, #40]
    ae58:	blr	x2
    ae5c:	str	w0, [sp, #104]
    ae60:	ldr	w0, [sp, #104]
    ae64:	cmp	w0, #0x0
    ae68:	b.lt	ae84 <pipeline_peekline@@Base+0xcc0>  // b.tstop
    ae6c:	bl	2e40 <__errno_location@plt>
    ae70:	mov	x1, x0
    ae74:	ldr	w0, [sp, #100]
    ae78:	str	w0, [x1]
    ae7c:	ldr	w0, [sp, #104]
    ae80:	b	aeec <pipeline_peekline@@Base+0xd28>
    ae84:	bl	2e40 <__errno_location@plt>
    ae88:	ldr	w0, [x0]
    ae8c:	cmp	w0, #0x11
    ae90:	b.eq	ae9c <pipeline_peekline@@Base+0xcd8>  // b.none
    ae94:	mov	w0, #0xffffffff            	// #-1
    ae98:	b	aeec <pipeline_peekline@@Base+0xd28>
    ae9c:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    aea0:	add	x0, x0, #0x488
    aea4:	ldr	x1, [x0]
    aea8:	mov	x0, #0x1e61                	// #7777
    aeac:	add	x1, x1, x0
    aeb0:	adrp	x0, 22000 <pipeline_peekline@@Base+0x17e3c>
    aeb4:	add	x0, x0, #0x488
    aeb8:	str	x1, [x0]
    aebc:	ldr	w0, [sp, #108]
    aec0:	add	w0, w0, #0x1
    aec4:	str	w0, [sp, #108]
    aec8:	ldr	w1, [sp, #108]
    aecc:	ldr	w0, [sp, #96]
    aed0:	cmp	w1, w0
    aed4:	b.cc	abc4 <pipeline_peekline@@Base+0xa00>  // b.lo, b.ul, b.last
    aed8:	bl	2e40 <__errno_location@plt>
    aedc:	mov	x1, x0
    aee0:	mov	w0, #0x11                  	// #17
    aee4:	str	w0, [x1]
    aee8:	mov	w0, #0xffffffff            	// #-1
    aeec:	ldp	x29, x30, [sp], #112
    aef0:	ret
    aef4:	stp	x29, x30, [sp, #-48]!
    aef8:	mov	x29, sp
    aefc:	str	x0, [sp, #24]
    af00:	str	x1, [sp, #16]
    af04:	ldr	x0, [sp, #16]
    af08:	str	x0, [sp, #40]
    af0c:	ldr	x0, [sp, #40]
    af10:	ldr	w1, [x0]
    af14:	mov	w0, #0xffffff3c            	// #-196
    af18:	and	w1, w1, w0
    af1c:	mov	w0, #0xc2                  	// #194
    af20:	orr	w0, w1, w0
    af24:	mov	w2, #0x180                 	// #384
    af28:	mov	w1, w0
    af2c:	ldr	x0, [sp, #24]
    af30:	bl	2ab0 <open@plt>
    af34:	ldp	x29, x30, [sp], #48
    af38:	ret
    af3c:	stp	x29, x30, [sp, #-32]!
    af40:	mov	x29, sp
    af44:	str	x0, [sp, #24]
    af48:	str	x1, [sp, #16]
    af4c:	mov	w1, #0x1c0                 	// #448
    af50:	ldr	x0, [sp, #24]
    af54:	bl	2e80 <mkdir@plt>
    af58:	ldp	x29, x30, [sp], #32
    af5c:	ret
    af60:	stp	x29, x30, [sp, #-160]!
    af64:	mov	x29, sp
    af68:	str	x0, [sp, #24]
    af6c:	str	x1, [sp, #16]
    af70:	add	x0, sp, #0x20
    af74:	mov	x1, x0
    af78:	ldr	x0, [sp, #24]
    af7c:	bl	f8f8 <pipeline_peekline@@Base+0x5734>
    af80:	cmp	w0, #0x0
    af84:	b.eq	af98 <pipeline_peekline@@Base+0xdd4>  // b.none
    af88:	bl	2e40 <__errno_location@plt>
    af8c:	ldr	w0, [x0]
    af90:	cmp	w0, #0x4b
    af94:	b.ne	afa8 <pipeline_peekline@@Base+0xde4>  // b.any
    af98:	bl	2e40 <__errno_location@plt>
    af9c:	mov	x1, x0
    afa0:	mov	w0, #0x11                  	// #17
    afa4:	str	w0, [x1]
    afa8:	bl	2e40 <__errno_location@plt>
    afac:	ldr	w0, [x0]
    afb0:	cmp	w0, #0x2
    afb4:	b.ne	afc0 <pipeline_peekline@@Base+0xdfc>  // b.any
    afb8:	mov	w0, #0x0                   	// #0
    afbc:	b	afc4 <pipeline_peekline@@Base+0xe00>
    afc0:	mov	w0, #0xffffffff            	// #-1
    afc4:	ldp	x29, x30, [sp], #160
    afc8:	ret
    afcc:	stp	x29, x30, [sp, #-64]!
    afd0:	mov	x29, sp
    afd4:	str	x0, [sp, #40]
    afd8:	str	w1, [sp, #36]
    afdc:	str	w2, [sp, #32]
    afe0:	str	w3, [sp, #28]
    afe4:	ldr	w0, [sp, #28]
    afe8:	cmp	w0, #0x2
    afec:	b.eq	b038 <pipeline_peekline@@Base+0xe74>  // b.none
    aff0:	ldr	w0, [sp, #28]
    aff4:	cmp	w0, #0x2
    aff8:	b.gt	b048 <pipeline_peekline@@Base+0xe84>
    affc:	ldr	w0, [sp, #28]
    b000:	cmp	w0, #0x0
    b004:	b.eq	b018 <pipeline_peekline@@Base+0xe54>  // b.none
    b008:	ldr	w0, [sp, #28]
    b00c:	cmp	w0, #0x1
    b010:	b.eq	b028 <pipeline_peekline@@Base+0xe64>  // b.none
    b014:	b	b048 <pipeline_peekline@@Base+0xe84>
    b018:	adrp	x0, a000 <pipeline_peek_skip@@Base+0xd0>
    b01c:	add	x0, x0, #0xef4
    b020:	str	x0, [sp, #56]
    b024:	b	b068 <pipeline_peekline@@Base+0xea4>
    b028:	adrp	x0, a000 <pipeline_peek_skip@@Base+0xd0>
    b02c:	add	x0, x0, #0xf3c
    b030:	str	x0, [sp, #56]
    b034:	b	b068 <pipeline_peekline@@Base+0xea4>
    b038:	adrp	x0, a000 <pipeline_peek_skip@@Base+0xd0>
    b03c:	add	x0, x0, #0xf60
    b040:	str	x0, [sp, #56]
    b044:	b	b068 <pipeline_peekline@@Base+0xea4>
    b048:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    b04c:	add	x3, x0, #0x250
    b050:	mov	w2, #0x13f                 	// #319
    b054:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    b058:	add	x1, x0, #0x218
    b05c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    b060:	add	x0, x0, #0x228
    b064:	bl	2e30 <__assert_fail@plt>
    b068:	add	x0, sp, #0x20
    b06c:	ldr	x3, [sp, #56]
    b070:	mov	x2, x0
    b074:	ldr	w1, [sp, #36]
    b078:	ldr	x0, [sp, #40]
    b07c:	bl	aaa8 <pipeline_peekline@@Base+0x8e4>
    b080:	ldp	x29, x30, [sp], #64
    b084:	ret
    b088:	stp	x29, x30, [sp, #-32]!
    b08c:	mov	x29, sp
    b090:	str	x0, [sp, #24]
    b094:	str	x1, [sp, #16]
    b098:	mov	x0, #0x0                   	// #0
    b09c:	ldr	x6, [sp, #24]
    b0a0:	ldr	x1, [sp, #16]
    b0a4:	mul	x7, x6, x1
    b0a8:	umulh	x1, x6, x1
    b0ac:	mov	x2, x7
    b0b0:	mov	x3, x1
    b0b4:	mov	x4, x3
    b0b8:	mov	x5, #0x0                   	// #0
    b0bc:	cmp	x4, #0x0
    b0c0:	b.eq	b0c8 <pipeline_peekline@@Base+0xf04>  // b.none
    b0c4:	mov	x0, #0x1                   	// #1
    b0c8:	cmp	x2, #0x0
    b0cc:	b.ge	b0d4 <pipeline_peekline@@Base+0xf10>  // b.tcont
    b0d0:	mov	x0, #0x1                   	// #1
    b0d4:	and	w0, w0, #0x1
    b0d8:	and	w0, w0, #0xff
    b0dc:	cmp	w0, #0x0
    b0e0:	b.eq	b0e8 <pipeline_peekline@@Base+0xf24>  // b.none
    b0e4:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b0e8:	ldr	x1, [sp, #24]
    b0ec:	ldr	x0, [sp, #16]
    b0f0:	mul	x0, x1, x0
    b0f4:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    b0f8:	ldp	x29, x30, [sp], #32
    b0fc:	ret
    b100:	stp	x29, x30, [sp, #-48]!
    b104:	mov	x29, sp
    b108:	str	x0, [sp, #40]
    b10c:	str	x1, [sp, #32]
    b110:	str	x2, [sp, #24]
    b114:	mov	x0, #0x0                   	// #0
    b118:	ldr	x2, [sp, #32]
    b11c:	ldr	x1, [sp, #24]
    b120:	mul	x3, x2, x1
    b124:	umulh	x1, x2, x1
    b128:	mov	x4, x3
    b12c:	mov	x5, x1
    b130:	mov	x6, x5
    b134:	mov	x7, #0x0                   	// #0
    b138:	cmp	x6, #0x0
    b13c:	b.eq	b144 <pipeline_peekline@@Base+0xf80>  // b.none
    b140:	mov	x0, #0x1                   	// #1
    b144:	cmp	x4, #0x0
    b148:	b.ge	b150 <pipeline_peekline@@Base+0xf8c>  // b.tcont
    b14c:	mov	x0, #0x1                   	// #1
    b150:	and	w0, w0, #0x1
    b154:	and	w0, w0, #0xff
    b158:	cmp	w0, #0x0
    b15c:	b.eq	b164 <pipeline_peekline@@Base+0xfa0>  // b.none
    b160:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b164:	ldr	x1, [sp, #32]
    b168:	ldr	x0, [sp, #24]
    b16c:	mul	x0, x1, x0
    b170:	mov	x1, x0
    b174:	ldr	x0, [sp, #40]
    b178:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    b17c:	ldp	x29, x30, [sp], #48
    b180:	ret
    b184:	stp	x29, x30, [sp, #-64]!
    b188:	mov	x29, sp
    b18c:	str	x0, [sp, #40]
    b190:	str	x1, [sp, #32]
    b194:	str	x2, [sp, #24]
    b198:	ldr	x0, [sp, #32]
    b19c:	ldr	x0, [x0]
    b1a0:	str	x0, [sp, #56]
    b1a4:	ldr	x0, [sp, #40]
    b1a8:	cmp	x0, #0x0
    b1ac:	b.ne	b23c <pipeline_peekline@@Base+0x1078>  // b.any
    b1b0:	ldr	x0, [sp, #56]
    b1b4:	cmp	x0, #0x0
    b1b8:	b.ne	b1ec <pipeline_peekline@@Base+0x1028>  // b.any
    b1bc:	mov	x1, #0x80                  	// #128
    b1c0:	ldr	x0, [sp, #24]
    b1c4:	udiv	x0, x1, x0
    b1c8:	str	x0, [sp, #56]
    b1cc:	ldr	x0, [sp, #56]
    b1d0:	cmp	x0, #0x0
    b1d4:	cset	w0, eq  // eq = none
    b1d8:	and	w0, w0, #0xff
    b1dc:	and	x0, x0, #0xff
    b1e0:	ldr	x1, [sp, #56]
    b1e4:	add	x0, x1, x0
    b1e8:	str	x0, [sp, #56]
    b1ec:	mov	x0, #0x0                   	// #0
    b1f0:	ldr	x2, [sp, #56]
    b1f4:	ldr	x1, [sp, #24]
    b1f8:	mul	x3, x2, x1
    b1fc:	umulh	x1, x2, x1
    b200:	mov	x4, x3
    b204:	mov	x5, x1
    b208:	mov	x6, x5
    b20c:	mov	x7, #0x0                   	// #0
    b210:	cmp	x6, #0x0
    b214:	b.eq	b21c <pipeline_peekline@@Base+0x1058>  // b.none
    b218:	mov	x0, #0x1                   	// #1
    b21c:	cmp	x4, #0x0
    b220:	b.ge	b228 <pipeline_peekline@@Base+0x1064>  // b.tcont
    b224:	mov	x0, #0x1                   	// #1
    b228:	and	w0, w0, #0x1
    b22c:	and	w0, w0, #0xff
    b230:	cmp	w0, #0x0
    b234:	b.eq	b274 <pipeline_peekline@@Base+0x10b0>  // b.none
    b238:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b23c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
    b240:	movk	x1, #0x5554
    b244:	ldr	x0, [sp, #24]
    b248:	udiv	x0, x1, x0
    b24c:	ldr	x1, [sp, #56]
    b250:	cmp	x1, x0
    b254:	b.cc	b25c <pipeline_peekline@@Base+0x1098>  // b.lo, b.ul, b.last
    b258:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b25c:	ldr	x0, [sp, #56]
    b260:	lsr	x1, x0, #1
    b264:	ldr	x0, [sp, #56]
    b268:	add	x0, x1, x0
    b26c:	add	x0, x0, #0x1
    b270:	str	x0, [sp, #56]
    b274:	ldr	x0, [sp, #32]
    b278:	ldr	x1, [sp, #56]
    b27c:	str	x1, [x0]
    b280:	ldr	x1, [sp, #56]
    b284:	ldr	x0, [sp, #24]
    b288:	mul	x0, x1, x0
    b28c:	mov	x1, x0
    b290:	ldr	x0, [sp, #40]
    b294:	bl	b2fc <pipeline_peekline@@Base+0x1138>
    b298:	ldp	x29, x30, [sp], #64
    b29c:	ret
    b2a0:	stp	x29, x30, [sp, #-32]!
    b2a4:	mov	x29, sp
    b2a8:	str	x0, [sp, #24]
    b2ac:	ldr	x0, [sp, #24]
    b2b0:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    b2b4:	ldp	x29, x30, [sp], #32
    b2b8:	ret
    b2bc:	stp	x29, x30, [sp, #-48]!
    b2c0:	mov	x29, sp
    b2c4:	str	x0, [sp, #24]
    b2c8:	ldr	x0, [sp, #24]
    b2cc:	bl	2aa0 <malloc@plt>
    b2d0:	str	x0, [sp, #40]
    b2d4:	ldr	x0, [sp, #40]
    b2d8:	cmp	x0, #0x0
    b2dc:	b.ne	b2f0 <pipeline_peekline@@Base+0x112c>  // b.any
    b2e0:	ldr	x0, [sp, #24]
    b2e4:	cmp	x0, #0x0
    b2e8:	b.eq	b2f0 <pipeline_peekline@@Base+0x112c>  // b.none
    b2ec:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b2f0:	ldr	x0, [sp, #40]
    b2f4:	ldp	x29, x30, [sp], #48
    b2f8:	ret
    b2fc:	stp	x29, x30, [sp, #-32]!
    b300:	mov	x29, sp
    b304:	str	x0, [sp, #24]
    b308:	str	x1, [sp, #16]
    b30c:	ldr	x0, [sp, #16]
    b310:	cmp	x0, #0x0
    b314:	b.ne	b334 <pipeline_peekline@@Base+0x1170>  // b.any
    b318:	ldr	x0, [sp, #24]
    b31c:	cmp	x0, #0x0
    b320:	b.eq	b334 <pipeline_peekline@@Base+0x1170>  // b.none
    b324:	ldr	x0, [sp, #24]
    b328:	bl	2c30 <free@plt>
    b32c:	mov	x0, #0x0                   	// #0
    b330:	b	b364 <pipeline_peekline@@Base+0x11a0>
    b334:	ldr	x1, [sp, #16]
    b338:	ldr	x0, [sp, #24]
    b33c:	bl	2b20 <realloc@plt>
    b340:	str	x0, [sp, #24]
    b344:	ldr	x0, [sp, #24]
    b348:	cmp	x0, #0x0
    b34c:	b.ne	b360 <pipeline_peekline@@Base+0x119c>  // b.any
    b350:	ldr	x0, [sp, #16]
    b354:	cmp	x0, #0x0
    b358:	b.eq	b360 <pipeline_peekline@@Base+0x119c>  // b.none
    b35c:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b360:	ldr	x0, [sp, #24]
    b364:	ldp	x29, x30, [sp], #32
    b368:	ret
    b36c:	stp	x29, x30, [sp, #-32]!
    b370:	mov	x29, sp
    b374:	str	x0, [sp, #24]
    b378:	str	x1, [sp, #16]
    b37c:	mov	x2, #0x1                   	// #1
    b380:	ldr	x1, [sp, #16]
    b384:	ldr	x0, [sp, #24]
    b388:	bl	b184 <pipeline_peekline@@Base+0xfc0>
    b38c:	ldp	x29, x30, [sp], #32
    b390:	ret
    b394:	stp	x29, x30, [sp, #-32]!
    b398:	mov	x29, sp
    b39c:	str	x0, [sp, #24]
    b3a0:	ldr	x0, [sp, #24]
    b3a4:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    b3a8:	ldr	x2, [sp, #24]
    b3ac:	mov	w1, #0x0                   	// #0
    b3b0:	bl	2ad0 <memset@plt>
    b3b4:	ldp	x29, x30, [sp], #32
    b3b8:	ret
    b3bc:	stp	x29, x30, [sp, #-48]!
    b3c0:	mov	x29, sp
    b3c4:	str	x0, [sp, #24]
    b3c8:	str	x1, [sp, #16]
    b3cc:	mov	x0, #0x0                   	// #0
    b3d0:	ldr	x6, [sp, #24]
    b3d4:	ldr	x1, [sp, #16]
    b3d8:	mul	x7, x6, x1
    b3dc:	umulh	x1, x6, x1
    b3e0:	mov	x2, x7
    b3e4:	mov	x3, x1
    b3e8:	mov	x4, x3
    b3ec:	mov	x5, #0x0                   	// #0
    b3f0:	cmp	x4, #0x0
    b3f4:	b.eq	b3fc <pipeline_peekline@@Base+0x1238>  // b.none
    b3f8:	mov	x0, #0x1                   	// #1
    b3fc:	cmp	x2, #0x0
    b400:	b.ge	b408 <pipeline_peekline@@Base+0x1244>  // b.tcont
    b404:	mov	x0, #0x1                   	// #1
    b408:	and	w0, w0, #0x1
    b40c:	and	w0, w0, #0xff
    b410:	cmp	w0, #0x0
    b414:	b.ne	b434 <pipeline_peekline@@Base+0x1270>  // b.any
    b418:	ldr	x1, [sp, #16]
    b41c:	ldr	x0, [sp, #24]
    b420:	bl	2b10 <calloc@plt>
    b424:	str	x0, [sp, #40]
    b428:	ldr	x0, [sp, #40]
    b42c:	cmp	x0, #0x0
    b430:	b.ne	b438 <pipeline_peekline@@Base+0x1274>  // b.any
    b434:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b438:	ldr	x0, [sp, #40]
    b43c:	ldp	x29, x30, [sp], #48
    b440:	ret
    b444:	stp	x29, x30, [sp, #-32]!
    b448:	mov	x29, sp
    b44c:	str	x0, [sp, #24]
    b450:	str	x1, [sp, #16]
    b454:	ldr	x0, [sp, #16]
    b458:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    b45c:	ldr	x2, [sp, #16]
    b460:	ldr	x1, [sp, #24]
    b464:	bl	28a0 <memcpy@plt>
    b468:	ldp	x29, x30, [sp], #32
    b46c:	ret
    b470:	stp	x29, x30, [sp, #-32]!
    b474:	mov	x29, sp
    b478:	str	x0, [sp, #24]
    b47c:	ldr	x0, [sp, #24]
    b480:	bl	28d0 <strlen@plt>
    b484:	add	x0, x0, #0x1
    b488:	mov	x1, x0
    b48c:	ldr	x0, [sp, #24]
    b490:	bl	b444 <pipeline_peekline@@Base+0x1280>
    b494:	ldp	x29, x30, [sp], #32
    b498:	ret
    b49c:	stp	x29, x30, [sp, #-16]!
    b4a0:	mov	x29, sp
    b4a4:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16e3c>
    b4a8:	ldr	x0, [x0, #4048]
    b4ac:	ldr	w4, [x0]
    b4b0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    b4b4:	add	x3, x0, #0x260
    b4b8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5e3c>
    b4bc:	add	x2, x0, #0x278
    b4c0:	mov	w1, #0x0                   	// #0
    b4c4:	mov	w0, w4
    b4c8:	bl	2910 <error@plt>
    b4cc:	bl	2bb0 <abort@plt>
    b4d0:	sub	sp, sp, #0x20
    b4d4:	str	x0, [sp, #8]
    b4d8:	str	x1, [sp]
    b4dc:	ldr	x1, [sp, #8]
    b4e0:	ldr	x0, [sp]
    b4e4:	add	x0, x1, x0
    b4e8:	str	x0, [sp, #24]
    b4ec:	ldr	x1, [sp, #24]
    b4f0:	ldr	x0, [sp, #8]
    b4f4:	cmp	x1, x0
    b4f8:	b.cc	b504 <pipeline_peekline@@Base+0x1340>  // b.lo, b.ul, b.last
    b4fc:	ldr	x0, [sp, #24]
    b500:	b	b508 <pipeline_peekline@@Base+0x1344>
    b504:	mov	x0, #0xffffffffffffffff    	// #-1
    b508:	add	sp, sp, #0x20
    b50c:	ret
    b510:	stp	x29, x30, [sp, #-48]!
    b514:	mov	x29, sp
    b518:	str	x0, [sp, #40]
    b51c:	str	x1, [sp, #32]
    b520:	str	x2, [sp, #24]
    b524:	ldr	x1, [sp, #32]
    b528:	ldr	x0, [sp, #40]
    b52c:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    b530:	ldr	x1, [sp, #24]
    b534:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    b538:	ldp	x29, x30, [sp], #48
    b53c:	ret
    b540:	stp	x29, x30, [sp, #-48]!
    b544:	mov	x29, sp
    b548:	str	x0, [sp, #40]
    b54c:	str	x1, [sp, #32]
    b550:	str	x2, [sp, #24]
    b554:	str	x3, [sp, #16]
    b558:	ldr	x1, [sp, #32]
    b55c:	ldr	x0, [sp, #40]
    b560:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    b564:	ldr	x1, [sp, #24]
    b568:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    b56c:	ldr	x1, [sp, #16]
    b570:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    b574:	ldp	x29, x30, [sp], #48
    b578:	ret
    b57c:	sub	sp, sp, #0x10
    b580:	str	x0, [sp, #8]
    b584:	str	x1, [sp]
    b588:	ldr	x0, [sp]
    b58c:	ldr	x2, [sp, #8]
    b590:	ldr	x1, [sp, #8]
    b594:	cmp	x2, x0
    b598:	csel	x0, x1, x0, cs  // cs = hs, nlast
    b59c:	add	sp, sp, #0x10
    b5a0:	ret
    b5a4:	stp	x29, x30, [sp, #-48]!
    b5a8:	mov	x29, sp
    b5ac:	str	x0, [sp, #24]
    b5b0:	str	x1, [sp, #16]
    b5b4:	ldr	x1, [sp, #16]
    b5b8:	ldr	x0, [sp, #24]
    b5bc:	bl	2c60 <strndup@plt>
    b5c0:	str	x0, [sp, #40]
    b5c4:	ldr	x0, [sp, #40]
    b5c8:	cmp	x0, #0x0
    b5cc:	b.ne	b5d4 <pipeline_peekline@@Base+0x1410>  // b.any
    b5d0:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b5d4:	ldr	x0, [sp, #40]
    b5d8:	ldp	x29, x30, [sp], #48
    b5dc:	ret
    b5e0:	stp	x29, x30, [sp, #-144]!
    b5e4:	mov	x29, sp
    b5e8:	str	x19, [sp, #16]
    b5ec:	str	x0, [sp, #40]
    b5f0:	mov	x19, x1
    b5f4:	str	xzr, [sp, #136]
    b5f8:	add	x2, sp, #0x38
    b5fc:	mov	x3, x19
    b600:	ldp	x0, x1, [x3]
    b604:	stp	x0, x1, [x2]
    b608:	ldp	x0, x1, [x3, #16]
    b60c:	stp	x0, x1, [x2, #16]
    b610:	ldr	x0, [sp, #40]
    b614:	str	x0, [sp, #128]
    b618:	b	b698 <pipeline_peekline@@Base+0x14d4>
    b61c:	ldr	w1, [sp, #80]
    b620:	ldr	x0, [sp, #56]
    b624:	cmp	w1, #0x0
    b628:	b.lt	b63c <pipeline_peekline@@Base+0x1478>  // b.tstop
    b62c:	add	x1, x0, #0xf
    b630:	and	x1, x1, #0xfffffffffffffff8
    b634:	str	x1, [sp, #56]
    b638:	b	b66c <pipeline_peekline@@Base+0x14a8>
    b63c:	add	w2, w1, #0x8
    b640:	str	w2, [sp, #80]
    b644:	ldr	w2, [sp, #80]
    b648:	cmp	w2, #0x0
    b64c:	b.le	b660 <pipeline_peekline@@Base+0x149c>
    b650:	add	x1, x0, #0xf
    b654:	and	x1, x1, #0xfffffffffffffff8
    b658:	str	x1, [sp, #56]
    b65c:	b	b66c <pipeline_peekline@@Base+0x14a8>
    b660:	ldr	x2, [sp, #64]
    b664:	sxtw	x0, w1
    b668:	add	x0, x2, x0
    b66c:	ldr	x0, [x0]
    b670:	str	x0, [sp, #88]
    b674:	ldr	x0, [sp, #88]
    b678:	bl	28d0 <strlen@plt>
    b67c:	mov	x1, x0
    b680:	ldr	x0, [sp, #136]
    b684:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    b688:	str	x0, [sp, #136]
    b68c:	ldr	x0, [sp, #128]
    b690:	sub	x0, x0, #0x1
    b694:	str	x0, [sp, #128]
    b698:	ldr	x0, [sp, #128]
    b69c:	cmp	x0, #0x0
    b6a0:	b.ne	b61c <pipeline_peekline@@Base+0x1458>  // b.any
    b6a4:	ldr	x0, [sp, #136]
    b6a8:	cmn	x0, #0x1
    b6ac:	b.eq	b6c0 <pipeline_peekline@@Base+0x14fc>  // b.none
    b6b0:	ldr	x1, [sp, #136]
    b6b4:	mov	x0, #0x7fffffff            	// #2147483647
    b6b8:	cmp	x1, x0
    b6bc:	b.ls	b6d8 <pipeline_peekline@@Base+0x1514>  // b.plast
    b6c0:	bl	2e40 <__errno_location@plt>
    b6c4:	mov	x1, x0
    b6c8:	mov	w0, #0x4b                  	// #75
    b6cc:	str	w0, [x1]
    b6d0:	mov	x0, #0x0                   	// #0
    b6d4:	b	b7a4 <pipeline_peekline@@Base+0x15e0>
    b6d8:	ldr	x0, [sp, #136]
    b6dc:	add	x0, x0, #0x1
    b6e0:	bl	b2bc <pipeline_peekline@@Base+0x10f8>
    b6e4:	str	x0, [sp, #112]
    b6e8:	ldr	x0, [sp, #112]
    b6ec:	str	x0, [sp, #120]
    b6f0:	ldr	x0, [sp, #40]
    b6f4:	str	x0, [sp, #128]
    b6f8:	b	b78c <pipeline_peekline@@Base+0x15c8>
    b6fc:	ldr	w1, [x19, #24]
    b700:	ldr	x0, [x19]
    b704:	cmp	w1, #0x0
    b708:	b.lt	b71c <pipeline_peekline@@Base+0x1558>  // b.tstop
    b70c:	add	x1, x0, #0xf
    b710:	and	x1, x1, #0xfffffffffffffff8
    b714:	str	x1, [x19]
    b718:	b	b74c <pipeline_peekline@@Base+0x1588>
    b71c:	add	w2, w1, #0x8
    b720:	str	w2, [x19, #24]
    b724:	ldr	w2, [x19, #24]
    b728:	cmp	w2, #0x0
    b72c:	b.le	b740 <pipeline_peekline@@Base+0x157c>
    b730:	add	x1, x0, #0xf
    b734:	and	x1, x1, #0xfffffffffffffff8
    b738:	str	x1, [x19]
    b73c:	b	b74c <pipeline_peekline@@Base+0x1588>
    b740:	ldr	x2, [x19, #8]
    b744:	sxtw	x0, w1
    b748:	add	x0, x2, x0
    b74c:	ldr	x0, [x0]
    b750:	str	x0, [sp, #104]
    b754:	ldr	x0, [sp, #104]
    b758:	bl	28d0 <strlen@plt>
    b75c:	str	x0, [sp, #96]
    b760:	ldr	x2, [sp, #96]
    b764:	ldr	x1, [sp, #104]
    b768:	ldr	x0, [sp, #120]
    b76c:	bl	28a0 <memcpy@plt>
    b770:	ldr	x1, [sp, #120]
    b774:	ldr	x0, [sp, #96]
    b778:	add	x0, x1, x0
    b77c:	str	x0, [sp, #120]
    b780:	ldr	x0, [sp, #128]
    b784:	sub	x0, x0, #0x1
    b788:	str	x0, [sp, #128]
    b78c:	ldr	x0, [sp, #128]
    b790:	cmp	x0, #0x0
    b794:	b.ne	b6fc <pipeline_peekline@@Base+0x1538>  // b.any
    b798:	ldr	x0, [sp, #120]
    b79c:	strb	wzr, [x0]
    b7a0:	ldr	x0, [sp, #112]
    b7a4:	ldr	x19, [sp, #16]
    b7a8:	ldp	x29, x30, [sp], #144
    b7ac:	ret
    b7b0:	stp	x29, x30, [sp, #-112]!
    b7b4:	mov	x29, sp
    b7b8:	str	x19, [sp, #16]
    b7bc:	str	x0, [sp, #72]
    b7c0:	mov	x19, x1
    b7c4:	str	xzr, [sp, #104]
    b7c8:	ldr	x0, [sp, #72]
    b7cc:	str	x0, [sp, #96]
    b7d0:	ldr	x0, [sp, #96]
    b7d4:	ldrb	w0, [x0]
    b7d8:	cmp	w0, #0x0
    b7dc:	b.ne	b80c <pipeline_peekline@@Base+0x1648>  // b.any
    b7e0:	add	x2, sp, #0x20
    b7e4:	mov	x3, x19
    b7e8:	ldp	x0, x1, [x3]
    b7ec:	stp	x0, x1, [x2]
    b7f0:	ldp	x0, x1, [x3, #16]
    b7f4:	stp	x0, x1, [x2, #16]
    b7f8:	add	x0, sp, #0x20
    b7fc:	mov	x1, x0
    b800:	ldr	x0, [sp, #104]
    b804:	bl	b5e0 <pipeline_peekline@@Base+0x141c>
    b808:	b	b8b4 <pipeline_peekline@@Base+0x16f0>
    b80c:	ldr	x0, [sp, #96]
    b810:	ldrb	w0, [x0]
    b814:	cmp	w0, #0x25
    b818:	b.ne	b854 <pipeline_peekline@@Base+0x1690>  // b.any
    b81c:	ldr	x0, [sp, #96]
    b820:	add	x0, x0, #0x1
    b824:	str	x0, [sp, #96]
    b828:	ldr	x0, [sp, #96]
    b82c:	ldrb	w0, [x0]
    b830:	cmp	w0, #0x73
    b834:	b.ne	b85c <pipeline_peekline@@Base+0x1698>  // b.any
    b838:	ldr	x0, [sp, #96]
    b83c:	add	x0, x0, #0x1
    b840:	str	x0, [sp, #96]
    b844:	ldr	x0, [sp, #104]
    b848:	add	x0, x0, #0x1
    b84c:	str	x0, [sp, #104]
    b850:	b	b7d0 <pipeline_peekline@@Base+0x160c>
    b854:	nop
    b858:	b	b860 <pipeline_peekline@@Base+0x169c>
    b85c:	nop
    b860:	add	x2, sp, #0x20
    b864:	mov	x3, x19
    b868:	ldp	x0, x1, [x3]
    b86c:	stp	x0, x1, [x2]
    b870:	ldp	x0, x1, [x3, #16]
    b874:	stp	x0, x1, [x2, #16]
    b878:	add	x1, sp, #0x20
    b87c:	add	x0, sp, #0x58
    b880:	mov	x2, x1
    b884:	ldr	x1, [sp, #72]
    b888:	bl	2c50 <vasprintf@plt>
    b88c:	cmp	w0, #0x0
    b890:	b.ge	b8b0 <pipeline_peekline@@Base+0x16ec>  // b.tcont
    b894:	bl	2e40 <__errno_location@plt>
    b898:	ldr	w0, [x0]
    b89c:	cmp	w0, #0xc
    b8a0:	b.ne	b8a8 <pipeline_peekline@@Base+0x16e4>  // b.any
    b8a4:	bl	b49c <pipeline_peekline@@Base+0x12d8>
    b8a8:	mov	x0, #0x0                   	// #0
    b8ac:	b	b8b4 <pipeline_peekline@@Base+0x16f0>
    b8b0:	ldr	x0, [sp, #88]
    b8b4:	ldr	x19, [sp, #16]
    b8b8:	ldp	x29, x30, [sp], #112
    b8bc:	ret
    b8c0:	stp	x29, x30, [sp, #-304]!
    b8c4:	mov	x29, sp
    b8c8:	str	x0, [sp, #56]
    b8cc:	str	x1, [sp, #248]
    b8d0:	str	x2, [sp, #256]
    b8d4:	str	x3, [sp, #264]
    b8d8:	str	x4, [sp, #272]
    b8dc:	str	x5, [sp, #280]
    b8e0:	str	x6, [sp, #288]
    b8e4:	str	x7, [sp, #296]
    b8e8:	str	q0, [sp, #112]
    b8ec:	str	q1, [sp, #128]
    b8f0:	str	q2, [sp, #144]
    b8f4:	str	q3, [sp, #160]
    b8f8:	str	q4, [sp, #176]
    b8fc:	str	q5, [sp, #192]
    b900:	str	q6, [sp, #208]
    b904:	str	q7, [sp, #224]
    b908:	add	x0, sp, #0x130
    b90c:	str	x0, [sp, #72]
    b910:	add	x0, sp, #0x130
    b914:	str	x0, [sp, #80]
    b918:	add	x0, sp, #0xf0
    b91c:	str	x0, [sp, #88]
    b920:	mov	w0, #0xffffffc8            	// #-56
    b924:	str	w0, [sp, #96]
    b928:	mov	w0, #0xffffff80            	// #-128
    b92c:	str	w0, [sp, #100]
    b930:	add	x2, sp, #0x10
    b934:	add	x3, sp, #0x48
    b938:	ldp	x0, x1, [x3]
    b93c:	stp	x0, x1, [x2]
    b940:	ldp	x0, x1, [x3, #16]
    b944:	stp	x0, x1, [x2, #16]
    b948:	add	x0, sp, #0x10
    b94c:	mov	x1, x0
    b950:	ldr	x0, [sp, #56]
    b954:	bl	b7b0 <pipeline_peekline@@Base+0x15ec>
    b958:	str	x0, [sp, #104]
    b95c:	ldr	x0, [sp, #104]
    b960:	ldp	x29, x30, [sp], #304
    b964:	ret
    b968:	stp	x29, x30, [sp, #-304]!
    b96c:	mov	x29, sp
    b970:	str	x0, [sp, #72]
    b974:	str	x1, [sp, #64]
    b978:	str	x2, [sp, #56]
    b97c:	str	x3, [sp, #264]
    b980:	str	x4, [sp, #272]
    b984:	str	x5, [sp, #280]
    b988:	str	x6, [sp, #288]
    b98c:	str	x7, [sp, #296]
    b990:	str	q0, [sp, #128]
    b994:	str	q1, [sp, #144]
    b998:	str	q2, [sp, #160]
    b99c:	str	q3, [sp, #176]
    b9a0:	str	q4, [sp, #192]
    b9a4:	str	q5, [sp, #208]
    b9a8:	str	q6, [sp, #224]
    b9ac:	str	q7, [sp, #240]
    b9b0:	add	x0, sp, #0x130
    b9b4:	str	x0, [sp, #88]
    b9b8:	add	x0, sp, #0x130
    b9bc:	str	x0, [sp, #96]
    b9c0:	add	x0, sp, #0x100
    b9c4:	str	x0, [sp, #104]
    b9c8:	mov	w0, #0xffffffd8            	// #-40
    b9cc:	str	w0, [sp, #112]
    b9d0:	mov	w0, #0xffffff80            	// #-128
    b9d4:	str	w0, [sp, #116]
    b9d8:	add	x2, sp, #0x10
    b9dc:	add	x3, sp, #0x58
    b9e0:	ldp	x0, x1, [x3]
    b9e4:	stp	x0, x1, [x2]
    b9e8:	ldp	x0, x1, [x3, #16]
    b9ec:	stp	x0, x1, [x2, #16]
    b9f0:	add	x0, sp, #0x10
    b9f4:	mov	x3, x0
    b9f8:	ldr	x2, [sp, #56]
    b9fc:	ldr	x1, [sp, #64]
    ba00:	ldr	x0, [sp, #72]
    ba04:	bl	d794 <pipeline_peekline@@Base+0x35d0>
    ba08:	str	x0, [sp, #120]
    ba0c:	ldr	x0, [sp, #120]
    ba10:	ldp	x29, x30, [sp], #304
    ba14:	ret
    ba18:	str	x19, [sp, #-48]!
    ba1c:	mov	x19, x0
    ba20:	str	x1, [sp, #24]
    ba24:	str	xzr, [sp, #40]
    ba28:	ldr	x0, [sp, #24]
    ba2c:	ldr	x0, [x0, #8]
    ba30:	str	x0, [sp, #32]
    ba34:	b	c330 <pipeline_peekline@@Base+0x216c>
    ba38:	ldr	x0, [sp, #32]
    ba3c:	ldr	w0, [x0]
    ba40:	sub	w0, w0, #0x1
    ba44:	cmp	w0, #0x15
    ba48:	b.hi	c304 <pipeline_peekline@@Base+0x2140>  // b.pmore
    ba4c:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5e3c>
    ba50:	add	x1, x1, #0x288
    ba54:	ldr	w0, [x1, w0, uxtw #2]
    ba58:	adr	x1, ba64 <pipeline_peekline@@Base+0x18a0>
    ba5c:	add	x0, x1, w0, sxtw #2
    ba60:	br	x0
    ba64:	ldr	w1, [x19, #24]
    ba68:	ldr	x0, [x19]
    ba6c:	cmp	w1, #0x0
    ba70:	b.lt	ba84 <pipeline_peekline@@Base+0x18c0>  // b.tstop
    ba74:	add	x1, x0, #0xb
    ba78:	and	x1, x1, #0xfffffffffffffff8
    ba7c:	str	x1, [x19]
    ba80:	b	bab4 <pipeline_peekline@@Base+0x18f0>
    ba84:	add	w2, w1, #0x8
    ba88:	str	w2, [x19, #24]
    ba8c:	ldr	w2, [x19, #24]
    ba90:	cmp	w2, #0x0
    ba94:	b.le	baa8 <pipeline_peekline@@Base+0x18e4>
    ba98:	add	x1, x0, #0xb
    ba9c:	and	x1, x1, #0xfffffffffffffff8
    baa0:	str	x1, [x19]
    baa4:	b	bab4 <pipeline_peekline@@Base+0x18f0>
    baa8:	ldr	x2, [x19, #8]
    baac:	sxtw	x0, w1
    bab0:	add	x0, x2, x0
    bab4:	ldr	w0, [x0]
    bab8:	sxtb	w1, w0
    babc:	ldr	x0, [sp, #32]
    bac0:	strb	w1, [x0, #16]
    bac4:	b	c318 <pipeline_peekline@@Base+0x2154>
    bac8:	ldr	w1, [x19, #24]
    bacc:	ldr	x0, [x19]
    bad0:	cmp	w1, #0x0
    bad4:	b.lt	bae8 <pipeline_peekline@@Base+0x1924>  // b.tstop
    bad8:	add	x1, x0, #0xb
    badc:	and	x1, x1, #0xfffffffffffffff8
    bae0:	str	x1, [x19]
    bae4:	b	bb18 <pipeline_peekline@@Base+0x1954>
    bae8:	add	w2, w1, #0x8
    baec:	str	w2, [x19, #24]
    baf0:	ldr	w2, [x19, #24]
    baf4:	cmp	w2, #0x0
    baf8:	b.le	bb0c <pipeline_peekline@@Base+0x1948>
    bafc:	add	x1, x0, #0xb
    bb00:	and	x1, x1, #0xfffffffffffffff8
    bb04:	str	x1, [x19]
    bb08:	b	bb18 <pipeline_peekline@@Base+0x1954>
    bb0c:	ldr	x2, [x19, #8]
    bb10:	sxtw	x0, w1
    bb14:	add	x0, x2, x0
    bb18:	ldr	w0, [x0]
    bb1c:	and	w1, w0, #0xff
    bb20:	ldr	x0, [sp, #32]
    bb24:	strb	w1, [x0, #16]
    bb28:	b	c318 <pipeline_peekline@@Base+0x2154>
    bb2c:	ldr	w1, [x19, #24]
    bb30:	ldr	x0, [x19]
    bb34:	cmp	w1, #0x0
    bb38:	b.lt	bb4c <pipeline_peekline@@Base+0x1988>  // b.tstop
    bb3c:	add	x1, x0, #0xb
    bb40:	and	x1, x1, #0xfffffffffffffff8
    bb44:	str	x1, [x19]
    bb48:	b	bb7c <pipeline_peekline@@Base+0x19b8>
    bb4c:	add	w2, w1, #0x8
    bb50:	str	w2, [x19, #24]
    bb54:	ldr	w2, [x19, #24]
    bb58:	cmp	w2, #0x0
    bb5c:	b.le	bb70 <pipeline_peekline@@Base+0x19ac>
    bb60:	add	x1, x0, #0xb
    bb64:	and	x1, x1, #0xfffffffffffffff8
    bb68:	str	x1, [x19]
    bb6c:	b	bb7c <pipeline_peekline@@Base+0x19b8>
    bb70:	ldr	x2, [x19, #8]
    bb74:	sxtw	x0, w1
    bb78:	add	x0, x2, x0
    bb7c:	ldr	w0, [x0]
    bb80:	sxth	w1, w0
    bb84:	ldr	x0, [sp, #32]
    bb88:	strh	w1, [x0, #16]
    bb8c:	b	c318 <pipeline_peekline@@Base+0x2154>
    bb90:	ldr	w1, [x19, #24]
    bb94:	ldr	x0, [x19]
    bb98:	cmp	w1, #0x0
    bb9c:	b.lt	bbb0 <pipeline_peekline@@Base+0x19ec>  // b.tstop
    bba0:	add	x1, x0, #0xb
    bba4:	and	x1, x1, #0xfffffffffffffff8
    bba8:	str	x1, [x19]
    bbac:	b	bbe0 <pipeline_peekline@@Base+0x1a1c>
    bbb0:	add	w2, w1, #0x8
    bbb4:	str	w2, [x19, #24]
    bbb8:	ldr	w2, [x19, #24]
    bbbc:	cmp	w2, #0x0
    bbc0:	b.le	bbd4 <pipeline_peekline@@Base+0x1a10>
    bbc4:	add	x1, x0, #0xb
    bbc8:	and	x1, x1, #0xfffffffffffffff8
    bbcc:	str	x1, [x19]
    bbd0:	b	bbe0 <pipeline_peekline@@Base+0x1a1c>
    bbd4:	ldr	x2, [x19, #8]
    bbd8:	sxtw	x0, w1
    bbdc:	add	x0, x2, x0
    bbe0:	ldr	w0, [x0]
    bbe4:	and	w1, w0, #0xffff
    bbe8:	ldr	x0, [sp, #32]
    bbec:	strh	w1, [x0, #16]
    bbf0:	b	c318 <pipeline_peekline@@Base+0x2154>
    bbf4:	ldr	w1, [x19, #24]
    bbf8:	ldr	x0, [x19]
    bbfc:	cmp	w1, #0x0
    bc00:	b.lt	bc14 <pipeline_peekline@@Base+0x1a50>  // b.tstop
    bc04:	add	x1, x0, #0xb
    bc08:	and	x1, x1, #0xfffffffffffffff8
    bc0c:	str	x1, [x19]
    bc10:	b	bc44 <pipeline_peekline@@Base+0x1a80>
    bc14:	add	w2, w1, #0x8
    bc18:	str	w2, [x19, #24]
    bc1c:	ldr	w2, [x19, #24]
    bc20:	cmp	w2, #0x0
    bc24:	b.le	bc38 <pipeline_peekline@@Base+0x1a74>
    bc28:	add	x1, x0, #0xb
    bc2c:	and	x1, x1, #0xfffffffffffffff8
    bc30:	str	x1, [x19]
    bc34:	b	bc44 <pipeline_peekline@@Base+0x1a80>
    bc38:	ldr	x2, [x19, #8]
    bc3c:	sxtw	x0, w1
    bc40:	add	x0, x2, x0
    bc44:	ldr	w1, [x0]
    bc48:	ldr	x0, [sp, #32]
    bc4c:	str	w1, [x0, #16]
    bc50:	b	c318 <pipeline_peekline@@Base+0x2154>
    bc54:	ldr	w1, [x19, #24]
    bc58:	ldr	x0, [x19]
    bc5c:	cmp	w1, #0x0
    bc60:	b.lt	bc74 <pipeline_peekline@@Base+0x1ab0>  // b.tstop
    bc64:	add	x1, x0, #0xb
    bc68:	and	x1, x1, #0xfffffffffffffff8
    bc6c:	str	x1, [x19]
    bc70:	b	bca4 <pipeline_peekline@@Base+0x1ae0>
    bc74:	add	w2, w1, #0x8
    bc78:	str	w2, [x19, #24]
    bc7c:	ldr	w2, [x19, #24]
    bc80:	cmp	w2, #0x0
    bc84:	b.le	bc98 <pipeline_peekline@@Base+0x1ad4>
    bc88:	add	x1, x0, #0xb
    bc8c:	and	x1, x1, #0xfffffffffffffff8
    bc90:	str	x1, [x19]
    bc94:	b	bca4 <pipeline_peekline@@Base+0x1ae0>
    bc98:	ldr	x2, [x19, #8]
    bc9c:	sxtw	x0, w1
    bca0:	add	x0, x2, x0
    bca4:	ldr	w1, [x0]
    bca8:	ldr	x0, [sp, #32]
    bcac:	str	w1, [x0, #16]
    bcb0:	b	c318 <pipeline_peekline@@Base+0x2154>
    bcb4:	ldr	w1, [x19, #24]
    bcb8:	ldr	x0, [x19]
    bcbc:	cmp	w1, #0x0
    bcc0:	b.lt	bcd4 <pipeline_peekline@@Base+0x1b10>  // b.tstop
    bcc4:	add	x1, x0, #0xf
    bcc8:	and	x1, x1, #0xfffffffffffffff8
    bccc:	str	x1, [x19]
    bcd0:	b	bd04 <pipeline_peekline@@Base+0x1b40>
    bcd4:	add	w2, w1, #0x8
    bcd8:	str	w2, [x19, #24]
    bcdc:	ldr	w2, [x19, #24]
    bce0:	cmp	w2, #0x0
    bce4:	b.le	bcf8 <pipeline_peekline@@Base+0x1b34>
    bce8:	add	x1, x0, #0xf
    bcec:	and	x1, x1, #0xfffffffffffffff8
    bcf0:	str	x1, [x19]
    bcf4:	b	bd04 <pipeline_peekline@@Base+0x1b40>
    bcf8:	ldr	x2, [x19, #8]
    bcfc:	sxtw	x0, w1
    bd00:	add	x0, x2, x0
    bd04:	ldr	x1, [x0]
    bd08:	ldr	x0, [sp, #32]
    bd0c:	str	x1, [x0, #16]
    bd10:	b	c318 <pipeline_peekline@@Base+0x2154>
    bd14:	ldr	w1, [x19, #24]
    bd18:	ldr	x0, [x19]
    bd1c:	cmp	w1, #0x0
    bd20:	b.lt	bd34 <pipeline_peekline@@Base+0x1b70>  // b.tstop
    bd24:	add	x1, x0, #0xf
    bd28:	and	x1, x1, #0xfffffffffffffff8
    bd2c:	str	x1, [x19]
    bd30:	b	bd64 <pipeline_peekline@@Base+0x1ba0>
    bd34:	add	w2, w1, #0x8
    bd38:	str	w2, [x19, #24]
    bd3c:	ldr	w2, [x19, #24]
    bd40:	cmp	w2, #0x0
    bd44:	b.le	bd58 <pipeline_peekline@@Base+0x1b94>
    bd48:	add	x1, x0, #0xf
    bd4c:	and	x1, x1, #0xfffffffffffffff8
    bd50:	str	x1, [x19]
    bd54:	b	bd64 <pipeline_peekline@@Base+0x1ba0>
    bd58:	ldr	x2, [x19, #8]
    bd5c:	sxtw	x0, w1
    bd60:	add	x0, x2, x0
    bd64:	ldr	x1, [x0]
    bd68:	ldr	x0, [sp, #32]
    bd6c:	str	x1, [x0, #16]
    bd70:	b	c318 <pipeline_peekline@@Base+0x2154>
    bd74:	ldr	w1, [x19, #24]
    bd78:	ldr	x0, [x19]
    bd7c:	cmp	w1, #0x0
    bd80:	b.lt	bd94 <pipeline_peekline@@Base+0x1bd0>  // b.tstop
    bd84:	add	x1, x0, #0xf
    bd88:	and	x1, x1, #0xfffffffffffffff8
    bd8c:	str	x1, [x19]
    bd90:	b	bdc4 <pipeline_peekline@@Base+0x1c00>
    bd94:	add	w2, w1, #0x8
    bd98:	str	w2, [x19, #24]
    bd9c:	ldr	w2, [x19, #24]
    bda0:	cmp	w2, #0x0
    bda4:	b.le	bdb8 <pipeline_peekline@@Base+0x1bf4>
    bda8:	add	x1, x0, #0xf
    bdac:	and	x1, x1, #0xfffffffffffffff8
    bdb0:	str	x1, [x19]
    bdb4:	b	bdc4 <pipeline_peekline@@Base+0x1c00>
    bdb8:	ldr	x2, [x19, #8]
    bdbc:	sxtw	x0, w1
    bdc0:	add	x0, x2, x0
    bdc4:	ldr	x1, [x0]
    bdc8:	ldr	x0, [sp, #32]
    bdcc:	str	x1, [x0, #16]
    bdd0:	b	c318 <pipeline_peekline@@Base+0x2154>
    bdd4:	ldr	w1, [x19, #24]
    bdd8:	ldr	x0, [x19]
    bddc:	cmp	w1, #0x0
    bde0:	b.lt	bdf4 <pipeline_peekline@@Base+0x1c30>  // b.tstop
    bde4:	add	x1, x0, #0xf
    bde8:	and	x1, x1, #0xfffffffffffffff8
    bdec:	str	x1, [x19]
    bdf0:	b	be24 <pipeline_peekline@@Base+0x1c60>
    bdf4:	add	w2, w1, #0x8
    bdf8:	str	w2, [x19, #24]
    bdfc:	ldr	w2, [x19, #24]
    be00:	cmp	w2, #0x0
    be04:	b.le	be18 <pipeline_peekline@@Base+0x1c54>
    be08:	add	x1, x0, #0xf
    be0c:	and	x1, x1, #0xfffffffffffffff8
    be10:	str	x1, [x19]
    be14:	b	be24 <pipeline_peekline@@Base+0x1c60>
    be18:	ldr	x2, [x19, #8]
    be1c:	sxtw	x0, w1
    be20:	add	x0, x2, x0
    be24:	ldr	x1, [x0]
    be28:	ldr	x0, [sp, #32]
    be2c:	str	x1, [x0, #16]
    be30:	b	c318 <pipeline_peekline@@Base+0x2154>
    be34:	ldr	w1, [x19, #28]
    be38:	ldr	x0, [x19]
    be3c:	cmp	w1, #0x0
    be40:	b.lt	be54 <pipeline_peekline@@Base+0x1c90>  // b.tstop
    be44:	add	x1, x0, #0xf
    be48:	and	x1, x1, #0xfffffffffffffff8
    be4c:	str	x1, [x19]
    be50:	b	be84 <pipeline_peekline@@Base+0x1cc0>
    be54:	add	w2, w1, #0x10
    be58:	str	w2, [x19, #28]
    be5c:	ldr	w2, [x19, #28]
    be60:	cmp	w2, #0x0
    be64:	b.le	be78 <pipeline_peekline@@Base+0x1cb4>
    be68:	add	x1, x0, #0xf
    be6c:	and	x1, x1, #0xfffffffffffffff8
    be70:	str	x1, [x19]
    be74:	b	be84 <pipeline_peekline@@Base+0x1cc0>
    be78:	ldr	x2, [x19, #16]
    be7c:	sxtw	x0, w1
    be80:	add	x0, x2, x0
    be84:	ldr	d0, [x0]
    be88:	ldr	x0, [sp, #32]
    be8c:	str	d0, [x0, #16]
    be90:	b	c318 <pipeline_peekline@@Base+0x2154>
    be94:	ldr	w0, [x19, #28]
    be98:	ldr	x1, [x19]
    be9c:	cmp	w0, #0x0
    bea0:	b.lt	bebc <pipeline_peekline@@Base+0x1cf8>  // b.tstop
    bea4:	add	x0, x1, #0xf
    bea8:	and	x0, x0, #0xfffffffffffffff0
    beac:	add	x1, x0, #0x17
    beb0:	and	x1, x1, #0xfffffffffffffff8
    beb4:	str	x1, [x19]
    beb8:	b	bef4 <pipeline_peekline@@Base+0x1d30>
    bebc:	add	w2, w0, #0x10
    bec0:	str	w2, [x19, #28]
    bec4:	ldr	w2, [x19, #28]
    bec8:	cmp	w2, #0x0
    becc:	b.le	bee8 <pipeline_peekline@@Base+0x1d24>
    bed0:	add	x0, x1, #0xf
    bed4:	and	x0, x0, #0xfffffffffffffff0
    bed8:	add	x1, x0, #0x17
    bedc:	and	x1, x1, #0xfffffffffffffff8
    bee0:	str	x1, [x19]
    bee4:	b	bef4 <pipeline_peekline@@Base+0x1d30>
    bee8:	ldr	x1, [x19, #16]
    beec:	sxtw	x0, w0
    bef0:	add	x0, x1, x0
    bef4:	ldr	q0, [x0]
    bef8:	ldr	x0, [sp, #32]
    befc:	str	q0, [x0, #16]
    bf00:	b	c318 <pipeline_peekline@@Base+0x2154>
    bf04:	ldr	w1, [x19, #24]
    bf08:	ldr	x0, [x19]
    bf0c:	cmp	w1, #0x0
    bf10:	b.lt	bf24 <pipeline_peekline@@Base+0x1d60>  // b.tstop
    bf14:	add	x1, x0, #0xb
    bf18:	and	x1, x1, #0xfffffffffffffff8
    bf1c:	str	x1, [x19]
    bf20:	b	bf54 <pipeline_peekline@@Base+0x1d90>
    bf24:	add	w2, w1, #0x8
    bf28:	str	w2, [x19, #24]
    bf2c:	ldr	w2, [x19, #24]
    bf30:	cmp	w2, #0x0
    bf34:	b.le	bf48 <pipeline_peekline@@Base+0x1d84>
    bf38:	add	x1, x0, #0xb
    bf3c:	and	x1, x1, #0xfffffffffffffff8
    bf40:	str	x1, [x19]
    bf44:	b	bf54 <pipeline_peekline@@Base+0x1d90>
    bf48:	ldr	x2, [x19, #8]
    bf4c:	sxtw	x0, w1
    bf50:	add	x0, x2, x0
    bf54:	ldr	w1, [x0]
    bf58:	ldr	x0, [sp, #32]
    bf5c:	str	w1, [x0, #16]
    bf60:	b	c318 <pipeline_peekline@@Base+0x2154>
    bf64:	ldr	w1, [x19, #24]
    bf68:	ldr	x0, [x19]
    bf6c:	cmp	w1, #0x0
    bf70:	b.lt	bf84 <pipeline_peekline@@Base+0x1dc0>  // b.tstop
    bf74:	add	x1, x0, #0xb
    bf78:	and	x1, x1, #0xfffffffffffffff8
    bf7c:	str	x1, [x19]
    bf80:	b	bfb4 <pipeline_peekline@@Base+0x1df0>
    bf84:	add	w2, w1, #0x8
    bf88:	str	w2, [x19, #24]
    bf8c:	ldr	w2, [x19, #24]
    bf90:	cmp	w2, #0x0
    bf94:	b.le	bfa8 <pipeline_peekline@@Base+0x1de4>
    bf98:	add	x1, x0, #0xb
    bf9c:	and	x1, x1, #0xfffffffffffffff8
    bfa0:	str	x1, [x19]
    bfa4:	b	bfb4 <pipeline_peekline@@Base+0x1df0>
    bfa8:	ldr	x2, [x19, #8]
    bfac:	sxtw	x0, w1
    bfb0:	add	x0, x2, x0
    bfb4:	ldr	w1, [x0]
    bfb8:	ldr	x0, [sp, #32]
    bfbc:	str	w1, [x0, #16]
    bfc0:	b	c318 <pipeline_peekline@@Base+0x2154>
    bfc4:	ldr	w1, [x19, #24]
    bfc8:	ldr	x0, [x19]
    bfcc:	cmp	w1, #0x0
    bfd0:	b.lt	bfe4 <pipeline_peekline@@Base+0x1e20>  // b.tstop
    bfd4:	add	x1, x0, #0xf
    bfd8:	and	x1, x1, #0xfffffffffffffff8
    bfdc:	str	x1, [x19]
    bfe0:	b	c014 <pipeline_peekline@@Base+0x1e50>
    bfe4:	add	w2, w1, #0x8
    bfe8:	str	w2, [x19, #24]
    bfec:	ldr	w2, [x19, #24]
    bff0:	cmp	w2, #0x0
    bff4:	b.le	c008 <pipeline_peekline@@Base+0x1e44>
    bff8:	add	x1, x0, #0xf
    bffc:	and	x1, x1, #0xfffffffffffffff8
    c000:	str	x1, [x19]
    c004:	b	c014 <pipeline_peekline@@Base+0x1e50>
    c008:	ldr	x2, [x19, #8]
    c00c:	sxtw	x0, w1
    c010:	add	x0, x2, x0
    c014:	ldr	x1, [x0]
    c018:	ldr	x0, [sp, #32]
    c01c:	str	x1, [x0, #16]
    c020:	ldr	x0, [sp, #32]
    c024:	ldr	x0, [x0, #16]
    c028:	cmp	x0, #0x0
    c02c:	b.ne	c30c <pipeline_peekline@@Base+0x2148>  // b.any
    c030:	ldr	x0, [sp, #32]
    c034:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5e3c>
    c038:	add	x1, x1, #0x280
    c03c:	str	x1, [x0, #16]
    c040:	b	c30c <pipeline_peekline@@Base+0x2148>
    c044:	ldr	w1, [x19, #24]
    c048:	ldr	x0, [x19]
    c04c:	cmp	w1, #0x0
    c050:	b.lt	c064 <pipeline_peekline@@Base+0x1ea0>  // b.tstop
    c054:	add	x1, x0, #0xf
    c058:	and	x1, x1, #0xfffffffffffffff8
    c05c:	str	x1, [x19]
    c060:	b	c094 <pipeline_peekline@@Base+0x1ed0>
    c064:	add	w2, w1, #0x8
    c068:	str	w2, [x19, #24]
    c06c:	ldr	w2, [x19, #24]
    c070:	cmp	w2, #0x0
    c074:	b.le	c088 <pipeline_peekline@@Base+0x1ec4>
    c078:	add	x1, x0, #0xf
    c07c:	and	x1, x1, #0xfffffffffffffff8
    c080:	str	x1, [x19]
    c084:	b	c094 <pipeline_peekline@@Base+0x1ed0>
    c088:	ldr	x2, [x19, #8]
    c08c:	sxtw	x0, w1
    c090:	add	x0, x2, x0
    c094:	ldr	x1, [x0]
    c098:	ldr	x0, [sp, #32]
    c09c:	str	x1, [x0, #16]
    c0a0:	ldr	x0, [sp, #32]
    c0a4:	ldr	x0, [x0, #16]
    c0a8:	cmp	x0, #0x0
    c0ac:	b.ne	c314 <pipeline_peekline@@Base+0x2150>  // b.any
    c0b0:	ldr	x0, [sp, #32]
    c0b4:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5e3c>
    c0b8:	add	x1, x1, #0x2e0
    c0bc:	str	x1, [x0, #16]
    c0c0:	b	c314 <pipeline_peekline@@Base+0x2150>
    c0c4:	ldr	w1, [x19, #24]
    c0c8:	ldr	x0, [x19]
    c0cc:	cmp	w1, #0x0
    c0d0:	b.lt	c0e4 <pipeline_peekline@@Base+0x1f20>  // b.tstop
    c0d4:	add	x1, x0, #0xf
    c0d8:	and	x1, x1, #0xfffffffffffffff8
    c0dc:	str	x1, [x19]
    c0e0:	b	c114 <pipeline_peekline@@Base+0x1f50>
    c0e4:	add	w2, w1, #0x8
    c0e8:	str	w2, [x19, #24]
    c0ec:	ldr	w2, [x19, #24]
    c0f0:	cmp	w2, #0x0
    c0f4:	b.le	c108 <pipeline_peekline@@Base+0x1f44>
    c0f8:	add	x1, x0, #0xf
    c0fc:	and	x1, x1, #0xfffffffffffffff8
    c100:	str	x1, [x19]
    c104:	b	c114 <pipeline_peekline@@Base+0x1f50>
    c108:	ldr	x2, [x19, #8]
    c10c:	sxtw	x0, w1
    c110:	add	x0, x2, x0
    c114:	ldr	x1, [x0]
    c118:	ldr	x0, [sp, #32]
    c11c:	str	x1, [x0, #16]
    c120:	b	c318 <pipeline_peekline@@Base+0x2154>
    c124:	ldr	w1, [x19, #24]
    c128:	ldr	x0, [x19]
    c12c:	cmp	w1, #0x0
    c130:	b.lt	c144 <pipeline_peekline@@Base+0x1f80>  // b.tstop
    c134:	add	x1, x0, #0xf
    c138:	and	x1, x1, #0xfffffffffffffff8
    c13c:	str	x1, [x19]
    c140:	b	c174 <pipeline_peekline@@Base+0x1fb0>
    c144:	add	w2, w1, #0x8
    c148:	str	w2, [x19, #24]
    c14c:	ldr	w2, [x19, #24]
    c150:	cmp	w2, #0x0
    c154:	b.le	c168 <pipeline_peekline@@Base+0x1fa4>
    c158:	add	x1, x0, #0xf
    c15c:	and	x1, x1, #0xfffffffffffffff8
    c160:	str	x1, [x19]
    c164:	b	c174 <pipeline_peekline@@Base+0x1fb0>
    c168:	ldr	x2, [x19, #8]
    c16c:	sxtw	x0, w1
    c170:	add	x0, x2, x0
    c174:	ldr	x1, [x0]
    c178:	ldr	x0, [sp, #32]
    c17c:	str	x1, [x0, #16]
    c180:	b	c318 <pipeline_peekline@@Base+0x2154>
    c184:	ldr	w1, [x19, #24]
    c188:	ldr	x0, [x19]
    c18c:	cmp	w1, #0x0
    c190:	b.lt	c1a4 <pipeline_peekline@@Base+0x1fe0>  // b.tstop
    c194:	add	x1, x0, #0xf
    c198:	and	x1, x1, #0xfffffffffffffff8
    c19c:	str	x1, [x19]
    c1a0:	b	c1d4 <pipeline_peekline@@Base+0x2010>
    c1a4:	add	w2, w1, #0x8
    c1a8:	str	w2, [x19, #24]
    c1ac:	ldr	w2, [x19, #24]
    c1b0:	cmp	w2, #0x0
    c1b4:	b.le	c1c8 <pipeline_peekline@@Base+0x2004>
    c1b8:	add	x1, x0, #0xf
    c1bc:	and	x1, x1, #0xfffffffffffffff8
    c1c0:	str	x1, [x19]
    c1c4:	b	c1d4 <pipeline_peekline@@Base+0x2010>
    c1c8:	ldr	x2, [x19, #8]
    c1cc:	sxtw	x0, w1
    c1d0:	add	x0, x2, x0
    c1d4:	ldr	x1, [x0]
    c1d8:	ldr	x0, [sp, #32]
    c1dc:	str	x1, [x0, #16]
    c1e0:	b	c318 <pipeline_peekline@@Base+0x2154>
    c1e4:	ldr	w1, [x19, #24]
    c1e8:	ldr	x0, [x19]
    c1ec:	cmp	w1, #0x0
    c1f0:	b.lt	c204 <pipeline_peekline@@Base+0x2040>  // b.tstop
    c1f4:	add	x1, x0, #0xf
    c1f8:	and	x1, x1, #0xfffffffffffffff8
    c1fc:	str	x1, [x19]
    c200:	b	c234 <pipeline_peekline@@Base+0x2070>
    c204:	add	w2, w1, #0x8
    c208:	str	w2, [x19, #24]
    c20c:	ldr	w2, [x19, #24]
    c210:	cmp	w2, #0x0
    c214:	b.le	c228 <pipeline_peekline@@Base+0x2064>
    c218:	add	x1, x0, #0xf
    c21c:	and	x1, x1, #0xfffffffffffffff8
    c220:	str	x1, [x19]
    c224:	b	c234 <pipeline_peekline@@Base+0x2070>
    c228:	ldr	x2, [x19, #8]
    c22c:	sxtw	x0, w1
    c230:	add	x0, x2, x0
    c234:	ldr	x1, [x0]
    c238:	ldr	x0, [sp, #32]
    c23c:	str	x1, [x0, #16]
    c240:	b	c318 <pipeline_peekline@@Base+0x2154>
    c244:	ldr	w1, [x19, #24]
    c248:	ldr	x0, [x19]
    c24c:	cmp	w1, #0x0
    c250:	b.lt	c264 <pipeline_peekline@@Base+0x20a0>  // b.tstop
    c254:	add	x1, x0, #0xf
    c258:	and	x1, x1, #0xfffffffffffffff8
    c25c:	str	x1, [x19]
    c260:	b	c294 <pipeline_peekline@@Base+0x20d0>
    c264:	add	w2, w1, #0x8
    c268:	str	w2, [x19, #24]
    c26c:	ldr	w2, [x19, #24]
    c270:	cmp	w2, #0x0
    c274:	b.le	c288 <pipeline_peekline@@Base+0x20c4>
    c278:	add	x1, x0, #0xf
    c27c:	and	x1, x1, #0xfffffffffffffff8
    c280:	str	x1, [x19]
    c284:	b	c294 <pipeline_peekline@@Base+0x20d0>
    c288:	ldr	x2, [x19, #8]
    c28c:	sxtw	x0, w1
    c290:	add	x0, x2, x0
    c294:	ldr	x1, [x0]
    c298:	ldr	x0, [sp, #32]
    c29c:	str	x1, [x0, #16]
    c2a0:	b	c318 <pipeline_peekline@@Base+0x2154>
    c2a4:	ldr	w1, [x19, #24]
    c2a8:	ldr	x0, [x19]
    c2ac:	cmp	w1, #0x0
    c2b0:	b.lt	c2c4 <pipeline_peekline@@Base+0x2100>  // b.tstop
    c2b4:	add	x1, x0, #0xf
    c2b8:	and	x1, x1, #0xfffffffffffffff8
    c2bc:	str	x1, [x19]
    c2c0:	b	c2f4 <pipeline_peekline@@Base+0x2130>
    c2c4:	add	w2, w1, #0x8
    c2c8:	str	w2, [x19, #24]
    c2cc:	ldr	w2, [x19, #24]
    c2d0:	cmp	w2, #0x0
    c2d4:	b.le	c2e8 <pipeline_peekline@@Base+0x2124>
    c2d8:	add	x1, x0, #0xf
    c2dc:	and	x1, x1, #0xfffffffffffffff8
    c2e0:	str	x1, [x19]
    c2e4:	b	c2f4 <pipeline_peekline@@Base+0x2130>
    c2e8:	ldr	x2, [x19, #8]
    c2ec:	sxtw	x0, w1
    c2f0:	add	x0, x2, x0
    c2f4:	ldr	x1, [x0]
    c2f8:	ldr	x0, [sp, #32]
    c2fc:	str	x1, [x0, #16]
    c300:	b	c318 <pipeline_peekline@@Base+0x2154>
    c304:	mov	w0, #0xffffffff            	// #-1
    c308:	b	c348 <pipeline_peekline@@Base+0x2184>
    c30c:	nop
    c310:	b	c318 <pipeline_peekline@@Base+0x2154>
    c314:	nop
    c318:	ldr	x0, [sp, #40]
    c31c:	add	x0, x0, #0x1
    c320:	str	x0, [sp, #40]
    c324:	ldr	x0, [sp, #32]
    c328:	add	x0, x0, #0x20
    c32c:	str	x0, [sp, #32]
    c330:	ldr	x0, [sp, #24]
    c334:	ldr	x0, [x0]
    c338:	ldr	x1, [sp, #40]
    c33c:	cmp	x1, x0
    c340:	b.cc	ba38 <pipeline_peekline@@Base+0x1874>  // b.lo, b.ul, b.last
    c344:	mov	w0, #0x0                   	// #0
    c348:	ldr	x19, [sp], #48
    c34c:	ret
    c350:	stp	x29, x30, [sp, #-288]!
    c354:	mov	x29, sp
    c358:	str	x0, [sp, #40]
    c35c:	str	x1, [sp, #32]
    c360:	str	x2, [sp, #24]
    c364:	ldr	x0, [sp, #40]
    c368:	str	x0, [sp, #280]
    c36c:	str	xzr, [sp, #272]
    c370:	str	xzr, [sp, #248]
    c374:	str	xzr, [sp, #240]
    c378:	ldr	x0, [sp, #32]
    c37c:	str	xzr, [x0]
    c380:	mov	x0, #0x7                   	// #7
    c384:	str	x0, [sp, #264]
    c388:	ldr	x0, [sp, #32]
    c38c:	add	x1, x0, #0x20
    c390:	ldr	x0, [sp, #32]
    c394:	str	x1, [x0, #8]
    c398:	ldr	x0, [sp, #24]
    c39c:	str	xzr, [x0]
    c3a0:	mov	x0, #0x7                   	// #7
    c3a4:	str	x0, [sp, #256]
    c3a8:	ldr	x0, [sp, #24]
    c3ac:	add	x1, x0, #0x10
    c3b0:	ldr	x0, [sp, #24]
    c3b4:	str	x1, [x0, #8]
    c3b8:	b	d5dc <pipeline_peekline@@Base+0x3418>
    c3bc:	ldr	x0, [sp, #280]
    c3c0:	add	x1, x0, #0x1
    c3c4:	str	x1, [sp, #280]
    c3c8:	ldrb	w0, [x0]
    c3cc:	strb	w0, [sp, #239]
    c3d0:	ldrb	w0, [sp, #239]
    c3d4:	cmp	w0, #0x25
    c3d8:	b.ne	d5dc <pipeline_peekline@@Base+0x3418>  // b.any
    c3dc:	mov	x0, #0xffffffffffffffff    	// #-1
    c3e0:	str	x0, [sp, #224]
    c3e4:	ldr	x0, [sp, #32]
    c3e8:	ldr	x2, [x0, #8]
    c3ec:	ldr	x0, [sp, #32]
    c3f0:	ldr	x1, [x0]
    c3f4:	mov	x0, x1
    c3f8:	lsl	x0, x0, #1
    c3fc:	add	x0, x0, x1
    c400:	lsl	x0, x0, #2
    c404:	sub	x0, x0, x1
    c408:	lsl	x0, x0, #3
    c40c:	add	x0, x2, x0
    c410:	str	x0, [sp, #160]
    c414:	ldr	x0, [sp, #280]
    c418:	sub	x1, x0, #0x1
    c41c:	ldr	x0, [sp, #160]
    c420:	str	x1, [x0]
    c424:	ldr	x0, [sp, #160]
    c428:	str	wzr, [x0, #16]
    c42c:	ldr	x0, [sp, #160]
    c430:	str	xzr, [x0, #24]
    c434:	ldr	x0, [sp, #160]
    c438:	str	xzr, [x0, #32]
    c43c:	ldr	x0, [sp, #160]
    c440:	mov	x1, #0xffffffffffffffff    	// #-1
    c444:	str	x1, [x0, #40]
    c448:	ldr	x0, [sp, #160]
    c44c:	str	xzr, [x0, #48]
    c450:	ldr	x0, [sp, #160]
    c454:	str	xzr, [x0, #56]
    c458:	ldr	x0, [sp, #160]
    c45c:	mov	x1, #0xffffffffffffffff    	// #-1
    c460:	str	x1, [x0, #64]
    c464:	ldr	x0, [sp, #160]
    c468:	mov	x1, #0xffffffffffffffff    	// #-1
    c46c:	str	x1, [x0, #80]
    c470:	ldr	x0, [sp, #280]
    c474:	ldrb	w0, [x0]
    c478:	cmp	w0, #0x2f
    c47c:	b.ls	c58c <pipeline_peekline@@Base+0x23c8>  // b.plast
    c480:	ldr	x0, [sp, #280]
    c484:	ldrb	w0, [x0]
    c488:	cmp	w0, #0x39
    c48c:	b.hi	c58c <pipeline_peekline@@Base+0x23c8>  // b.pmore
    c490:	ldr	x0, [sp, #280]
    c494:	str	x0, [sp, #216]
    c498:	b	c4a8 <pipeline_peekline@@Base+0x22e4>
    c49c:	ldr	x0, [sp, #216]
    c4a0:	add	x0, x0, #0x1
    c4a4:	str	x0, [sp, #216]
    c4a8:	ldr	x0, [sp, #216]
    c4ac:	ldrb	w0, [x0]
    c4b0:	cmp	w0, #0x2f
    c4b4:	b.ls	c4c8 <pipeline_peekline@@Base+0x2304>  // b.plast
    c4b8:	ldr	x0, [sp, #216]
    c4bc:	ldrb	w0, [x0]
    c4c0:	cmp	w0, #0x39
    c4c4:	b.ls	c49c <pipeline_peekline@@Base+0x22d8>  // b.plast
    c4c8:	ldr	x0, [sp, #216]
    c4cc:	ldrb	w0, [x0]
    c4d0:	cmp	w0, #0x24
    c4d4:	b.ne	c58c <pipeline_peekline@@Base+0x23c8>  // b.any
    c4d8:	str	xzr, [sp, #208]
    c4dc:	ldr	x0, [sp, #280]
    c4e0:	str	x0, [sp, #216]
    c4e4:	b	c53c <pipeline_peekline@@Base+0x2378>
    c4e8:	ldr	x1, [sp, #208]
    c4ec:	mov	x0, #0x9999999999999999    	// #-7378697629483820647
    c4f0:	movk	x0, #0x1999, lsl #48
    c4f4:	cmp	x1, x0
    c4f8:	b.hi	c514 <pipeline_peekline@@Base+0x2350>  // b.pmore
    c4fc:	ldr	x1, [sp, #208]
    c500:	mov	x0, x1
    c504:	lsl	x0, x0, #2
    c508:	add	x0, x0, x1
    c50c:	lsl	x0, x0, #1
    c510:	b	c518 <pipeline_peekline@@Base+0x2354>
    c514:	mov	x0, #0xffffffffffffffff    	// #-1
    c518:	ldr	x1, [sp, #216]
    c51c:	ldrb	w1, [x1]
    c520:	sub	w1, w1, #0x30
    c524:	sxtw	x1, w1
    c528:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    c52c:	str	x0, [sp, #208]
    c530:	ldr	x0, [sp, #216]
    c534:	add	x0, x0, #0x1
    c538:	str	x0, [sp, #216]
    c53c:	ldr	x0, [sp, #216]
    c540:	ldrb	w0, [x0]
    c544:	cmp	w0, #0x2f
    c548:	b.ls	c55c <pipeline_peekline@@Base+0x2398>  // b.plast
    c54c:	ldr	x0, [sp, #216]
    c550:	ldrb	w0, [x0]
    c554:	cmp	w0, #0x39
    c558:	b.ls	c4e8 <pipeline_peekline@@Base+0x2324>  // b.plast
    c55c:	ldr	x0, [sp, #208]
    c560:	cmp	x0, #0x0
    c564:	b.eq	d640 <pipeline_peekline@@Base+0x347c>  // b.none
    c568:	ldr	x0, [sp, #208]
    c56c:	cmn	x0, #0x1
    c570:	b.eq	d648 <pipeline_peekline@@Base+0x3484>  // b.none
    c574:	ldr	x0, [sp, #208]
    c578:	sub	x0, x0, #0x1
    c57c:	str	x0, [sp, #224]
    c580:	ldr	x0, [sp, #216]
    c584:	add	x0, x0, #0x1
    c588:	str	x0, [sp, #280]
    c58c:	ldr	x0, [sp, #280]
    c590:	ldrb	w0, [x0]
    c594:	cmp	w0, #0x27
    c598:	b.ne	c5c0 <pipeline_peekline@@Base+0x23fc>  // b.any
    c59c:	ldr	x0, [sp, #160]
    c5a0:	ldr	w0, [x0, #16]
    c5a4:	orr	w1, w0, #0x1
    c5a8:	ldr	x0, [sp, #160]
    c5ac:	str	w1, [x0, #16]
    c5b0:	ldr	x0, [sp, #280]
    c5b4:	add	x0, x0, #0x1
    c5b8:	str	x0, [sp, #280]
    c5bc:	b	c58c <pipeline_peekline@@Base+0x23c8>
    c5c0:	ldr	x0, [sp, #280]
    c5c4:	ldrb	w0, [x0]
    c5c8:	cmp	w0, #0x2d
    c5cc:	b.ne	c5f4 <pipeline_peekline@@Base+0x2430>  // b.any
    c5d0:	ldr	x0, [sp, #160]
    c5d4:	ldr	w0, [x0, #16]
    c5d8:	orr	w1, w0, #0x2
    c5dc:	ldr	x0, [sp, #160]
    c5e0:	str	w1, [x0, #16]
    c5e4:	ldr	x0, [sp, #280]
    c5e8:	add	x0, x0, #0x1
    c5ec:	str	x0, [sp, #280]
    c5f0:	b	c58c <pipeline_peekline@@Base+0x23c8>
    c5f4:	ldr	x0, [sp, #280]
    c5f8:	ldrb	w0, [x0]
    c5fc:	cmp	w0, #0x2b
    c600:	b.ne	c628 <pipeline_peekline@@Base+0x2464>  // b.any
    c604:	ldr	x0, [sp, #160]
    c608:	ldr	w0, [x0, #16]
    c60c:	orr	w1, w0, #0x4
    c610:	ldr	x0, [sp, #160]
    c614:	str	w1, [x0, #16]
    c618:	ldr	x0, [sp, #280]
    c61c:	add	x0, x0, #0x1
    c620:	str	x0, [sp, #280]
    c624:	b	c58c <pipeline_peekline@@Base+0x23c8>
    c628:	ldr	x0, [sp, #280]
    c62c:	ldrb	w0, [x0]
    c630:	cmp	w0, #0x20
    c634:	b.ne	c65c <pipeline_peekline@@Base+0x2498>  // b.any
    c638:	ldr	x0, [sp, #160]
    c63c:	ldr	w0, [x0, #16]
    c640:	orr	w1, w0, #0x8
    c644:	ldr	x0, [sp, #160]
    c648:	str	w1, [x0, #16]
    c64c:	ldr	x0, [sp, #280]
    c650:	add	x0, x0, #0x1
    c654:	str	x0, [sp, #280]
    c658:	b	c58c <pipeline_peekline@@Base+0x23c8>
    c65c:	ldr	x0, [sp, #280]
    c660:	ldrb	w0, [x0]
    c664:	cmp	w0, #0x23
    c668:	b.ne	c690 <pipeline_peekline@@Base+0x24cc>  // b.any
    c66c:	ldr	x0, [sp, #160]
    c670:	ldr	w0, [x0, #16]
    c674:	orr	w1, w0, #0x10
    c678:	ldr	x0, [sp, #160]
    c67c:	str	w1, [x0, #16]
    c680:	ldr	x0, [sp, #280]
    c684:	add	x0, x0, #0x1
    c688:	str	x0, [sp, #280]
    c68c:	b	c58c <pipeline_peekline@@Base+0x23c8>
    c690:	ldr	x0, [sp, #280]
    c694:	ldrb	w0, [x0]
    c698:	cmp	w0, #0x30
    c69c:	b.ne	c6c4 <pipeline_peekline@@Base+0x2500>  // b.any
    c6a0:	ldr	x0, [sp, #160]
    c6a4:	ldr	w0, [x0, #16]
    c6a8:	orr	w1, w0, #0x20
    c6ac:	ldr	x0, [sp, #160]
    c6b0:	str	w1, [x0, #16]
    c6b4:	ldr	x0, [sp, #280]
    c6b8:	add	x0, x0, #0x1
    c6bc:	str	x0, [sp, #280]
    c6c0:	b	c58c <pipeline_peekline@@Base+0x23c8>
    c6c4:	ldr	x0, [sp, #280]
    c6c8:	ldrb	w0, [x0]
    c6cc:	cmp	w0, #0x49
    c6d0:	b.ne	c6f8 <pipeline_peekline@@Base+0x2534>  // b.any
    c6d4:	ldr	x0, [sp, #160]
    c6d8:	ldr	w0, [x0, #16]
    c6dc:	orr	w1, w0, #0x40
    c6e0:	ldr	x0, [sp, #160]
    c6e4:	str	w1, [x0, #16]
    c6e8:	ldr	x0, [sp, #280]
    c6ec:	add	x0, x0, #0x1
    c6f0:	str	x0, [sp, #280]
    c6f4:	b	c58c <pipeline_peekline@@Base+0x23c8>
    c6f8:	nop
    c6fc:	ldr	x0, [sp, #280]
    c700:	ldrb	w0, [x0]
    c704:	cmp	w0, #0x2a
    c708:	b.ne	ca50 <pipeline_peekline@@Base+0x288c>  // b.any
    c70c:	ldr	x0, [sp, #160]
    c710:	ldr	x1, [sp, #280]
    c714:	str	x1, [x0, #24]
    c718:	ldr	x0, [sp, #280]
    c71c:	add	x0, x0, #0x1
    c720:	str	x0, [sp, #280]
    c724:	ldr	x0, [sp, #160]
    c728:	ldr	x1, [sp, #280]
    c72c:	str	x1, [x0, #32]
    c730:	ldr	x0, [sp, #248]
    c734:	cmp	x0, #0x0
    c738:	b.ne	c744 <pipeline_peekline@@Base+0x2580>  // b.any
    c73c:	mov	x0, #0x1                   	// #1
    c740:	str	x0, [sp, #248]
    c744:	ldr	x0, [sp, #280]
    c748:	ldrb	w0, [x0]
    c74c:	cmp	w0, #0x2f
    c750:	b.ls	c864 <pipeline_peekline@@Base+0x26a0>  // b.plast
    c754:	ldr	x0, [sp, #280]
    c758:	ldrb	w0, [x0]
    c75c:	cmp	w0, #0x39
    c760:	b.hi	c864 <pipeline_peekline@@Base+0x26a0>  // b.pmore
    c764:	ldr	x0, [sp, #280]
    c768:	str	x0, [sp, #200]
    c76c:	b	c77c <pipeline_peekline@@Base+0x25b8>
    c770:	ldr	x0, [sp, #200]
    c774:	add	x0, x0, #0x1
    c778:	str	x0, [sp, #200]
    c77c:	ldr	x0, [sp, #200]
    c780:	ldrb	w0, [x0]
    c784:	cmp	w0, #0x2f
    c788:	b.ls	c79c <pipeline_peekline@@Base+0x25d8>  // b.plast
    c78c:	ldr	x0, [sp, #200]
    c790:	ldrb	w0, [x0]
    c794:	cmp	w0, #0x39
    c798:	b.ls	c770 <pipeline_peekline@@Base+0x25ac>  // b.plast
    c79c:	ldr	x0, [sp, #200]
    c7a0:	ldrb	w0, [x0]
    c7a4:	cmp	w0, #0x24
    c7a8:	b.ne	c864 <pipeline_peekline@@Base+0x26a0>  // b.any
    c7ac:	str	xzr, [sp, #192]
    c7b0:	ldr	x0, [sp, #280]
    c7b4:	str	x0, [sp, #200]
    c7b8:	b	c810 <pipeline_peekline@@Base+0x264c>
    c7bc:	ldr	x1, [sp, #192]
    c7c0:	mov	x0, #0x9999999999999999    	// #-7378697629483820647
    c7c4:	movk	x0, #0x1999, lsl #48
    c7c8:	cmp	x1, x0
    c7cc:	b.hi	c7e8 <pipeline_peekline@@Base+0x2624>  // b.pmore
    c7d0:	ldr	x1, [sp, #192]
    c7d4:	mov	x0, x1
    c7d8:	lsl	x0, x0, #2
    c7dc:	add	x0, x0, x1
    c7e0:	lsl	x0, x0, #1
    c7e4:	b	c7ec <pipeline_peekline@@Base+0x2628>
    c7e8:	mov	x0, #0xffffffffffffffff    	// #-1
    c7ec:	ldr	x1, [sp, #200]
    c7f0:	ldrb	w1, [x1]
    c7f4:	sub	w1, w1, #0x30
    c7f8:	sxtw	x1, w1
    c7fc:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    c800:	str	x0, [sp, #192]
    c804:	ldr	x0, [sp, #200]
    c808:	add	x0, x0, #0x1
    c80c:	str	x0, [sp, #200]
    c810:	ldr	x0, [sp, #200]
    c814:	ldrb	w0, [x0]
    c818:	cmp	w0, #0x2f
    c81c:	b.ls	c830 <pipeline_peekline@@Base+0x266c>  // b.plast
    c820:	ldr	x0, [sp, #200]
    c824:	ldrb	w0, [x0]
    c828:	cmp	w0, #0x39
    c82c:	b.ls	c7bc <pipeline_peekline@@Base+0x25f8>  // b.plast
    c830:	ldr	x0, [sp, #192]
    c834:	cmp	x0, #0x0
    c838:	b.eq	d650 <pipeline_peekline@@Base+0x348c>  // b.none
    c83c:	ldr	x0, [sp, #192]
    c840:	cmn	x0, #0x1
    c844:	b.eq	d658 <pipeline_peekline@@Base+0x3494>  // b.none
    c848:	ldr	x0, [sp, #192]
    c84c:	sub	x1, x0, #0x1
    c850:	ldr	x0, [sp, #160]
    c854:	str	x1, [x0, #40]
    c858:	ldr	x0, [sp, #200]
    c85c:	add	x0, x0, #0x1
    c860:	str	x0, [sp, #280]
    c864:	ldr	x0, [sp, #160]
    c868:	ldr	x0, [x0, #40]
    c86c:	cmn	x0, #0x1
    c870:	b.ne	c898 <pipeline_peekline@@Base+0x26d4>  // b.any
    c874:	ldr	x0, [sp, #272]
    c878:	add	x1, x0, #0x1
    c87c:	str	x1, [sp, #272]
    c880:	ldr	x1, [sp, #160]
    c884:	str	x0, [x1, #40]
    c888:	ldr	x0, [sp, #160]
    c88c:	ldr	x0, [x0, #40]
    c890:	cmn	x0, #0x1
    c894:	b.eq	d660 <pipeline_peekline@@Base+0x349c>  // b.none
    c898:	ldr	x0, [sp, #160]
    c89c:	ldr	x0, [x0, #40]
    c8a0:	str	x0, [sp, #144]
    c8a4:	ldr	x1, [sp, #144]
    c8a8:	ldr	x0, [sp, #256]
    c8ac:	cmp	x1, x0
    c8b0:	b.cc	c9d8 <pipeline_peekline@@Base+0x2814>  // b.lo, b.ul, b.last
    c8b4:	ldr	x0, [sp, #256]
    c8b8:	cmp	x0, #0x0
    c8bc:	b.lt	c8cc <pipeline_peekline@@Base+0x2708>  // b.tstop
    c8c0:	ldr	x0, [sp, #256]
    c8c4:	lsl	x0, x0, #1
    c8c8:	b	c8d0 <pipeline_peekline@@Base+0x270c>
    c8cc:	mov	x0, #0xffffffffffffffff    	// #-1
    c8d0:	str	x0, [sp, #256]
    c8d4:	ldr	x1, [sp, #256]
    c8d8:	ldr	x0, [sp, #144]
    c8dc:	cmp	x1, x0
    c8e0:	b.hi	c8f4 <pipeline_peekline@@Base+0x2730>  // b.pmore
    c8e4:	mov	x1, #0x1                   	// #1
    c8e8:	ldr	x0, [sp, #144]
    c8ec:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    c8f0:	str	x0, [sp, #256]
    c8f4:	ldr	x1, [sp, #256]
    c8f8:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
    c8fc:	cmp	x1, x0
    c900:	b.hi	c910 <pipeline_peekline@@Base+0x274c>  // b.pmore
    c904:	ldr	x0, [sp, #256]
    c908:	lsl	x0, x0, #5
    c90c:	b	c914 <pipeline_peekline@@Base+0x2750>
    c910:	mov	x0, #0xffffffffffffffff    	// #-1
    c914:	str	x0, [sp, #136]
    c918:	ldr	x0, [sp, #136]
    c91c:	cmn	x0, #0x1
    c920:	b.eq	d6f4 <pipeline_peekline@@Base+0x3530>  // b.none
    c924:	ldr	x0, [sp, #24]
    c928:	ldr	x1, [x0, #8]
    c92c:	ldr	x0, [sp, #24]
    c930:	add	x0, x0, #0x10
    c934:	cmp	x1, x0
    c938:	b.eq	c950 <pipeline_peekline@@Base+0x278c>  // b.none
    c93c:	ldr	x0, [sp, #24]
    c940:	ldr	x0, [x0, #8]
    c944:	ldr	x1, [sp, #136]
    c948:	bl	2b20 <realloc@plt>
    c94c:	b	c958 <pipeline_peekline@@Base+0x2794>
    c950:	ldr	x0, [sp, #136]
    c954:	bl	2aa0 <malloc@plt>
    c958:	str	x0, [sp, #128]
    c95c:	ldr	x0, [sp, #128]
    c960:	cmp	x0, #0x0
    c964:	b.eq	d6fc <pipeline_peekline@@Base+0x3538>  // b.none
    c968:	ldr	x0, [sp, #24]
    c96c:	ldr	x1, [x0, #8]
    c970:	ldr	x0, [sp, #24]
    c974:	add	x0, x0, #0x10
    c978:	cmp	x1, x0
    c97c:	b.ne	c9a0 <pipeline_peekline@@Base+0x27dc>  // b.any
    c980:	ldr	x0, [sp, #24]
    c984:	ldr	x1, [x0, #8]
    c988:	ldr	x0, [sp, #24]
    c98c:	ldr	x0, [x0]
    c990:	lsl	x0, x0, #5
    c994:	mov	x2, x0
    c998:	ldr	x0, [sp, #128]
    c99c:	bl	28a0 <memcpy@plt>
    c9a0:	ldr	x0, [sp, #24]
    c9a4:	ldr	x1, [sp, #128]
    c9a8:	str	x1, [x0, #8]
    c9ac:	b	c9d8 <pipeline_peekline@@Base+0x2814>
    c9b0:	ldr	x0, [sp, #24]
    c9b4:	ldr	x1, [x0, #8]
    c9b8:	ldr	x0, [sp, #24]
    c9bc:	ldr	x0, [x0]
    c9c0:	add	x3, x0, #0x1
    c9c4:	ldr	x2, [sp, #24]
    c9c8:	str	x3, [x2]
    c9cc:	lsl	x0, x0, #5
    c9d0:	add	x0, x1, x0
    c9d4:	str	wzr, [x0]
    c9d8:	ldr	x0, [sp, #24]
    c9dc:	ldr	x0, [x0]
    c9e0:	ldr	x1, [sp, #144]
    c9e4:	cmp	x1, x0
    c9e8:	b.cs	c9b0 <pipeline_peekline@@Base+0x27ec>  // b.hs, b.nlast
    c9ec:	ldr	x0, [sp, #24]
    c9f0:	ldr	x1, [x0, #8]
    c9f4:	ldr	x0, [sp, #144]
    c9f8:	lsl	x0, x0, #5
    c9fc:	add	x0, x1, x0
    ca00:	ldr	w0, [x0]
    ca04:	cmp	w0, #0x0
    ca08:	b.ne	ca2c <pipeline_peekline@@Base+0x2868>  // b.any
    ca0c:	ldr	x0, [sp, #24]
    ca10:	ldr	x1, [x0, #8]
    ca14:	ldr	x0, [sp, #144]
    ca18:	lsl	x0, x0, #5
    ca1c:	add	x0, x1, x0
    ca20:	mov	w1, #0x5                   	// #5
    ca24:	str	w1, [x0]
    ca28:	b	cae8 <pipeline_peekline@@Base+0x2924>
    ca2c:	ldr	x0, [sp, #24]
    ca30:	ldr	x1, [x0, #8]
    ca34:	ldr	x0, [sp, #144]
    ca38:	lsl	x0, x0, #5
    ca3c:	add	x0, x1, x0
    ca40:	ldr	w0, [x0]
    ca44:	cmp	w0, #0x5
    ca48:	b.eq	cae8 <pipeline_peekline@@Base+0x2924>  // b.none
    ca4c:	b	d694 <pipeline_peekline@@Base+0x34d0>
    ca50:	ldr	x0, [sp, #280]
    ca54:	ldrb	w0, [x0]
    ca58:	cmp	w0, #0x2f
    ca5c:	b.ls	cae8 <pipeline_peekline@@Base+0x2924>  // b.plast
    ca60:	ldr	x0, [sp, #280]
    ca64:	ldrb	w0, [x0]
    ca68:	cmp	w0, #0x39
    ca6c:	b.hi	cae8 <pipeline_peekline@@Base+0x2924>  // b.pmore
    ca70:	ldr	x0, [sp, #160]
    ca74:	ldr	x1, [sp, #280]
    ca78:	str	x1, [x0, #24]
    ca7c:	b	ca8c <pipeline_peekline@@Base+0x28c8>
    ca80:	ldr	x0, [sp, #280]
    ca84:	add	x0, x0, #0x1
    ca88:	str	x0, [sp, #280]
    ca8c:	ldr	x0, [sp, #280]
    ca90:	ldrb	w0, [x0]
    ca94:	cmp	w0, #0x2f
    ca98:	b.ls	caac <pipeline_peekline@@Base+0x28e8>  // b.plast
    ca9c:	ldr	x0, [sp, #280]
    caa0:	ldrb	w0, [x0]
    caa4:	cmp	w0, #0x39
    caa8:	b.ls	ca80 <pipeline_peekline@@Base+0x28bc>  // b.plast
    caac:	ldr	x0, [sp, #160]
    cab0:	ldr	x1, [sp, #280]
    cab4:	str	x1, [x0, #32]
    cab8:	ldr	x0, [sp, #160]
    cabc:	ldr	x1, [x0, #32]
    cac0:	ldr	x0, [sp, #160]
    cac4:	ldr	x0, [x0, #24]
    cac8:	sub	x0, x1, x0
    cacc:	str	x0, [sp, #152]
    cad0:	ldr	x1, [sp, #248]
    cad4:	ldr	x0, [sp, #152]
    cad8:	cmp	x1, x0
    cadc:	b.cs	cae8 <pipeline_peekline@@Base+0x2924>  // b.hs, b.nlast
    cae0:	ldr	x0, [sp, #152]
    cae4:	str	x0, [sp, #248]
    cae8:	ldr	x0, [sp, #280]
    caec:	ldrb	w0, [x0]
    caf0:	cmp	w0, #0x2e
    caf4:	b.ne	ced8 <pipeline_peekline@@Base+0x2d14>  // b.any
    caf8:	ldr	x0, [sp, #280]
    cafc:	add	x0, x0, #0x1
    cb00:	str	x0, [sp, #280]
    cb04:	ldr	x0, [sp, #280]
    cb08:	ldrb	w0, [x0]
    cb0c:	cmp	w0, #0x2a
    cb10:	b.ne	ce5c <pipeline_peekline@@Base+0x2c98>  // b.any
    cb14:	ldr	x0, [sp, #280]
    cb18:	sub	x1, x0, #0x1
    cb1c:	ldr	x0, [sp, #160]
    cb20:	str	x1, [x0, #48]
    cb24:	ldr	x0, [sp, #280]
    cb28:	add	x0, x0, #0x1
    cb2c:	str	x0, [sp, #280]
    cb30:	ldr	x0, [sp, #160]
    cb34:	ldr	x1, [sp, #280]
    cb38:	str	x1, [x0, #56]
    cb3c:	ldr	x0, [sp, #240]
    cb40:	cmp	x0, #0x1
    cb44:	b.hi	cb50 <pipeline_peekline@@Base+0x298c>  // b.pmore
    cb48:	mov	x0, #0x2                   	// #2
    cb4c:	str	x0, [sp, #240]
    cb50:	ldr	x0, [sp, #280]
    cb54:	ldrb	w0, [x0]
    cb58:	cmp	w0, #0x2f
    cb5c:	b.ls	cc70 <pipeline_peekline@@Base+0x2aac>  // b.plast
    cb60:	ldr	x0, [sp, #280]
    cb64:	ldrb	w0, [x0]
    cb68:	cmp	w0, #0x39
    cb6c:	b.hi	cc70 <pipeline_peekline@@Base+0x2aac>  // b.pmore
    cb70:	ldr	x0, [sp, #280]
    cb74:	str	x0, [sp, #184]
    cb78:	b	cb88 <pipeline_peekline@@Base+0x29c4>
    cb7c:	ldr	x0, [sp, #184]
    cb80:	add	x0, x0, #0x1
    cb84:	str	x0, [sp, #184]
    cb88:	ldr	x0, [sp, #184]
    cb8c:	ldrb	w0, [x0]
    cb90:	cmp	w0, #0x2f
    cb94:	b.ls	cba8 <pipeline_peekline@@Base+0x29e4>  // b.plast
    cb98:	ldr	x0, [sp, #184]
    cb9c:	ldrb	w0, [x0]
    cba0:	cmp	w0, #0x39
    cba4:	b.ls	cb7c <pipeline_peekline@@Base+0x29b8>  // b.plast
    cba8:	ldr	x0, [sp, #184]
    cbac:	ldrb	w0, [x0]
    cbb0:	cmp	w0, #0x24
    cbb4:	b.ne	cc70 <pipeline_peekline@@Base+0x2aac>  // b.any
    cbb8:	str	xzr, [sp, #176]
    cbbc:	ldr	x0, [sp, #280]
    cbc0:	str	x0, [sp, #184]
    cbc4:	b	cc1c <pipeline_peekline@@Base+0x2a58>
    cbc8:	ldr	x1, [sp, #176]
    cbcc:	mov	x0, #0x9999999999999999    	// #-7378697629483820647
    cbd0:	movk	x0, #0x1999, lsl #48
    cbd4:	cmp	x1, x0
    cbd8:	b.hi	cbf4 <pipeline_peekline@@Base+0x2a30>  // b.pmore
    cbdc:	ldr	x1, [sp, #176]
    cbe0:	mov	x0, x1
    cbe4:	lsl	x0, x0, #2
    cbe8:	add	x0, x0, x1
    cbec:	lsl	x0, x0, #1
    cbf0:	b	cbf8 <pipeline_peekline@@Base+0x2a34>
    cbf4:	mov	x0, #0xffffffffffffffff    	// #-1
    cbf8:	ldr	x1, [sp, #184]
    cbfc:	ldrb	w1, [x1]
    cc00:	sub	w1, w1, #0x30
    cc04:	sxtw	x1, w1
    cc08:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    cc0c:	str	x0, [sp, #176]
    cc10:	ldr	x0, [sp, #184]
    cc14:	add	x0, x0, #0x1
    cc18:	str	x0, [sp, #184]
    cc1c:	ldr	x0, [sp, #184]
    cc20:	ldrb	w0, [x0]
    cc24:	cmp	w0, #0x2f
    cc28:	b.ls	cc3c <pipeline_peekline@@Base+0x2a78>  // b.plast
    cc2c:	ldr	x0, [sp, #184]
    cc30:	ldrb	w0, [x0]
    cc34:	cmp	w0, #0x39
    cc38:	b.ls	cbc8 <pipeline_peekline@@Base+0x2a04>  // b.plast
    cc3c:	ldr	x0, [sp, #176]
    cc40:	cmp	x0, #0x0
    cc44:	b.eq	d668 <pipeline_peekline@@Base+0x34a4>  // b.none
    cc48:	ldr	x0, [sp, #176]
    cc4c:	cmn	x0, #0x1
    cc50:	b.eq	d670 <pipeline_peekline@@Base+0x34ac>  // b.none
    cc54:	ldr	x0, [sp, #176]
    cc58:	sub	x1, x0, #0x1
    cc5c:	ldr	x0, [sp, #160]
    cc60:	str	x1, [x0, #64]
    cc64:	ldr	x0, [sp, #184]
    cc68:	add	x0, x0, #0x1
    cc6c:	str	x0, [sp, #280]
    cc70:	ldr	x0, [sp, #160]
    cc74:	ldr	x0, [x0, #64]
    cc78:	cmn	x0, #0x1
    cc7c:	b.ne	cca4 <pipeline_peekline@@Base+0x2ae0>  // b.any
    cc80:	ldr	x0, [sp, #272]
    cc84:	add	x1, x0, #0x1
    cc88:	str	x1, [sp, #272]
    cc8c:	ldr	x1, [sp, #160]
    cc90:	str	x0, [x1, #64]
    cc94:	ldr	x0, [sp, #160]
    cc98:	ldr	x0, [x0, #64]
    cc9c:	cmn	x0, #0x1
    cca0:	b.eq	d678 <pipeline_peekline@@Base+0x34b4>  // b.none
    cca4:	ldr	x0, [sp, #160]
    cca8:	ldr	x0, [x0, #64]
    ccac:	str	x0, [sp, #112]
    ccb0:	ldr	x1, [sp, #112]
    ccb4:	ldr	x0, [sp, #256]
    ccb8:	cmp	x1, x0
    ccbc:	b.cc	cde4 <pipeline_peekline@@Base+0x2c20>  // b.lo, b.ul, b.last
    ccc0:	ldr	x0, [sp, #256]
    ccc4:	cmp	x0, #0x0
    ccc8:	b.lt	ccd8 <pipeline_peekline@@Base+0x2b14>  // b.tstop
    cccc:	ldr	x0, [sp, #256]
    ccd0:	lsl	x0, x0, #1
    ccd4:	b	ccdc <pipeline_peekline@@Base+0x2b18>
    ccd8:	mov	x0, #0xffffffffffffffff    	// #-1
    ccdc:	str	x0, [sp, #256]
    cce0:	ldr	x1, [sp, #256]
    cce4:	ldr	x0, [sp, #112]
    cce8:	cmp	x1, x0
    ccec:	b.hi	cd00 <pipeline_peekline@@Base+0x2b3c>  // b.pmore
    ccf0:	mov	x1, #0x1                   	// #1
    ccf4:	ldr	x0, [sp, #112]
    ccf8:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    ccfc:	str	x0, [sp, #256]
    cd00:	ldr	x1, [sp, #256]
    cd04:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
    cd08:	cmp	x1, x0
    cd0c:	b.hi	cd1c <pipeline_peekline@@Base+0x2b58>  // b.pmore
    cd10:	ldr	x0, [sp, #256]
    cd14:	lsl	x0, x0, #5
    cd18:	b	cd20 <pipeline_peekline@@Base+0x2b5c>
    cd1c:	mov	x0, #0xffffffffffffffff    	// #-1
    cd20:	str	x0, [sp, #104]
    cd24:	ldr	x0, [sp, #104]
    cd28:	cmn	x0, #0x1
    cd2c:	b.eq	d704 <pipeline_peekline@@Base+0x3540>  // b.none
    cd30:	ldr	x0, [sp, #24]
    cd34:	ldr	x1, [x0, #8]
    cd38:	ldr	x0, [sp, #24]
    cd3c:	add	x0, x0, #0x10
    cd40:	cmp	x1, x0
    cd44:	b.eq	cd5c <pipeline_peekline@@Base+0x2b98>  // b.none
    cd48:	ldr	x0, [sp, #24]
    cd4c:	ldr	x0, [x0, #8]
    cd50:	ldr	x1, [sp, #104]
    cd54:	bl	2b20 <realloc@plt>
    cd58:	b	cd64 <pipeline_peekline@@Base+0x2ba0>
    cd5c:	ldr	x0, [sp, #104]
    cd60:	bl	2aa0 <malloc@plt>
    cd64:	str	x0, [sp, #96]
    cd68:	ldr	x0, [sp, #96]
    cd6c:	cmp	x0, #0x0
    cd70:	b.eq	d70c <pipeline_peekline@@Base+0x3548>  // b.none
    cd74:	ldr	x0, [sp, #24]
    cd78:	ldr	x1, [x0, #8]
    cd7c:	ldr	x0, [sp, #24]
    cd80:	add	x0, x0, #0x10
    cd84:	cmp	x1, x0
    cd88:	b.ne	cdac <pipeline_peekline@@Base+0x2be8>  // b.any
    cd8c:	ldr	x0, [sp, #24]
    cd90:	ldr	x1, [x0, #8]
    cd94:	ldr	x0, [sp, #24]
    cd98:	ldr	x0, [x0]
    cd9c:	lsl	x0, x0, #5
    cda0:	mov	x2, x0
    cda4:	ldr	x0, [sp, #96]
    cda8:	bl	28a0 <memcpy@plt>
    cdac:	ldr	x0, [sp, #24]
    cdb0:	ldr	x1, [sp, #96]
    cdb4:	str	x1, [x0, #8]
    cdb8:	b	cde4 <pipeline_peekline@@Base+0x2c20>
    cdbc:	ldr	x0, [sp, #24]
    cdc0:	ldr	x1, [x0, #8]
    cdc4:	ldr	x0, [sp, #24]
    cdc8:	ldr	x0, [x0]
    cdcc:	add	x3, x0, #0x1
    cdd0:	ldr	x2, [sp, #24]
    cdd4:	str	x3, [x2]
    cdd8:	lsl	x0, x0, #5
    cddc:	add	x0, x1, x0
    cde0:	str	wzr, [x0]
    cde4:	ldr	x0, [sp, #24]
    cde8:	ldr	x0, [x0]
    cdec:	ldr	x1, [sp, #112]
    cdf0:	cmp	x1, x0
    cdf4:	b.cs	cdbc <pipeline_peekline@@Base+0x2bf8>  // b.hs, b.nlast
    cdf8:	ldr	x0, [sp, #24]
    cdfc:	ldr	x1, [x0, #8]
    ce00:	ldr	x0, [sp, #112]
    ce04:	lsl	x0, x0, #5
    ce08:	add	x0, x1, x0
    ce0c:	ldr	w0, [x0]
    ce10:	cmp	w0, #0x0
    ce14:	b.ne	ce38 <pipeline_peekline@@Base+0x2c74>  // b.any
    ce18:	ldr	x0, [sp, #24]
    ce1c:	ldr	x1, [x0, #8]
    ce20:	ldr	x0, [sp, #112]
    ce24:	lsl	x0, x0, #5
    ce28:	add	x0, x1, x0
    ce2c:	mov	w1, #0x5                   	// #5
    ce30:	str	w1, [x0]
    ce34:	b	ced8 <pipeline_peekline@@Base+0x2d14>
    ce38:	ldr	x0, [sp, #24]
    ce3c:	ldr	x1, [x0, #8]
    ce40:	ldr	x0, [sp, #112]
    ce44:	lsl	x0, x0, #5
    ce48:	add	x0, x1, x0
    ce4c:	ldr	w0, [x0]
    ce50:	cmp	w0, #0x5
    ce54:	b.eq	ced8 <pipeline_peekline@@Base+0x2d14>  // b.none
    ce58:	b	d694 <pipeline_peekline@@Base+0x34d0>
    ce5c:	ldr	x0, [sp, #280]
    ce60:	sub	x1, x0, #0x1
    ce64:	ldr	x0, [sp, #160]
    ce68:	str	x1, [x0, #48]
    ce6c:	b	ce7c <pipeline_peekline@@Base+0x2cb8>
    ce70:	ldr	x0, [sp, #280]
    ce74:	add	x0, x0, #0x1
    ce78:	str	x0, [sp, #280]
    ce7c:	ldr	x0, [sp, #280]
    ce80:	ldrb	w0, [x0]
    ce84:	cmp	w0, #0x2f
    ce88:	b.ls	ce9c <pipeline_peekline@@Base+0x2cd8>  // b.plast
    ce8c:	ldr	x0, [sp, #280]
    ce90:	ldrb	w0, [x0]
    ce94:	cmp	w0, #0x39
    ce98:	b.ls	ce70 <pipeline_peekline@@Base+0x2cac>  // b.plast
    ce9c:	ldr	x0, [sp, #160]
    cea0:	ldr	x1, [sp, #280]
    cea4:	str	x1, [x0, #56]
    cea8:	ldr	x0, [sp, #160]
    ceac:	ldr	x1, [x0, #56]
    ceb0:	ldr	x0, [sp, #160]
    ceb4:	ldr	x0, [x0, #48]
    ceb8:	sub	x0, x1, x0
    cebc:	str	x0, [sp, #120]
    cec0:	ldr	x1, [sp, #240]
    cec4:	ldr	x0, [sp, #120]
    cec8:	cmp	x1, x0
    cecc:	b.cs	ced8 <pipeline_peekline@@Base+0x2d14>  // b.hs, b.nlast
    ced0:	ldr	x0, [sp, #120]
    ced4:	str	x0, [sp, #240]
    ced8:	str	wzr, [sp, #168]
    cedc:	ldr	x0, [sp, #280]
    cee0:	ldrb	w0, [x0]
    cee4:	cmp	w0, #0x68
    cee8:	b.ne	cf18 <pipeline_peekline@@Base+0x2d54>  // b.any
    ceec:	ldr	w0, [sp, #168]
    cef0:	and	w0, w0, #0x1
    cef4:	mov	w1, #0x1                   	// #1
    cef8:	lsl	w0, w1, w0
    cefc:	ldr	w1, [sp, #168]
    cf00:	orr	w0, w1, w0
    cf04:	str	w0, [sp, #168]
    cf08:	ldr	x0, [sp, #280]
    cf0c:	add	x0, x0, #0x1
    cf10:	str	x0, [sp, #280]
    cf14:	b	cedc <pipeline_peekline@@Base+0x2d18>
    cf18:	ldr	x0, [sp, #280]
    cf1c:	ldrb	w0, [x0]
    cf20:	cmp	w0, #0x4c
    cf24:	b.ne	cf44 <pipeline_peekline@@Base+0x2d80>  // b.any
    cf28:	ldr	w0, [sp, #168]
    cf2c:	orr	w0, w0, #0x4
    cf30:	str	w0, [sp, #168]
    cf34:	ldr	x0, [sp, #280]
    cf38:	add	x0, x0, #0x1
    cf3c:	str	x0, [sp, #280]
    cf40:	b	cedc <pipeline_peekline@@Base+0x2d18>
    cf44:	ldr	x0, [sp, #280]
    cf48:	ldrb	w0, [x0]
    cf4c:	cmp	w0, #0x6c
    cf50:	b.ne	cf70 <pipeline_peekline@@Base+0x2dac>  // b.any
    cf54:	ldr	w0, [sp, #168]
    cf58:	add	w0, w0, #0x8
    cf5c:	str	w0, [sp, #168]
    cf60:	ldr	x0, [sp, #280]
    cf64:	add	x0, x0, #0x1
    cf68:	str	x0, [sp, #280]
    cf6c:	b	cedc <pipeline_peekline@@Base+0x2d18>
    cf70:	ldr	x0, [sp, #280]
    cf74:	ldrb	w0, [x0]
    cf78:	cmp	w0, #0x6a
    cf7c:	b.ne	cf9c <pipeline_peekline@@Base+0x2dd8>  // b.any
    cf80:	ldr	w0, [sp, #168]
    cf84:	add	w0, w0, #0x8
    cf88:	str	w0, [sp, #168]
    cf8c:	ldr	x0, [sp, #280]
    cf90:	add	x0, x0, #0x1
    cf94:	str	x0, [sp, #280]
    cf98:	b	cedc <pipeline_peekline@@Base+0x2d18>
    cf9c:	ldr	x0, [sp, #280]
    cfa0:	ldrb	w0, [x0]
    cfa4:	cmp	w0, #0x7a
    cfa8:	b.eq	cfbc <pipeline_peekline@@Base+0x2df8>  // b.none
    cfac:	ldr	x0, [sp, #280]
    cfb0:	ldrb	w0, [x0]
    cfb4:	cmp	w0, #0x5a
    cfb8:	b.ne	cfd8 <pipeline_peekline@@Base+0x2e14>  // b.any
    cfbc:	ldr	w0, [sp, #168]
    cfc0:	add	w0, w0, #0x8
    cfc4:	str	w0, [sp, #168]
    cfc8:	ldr	x0, [sp, #280]
    cfcc:	add	x0, x0, #0x1
    cfd0:	str	x0, [sp, #280]
    cfd4:	b	d000 <pipeline_peekline@@Base+0x2e3c>
    cfd8:	ldr	x0, [sp, #280]
    cfdc:	ldrb	w0, [x0]
    cfe0:	cmp	w0, #0x74
    cfe4:	b.ne	d004 <pipeline_peekline@@Base+0x2e40>  // b.any
    cfe8:	ldr	w0, [sp, #168]
    cfec:	add	w0, w0, #0x8
    cff0:	str	w0, [sp, #168]
    cff4:	ldr	x0, [sp, #280]
    cff8:	add	x0, x0, #0x1
    cffc:	str	x0, [sp, #280]
    d000:	b	cedc <pipeline_peekline@@Base+0x2d18>
    d004:	nop
    d008:	ldr	x0, [sp, #280]
    d00c:	add	x1, x0, #0x1
    d010:	str	x1, [sp, #280]
    d014:	ldrb	w0, [x0]
    d018:	strb	w0, [sp, #239]
    d01c:	ldrb	w0, [sp, #239]
    d020:	sub	w0, w0, #0x25
    d024:	cmp	w0, #0x53
    d028:	b.hi	d680 <pipeline_peekline@@Base+0x34bc>  // b.pmore
    d02c:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5e3c>
    d030:	add	x1, x1, #0x2fc
    d034:	ldr	w0, [x1, w0, uxtw #2]
    d038:	adr	x1, d044 <pipeline_peekline@@Base+0x2e80>
    d03c:	add	x0, x1, w0, sxtw #2
    d040:	br	x0
    d044:	ldr	w0, [sp, #168]
    d048:	cmp	w0, #0xf
    d04c:	b.gt	d060 <pipeline_peekline@@Base+0x2e9c>
    d050:	ldr	w0, [sp, #168]
    d054:	and	w0, w0, #0x4
    d058:	cmp	w0, #0x0
    d05c:	b.eq	d06c <pipeline_peekline@@Base+0x2ea8>  // b.none
    d060:	mov	w0, #0x9                   	// #9
    d064:	str	w0, [sp, #172]
    d068:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d06c:	ldr	w0, [sp, #168]
    d070:	cmp	w0, #0x7
    d074:	b.le	d084 <pipeline_peekline@@Base+0x2ec0>
    d078:	mov	w0, #0x7                   	// #7
    d07c:	str	w0, [sp, #172]
    d080:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d084:	ldr	w0, [sp, #168]
    d088:	and	w0, w0, #0x2
    d08c:	cmp	w0, #0x0
    d090:	b.eq	d0a0 <pipeline_peekline@@Base+0x2edc>  // b.none
    d094:	mov	w0, #0x1                   	// #1
    d098:	str	w0, [sp, #172]
    d09c:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d0a0:	ldr	w0, [sp, #168]
    d0a4:	and	w0, w0, #0x1
    d0a8:	cmp	w0, #0x0
    d0ac:	b.eq	d0bc <pipeline_peekline@@Base+0x2ef8>  // b.none
    d0b0:	mov	w0, #0x3                   	// #3
    d0b4:	str	w0, [sp, #172]
    d0b8:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d0bc:	mov	w0, #0x5                   	// #5
    d0c0:	str	w0, [sp, #172]
    d0c4:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d0c8:	ldr	w0, [sp, #168]
    d0cc:	cmp	w0, #0xf
    d0d0:	b.gt	d0e4 <pipeline_peekline@@Base+0x2f20>
    d0d4:	ldr	w0, [sp, #168]
    d0d8:	and	w0, w0, #0x4
    d0dc:	cmp	w0, #0x0
    d0e0:	b.eq	d0f0 <pipeline_peekline@@Base+0x2f2c>  // b.none
    d0e4:	mov	w0, #0xa                   	// #10
    d0e8:	str	w0, [sp, #172]
    d0ec:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d0f0:	ldr	w0, [sp, #168]
    d0f4:	cmp	w0, #0x7
    d0f8:	b.le	d108 <pipeline_peekline@@Base+0x2f44>
    d0fc:	mov	w0, #0x8                   	// #8
    d100:	str	w0, [sp, #172]
    d104:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d108:	ldr	w0, [sp, #168]
    d10c:	and	w0, w0, #0x2
    d110:	cmp	w0, #0x0
    d114:	b.eq	d124 <pipeline_peekline@@Base+0x2f60>  // b.none
    d118:	mov	w0, #0x2                   	// #2
    d11c:	str	w0, [sp, #172]
    d120:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d124:	ldr	w0, [sp, #168]
    d128:	and	w0, w0, #0x1
    d12c:	cmp	w0, #0x0
    d130:	b.eq	d140 <pipeline_peekline@@Base+0x2f7c>  // b.none
    d134:	mov	w0, #0x4                   	// #4
    d138:	str	w0, [sp, #172]
    d13c:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d140:	mov	w0, #0x6                   	// #6
    d144:	str	w0, [sp, #172]
    d148:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d14c:	ldr	w0, [sp, #168]
    d150:	cmp	w0, #0xf
    d154:	b.gt	d168 <pipeline_peekline@@Base+0x2fa4>
    d158:	ldr	w0, [sp, #168]
    d15c:	and	w0, w0, #0x4
    d160:	cmp	w0, #0x0
    d164:	b.eq	d174 <pipeline_peekline@@Base+0x2fb0>  // b.none
    d168:	mov	w0, #0xc                   	// #12
    d16c:	str	w0, [sp, #172]
    d170:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d174:	mov	w0, #0xb                   	// #11
    d178:	str	w0, [sp, #172]
    d17c:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d180:	ldr	w0, [sp, #168]
    d184:	cmp	w0, #0x7
    d188:	b.le	d198 <pipeline_peekline@@Base+0x2fd4>
    d18c:	mov	w0, #0xe                   	// #14
    d190:	str	w0, [sp, #172]
    d194:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d198:	mov	w0, #0xd                   	// #13
    d19c:	str	w0, [sp, #172]
    d1a0:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d1a4:	mov	w0, #0xe                   	// #14
    d1a8:	str	w0, [sp, #172]
    d1ac:	mov	w0, #0x63                  	// #99
    d1b0:	strb	w0, [sp, #239]
    d1b4:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d1b8:	ldr	w0, [sp, #168]
    d1bc:	cmp	w0, #0x7
    d1c0:	b.le	d1d0 <pipeline_peekline@@Base+0x300c>
    d1c4:	mov	w0, #0x10                  	// #16
    d1c8:	str	w0, [sp, #172]
    d1cc:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d1d0:	mov	w0, #0xf                   	// #15
    d1d4:	str	w0, [sp, #172]
    d1d8:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d1dc:	mov	w0, #0x10                  	// #16
    d1e0:	str	w0, [sp, #172]
    d1e4:	mov	w0, #0x73                  	// #115
    d1e8:	strb	w0, [sp, #239]
    d1ec:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d1f0:	mov	w0, #0x11                  	// #17
    d1f4:	str	w0, [sp, #172]
    d1f8:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d1fc:	ldr	w0, [sp, #168]
    d200:	cmp	w0, #0xf
    d204:	b.gt	d218 <pipeline_peekline@@Base+0x3054>
    d208:	ldr	w0, [sp, #168]
    d20c:	and	w0, w0, #0x4
    d210:	cmp	w0, #0x0
    d214:	b.eq	d224 <pipeline_peekline@@Base+0x3060>  // b.none
    d218:	mov	w0, #0x16                  	// #22
    d21c:	str	w0, [sp, #172]
    d220:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d224:	ldr	w0, [sp, #168]
    d228:	cmp	w0, #0x7
    d22c:	b.le	d23c <pipeline_peekline@@Base+0x3078>
    d230:	mov	w0, #0x15                  	// #21
    d234:	str	w0, [sp, #172]
    d238:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d23c:	ldr	w0, [sp, #168]
    d240:	and	w0, w0, #0x2
    d244:	cmp	w0, #0x0
    d248:	b.eq	d258 <pipeline_peekline@@Base+0x3094>  // b.none
    d24c:	mov	w0, #0x12                  	// #18
    d250:	str	w0, [sp, #172]
    d254:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d258:	ldr	w0, [sp, #168]
    d25c:	and	w0, w0, #0x1
    d260:	cmp	w0, #0x0
    d264:	b.eq	d274 <pipeline_peekline@@Base+0x30b0>  // b.none
    d268:	mov	w0, #0x13                  	// #19
    d26c:	str	w0, [sp, #172]
    d270:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d274:	mov	w0, #0x14                  	// #20
    d278:	str	w0, [sp, #172]
    d27c:	b	d288 <pipeline_peekline@@Base+0x30c4>
    d280:	str	wzr, [sp, #172]
    d284:	nop
    d288:	ldr	w0, [sp, #172]
    d28c:	cmp	w0, #0x0
    d290:	b.eq	d48c <pipeline_peekline@@Base+0x32c8>  // b.none
    d294:	ldr	x0, [sp, #160]
    d298:	ldr	x1, [sp, #224]
    d29c:	str	x1, [x0, #80]
    d2a0:	ldr	x0, [sp, #160]
    d2a4:	ldr	x0, [x0, #80]
    d2a8:	cmn	x0, #0x1
    d2ac:	b.ne	d2d4 <pipeline_peekline@@Base+0x3110>  // b.any
    d2b0:	ldr	x0, [sp, #272]
    d2b4:	add	x1, x0, #0x1
    d2b8:	str	x1, [sp, #272]
    d2bc:	ldr	x1, [sp, #160]
    d2c0:	str	x0, [x1, #80]
    d2c4:	ldr	x0, [sp, #160]
    d2c8:	ldr	x0, [x0, #80]
    d2cc:	cmn	x0, #0x1
    d2d0:	b.eq	d688 <pipeline_peekline@@Base+0x34c4>  // b.none
    d2d4:	ldr	x0, [sp, #160]
    d2d8:	ldr	x0, [x0, #80]
    d2dc:	str	x0, [sp, #88]
    d2e0:	ldr	x1, [sp, #88]
    d2e4:	ldr	x0, [sp, #256]
    d2e8:	cmp	x1, x0
    d2ec:	b.cc	d414 <pipeline_peekline@@Base+0x3250>  // b.lo, b.ul, b.last
    d2f0:	ldr	x0, [sp, #256]
    d2f4:	cmp	x0, #0x0
    d2f8:	b.lt	d308 <pipeline_peekline@@Base+0x3144>  // b.tstop
    d2fc:	ldr	x0, [sp, #256]
    d300:	lsl	x0, x0, #1
    d304:	b	d30c <pipeline_peekline@@Base+0x3148>
    d308:	mov	x0, #0xffffffffffffffff    	// #-1
    d30c:	str	x0, [sp, #256]
    d310:	ldr	x1, [sp, #256]
    d314:	ldr	x0, [sp, #88]
    d318:	cmp	x1, x0
    d31c:	b.hi	d330 <pipeline_peekline@@Base+0x316c>  // b.pmore
    d320:	mov	x1, #0x1                   	// #1
    d324:	ldr	x0, [sp, #88]
    d328:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    d32c:	str	x0, [sp, #256]
    d330:	ldr	x1, [sp, #256]
    d334:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
    d338:	cmp	x1, x0
    d33c:	b.hi	d34c <pipeline_peekline@@Base+0x3188>  // b.pmore
    d340:	ldr	x0, [sp, #256]
    d344:	lsl	x0, x0, #5
    d348:	b	d350 <pipeline_peekline@@Base+0x318c>
    d34c:	mov	x0, #0xffffffffffffffff    	// #-1
    d350:	str	x0, [sp, #80]
    d354:	ldr	x0, [sp, #80]
    d358:	cmn	x0, #0x1
    d35c:	b.eq	d714 <pipeline_peekline@@Base+0x3550>  // b.none
    d360:	ldr	x0, [sp, #24]
    d364:	ldr	x1, [x0, #8]
    d368:	ldr	x0, [sp, #24]
    d36c:	add	x0, x0, #0x10
    d370:	cmp	x1, x0
    d374:	b.eq	d38c <pipeline_peekline@@Base+0x31c8>  // b.none
    d378:	ldr	x0, [sp, #24]
    d37c:	ldr	x0, [x0, #8]
    d380:	ldr	x1, [sp, #80]
    d384:	bl	2b20 <realloc@plt>
    d388:	b	d394 <pipeline_peekline@@Base+0x31d0>
    d38c:	ldr	x0, [sp, #80]
    d390:	bl	2aa0 <malloc@plt>
    d394:	str	x0, [sp, #72]
    d398:	ldr	x0, [sp, #72]
    d39c:	cmp	x0, #0x0
    d3a0:	b.eq	d71c <pipeline_peekline@@Base+0x3558>  // b.none
    d3a4:	ldr	x0, [sp, #24]
    d3a8:	ldr	x1, [x0, #8]
    d3ac:	ldr	x0, [sp, #24]
    d3b0:	add	x0, x0, #0x10
    d3b4:	cmp	x1, x0
    d3b8:	b.ne	d3dc <pipeline_peekline@@Base+0x3218>  // b.any
    d3bc:	ldr	x0, [sp, #24]
    d3c0:	ldr	x1, [x0, #8]
    d3c4:	ldr	x0, [sp, #24]
    d3c8:	ldr	x0, [x0]
    d3cc:	lsl	x0, x0, #5
    d3d0:	mov	x2, x0
    d3d4:	ldr	x0, [sp, #72]
    d3d8:	bl	28a0 <memcpy@plt>
    d3dc:	ldr	x0, [sp, #24]
    d3e0:	ldr	x1, [sp, #72]
    d3e4:	str	x1, [x0, #8]
    d3e8:	b	d414 <pipeline_peekline@@Base+0x3250>
    d3ec:	ldr	x0, [sp, #24]
    d3f0:	ldr	x1, [x0, #8]
    d3f4:	ldr	x0, [sp, #24]
    d3f8:	ldr	x0, [x0]
    d3fc:	add	x3, x0, #0x1
    d400:	ldr	x2, [sp, #24]
    d404:	str	x3, [x2]
    d408:	lsl	x0, x0, #5
    d40c:	add	x0, x1, x0
    d410:	str	wzr, [x0]
    d414:	ldr	x0, [sp, #24]
    d418:	ldr	x0, [x0]
    d41c:	ldr	x1, [sp, #88]
    d420:	cmp	x1, x0
    d424:	b.cs	d3ec <pipeline_peekline@@Base+0x3228>  // b.hs, b.nlast
    d428:	ldr	x0, [sp, #24]
    d42c:	ldr	x1, [x0, #8]
    d430:	ldr	x0, [sp, #88]
    d434:	lsl	x0, x0, #5
    d438:	add	x0, x1, x0
    d43c:	ldr	w0, [x0]
    d440:	cmp	w0, #0x0
    d444:	b.ne	d468 <pipeline_peekline@@Base+0x32a4>  // b.any
    d448:	ldr	x0, [sp, #24]
    d44c:	ldr	x1, [x0, #8]
    d450:	ldr	x0, [sp, #88]
    d454:	lsl	x0, x0, #5
    d458:	add	x0, x1, x0
    d45c:	ldr	w1, [sp, #172]
    d460:	str	w1, [x0]
    d464:	b	d48c <pipeline_peekline@@Base+0x32c8>
    d468:	ldr	x0, [sp, #24]
    d46c:	ldr	x1, [x0, #8]
    d470:	ldr	x0, [sp, #88]
    d474:	lsl	x0, x0, #5
    d478:	add	x0, x1, x0
    d47c:	ldr	w0, [x0]
    d480:	ldr	w1, [sp, #172]
    d484:	cmp	w1, w0
    d488:	b.ne	d690 <pipeline_peekline@@Base+0x34cc>  // b.any
    d48c:	ldr	x0, [sp, #160]
    d490:	ldrb	w1, [sp, #239]
    d494:	strb	w1, [x0, #72]
    d498:	ldr	x0, [sp, #160]
    d49c:	ldr	x1, [sp, #280]
    d4a0:	str	x1, [x0, #8]
    d4a4:	ldr	x0, [sp, #32]
    d4a8:	ldr	x0, [x0]
    d4ac:	add	x1, x0, #0x1
    d4b0:	ldr	x0, [sp, #32]
    d4b4:	str	x1, [x0]
    d4b8:	ldr	x0, [sp, #32]
    d4bc:	ldr	x0, [x0]
    d4c0:	ldr	x1, [sp, #264]
    d4c4:	cmp	x1, x0
    d4c8:	b.hi	d5dc <pipeline_peekline@@Base+0x3418>  // b.pmore
    d4cc:	ldr	x0, [sp, #264]
    d4d0:	cmp	x0, #0x0
    d4d4:	b.lt	d4e4 <pipeline_peekline@@Base+0x3320>  // b.tstop
    d4d8:	ldr	x0, [sp, #264]
    d4dc:	lsl	x0, x0, #1
    d4e0:	b	d4e8 <pipeline_peekline@@Base+0x3324>
    d4e4:	mov	x0, #0xffffffffffffffff    	// #-1
    d4e8:	str	x0, [sp, #264]
    d4ec:	ldr	x1, [sp, #264]
    d4f0:	mov	x0, #0xe8ba                	// #59578
    d4f4:	movk	x0, #0x8ba2, lsl #16
    d4f8:	movk	x0, #0xba2e, lsl #32
    d4fc:	movk	x0, #0x2e8, lsl #48
    d500:	cmp	x1, x0
    d504:	b.hi	d528 <pipeline_peekline@@Base+0x3364>  // b.pmore
    d508:	ldr	x1, [sp, #264]
    d50c:	mov	x0, x1
    d510:	lsl	x0, x0, #1
    d514:	add	x0, x0, x1
    d518:	lsl	x0, x0, #2
    d51c:	sub	x0, x0, x1
    d520:	lsl	x0, x0, #3
    d524:	b	d52c <pipeline_peekline@@Base+0x3368>
    d528:	mov	x0, #0xffffffffffffffff    	// #-1
    d52c:	str	x0, [sp, #64]
    d530:	ldr	x0, [sp, #64]
    d534:	cmn	x0, #0x1
    d538:	b.eq	d724 <pipeline_peekline@@Base+0x3560>  // b.none
    d53c:	ldr	x0, [sp, #32]
    d540:	ldr	x1, [x0, #8]
    d544:	ldr	x0, [sp, #32]
    d548:	add	x0, x0, #0x20
    d54c:	cmp	x1, x0
    d550:	b.eq	d568 <pipeline_peekline@@Base+0x33a4>  // b.none
    d554:	ldr	x0, [sp, #32]
    d558:	ldr	x0, [x0, #8]
    d55c:	ldr	x1, [sp, #64]
    d560:	bl	2b20 <realloc@plt>
    d564:	b	d570 <pipeline_peekline@@Base+0x33ac>
    d568:	ldr	x0, [sp, #64]
    d56c:	bl	2aa0 <malloc@plt>
    d570:	str	x0, [sp, #56]
    d574:	ldr	x0, [sp, #56]
    d578:	cmp	x0, #0x0
    d57c:	b.eq	d72c <pipeline_peekline@@Base+0x3568>  // b.none
    d580:	ldr	x0, [sp, #32]
    d584:	ldr	x1, [x0, #8]
    d588:	ldr	x0, [sp, #32]
    d58c:	add	x0, x0, #0x20
    d590:	cmp	x1, x0
    d594:	b.ne	d5d0 <pipeline_peekline@@Base+0x340c>  // b.any
    d598:	ldr	x0, [sp, #32]
    d59c:	ldr	x3, [x0, #8]
    d5a0:	ldr	x0, [sp, #32]
    d5a4:	ldr	x1, [x0]
    d5a8:	mov	x0, x1
    d5ac:	lsl	x0, x0, #1
    d5b0:	add	x0, x0, x1
    d5b4:	lsl	x0, x0, #2
    d5b8:	sub	x0, x0, x1
    d5bc:	lsl	x0, x0, #3
    d5c0:	mov	x2, x0
    d5c4:	mov	x1, x3
    d5c8:	ldr	x0, [sp, #56]
    d5cc:	bl	28a0 <memcpy@plt>
    d5d0:	ldr	x0, [sp, #32]
    d5d4:	ldr	x1, [sp, #56]
    d5d8:	str	x1, [x0, #8]
    d5dc:	ldr	x0, [sp, #280]
    d5e0:	ldrb	w0, [x0]
    d5e4:	cmp	w0, #0x0
    d5e8:	b.ne	c3bc <pipeline_peekline@@Base+0x21f8>  // b.any
    d5ec:	ldr	x0, [sp, #32]
    d5f0:	ldr	x2, [x0, #8]
    d5f4:	ldr	x0, [sp, #32]
    d5f8:	ldr	x1, [x0]
    d5fc:	mov	x0, x1
    d600:	lsl	x0, x0, #1
    d604:	add	x0, x0, x1
    d608:	lsl	x0, x0, #2
    d60c:	sub	x0, x0, x1
    d610:	lsl	x0, x0, #3
    d614:	add	x0, x2, x0
    d618:	ldr	x1, [sp, #280]
    d61c:	str	x1, [x0]
    d620:	ldr	x0, [sp, #32]
    d624:	ldr	x1, [sp, #248]
    d628:	str	x1, [x0, #16]
    d62c:	ldr	x0, [sp, #32]
    d630:	ldr	x1, [sp, #240]
    d634:	str	x1, [x0, #24]
    d638:	mov	w0, #0x0                   	// #0
    d63c:	b	d78c <pipeline_peekline@@Base+0x35c8>
    d640:	nop
    d644:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d648:	nop
    d64c:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d650:	nop
    d654:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d658:	nop
    d65c:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d660:	nop
    d664:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d668:	nop
    d66c:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d670:	nop
    d674:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d678:	nop
    d67c:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d680:	nop
    d684:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d688:	nop
    d68c:	b	d694 <pipeline_peekline@@Base+0x34d0>
    d690:	nop
    d694:	ldr	x0, [sp, #24]
    d698:	ldr	x1, [x0, #8]
    d69c:	ldr	x0, [sp, #24]
    d6a0:	add	x0, x0, #0x10
    d6a4:	cmp	x1, x0
    d6a8:	b.eq	d6b8 <pipeline_peekline@@Base+0x34f4>  // b.none
    d6ac:	ldr	x0, [sp, #24]
    d6b0:	ldr	x0, [x0, #8]
    d6b4:	bl	2c30 <free@plt>
    d6b8:	ldr	x0, [sp, #32]
    d6bc:	ldr	x1, [x0, #8]
    d6c0:	ldr	x0, [sp, #32]
    d6c4:	add	x0, x0, #0x20
    d6c8:	cmp	x1, x0
    d6cc:	b.eq	d6dc <pipeline_peekline@@Base+0x3518>  // b.none
    d6d0:	ldr	x0, [sp, #32]
    d6d4:	ldr	x0, [x0, #8]
    d6d8:	bl	2c30 <free@plt>
    d6dc:	bl	2e40 <__errno_location@plt>
    d6e0:	mov	x1, x0
    d6e4:	mov	w0, #0x16                  	// #22
    d6e8:	str	w0, [x1]
    d6ec:	mov	w0, #0xffffffff            	// #-1
    d6f0:	b	d78c <pipeline_peekline@@Base+0x35c8>
    d6f4:	nop
    d6f8:	b	d730 <pipeline_peekline@@Base+0x356c>
    d6fc:	nop
    d700:	b	d730 <pipeline_peekline@@Base+0x356c>
    d704:	nop
    d708:	b	d730 <pipeline_peekline@@Base+0x356c>
    d70c:	nop
    d710:	b	d730 <pipeline_peekline@@Base+0x356c>
    d714:	nop
    d718:	b	d730 <pipeline_peekline@@Base+0x356c>
    d71c:	nop
    d720:	b	d730 <pipeline_peekline@@Base+0x356c>
    d724:	nop
    d728:	b	d730 <pipeline_peekline@@Base+0x356c>
    d72c:	nop
    d730:	ldr	x0, [sp, #24]
    d734:	ldr	x1, [x0, #8]
    d738:	ldr	x0, [sp, #24]
    d73c:	add	x0, x0, #0x10
    d740:	cmp	x1, x0
    d744:	b.eq	d754 <pipeline_peekline@@Base+0x3590>  // b.none
    d748:	ldr	x0, [sp, #24]
    d74c:	ldr	x0, [x0, #8]
    d750:	bl	2c30 <free@plt>
    d754:	ldr	x0, [sp, #32]
    d758:	ldr	x1, [x0, #8]
    d75c:	ldr	x0, [sp, #32]
    d760:	add	x0, x0, #0x20
    d764:	cmp	x1, x0
    d768:	b.eq	d778 <pipeline_peekline@@Base+0x35b4>  // b.none
    d76c:	ldr	x0, [sp, #32]
    d770:	ldr	x0, [x0, #8]
    d774:	bl	2c30 <free@plt>
    d778:	bl	2e40 <__errno_location@plt>
    d77c:	mov	x1, x0
    d780:	mov	w0, #0xc                   	// #12
    d784:	str	w0, [x1]
    d788:	mov	w0, #0xffffffff            	// #-1
    d78c:	ldp	x29, x30, [sp], #288
    d790:	ret
    d794:	sub	sp, sp, #0x570
    d798:	stp	x29, x30, [sp]
    d79c:	mov	x29, sp
    d7a0:	str	x19, [sp, #16]
    d7a4:	str	x0, [x29, #88]
    d7a8:	str	x1, [x29, #80]
    d7ac:	str	x2, [x29, #72]
    d7b0:	mov	x19, x3
    d7b4:	add	x1, x29, #0x70
    d7b8:	add	x0, x29, #0x168
    d7bc:	mov	x2, x1
    d7c0:	mov	x1, x0
    d7c4:	ldr	x0, [x29, #72]
    d7c8:	bl	c350 <pipeline_peekline@@Base+0x218c>
    d7cc:	cmp	w0, #0x0
    d7d0:	b.ge	d7dc <pipeline_peekline@@Base+0x3618>  // b.tcont
    d7d4:	mov	x0, #0x0                   	// #0
    d7d8:	b	f8e4 <pipeline_peekline@@Base+0x5720>
    d7dc:	add	x2, x29, #0x20
    d7e0:	mov	x3, x19
    d7e4:	ldp	x0, x1, [x3]
    d7e8:	stp	x0, x1, [x2]
    d7ec:	ldp	x0, x1, [x3, #16]
    d7f0:	stp	x0, x1, [x2, #16]
    d7f4:	add	x1, x29, #0x70
    d7f8:	add	x0, x29, #0x20
    d7fc:	bl	ba18 <pipeline_peekline@@Base+0x1854>
    d800:	cmp	w0, #0x0
    d804:	b.ge	d858 <pipeline_peekline@@Base+0x3694>  // b.tcont
    d808:	ldr	x1, [x29, #368]
    d80c:	add	x0, x29, #0x168
    d810:	add	x0, x0, #0x20
    d814:	cmp	x1, x0
    d818:	b.eq	d824 <pipeline_peekline@@Base+0x3660>  // b.none
    d81c:	ldr	x0, [x29, #368]
    d820:	bl	2c30 <free@plt>
    d824:	ldr	x1, [x29, #120]
    d828:	add	x0, x29, #0x70
    d82c:	add	x0, x0, #0x10
    d830:	cmp	x1, x0
    d834:	b.eq	d840 <pipeline_peekline@@Base+0x367c>  // b.none
    d838:	ldr	x0, [x29, #120]
    d83c:	bl	2c30 <free@plt>
    d840:	bl	2e40 <__errno_location@plt>
    d844:	mov	x1, x0
    d848:	mov	w0, #0x16                  	// #22
    d84c:	str	w0, [x1]
    d850:	mov	x0, #0x0                   	// #0
    d854:	b	f8e4 <pipeline_peekline@@Base+0x5720>
    d858:	ldr	x0, [x29, #376]
    d85c:	ldr	x1, [x29, #384]
    d860:	mov	x3, #0x6                   	// #6
    d864:	mov	x2, x1
    d868:	mov	x1, x0
    d86c:	mov	x0, #0x7                   	// #7
    d870:	bl	b540 <pipeline_peekline@@Base+0x137c>
    d874:	str	x0, [x29, #1240]
    d878:	ldr	x0, [x29, #1240]
    d87c:	cmp	x0, #0xf9f
    d880:	b.hi	d8b4 <pipeline_peekline@@Base+0x36f0>  // b.pmore
    d884:	ldr	x0, [x29, #1240]
    d888:	add	x0, x0, #0xf
    d88c:	lsr	x0, x0, #4
    d890:	lsl	x0, x0, #4
    d894:	sub	sp, sp, x0
    d898:	mov	x0, sp
    d89c:	add	x0, x0, #0xf
    d8a0:	lsr	x0, x0, #4
    d8a4:	lsl	x0, x0, #4
    d8a8:	str	x0, [x29, #1360]
    d8ac:	str	xzr, [x29, #1352]
    d8b0:	b	d8e8 <pipeline_peekline@@Base+0x3724>
    d8b4:	ldr	x0, [x29, #1240]
    d8b8:	str	x0, [x29, #1232]
    d8bc:	ldr	x0, [x29, #1232]
    d8c0:	cmn	x0, #0x1
    d8c4:	b.eq	f884 <pipeline_peekline@@Base+0x56c0>  // b.none
    d8c8:	ldr	x0, [x29, #1232]
    d8cc:	bl	2aa0 <malloc@plt>
    d8d0:	str	x0, [x29, #1360]
    d8d4:	ldr	x0, [x29, #1360]
    d8d8:	cmp	x0, #0x0
    d8dc:	b.eq	f88c <pipeline_peekline@@Base+0x56c8>  // b.none
    d8e0:	ldr	x0, [x29, #1360]
    d8e4:	str	x0, [x29, #1352]
    d8e8:	ldr	x0, [x29, #88]
    d8ec:	cmp	x0, #0x0
    d8f0:	b.eq	d90c <pipeline_peekline@@Base+0x3748>  // b.none
    d8f4:	ldr	x0, [x29, #88]
    d8f8:	str	x0, [x29, #1384]
    d8fc:	ldr	x0, [x29, #80]
    d900:	ldr	x0, [x0]
    d904:	str	x0, [x29, #1336]
    d908:	b	d914 <pipeline_peekline@@Base+0x3750>
    d90c:	str	xzr, [x29, #1384]
    d910:	str	xzr, [x29, #1336]
    d914:	str	xzr, [x29, #1328]
    d918:	ldr	x0, [x29, #72]
    d91c:	str	x0, [x29, #1344]
    d920:	str	xzr, [x29, #1376]
    d924:	ldr	x0, [x29, #368]
    d928:	str	x0, [x29, #1368]
    d92c:	ldr	x0, [x29, #1368]
    d930:	ldr	x0, [x0]
    d934:	ldr	x1, [x29, #1344]
    d938:	cmp	x1, x0
    d93c:	b.eq	da70 <pipeline_peekline@@Base+0x38ac>  // b.none
    d940:	ldr	x0, [x29, #1368]
    d944:	ldr	x1, [x0]
    d948:	ldr	x0, [x29, #1344]
    d94c:	sub	x0, x1, x0
    d950:	str	x0, [x29, #1224]
    d954:	ldr	x1, [x29, #1224]
    d958:	ldr	x0, [x29, #1328]
    d95c:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    d960:	str	x0, [x29, #1216]
    d964:	ldr	x1, [x29, #1216]
    d968:	ldr	x0, [x29, #1336]
    d96c:	cmp	x1, x0
    d970:	b.ls	da50 <pipeline_peekline@@Base+0x388c>  // b.plast
    d974:	ldr	x0, [x29, #1336]
    d978:	cmp	x0, #0x0
    d97c:	b.eq	d9a0 <pipeline_peekline@@Base+0x37dc>  // b.none
    d980:	ldr	x0, [x29, #1336]
    d984:	cmp	x0, #0x0
    d988:	b.lt	d998 <pipeline_peekline@@Base+0x37d4>  // b.tstop
    d98c:	ldr	x0, [x29, #1336]
    d990:	lsl	x0, x0, #1
    d994:	b	d9a4 <pipeline_peekline@@Base+0x37e0>
    d998:	mov	x0, #0xffffffffffffffff    	// #-1
    d99c:	b	d9a4 <pipeline_peekline@@Base+0x37e0>
    d9a0:	mov	x0, #0xc                   	// #12
    d9a4:	str	x0, [x29, #1336]
    d9a8:	ldr	x1, [x29, #1216]
    d9ac:	ldr	x0, [x29, #1336]
    d9b0:	cmp	x1, x0
    d9b4:	b.ls	d9c0 <pipeline_peekline@@Base+0x37fc>  // b.plast
    d9b8:	ldr	x0, [x29, #1216]
    d9bc:	str	x0, [x29, #1336]
    d9c0:	ldr	x0, [x29, #1336]
    d9c4:	str	x0, [x29, #1208]
    d9c8:	ldr	x0, [x29, #1208]
    d9cc:	cmn	x0, #0x1
    d9d0:	b.eq	f7fc <pipeline_peekline@@Base+0x5638>  // b.none
    d9d4:	ldr	x1, [x29, #1384]
    d9d8:	ldr	x0, [x29, #88]
    d9dc:	cmp	x1, x0
    d9e0:	b.eq	d9f0 <pipeline_peekline@@Base+0x382c>  // b.none
    d9e4:	ldr	x0, [x29, #1384]
    d9e8:	cmp	x0, #0x0
    d9ec:	b.ne	da00 <pipeline_peekline@@Base+0x383c>  // b.any
    d9f0:	ldr	x0, [x29, #1208]
    d9f4:	bl	2aa0 <malloc@plt>
    d9f8:	str	x0, [x29, #1320]
    d9fc:	b	da10 <pipeline_peekline@@Base+0x384c>
    da00:	ldr	x1, [x29, #1208]
    da04:	ldr	x0, [x29, #1384]
    da08:	bl	2b20 <realloc@plt>
    da0c:	str	x0, [x29, #1320]
    da10:	ldr	x0, [x29, #1320]
    da14:	cmp	x0, #0x0
    da18:	b.eq	f804 <pipeline_peekline@@Base+0x5640>  // b.none
    da1c:	ldr	x1, [x29, #1384]
    da20:	ldr	x0, [x29, #88]
    da24:	cmp	x1, x0
    da28:	b.ne	da48 <pipeline_peekline@@Base+0x3884>  // b.any
    da2c:	ldr	x0, [x29, #1328]
    da30:	cmp	x0, #0x0
    da34:	b.eq	da48 <pipeline_peekline@@Base+0x3884>  // b.none
    da38:	ldr	x2, [x29, #1328]
    da3c:	ldr	x1, [x29, #1384]
    da40:	ldr	x0, [x29, #1320]
    da44:	bl	28a0 <memcpy@plt>
    da48:	ldr	x0, [x29, #1320]
    da4c:	str	x0, [x29, #1384]
    da50:	ldr	x1, [x29, #1384]
    da54:	ldr	x0, [x29, #1328]
    da58:	add	x0, x1, x0
    da5c:	ldr	x2, [x29, #1224]
    da60:	ldr	x1, [x29, #1344]
    da64:	bl	28a0 <memcpy@plt>
    da68:	ldr	x0, [x29, #1216]
    da6c:	str	x0, [x29, #1328]
    da70:	ldr	x0, [x29, #360]
    da74:	ldr	x1, [x29, #1376]
    da78:	cmp	x1, x0
    da7c:	b.eq	f5a4 <pipeline_peekline@@Base+0x53e0>  // b.none
    da80:	ldr	x0, [x29, #1368]
    da84:	ldrb	w0, [x0, #72]
    da88:	cmp	w0, #0x25
    da8c:	b.ne	dbc0 <pipeline_peekline@@Base+0x39fc>  // b.any
    da90:	ldr	x0, [x29, #1368]
    da94:	ldr	x0, [x0, #80]
    da98:	cmn	x0, #0x1
    da9c:	b.eq	daa4 <pipeline_peekline@@Base+0x38e0>  // b.none
    daa0:	bl	2bb0 <abort@plt>
    daa4:	mov	x1, #0x1                   	// #1
    daa8:	ldr	x0, [x29, #1328]
    daac:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    dab0:	str	x0, [x29, #1032]
    dab4:	ldr	x1, [x29, #1032]
    dab8:	ldr	x0, [x29, #1336]
    dabc:	cmp	x1, x0
    dac0:	b.ls	dba0 <pipeline_peekline@@Base+0x39dc>  // b.plast
    dac4:	ldr	x0, [x29, #1336]
    dac8:	cmp	x0, #0x0
    dacc:	b.eq	daf0 <pipeline_peekline@@Base+0x392c>  // b.none
    dad0:	ldr	x0, [x29, #1336]
    dad4:	cmp	x0, #0x0
    dad8:	b.lt	dae8 <pipeline_peekline@@Base+0x3924>  // b.tstop
    dadc:	ldr	x0, [x29, #1336]
    dae0:	lsl	x0, x0, #1
    dae4:	b	daf4 <pipeline_peekline@@Base+0x3930>
    dae8:	mov	x0, #0xffffffffffffffff    	// #-1
    daec:	b	daf4 <pipeline_peekline@@Base+0x3930>
    daf0:	mov	x0, #0xc                   	// #12
    daf4:	str	x0, [x29, #1336]
    daf8:	ldr	x1, [x29, #1032]
    dafc:	ldr	x0, [x29, #1336]
    db00:	cmp	x1, x0
    db04:	b.ls	db10 <pipeline_peekline@@Base+0x394c>  // b.plast
    db08:	ldr	x0, [x29, #1032]
    db0c:	str	x0, [x29, #1336]
    db10:	ldr	x0, [x29, #1336]
    db14:	str	x0, [x29, #1024]
    db18:	ldr	x0, [x29, #1024]
    db1c:	cmn	x0, #0x1
    db20:	b.eq	f80c <pipeline_peekline@@Base+0x5648>  // b.none
    db24:	ldr	x1, [x29, #1384]
    db28:	ldr	x0, [x29, #88]
    db2c:	cmp	x1, x0
    db30:	b.eq	db40 <pipeline_peekline@@Base+0x397c>  // b.none
    db34:	ldr	x0, [x29, #1384]
    db38:	cmp	x0, #0x0
    db3c:	b.ne	db50 <pipeline_peekline@@Base+0x398c>  // b.any
    db40:	ldr	x0, [x29, #1024]
    db44:	bl	2aa0 <malloc@plt>
    db48:	str	x0, [x29, #1312]
    db4c:	b	db60 <pipeline_peekline@@Base+0x399c>
    db50:	ldr	x1, [x29, #1024]
    db54:	ldr	x0, [x29, #1384]
    db58:	bl	2b20 <realloc@plt>
    db5c:	str	x0, [x29, #1312]
    db60:	ldr	x0, [x29, #1312]
    db64:	cmp	x0, #0x0
    db68:	b.eq	f814 <pipeline_peekline@@Base+0x5650>  // b.none
    db6c:	ldr	x1, [x29, #1384]
    db70:	ldr	x0, [x29, #88]
    db74:	cmp	x1, x0
    db78:	b.ne	db98 <pipeline_peekline@@Base+0x39d4>  // b.any
    db7c:	ldr	x0, [x29, #1328]
    db80:	cmp	x0, #0x0
    db84:	b.eq	db98 <pipeline_peekline@@Base+0x39d4>  // b.none
    db88:	ldr	x2, [x29, #1328]
    db8c:	ldr	x1, [x29, #1384]
    db90:	ldr	x0, [x29, #1312]
    db94:	bl	28a0 <memcpy@plt>
    db98:	ldr	x0, [x29, #1312]
    db9c:	str	x0, [x29, #1384]
    dba0:	ldr	x1, [x29, #1384]
    dba4:	ldr	x0, [x29, #1328]
    dba8:	add	x0, x1, x0
    dbac:	mov	w1, #0x25                  	// #37
    dbb0:	strb	w1, [x0]
    dbb4:	ldr	x0, [x29, #1032]
    dbb8:	str	x0, [x29, #1328]
    dbbc:	b	f57c <pipeline_peekline@@Base+0x53b8>
    dbc0:	ldr	x0, [x29, #1368]
    dbc4:	ldr	x0, [x0, #80]
    dbc8:	cmn	x0, #0x1
    dbcc:	b.ne	dbd4 <pipeline_peekline@@Base+0x3a10>  // b.any
    dbd0:	bl	2bb0 <abort@plt>
    dbd4:	ldr	x0, [x29, #1368]
    dbd8:	ldrb	w0, [x0, #72]
    dbdc:	cmp	w0, #0x6e
    dbe0:	b.ne	dd00 <pipeline_peekline@@Base+0x3b3c>  // b.any
    dbe4:	ldr	x1, [x29, #120]
    dbe8:	ldr	x0, [x29, #1368]
    dbec:	ldr	x0, [x0, #80]
    dbf0:	lsl	x0, x0, #5
    dbf4:	add	x0, x1, x0
    dbf8:	ldr	w0, [x0]
    dbfc:	cmp	w0, #0x16
    dc00:	b.eq	dcd8 <pipeline_peekline@@Base+0x3b14>  // b.none
    dc04:	cmp	w0, #0x16
    dc08:	b.hi	dcfc <pipeline_peekline@@Base+0x3b38>  // b.pmore
    dc0c:	cmp	w0, #0x15
    dc10:	b.eq	dcb4 <pipeline_peekline@@Base+0x3af0>  // b.none
    dc14:	cmp	w0, #0x15
    dc18:	b.hi	dcfc <pipeline_peekline@@Base+0x3b38>  // b.pmore
    dc1c:	cmp	w0, #0x14
    dc20:	b.eq	dc90 <pipeline_peekline@@Base+0x3acc>  // b.none
    dc24:	cmp	w0, #0x14
    dc28:	b.hi	dcfc <pipeline_peekline@@Base+0x3b38>  // b.pmore
    dc2c:	cmp	w0, #0x12
    dc30:	b.eq	dc40 <pipeline_peekline@@Base+0x3a7c>  // b.none
    dc34:	cmp	w0, #0x13
    dc38:	b.eq	dc68 <pipeline_peekline@@Base+0x3aa4>  // b.none
    dc3c:	b	dcfc <pipeline_peekline@@Base+0x3b38>
    dc40:	ldr	x1, [x29, #120]
    dc44:	ldr	x0, [x29, #1368]
    dc48:	ldr	x0, [x0, #80]
    dc4c:	lsl	x0, x0, #5
    dc50:	add	x0, x1, x0
    dc54:	ldr	x0, [x0, #16]
    dc58:	ldr	x1, [x29, #1328]
    dc5c:	sxtb	w1, w1
    dc60:	strb	w1, [x0]
    dc64:	b	f57c <pipeline_peekline@@Base+0x53b8>
    dc68:	ldr	x1, [x29, #120]
    dc6c:	ldr	x0, [x29, #1368]
    dc70:	ldr	x0, [x0, #80]
    dc74:	lsl	x0, x0, #5
    dc78:	add	x0, x1, x0
    dc7c:	ldr	x0, [x0, #16]
    dc80:	ldr	x1, [x29, #1328]
    dc84:	sxth	w1, w1
    dc88:	strh	w1, [x0]
    dc8c:	b	f57c <pipeline_peekline@@Base+0x53b8>
    dc90:	ldr	x1, [x29, #120]
    dc94:	ldr	x0, [x29, #1368]
    dc98:	ldr	x0, [x0, #80]
    dc9c:	lsl	x0, x0, #5
    dca0:	add	x0, x1, x0
    dca4:	ldr	x0, [x0, #16]
    dca8:	ldr	x1, [x29, #1328]
    dcac:	str	w1, [x0]
    dcb0:	b	f57c <pipeline_peekline@@Base+0x53b8>
    dcb4:	ldr	x1, [x29, #120]
    dcb8:	ldr	x0, [x29, #1368]
    dcbc:	ldr	x0, [x0, #80]
    dcc0:	lsl	x0, x0, #5
    dcc4:	add	x0, x1, x0
    dcc8:	ldr	x0, [x0, #16]
    dccc:	ldr	x1, [x29, #1328]
    dcd0:	str	x1, [x0]
    dcd4:	b	f57c <pipeline_peekline@@Base+0x53b8>
    dcd8:	ldr	x1, [x29, #120]
    dcdc:	ldr	x0, [x29, #1368]
    dce0:	ldr	x0, [x0, #80]
    dce4:	lsl	x0, x0, #5
    dce8:	add	x0, x1, x0
    dcec:	ldr	x0, [x0, #16]
    dcf0:	ldr	x1, [x29, #1328]
    dcf4:	str	x1, [x0]
    dcf8:	b	f57c <pipeline_peekline@@Base+0x53b8>
    dcfc:	bl	2bb0 <abort@plt>
    dd00:	ldr	x1, [x29, #120]
    dd04:	ldr	x0, [x29, #1368]
    dd08:	ldr	x0, [x0, #80]
    dd0c:	lsl	x0, x0, #5
    dd10:	add	x0, x1, x0
    dd14:	ldr	w0, [x0]
    dd18:	str	w0, [x29, #1204]
    dd1c:	ldr	x0, [x29, #1368]
    dd20:	ldr	w0, [x0, #16]
    dd24:	str	w0, [x29, #1200]
    dd28:	ldr	x0, [x29, #1360]
    dd2c:	str	x0, [x29, #1304]
    dd30:	ldr	x0, [x29, #1304]
    dd34:	add	x1, x0, #0x1
    dd38:	str	x1, [x29, #1304]
    dd3c:	mov	w1, #0x25                  	// #37
    dd40:	strb	w1, [x0]
    dd44:	ldr	w0, [x29, #1200]
    dd48:	and	w0, w0, #0x1
    dd4c:	cmp	w0, #0x0
    dd50:	b.eq	dd68 <pipeline_peekline@@Base+0x3ba4>  // b.none
    dd54:	ldr	x0, [x29, #1304]
    dd58:	add	x1, x0, #0x1
    dd5c:	str	x1, [x29, #1304]
    dd60:	mov	w1, #0x27                  	// #39
    dd64:	strb	w1, [x0]
    dd68:	ldr	w0, [x29, #1200]
    dd6c:	and	w0, w0, #0x2
    dd70:	cmp	w0, #0x0
    dd74:	b.eq	dd8c <pipeline_peekline@@Base+0x3bc8>  // b.none
    dd78:	ldr	x0, [x29, #1304]
    dd7c:	add	x1, x0, #0x1
    dd80:	str	x1, [x29, #1304]
    dd84:	mov	w1, #0x2d                  	// #45
    dd88:	strb	w1, [x0]
    dd8c:	ldr	w0, [x29, #1200]
    dd90:	and	w0, w0, #0x4
    dd94:	cmp	w0, #0x0
    dd98:	b.eq	ddb0 <pipeline_peekline@@Base+0x3bec>  // b.none
    dd9c:	ldr	x0, [x29, #1304]
    dda0:	add	x1, x0, #0x1
    dda4:	str	x1, [x29, #1304]
    dda8:	mov	w1, #0x2b                  	// #43
    ddac:	strb	w1, [x0]
    ddb0:	ldr	w0, [x29, #1200]
    ddb4:	and	w0, w0, #0x8
    ddb8:	cmp	w0, #0x0
    ddbc:	b.eq	ddd4 <pipeline_peekline@@Base+0x3c10>  // b.none
    ddc0:	ldr	x0, [x29, #1304]
    ddc4:	add	x1, x0, #0x1
    ddc8:	str	x1, [x29, #1304]
    ddcc:	mov	w1, #0x20                  	// #32
    ddd0:	strb	w1, [x0]
    ddd4:	ldr	w0, [x29, #1200]
    ddd8:	and	w0, w0, #0x10
    dddc:	cmp	w0, #0x0
    dde0:	b.eq	ddf8 <pipeline_peekline@@Base+0x3c34>  // b.none
    dde4:	ldr	x0, [x29, #1304]
    dde8:	add	x1, x0, #0x1
    ddec:	str	x1, [x29, #1304]
    ddf0:	mov	w1, #0x23                  	// #35
    ddf4:	strb	w1, [x0]
    ddf8:	ldr	w0, [x29, #1200]
    ddfc:	and	w0, w0, #0x40
    de00:	cmp	w0, #0x0
    de04:	b.eq	de1c <pipeline_peekline@@Base+0x3c58>  // b.none
    de08:	ldr	x0, [x29, #1304]
    de0c:	add	x1, x0, #0x1
    de10:	str	x1, [x29, #1304]
    de14:	mov	w1, #0x49                  	// #73
    de18:	strb	w1, [x0]
    de1c:	ldr	w0, [x29, #1200]
    de20:	and	w0, w0, #0x20
    de24:	cmp	w0, #0x0
    de28:	b.eq	de40 <pipeline_peekline@@Base+0x3c7c>  // b.none
    de2c:	ldr	x0, [x29, #1304]
    de30:	add	x1, x0, #0x1
    de34:	str	x1, [x29, #1304]
    de38:	mov	w1, #0x30                  	// #48
    de3c:	strb	w1, [x0]
    de40:	ldr	x0, [x29, #1368]
    de44:	ldr	x1, [x0, #24]
    de48:	ldr	x0, [x29, #1368]
    de4c:	ldr	x0, [x0, #32]
    de50:	cmp	x1, x0
    de54:	b.eq	de98 <pipeline_peekline@@Base+0x3cd4>  // b.none
    de58:	ldr	x0, [x29, #1368]
    de5c:	ldr	x1, [x0, #32]
    de60:	ldr	x0, [x29, #1368]
    de64:	ldr	x0, [x0, #24]
    de68:	sub	x0, x1, x0
    de6c:	str	x0, [x29, #1192]
    de70:	ldr	x0, [x29, #1368]
    de74:	ldr	x0, [x0, #24]
    de78:	ldr	x2, [x29, #1192]
    de7c:	mov	x1, x0
    de80:	ldr	x0, [x29, #1304]
    de84:	bl	28a0 <memcpy@plt>
    de88:	ldr	x1, [x29, #1304]
    de8c:	ldr	x0, [x29, #1192]
    de90:	add	x0, x1, x0
    de94:	str	x0, [x29, #1304]
    de98:	ldr	x0, [x29, #1368]
    de9c:	ldr	x1, [x0, #48]
    dea0:	ldr	x0, [x29, #1368]
    dea4:	ldr	x0, [x0, #56]
    dea8:	cmp	x1, x0
    deac:	b.eq	def0 <pipeline_peekline@@Base+0x3d2c>  // b.none
    deb0:	ldr	x0, [x29, #1368]
    deb4:	ldr	x1, [x0, #56]
    deb8:	ldr	x0, [x29, #1368]
    debc:	ldr	x0, [x0, #48]
    dec0:	sub	x0, x1, x0
    dec4:	str	x0, [x29, #1184]
    dec8:	ldr	x0, [x29, #1368]
    decc:	ldr	x0, [x0, #48]
    ded0:	ldr	x2, [x29, #1184]
    ded4:	mov	x1, x0
    ded8:	ldr	x0, [x29, #1304]
    dedc:	bl	28a0 <memcpy@plt>
    dee0:	ldr	x1, [x29, #1304]
    dee4:	ldr	x0, [x29, #1184]
    dee8:	add	x0, x1, x0
    deec:	str	x0, [x29, #1304]
    def0:	ldr	w0, [x29, #1204]
    def4:	cmp	w0, #0x10
    def8:	b.eq	df78 <pipeline_peekline@@Base+0x3db4>  // b.none
    defc:	ldr	w0, [x29, #1204]
    df00:	cmp	w0, #0x10
    df04:	b.hi	dfa8 <pipeline_peekline@@Base+0x3de4>  // b.pmore
    df08:	ldr	w0, [x29, #1204]
    df0c:	cmp	w0, #0xe
    df10:	b.eq	df78 <pipeline_peekline@@Base+0x3db4>  // b.none
    df14:	ldr	w0, [x29, #1204]
    df18:	cmp	w0, #0xe
    df1c:	b.hi	dfa8 <pipeline_peekline@@Base+0x3de4>  // b.pmore
    df20:	ldr	w0, [x29, #1204]
    df24:	cmp	w0, #0xc
    df28:	b.eq	df90 <pipeline_peekline@@Base+0x3dcc>  // b.none
    df2c:	ldr	w0, [x29, #1204]
    df30:	cmp	w0, #0xc
    df34:	b.hi	dfa8 <pipeline_peekline@@Base+0x3de4>  // b.pmore
    df38:	ldr	w0, [x29, #1204]
    df3c:	cmp	w0, #0x8
    df40:	b.hi	df54 <pipeline_peekline@@Base+0x3d90>  // b.pmore
    df44:	ldr	w0, [x29, #1204]
    df48:	cmp	w0, #0x7
    df4c:	b.cs	df78 <pipeline_peekline@@Base+0x3db4>  // b.hs, b.nlast
    df50:	b	dfa8 <pipeline_peekline@@Base+0x3de4>
    df54:	ldr	w0, [x29, #1204]
    df58:	sub	w0, w0, #0x9
    df5c:	cmp	w0, #0x1
    df60:	b.hi	dfa8 <pipeline_peekline@@Base+0x3de4>  // b.pmore
    df64:	ldr	x0, [x29, #1304]
    df68:	add	x1, x0, #0x1
    df6c:	str	x1, [x29, #1304]
    df70:	mov	w1, #0x6c                  	// #108
    df74:	strb	w1, [x0]
    df78:	ldr	x0, [x29, #1304]
    df7c:	add	x1, x0, #0x1
    df80:	str	x1, [x29, #1304]
    df84:	mov	w1, #0x6c                  	// #108
    df88:	strb	w1, [x0]
    df8c:	b	dfac <pipeline_peekline@@Base+0x3de8>
    df90:	ldr	x0, [x29, #1304]
    df94:	add	x1, x0, #0x1
    df98:	str	x1, [x29, #1304]
    df9c:	mov	w1, #0x4c                  	// #76
    dfa0:	strb	w1, [x0]
    dfa4:	b	dfac <pipeline_peekline@@Base+0x3de8>
    dfa8:	nop
    dfac:	ldr	x0, [x29, #1368]
    dfb0:	ldrb	w1, [x0, #72]
    dfb4:	ldr	x0, [x29, #1304]
    dfb8:	strb	w1, [x0]
    dfbc:	ldr	x0, [x29, #1304]
    dfc0:	add	x0, x0, #0x1
    dfc4:	strb	wzr, [x0]
    dfc8:	str	wzr, [x29, #1300]
    dfcc:	ldr	x0, [x29, #1368]
    dfd0:	ldr	x0, [x0, #40]
    dfd4:	cmn	x0, #0x1
    dfd8:	b.eq	e034 <pipeline_peekline@@Base+0x3e70>  // b.none
    dfdc:	ldr	x1, [x29, #120]
    dfe0:	ldr	x0, [x29, #1368]
    dfe4:	ldr	x0, [x0, #40]
    dfe8:	lsl	x0, x0, #5
    dfec:	add	x0, x1, x0
    dff0:	ldr	w0, [x0]
    dff4:	cmp	w0, #0x5
    dff8:	b.eq	e000 <pipeline_peekline@@Base+0x3e3c>  // b.none
    dffc:	bl	2bb0 <abort@plt>
    e000:	ldr	x1, [x29, #120]
    e004:	ldr	x0, [x29, #1368]
    e008:	ldr	x0, [x0, #40]
    e00c:	lsl	x0, x0, #5
    e010:	add	x1, x1, x0
    e014:	ldr	w0, [x29, #1300]
    e018:	add	w2, w0, #0x1
    e01c:	str	w2, [x29, #1300]
    e020:	ldr	w2, [x1, #16]
    e024:	mov	w0, w0
    e028:	lsl	x0, x0, #2
    e02c:	add	x1, x29, #0x68
    e030:	str	w2, [x1, x0]
    e034:	ldr	x0, [x29, #1368]
    e038:	ldr	x0, [x0, #64]
    e03c:	cmn	x0, #0x1
    e040:	b.eq	e09c <pipeline_peekline@@Base+0x3ed8>  // b.none
    e044:	ldr	x1, [x29, #120]
    e048:	ldr	x0, [x29, #1368]
    e04c:	ldr	x0, [x0, #64]
    e050:	lsl	x0, x0, #5
    e054:	add	x0, x1, x0
    e058:	ldr	w0, [x0]
    e05c:	cmp	w0, #0x5
    e060:	b.eq	e068 <pipeline_peekline@@Base+0x3ea4>  // b.none
    e064:	bl	2bb0 <abort@plt>
    e068:	ldr	x1, [x29, #120]
    e06c:	ldr	x0, [x29, #1368]
    e070:	ldr	x0, [x0, #64]
    e074:	lsl	x0, x0, #5
    e078:	add	x1, x1, x0
    e07c:	ldr	w0, [x29, #1300]
    e080:	add	w2, w0, #0x1
    e084:	str	w2, [x29, #1300]
    e088:	ldr	w2, [x1, #16]
    e08c:	mov	w0, w0
    e090:	lsl	x0, x0, #2
    e094:	add	x1, x29, #0x68
    e098:	str	w2, [x1, x0]
    e09c:	mov	x1, #0x2                   	// #2
    e0a0:	ldr	x0, [x29, #1328]
    e0a4:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    e0a8:	mov	x1, x0
    e0ac:	ldr	x0, [x29, #1336]
    e0b0:	cmp	x0, x1
    e0b4:	b.cs	e1a8 <pipeline_peekline@@Base+0x3fe4>  // b.hs, b.nlast
    e0b8:	ldr	x0, [x29, #1336]
    e0bc:	cmp	x0, #0x0
    e0c0:	b.eq	e0e4 <pipeline_peekline@@Base+0x3f20>  // b.none
    e0c4:	ldr	x0, [x29, #1336]
    e0c8:	cmp	x0, #0x0
    e0cc:	b.lt	e0dc <pipeline_peekline@@Base+0x3f18>  // b.tstop
    e0d0:	ldr	x0, [x29, #1336]
    e0d4:	lsl	x0, x0, #1
    e0d8:	b	e0e8 <pipeline_peekline@@Base+0x3f24>
    e0dc:	mov	x0, #0xffffffffffffffff    	// #-1
    e0e0:	b	e0e8 <pipeline_peekline@@Base+0x3f24>
    e0e4:	mov	x0, #0xc                   	// #12
    e0e8:	str	x0, [x29, #1336]
    e0ec:	mov	x1, #0x2                   	// #2
    e0f0:	ldr	x0, [x29, #1328]
    e0f4:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    e0f8:	mov	x1, x0
    e0fc:	ldr	x0, [x29, #1336]
    e100:	cmp	x0, x1
    e104:	b.cs	e118 <pipeline_peekline@@Base+0x3f54>  // b.hs, b.nlast
    e108:	mov	x1, #0x2                   	// #2
    e10c:	ldr	x0, [x29, #1328]
    e110:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    e114:	str	x0, [x29, #1336]
    e118:	ldr	x0, [x29, #1336]
    e11c:	str	x0, [x29, #1176]
    e120:	ldr	x0, [x29, #1176]
    e124:	cmn	x0, #0x1
    e128:	b.eq	f81c <pipeline_peekline@@Base+0x5658>  // b.none
    e12c:	ldr	x1, [x29, #1384]
    e130:	ldr	x0, [x29, #88]
    e134:	cmp	x1, x0
    e138:	b.eq	e148 <pipeline_peekline@@Base+0x3f84>  // b.none
    e13c:	ldr	x0, [x29, #1384]
    e140:	cmp	x0, #0x0
    e144:	b.ne	e158 <pipeline_peekline@@Base+0x3f94>  // b.any
    e148:	ldr	x0, [x29, #1176]
    e14c:	bl	2aa0 <malloc@plt>
    e150:	str	x0, [x29, #1288]
    e154:	b	e168 <pipeline_peekline@@Base+0x3fa4>
    e158:	ldr	x1, [x29, #1176]
    e15c:	ldr	x0, [x29, #1384]
    e160:	bl	2b20 <realloc@plt>
    e164:	str	x0, [x29, #1288]
    e168:	ldr	x0, [x29, #1288]
    e16c:	cmp	x0, #0x0
    e170:	b.eq	f824 <pipeline_peekline@@Base+0x5660>  // b.none
    e174:	ldr	x1, [x29, #1384]
    e178:	ldr	x0, [x29, #88]
    e17c:	cmp	x1, x0
    e180:	b.ne	e1a0 <pipeline_peekline@@Base+0x3fdc>  // b.any
    e184:	ldr	x0, [x29, #1328]
    e188:	cmp	x0, #0x0
    e18c:	b.eq	e1a0 <pipeline_peekline@@Base+0x3fdc>  // b.none
    e190:	ldr	x2, [x29, #1328]
    e194:	ldr	x1, [x29, #1384]
    e198:	ldr	x0, [x29, #1288]
    e19c:	bl	28a0 <memcpy@plt>
    e1a0:	ldr	x0, [x29, #1288]
    e1a4:	str	x0, [x29, #1384]
    e1a8:	ldr	x1, [x29, #1384]
    e1ac:	ldr	x0, [x29, #1328]
    e1b0:	add	x0, x1, x0
    e1b4:	strb	wzr, [x0]
    e1b8:	bl	2e40 <__errno_location@plt>
    e1bc:	ldr	w0, [x0]
    e1c0:	str	w0, [x29, #1172]
    e1c4:	mov	w0, #0xffffffff            	// #-1
    e1c8:	str	w0, [x29, #100]
    e1cc:	str	wzr, [x29, #1284]
    e1d0:	ldr	x1, [x29, #1336]
    e1d4:	ldr	x0, [x29, #1328]
    e1d8:	sub	x0, x1, x0
    e1dc:	str	x0, [x29, #1272]
    e1e0:	ldr	x1, [x29, #1272]
    e1e4:	mov	x0, #0x7fffffff            	// #2147483647
    e1e8:	cmp	x1, x0
    e1ec:	b.ls	e1f8 <pipeline_peekline@@Base+0x4034>  // b.plast
    e1f0:	mov	x0, #0x7fffffff            	// #2147483647
    e1f4:	str	x0, [x29, #1272]
    e1f8:	bl	2e40 <__errno_location@plt>
    e1fc:	str	wzr, [x0]
    e200:	ldr	w0, [x29, #1204]
    e204:	sub	w0, w0, #0x1
    e208:	cmp	w0, #0x10
    e20c:	b.hi	f26c <pipeline_peekline@@Base+0x50a8>  // b.pmore
    e210:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5e3c>
    e214:	add	x1, x1, #0x44c
    e218:	ldr	w0, [x1, w0, uxtw #2]
    e21c:	adr	x1, e228 <pipeline_peekline@@Base+0x4064>
    e220:	add	x0, x1, w0, sxtw #2
    e224:	br	x0
    e228:	ldr	x1, [x29, #120]
    e22c:	ldr	x0, [x29, #1368]
    e230:	ldr	x0, [x0, #80]
    e234:	lsl	x0, x0, #5
    e238:	add	x0, x1, x0
    e23c:	ldrsb	w0, [x0, #16]
    e240:	str	w0, [x29, #1056]
    e244:	ldr	w0, [x29, #1300]
    e248:	cmp	w0, #0x2
    e24c:	b.eq	e2d8 <pipeline_peekline@@Base+0x4114>  // b.none
    e250:	ldr	w0, [x29, #1300]
    e254:	cmp	w0, #0x2
    e258:	b.hi	e314 <pipeline_peekline@@Base+0x4150>  // b.pmore
    e25c:	ldr	w0, [x29, #1300]
    e260:	cmp	w0, #0x0
    e264:	b.eq	e278 <pipeline_peekline@@Base+0x40b4>  // b.none
    e268:	ldr	w0, [x29, #1300]
    e26c:	cmp	w0, #0x1
    e270:	b.eq	e2a4 <pipeline_peekline@@Base+0x40e0>  // b.none
    e274:	b	e314 <pipeline_peekline@@Base+0x4150>
    e278:	ldr	x1, [x29, #1384]
    e27c:	ldr	x0, [x29, #1328]
    e280:	add	x0, x1, x0
    e284:	add	x1, x29, #0x64
    e288:	mov	x4, x1
    e28c:	ldr	w3, [x29, #1056]
    e290:	ldr	x2, [x29, #1360]
    e294:	ldr	x1, [x29, #1272]
    e298:	bl	2a50 <snprintf@plt>
    e29c:	str	w0, [x29, #1284]
    e2a0:	b	e318 <pipeline_peekline@@Base+0x4154>
    e2a4:	ldr	x1, [x29, #1384]
    e2a8:	ldr	x0, [x29, #1328]
    e2ac:	add	x0, x1, x0
    e2b0:	ldr	w1, [x29, #104]
    e2b4:	add	x2, x29, #0x64
    e2b8:	mov	x5, x2
    e2bc:	ldr	w4, [x29, #1056]
    e2c0:	mov	w3, w1
    e2c4:	ldr	x2, [x29, #1360]
    e2c8:	ldr	x1, [x29, #1272]
    e2cc:	bl	2a50 <snprintf@plt>
    e2d0:	str	w0, [x29, #1284]
    e2d4:	b	e318 <pipeline_peekline@@Base+0x4154>
    e2d8:	ldr	x1, [x29, #1384]
    e2dc:	ldr	x0, [x29, #1328]
    e2e0:	add	x0, x1, x0
    e2e4:	ldr	w1, [x29, #104]
    e2e8:	ldr	w2, [x29, #108]
    e2ec:	add	x3, x29, #0x64
    e2f0:	mov	x6, x3
    e2f4:	ldr	w5, [x29, #1056]
    e2f8:	mov	w4, w2
    e2fc:	mov	w3, w1
    e300:	ldr	x2, [x29, #1360]
    e304:	ldr	x1, [x29, #1272]
    e308:	bl	2a50 <snprintf@plt>
    e30c:	str	w0, [x29, #1284]
    e310:	b	e318 <pipeline_peekline@@Base+0x4154>
    e314:	bl	2bb0 <abort@plt>
    e318:	b	f270 <pipeline_peekline@@Base+0x50ac>
    e31c:	ldr	x1, [x29, #120]
    e320:	ldr	x0, [x29, #1368]
    e324:	ldr	x0, [x0, #80]
    e328:	lsl	x0, x0, #5
    e32c:	add	x0, x1, x0
    e330:	ldrb	w0, [x0, #16]
    e334:	str	w0, [x29, #1060]
    e338:	ldr	w0, [x29, #1300]
    e33c:	cmp	w0, #0x2
    e340:	b.eq	e3cc <pipeline_peekline@@Base+0x4208>  // b.none
    e344:	ldr	w0, [x29, #1300]
    e348:	cmp	w0, #0x2
    e34c:	b.hi	e408 <pipeline_peekline@@Base+0x4244>  // b.pmore
    e350:	ldr	w0, [x29, #1300]
    e354:	cmp	w0, #0x0
    e358:	b.eq	e36c <pipeline_peekline@@Base+0x41a8>  // b.none
    e35c:	ldr	w0, [x29, #1300]
    e360:	cmp	w0, #0x1
    e364:	b.eq	e398 <pipeline_peekline@@Base+0x41d4>  // b.none
    e368:	b	e408 <pipeline_peekline@@Base+0x4244>
    e36c:	ldr	x1, [x29, #1384]
    e370:	ldr	x0, [x29, #1328]
    e374:	add	x0, x1, x0
    e378:	add	x1, x29, #0x64
    e37c:	mov	x4, x1
    e380:	ldr	w3, [x29, #1060]
    e384:	ldr	x2, [x29, #1360]
    e388:	ldr	x1, [x29, #1272]
    e38c:	bl	2a50 <snprintf@plt>
    e390:	str	w0, [x29, #1284]
    e394:	b	e40c <pipeline_peekline@@Base+0x4248>
    e398:	ldr	x1, [x29, #1384]
    e39c:	ldr	x0, [x29, #1328]
    e3a0:	add	x0, x1, x0
    e3a4:	ldr	w1, [x29, #104]
    e3a8:	add	x2, x29, #0x64
    e3ac:	mov	x5, x2
    e3b0:	ldr	w4, [x29, #1060]
    e3b4:	mov	w3, w1
    e3b8:	ldr	x2, [x29, #1360]
    e3bc:	ldr	x1, [x29, #1272]
    e3c0:	bl	2a50 <snprintf@plt>
    e3c4:	str	w0, [x29, #1284]
    e3c8:	b	e40c <pipeline_peekline@@Base+0x4248>
    e3cc:	ldr	x1, [x29, #1384]
    e3d0:	ldr	x0, [x29, #1328]
    e3d4:	add	x0, x1, x0
    e3d8:	ldr	w1, [x29, #104]
    e3dc:	ldr	w2, [x29, #108]
    e3e0:	add	x3, x29, #0x64
    e3e4:	mov	x6, x3
    e3e8:	ldr	w5, [x29, #1060]
    e3ec:	mov	w4, w2
    e3f0:	mov	w3, w1
    e3f4:	ldr	x2, [x29, #1360]
    e3f8:	ldr	x1, [x29, #1272]
    e3fc:	bl	2a50 <snprintf@plt>
    e400:	str	w0, [x29, #1284]
    e404:	b	e40c <pipeline_peekline@@Base+0x4248>
    e408:	bl	2bb0 <abort@plt>
    e40c:	b	f270 <pipeline_peekline@@Base+0x50ac>
    e410:	ldr	x1, [x29, #120]
    e414:	ldr	x0, [x29, #1368]
    e418:	ldr	x0, [x0, #80]
    e41c:	lsl	x0, x0, #5
    e420:	add	x0, x1, x0
    e424:	ldrsh	w0, [x0, #16]
    e428:	str	w0, [x29, #1064]
    e42c:	ldr	w0, [x29, #1300]
    e430:	cmp	w0, #0x2
    e434:	b.eq	e4c0 <pipeline_peekline@@Base+0x42fc>  // b.none
    e438:	ldr	w0, [x29, #1300]
    e43c:	cmp	w0, #0x2
    e440:	b.hi	e4fc <pipeline_peekline@@Base+0x4338>  // b.pmore
    e444:	ldr	w0, [x29, #1300]
    e448:	cmp	w0, #0x0
    e44c:	b.eq	e460 <pipeline_peekline@@Base+0x429c>  // b.none
    e450:	ldr	w0, [x29, #1300]
    e454:	cmp	w0, #0x1
    e458:	b.eq	e48c <pipeline_peekline@@Base+0x42c8>  // b.none
    e45c:	b	e4fc <pipeline_peekline@@Base+0x4338>
    e460:	ldr	x1, [x29, #1384]
    e464:	ldr	x0, [x29, #1328]
    e468:	add	x0, x1, x0
    e46c:	add	x1, x29, #0x64
    e470:	mov	x4, x1
    e474:	ldr	w3, [x29, #1064]
    e478:	ldr	x2, [x29, #1360]
    e47c:	ldr	x1, [x29, #1272]
    e480:	bl	2a50 <snprintf@plt>
    e484:	str	w0, [x29, #1284]
    e488:	b	e500 <pipeline_peekline@@Base+0x433c>
    e48c:	ldr	x1, [x29, #1384]
    e490:	ldr	x0, [x29, #1328]
    e494:	add	x0, x1, x0
    e498:	ldr	w1, [x29, #104]
    e49c:	add	x2, x29, #0x64
    e4a0:	mov	x5, x2
    e4a4:	ldr	w4, [x29, #1064]
    e4a8:	mov	w3, w1
    e4ac:	ldr	x2, [x29, #1360]
    e4b0:	ldr	x1, [x29, #1272]
    e4b4:	bl	2a50 <snprintf@plt>
    e4b8:	str	w0, [x29, #1284]
    e4bc:	b	e500 <pipeline_peekline@@Base+0x433c>
    e4c0:	ldr	x1, [x29, #1384]
    e4c4:	ldr	x0, [x29, #1328]
    e4c8:	add	x0, x1, x0
    e4cc:	ldr	w1, [x29, #104]
    e4d0:	ldr	w2, [x29, #108]
    e4d4:	add	x3, x29, #0x64
    e4d8:	mov	x6, x3
    e4dc:	ldr	w5, [x29, #1064]
    e4e0:	mov	w4, w2
    e4e4:	mov	w3, w1
    e4e8:	ldr	x2, [x29, #1360]
    e4ec:	ldr	x1, [x29, #1272]
    e4f0:	bl	2a50 <snprintf@plt>
    e4f4:	str	w0, [x29, #1284]
    e4f8:	b	e500 <pipeline_peekline@@Base+0x433c>
    e4fc:	bl	2bb0 <abort@plt>
    e500:	b	f270 <pipeline_peekline@@Base+0x50ac>
    e504:	ldr	x1, [x29, #120]
    e508:	ldr	x0, [x29, #1368]
    e50c:	ldr	x0, [x0, #80]
    e510:	lsl	x0, x0, #5
    e514:	add	x0, x1, x0
    e518:	ldrh	w0, [x0, #16]
    e51c:	str	w0, [x29, #1068]
    e520:	ldr	w0, [x29, #1300]
    e524:	cmp	w0, #0x2
    e528:	b.eq	e5b4 <pipeline_peekline@@Base+0x43f0>  // b.none
    e52c:	ldr	w0, [x29, #1300]
    e530:	cmp	w0, #0x2
    e534:	b.hi	e5f0 <pipeline_peekline@@Base+0x442c>  // b.pmore
    e538:	ldr	w0, [x29, #1300]
    e53c:	cmp	w0, #0x0
    e540:	b.eq	e554 <pipeline_peekline@@Base+0x4390>  // b.none
    e544:	ldr	w0, [x29, #1300]
    e548:	cmp	w0, #0x1
    e54c:	b.eq	e580 <pipeline_peekline@@Base+0x43bc>  // b.none
    e550:	b	e5f0 <pipeline_peekline@@Base+0x442c>
    e554:	ldr	x1, [x29, #1384]
    e558:	ldr	x0, [x29, #1328]
    e55c:	add	x0, x1, x0
    e560:	add	x1, x29, #0x64
    e564:	mov	x4, x1
    e568:	ldr	w3, [x29, #1068]
    e56c:	ldr	x2, [x29, #1360]
    e570:	ldr	x1, [x29, #1272]
    e574:	bl	2a50 <snprintf@plt>
    e578:	str	w0, [x29, #1284]
    e57c:	b	e5f4 <pipeline_peekline@@Base+0x4430>
    e580:	ldr	x1, [x29, #1384]
    e584:	ldr	x0, [x29, #1328]
    e588:	add	x0, x1, x0
    e58c:	ldr	w1, [x29, #104]
    e590:	add	x2, x29, #0x64
    e594:	mov	x5, x2
    e598:	ldr	w4, [x29, #1068]
    e59c:	mov	w3, w1
    e5a0:	ldr	x2, [x29, #1360]
    e5a4:	ldr	x1, [x29, #1272]
    e5a8:	bl	2a50 <snprintf@plt>
    e5ac:	str	w0, [x29, #1284]
    e5b0:	b	e5f4 <pipeline_peekline@@Base+0x4430>
    e5b4:	ldr	x1, [x29, #1384]
    e5b8:	ldr	x0, [x29, #1328]
    e5bc:	add	x0, x1, x0
    e5c0:	ldr	w1, [x29, #104]
    e5c4:	ldr	w2, [x29, #108]
    e5c8:	add	x3, x29, #0x64
    e5cc:	mov	x6, x3
    e5d0:	ldr	w5, [x29, #1068]
    e5d4:	mov	w4, w2
    e5d8:	mov	w3, w1
    e5dc:	ldr	x2, [x29, #1360]
    e5e0:	ldr	x1, [x29, #1272]
    e5e4:	bl	2a50 <snprintf@plt>
    e5e8:	str	w0, [x29, #1284]
    e5ec:	b	e5f4 <pipeline_peekline@@Base+0x4430>
    e5f0:	bl	2bb0 <abort@plt>
    e5f4:	b	f270 <pipeline_peekline@@Base+0x50ac>
    e5f8:	ldr	x1, [x29, #120]
    e5fc:	ldr	x0, [x29, #1368]
    e600:	ldr	x0, [x0, #80]
    e604:	lsl	x0, x0, #5
    e608:	add	x0, x1, x0
    e60c:	ldr	w0, [x0, #16]
    e610:	str	w0, [x29, #1072]
    e614:	ldr	w0, [x29, #1300]
    e618:	cmp	w0, #0x2
    e61c:	b.eq	e6a8 <pipeline_peekline@@Base+0x44e4>  // b.none
    e620:	ldr	w0, [x29, #1300]
    e624:	cmp	w0, #0x2
    e628:	b.hi	e6e4 <pipeline_peekline@@Base+0x4520>  // b.pmore
    e62c:	ldr	w0, [x29, #1300]
    e630:	cmp	w0, #0x0
    e634:	b.eq	e648 <pipeline_peekline@@Base+0x4484>  // b.none
    e638:	ldr	w0, [x29, #1300]
    e63c:	cmp	w0, #0x1
    e640:	b.eq	e674 <pipeline_peekline@@Base+0x44b0>  // b.none
    e644:	b	e6e4 <pipeline_peekline@@Base+0x4520>
    e648:	ldr	x1, [x29, #1384]
    e64c:	ldr	x0, [x29, #1328]
    e650:	add	x0, x1, x0
    e654:	add	x1, x29, #0x64
    e658:	mov	x4, x1
    e65c:	ldr	w3, [x29, #1072]
    e660:	ldr	x2, [x29, #1360]
    e664:	ldr	x1, [x29, #1272]
    e668:	bl	2a50 <snprintf@plt>
    e66c:	str	w0, [x29, #1284]
    e670:	b	e6e8 <pipeline_peekline@@Base+0x4524>
    e674:	ldr	x1, [x29, #1384]
    e678:	ldr	x0, [x29, #1328]
    e67c:	add	x0, x1, x0
    e680:	ldr	w1, [x29, #104]
    e684:	add	x2, x29, #0x64
    e688:	mov	x5, x2
    e68c:	ldr	w4, [x29, #1072]
    e690:	mov	w3, w1
    e694:	ldr	x2, [x29, #1360]
    e698:	ldr	x1, [x29, #1272]
    e69c:	bl	2a50 <snprintf@plt>
    e6a0:	str	w0, [x29, #1284]
    e6a4:	b	e6e8 <pipeline_peekline@@Base+0x4524>
    e6a8:	ldr	x1, [x29, #1384]
    e6ac:	ldr	x0, [x29, #1328]
    e6b0:	add	x0, x1, x0
    e6b4:	ldr	w1, [x29, #104]
    e6b8:	ldr	w2, [x29, #108]
    e6bc:	add	x3, x29, #0x64
    e6c0:	mov	x6, x3
    e6c4:	ldr	w5, [x29, #1072]
    e6c8:	mov	w4, w2
    e6cc:	mov	w3, w1
    e6d0:	ldr	x2, [x29, #1360]
    e6d4:	ldr	x1, [x29, #1272]
    e6d8:	bl	2a50 <snprintf@plt>
    e6dc:	str	w0, [x29, #1284]
    e6e0:	b	e6e8 <pipeline_peekline@@Base+0x4524>
    e6e4:	bl	2bb0 <abort@plt>
    e6e8:	b	f270 <pipeline_peekline@@Base+0x50ac>
    e6ec:	ldr	x1, [x29, #120]
    e6f0:	ldr	x0, [x29, #1368]
    e6f4:	ldr	x0, [x0, #80]
    e6f8:	lsl	x0, x0, #5
    e6fc:	add	x0, x1, x0
    e700:	ldr	w0, [x0, #16]
    e704:	str	w0, [x29, #1076]
    e708:	ldr	w0, [x29, #1300]
    e70c:	cmp	w0, #0x2
    e710:	b.eq	e79c <pipeline_peekline@@Base+0x45d8>  // b.none
    e714:	ldr	w0, [x29, #1300]
    e718:	cmp	w0, #0x2
    e71c:	b.hi	e7d8 <pipeline_peekline@@Base+0x4614>  // b.pmore
    e720:	ldr	w0, [x29, #1300]
    e724:	cmp	w0, #0x0
    e728:	b.eq	e73c <pipeline_peekline@@Base+0x4578>  // b.none
    e72c:	ldr	w0, [x29, #1300]
    e730:	cmp	w0, #0x1
    e734:	b.eq	e768 <pipeline_peekline@@Base+0x45a4>  // b.none
    e738:	b	e7d8 <pipeline_peekline@@Base+0x4614>
    e73c:	ldr	x1, [x29, #1384]
    e740:	ldr	x0, [x29, #1328]
    e744:	add	x0, x1, x0
    e748:	add	x1, x29, #0x64
    e74c:	mov	x4, x1
    e750:	ldr	w3, [x29, #1076]
    e754:	ldr	x2, [x29, #1360]
    e758:	ldr	x1, [x29, #1272]
    e75c:	bl	2a50 <snprintf@plt>
    e760:	str	w0, [x29, #1284]
    e764:	b	e7dc <pipeline_peekline@@Base+0x4618>
    e768:	ldr	x1, [x29, #1384]
    e76c:	ldr	x0, [x29, #1328]
    e770:	add	x0, x1, x0
    e774:	ldr	w1, [x29, #104]
    e778:	add	x2, x29, #0x64
    e77c:	mov	x5, x2
    e780:	ldr	w4, [x29, #1076]
    e784:	mov	w3, w1
    e788:	ldr	x2, [x29, #1360]
    e78c:	ldr	x1, [x29, #1272]
    e790:	bl	2a50 <snprintf@plt>
    e794:	str	w0, [x29, #1284]
    e798:	b	e7dc <pipeline_peekline@@Base+0x4618>
    e79c:	ldr	x1, [x29, #1384]
    e7a0:	ldr	x0, [x29, #1328]
    e7a4:	add	x0, x1, x0
    e7a8:	ldr	w1, [x29, #104]
    e7ac:	ldr	w2, [x29, #108]
    e7b0:	add	x3, x29, #0x64
    e7b4:	mov	x6, x3
    e7b8:	ldr	w5, [x29, #1076]
    e7bc:	mov	w4, w2
    e7c0:	mov	w3, w1
    e7c4:	ldr	x2, [x29, #1360]
    e7c8:	ldr	x1, [x29, #1272]
    e7cc:	bl	2a50 <snprintf@plt>
    e7d0:	str	w0, [x29, #1284]
    e7d4:	b	e7dc <pipeline_peekline@@Base+0x4618>
    e7d8:	bl	2bb0 <abort@plt>
    e7dc:	b	f270 <pipeline_peekline@@Base+0x50ac>
    e7e0:	ldr	x1, [x29, #120]
    e7e4:	ldr	x0, [x29, #1368]
    e7e8:	ldr	x0, [x0, #80]
    e7ec:	lsl	x0, x0, #5
    e7f0:	add	x0, x1, x0
    e7f4:	ldr	x0, [x0, #16]
    e7f8:	str	x0, [x29, #1080]
    e7fc:	ldr	w0, [x29, #1300]
    e800:	cmp	w0, #0x2
    e804:	b.eq	e890 <pipeline_peekline@@Base+0x46cc>  // b.none
    e808:	ldr	w0, [x29, #1300]
    e80c:	cmp	w0, #0x2
    e810:	b.hi	e8cc <pipeline_peekline@@Base+0x4708>  // b.pmore
    e814:	ldr	w0, [x29, #1300]
    e818:	cmp	w0, #0x0
    e81c:	b.eq	e830 <pipeline_peekline@@Base+0x466c>  // b.none
    e820:	ldr	w0, [x29, #1300]
    e824:	cmp	w0, #0x1
    e828:	b.eq	e85c <pipeline_peekline@@Base+0x4698>  // b.none
    e82c:	b	e8cc <pipeline_peekline@@Base+0x4708>
    e830:	ldr	x1, [x29, #1384]
    e834:	ldr	x0, [x29, #1328]
    e838:	add	x0, x1, x0
    e83c:	add	x1, x29, #0x64
    e840:	mov	x4, x1
    e844:	ldr	x3, [x29, #1080]
    e848:	ldr	x2, [x29, #1360]
    e84c:	ldr	x1, [x29, #1272]
    e850:	bl	2a50 <snprintf@plt>
    e854:	str	w0, [x29, #1284]
    e858:	b	e8d0 <pipeline_peekline@@Base+0x470c>
    e85c:	ldr	x1, [x29, #1384]
    e860:	ldr	x0, [x29, #1328]
    e864:	add	x0, x1, x0
    e868:	ldr	w1, [x29, #104]
    e86c:	add	x2, x29, #0x64
    e870:	mov	x5, x2
    e874:	ldr	x4, [x29, #1080]
    e878:	mov	w3, w1
    e87c:	ldr	x2, [x29, #1360]
    e880:	ldr	x1, [x29, #1272]
    e884:	bl	2a50 <snprintf@plt>
    e888:	str	w0, [x29, #1284]
    e88c:	b	e8d0 <pipeline_peekline@@Base+0x470c>
    e890:	ldr	x1, [x29, #1384]
    e894:	ldr	x0, [x29, #1328]
    e898:	add	x0, x1, x0
    e89c:	ldr	w1, [x29, #104]
    e8a0:	ldr	w2, [x29, #108]
    e8a4:	add	x3, x29, #0x64
    e8a8:	mov	x6, x3
    e8ac:	ldr	x5, [x29, #1080]
    e8b0:	mov	w4, w2
    e8b4:	mov	w3, w1
    e8b8:	ldr	x2, [x29, #1360]
    e8bc:	ldr	x1, [x29, #1272]
    e8c0:	bl	2a50 <snprintf@plt>
    e8c4:	str	w0, [x29, #1284]
    e8c8:	b	e8d0 <pipeline_peekline@@Base+0x470c>
    e8cc:	bl	2bb0 <abort@plt>
    e8d0:	b	f270 <pipeline_peekline@@Base+0x50ac>
    e8d4:	ldr	x1, [x29, #120]
    e8d8:	ldr	x0, [x29, #1368]
    e8dc:	ldr	x0, [x0, #80]
    e8e0:	lsl	x0, x0, #5
    e8e4:	add	x0, x1, x0
    e8e8:	ldr	x0, [x0, #16]
    e8ec:	str	x0, [x29, #1088]
    e8f0:	ldr	w0, [x29, #1300]
    e8f4:	cmp	w0, #0x2
    e8f8:	b.eq	e984 <pipeline_peekline@@Base+0x47c0>  // b.none
    e8fc:	ldr	w0, [x29, #1300]
    e900:	cmp	w0, #0x2
    e904:	b.hi	e9c0 <pipeline_peekline@@Base+0x47fc>  // b.pmore
    e908:	ldr	w0, [x29, #1300]
    e90c:	cmp	w0, #0x0
    e910:	b.eq	e924 <pipeline_peekline@@Base+0x4760>  // b.none
    e914:	ldr	w0, [x29, #1300]
    e918:	cmp	w0, #0x1
    e91c:	b.eq	e950 <pipeline_peekline@@Base+0x478c>  // b.none
    e920:	b	e9c0 <pipeline_peekline@@Base+0x47fc>
    e924:	ldr	x1, [x29, #1384]
    e928:	ldr	x0, [x29, #1328]
    e92c:	add	x0, x1, x0
    e930:	add	x1, x29, #0x64
    e934:	mov	x4, x1
    e938:	ldr	x3, [x29, #1088]
    e93c:	ldr	x2, [x29, #1360]
    e940:	ldr	x1, [x29, #1272]
    e944:	bl	2a50 <snprintf@plt>
    e948:	str	w0, [x29, #1284]
    e94c:	b	e9c4 <pipeline_peekline@@Base+0x4800>
    e950:	ldr	x1, [x29, #1384]
    e954:	ldr	x0, [x29, #1328]
    e958:	add	x0, x1, x0
    e95c:	ldr	w1, [x29, #104]
    e960:	add	x2, x29, #0x64
    e964:	mov	x5, x2
    e968:	ldr	x4, [x29, #1088]
    e96c:	mov	w3, w1
    e970:	ldr	x2, [x29, #1360]
    e974:	ldr	x1, [x29, #1272]
    e978:	bl	2a50 <snprintf@plt>
    e97c:	str	w0, [x29, #1284]
    e980:	b	e9c4 <pipeline_peekline@@Base+0x4800>
    e984:	ldr	x1, [x29, #1384]
    e988:	ldr	x0, [x29, #1328]
    e98c:	add	x0, x1, x0
    e990:	ldr	w1, [x29, #104]
    e994:	ldr	w2, [x29, #108]
    e998:	add	x3, x29, #0x64
    e99c:	mov	x6, x3
    e9a0:	ldr	x5, [x29, #1088]
    e9a4:	mov	w4, w2
    e9a8:	mov	w3, w1
    e9ac:	ldr	x2, [x29, #1360]
    e9b0:	ldr	x1, [x29, #1272]
    e9b4:	bl	2a50 <snprintf@plt>
    e9b8:	str	w0, [x29, #1284]
    e9bc:	b	e9c4 <pipeline_peekline@@Base+0x4800>
    e9c0:	bl	2bb0 <abort@plt>
    e9c4:	b	f270 <pipeline_peekline@@Base+0x50ac>
    e9c8:	ldr	x1, [x29, #120]
    e9cc:	ldr	x0, [x29, #1368]
    e9d0:	ldr	x0, [x0, #80]
    e9d4:	lsl	x0, x0, #5
    e9d8:	add	x0, x1, x0
    e9dc:	ldr	x0, [x0, #16]
    e9e0:	str	x0, [x29, #1096]
    e9e4:	ldr	w0, [x29, #1300]
    e9e8:	cmp	w0, #0x2
    e9ec:	b.eq	ea78 <pipeline_peekline@@Base+0x48b4>  // b.none
    e9f0:	ldr	w0, [x29, #1300]
    e9f4:	cmp	w0, #0x2
    e9f8:	b.hi	eab4 <pipeline_peekline@@Base+0x48f0>  // b.pmore
    e9fc:	ldr	w0, [x29, #1300]
    ea00:	cmp	w0, #0x0
    ea04:	b.eq	ea18 <pipeline_peekline@@Base+0x4854>  // b.none
    ea08:	ldr	w0, [x29, #1300]
    ea0c:	cmp	w0, #0x1
    ea10:	b.eq	ea44 <pipeline_peekline@@Base+0x4880>  // b.none
    ea14:	b	eab4 <pipeline_peekline@@Base+0x48f0>
    ea18:	ldr	x1, [x29, #1384]
    ea1c:	ldr	x0, [x29, #1328]
    ea20:	add	x0, x1, x0
    ea24:	add	x1, x29, #0x64
    ea28:	mov	x4, x1
    ea2c:	ldr	x3, [x29, #1096]
    ea30:	ldr	x2, [x29, #1360]
    ea34:	ldr	x1, [x29, #1272]
    ea38:	bl	2a50 <snprintf@plt>
    ea3c:	str	w0, [x29, #1284]
    ea40:	b	eab8 <pipeline_peekline@@Base+0x48f4>
    ea44:	ldr	x1, [x29, #1384]
    ea48:	ldr	x0, [x29, #1328]
    ea4c:	add	x0, x1, x0
    ea50:	ldr	w1, [x29, #104]
    ea54:	add	x2, x29, #0x64
    ea58:	mov	x5, x2
    ea5c:	ldr	x4, [x29, #1096]
    ea60:	mov	w3, w1
    ea64:	ldr	x2, [x29, #1360]
    ea68:	ldr	x1, [x29, #1272]
    ea6c:	bl	2a50 <snprintf@plt>
    ea70:	str	w0, [x29, #1284]
    ea74:	b	eab8 <pipeline_peekline@@Base+0x48f4>
    ea78:	ldr	x1, [x29, #1384]
    ea7c:	ldr	x0, [x29, #1328]
    ea80:	add	x0, x1, x0
    ea84:	ldr	w1, [x29, #104]
    ea88:	ldr	w2, [x29, #108]
    ea8c:	add	x3, x29, #0x64
    ea90:	mov	x6, x3
    ea94:	ldr	x5, [x29, #1096]
    ea98:	mov	w4, w2
    ea9c:	mov	w3, w1
    eaa0:	ldr	x2, [x29, #1360]
    eaa4:	ldr	x1, [x29, #1272]
    eaa8:	bl	2a50 <snprintf@plt>
    eaac:	str	w0, [x29, #1284]
    eab0:	b	eab8 <pipeline_peekline@@Base+0x48f4>
    eab4:	bl	2bb0 <abort@plt>
    eab8:	b	f270 <pipeline_peekline@@Base+0x50ac>
    eabc:	ldr	x1, [x29, #120]
    eac0:	ldr	x0, [x29, #1368]
    eac4:	ldr	x0, [x0, #80]
    eac8:	lsl	x0, x0, #5
    eacc:	add	x0, x1, x0
    ead0:	ldr	x0, [x0, #16]
    ead4:	str	x0, [x29, #1104]
    ead8:	ldr	w0, [x29, #1300]
    eadc:	cmp	w0, #0x2
    eae0:	b.eq	eb6c <pipeline_peekline@@Base+0x49a8>  // b.none
    eae4:	ldr	w0, [x29, #1300]
    eae8:	cmp	w0, #0x2
    eaec:	b.hi	eba8 <pipeline_peekline@@Base+0x49e4>  // b.pmore
    eaf0:	ldr	w0, [x29, #1300]
    eaf4:	cmp	w0, #0x0
    eaf8:	b.eq	eb0c <pipeline_peekline@@Base+0x4948>  // b.none
    eafc:	ldr	w0, [x29, #1300]
    eb00:	cmp	w0, #0x1
    eb04:	b.eq	eb38 <pipeline_peekline@@Base+0x4974>  // b.none
    eb08:	b	eba8 <pipeline_peekline@@Base+0x49e4>
    eb0c:	ldr	x1, [x29, #1384]
    eb10:	ldr	x0, [x29, #1328]
    eb14:	add	x0, x1, x0
    eb18:	add	x1, x29, #0x64
    eb1c:	mov	x4, x1
    eb20:	ldr	x3, [x29, #1104]
    eb24:	ldr	x2, [x29, #1360]
    eb28:	ldr	x1, [x29, #1272]
    eb2c:	bl	2a50 <snprintf@plt>
    eb30:	str	w0, [x29, #1284]
    eb34:	b	ebac <pipeline_peekline@@Base+0x49e8>
    eb38:	ldr	x1, [x29, #1384]
    eb3c:	ldr	x0, [x29, #1328]
    eb40:	add	x0, x1, x0
    eb44:	ldr	w1, [x29, #104]
    eb48:	add	x2, x29, #0x64
    eb4c:	mov	x5, x2
    eb50:	ldr	x4, [x29, #1104]
    eb54:	mov	w3, w1
    eb58:	ldr	x2, [x29, #1360]
    eb5c:	ldr	x1, [x29, #1272]
    eb60:	bl	2a50 <snprintf@plt>
    eb64:	str	w0, [x29, #1284]
    eb68:	b	ebac <pipeline_peekline@@Base+0x49e8>
    eb6c:	ldr	x1, [x29, #1384]
    eb70:	ldr	x0, [x29, #1328]
    eb74:	add	x0, x1, x0
    eb78:	ldr	w1, [x29, #104]
    eb7c:	ldr	w2, [x29, #108]
    eb80:	add	x3, x29, #0x64
    eb84:	mov	x6, x3
    eb88:	ldr	x5, [x29, #1104]
    eb8c:	mov	w4, w2
    eb90:	mov	w3, w1
    eb94:	ldr	x2, [x29, #1360]
    eb98:	ldr	x1, [x29, #1272]
    eb9c:	bl	2a50 <snprintf@plt>
    eba0:	str	w0, [x29, #1284]
    eba4:	b	ebac <pipeline_peekline@@Base+0x49e8>
    eba8:	bl	2bb0 <abort@plt>
    ebac:	b	f270 <pipeline_peekline@@Base+0x50ac>
    ebb0:	ldr	x1, [x29, #120]
    ebb4:	ldr	x0, [x29, #1368]
    ebb8:	ldr	x0, [x0, #80]
    ebbc:	lsl	x0, x0, #5
    ebc0:	add	x0, x1, x0
    ebc4:	ldr	d0, [x0, #16]
    ebc8:	str	d0, [x29, #1112]
    ebcc:	ldr	w0, [x29, #1300]
    ebd0:	cmp	w0, #0x2
    ebd4:	b.eq	ec60 <pipeline_peekline@@Base+0x4a9c>  // b.none
    ebd8:	ldr	w0, [x29, #1300]
    ebdc:	cmp	w0, #0x2
    ebe0:	b.hi	ec9c <pipeline_peekline@@Base+0x4ad8>  // b.pmore
    ebe4:	ldr	w0, [x29, #1300]
    ebe8:	cmp	w0, #0x0
    ebec:	b.eq	ec00 <pipeline_peekline@@Base+0x4a3c>  // b.none
    ebf0:	ldr	w0, [x29, #1300]
    ebf4:	cmp	w0, #0x1
    ebf8:	b.eq	ec2c <pipeline_peekline@@Base+0x4a68>  // b.none
    ebfc:	b	ec9c <pipeline_peekline@@Base+0x4ad8>
    ec00:	ldr	x1, [x29, #1384]
    ec04:	ldr	x0, [x29, #1328]
    ec08:	add	x0, x1, x0
    ec0c:	add	x1, x29, #0x64
    ec10:	mov	x3, x1
    ec14:	ldr	d0, [x29, #1112]
    ec18:	ldr	x2, [x29, #1360]
    ec1c:	ldr	x1, [x29, #1272]
    ec20:	bl	2a50 <snprintf@plt>
    ec24:	str	w0, [x29, #1284]
    ec28:	b	eca0 <pipeline_peekline@@Base+0x4adc>
    ec2c:	ldr	x1, [x29, #1384]
    ec30:	ldr	x0, [x29, #1328]
    ec34:	add	x0, x1, x0
    ec38:	ldr	w1, [x29, #104]
    ec3c:	add	x2, x29, #0x64
    ec40:	mov	x4, x2
    ec44:	ldr	d0, [x29, #1112]
    ec48:	mov	w3, w1
    ec4c:	ldr	x2, [x29, #1360]
    ec50:	ldr	x1, [x29, #1272]
    ec54:	bl	2a50 <snprintf@plt>
    ec58:	str	w0, [x29, #1284]
    ec5c:	b	eca0 <pipeline_peekline@@Base+0x4adc>
    ec60:	ldr	x1, [x29, #1384]
    ec64:	ldr	x0, [x29, #1328]
    ec68:	add	x0, x1, x0
    ec6c:	ldr	w1, [x29, #104]
    ec70:	ldr	w2, [x29, #108]
    ec74:	add	x3, x29, #0x64
    ec78:	mov	x5, x3
    ec7c:	ldr	d0, [x29, #1112]
    ec80:	mov	w4, w2
    ec84:	mov	w3, w1
    ec88:	ldr	x2, [x29, #1360]
    ec8c:	ldr	x1, [x29, #1272]
    ec90:	bl	2a50 <snprintf@plt>
    ec94:	str	w0, [x29, #1284]
    ec98:	b	eca0 <pipeline_peekline@@Base+0x4adc>
    ec9c:	bl	2bb0 <abort@plt>
    eca0:	b	f270 <pipeline_peekline@@Base+0x50ac>
    eca4:	ldr	x1, [x29, #120]
    eca8:	ldr	x0, [x29, #1368]
    ecac:	ldr	x0, [x0, #80]
    ecb0:	lsl	x0, x0, #5
    ecb4:	add	x0, x1, x0
    ecb8:	ldr	q0, [x0, #16]
    ecbc:	add	x0, x29, #0x400
    ecc0:	str	q0, [x0, #96]
    ecc4:	ldr	w0, [x29, #1300]
    ecc8:	cmp	w0, #0x2
    eccc:	b.eq	ed60 <pipeline_peekline@@Base+0x4b9c>  // b.none
    ecd0:	ldr	w0, [x29, #1300]
    ecd4:	cmp	w0, #0x2
    ecd8:	b.hi	eda0 <pipeline_peekline@@Base+0x4bdc>  // b.pmore
    ecdc:	ldr	w0, [x29, #1300]
    ece0:	cmp	w0, #0x0
    ece4:	b.eq	ecf8 <pipeline_peekline@@Base+0x4b34>  // b.none
    ece8:	ldr	w0, [x29, #1300]
    ecec:	cmp	w0, #0x1
    ecf0:	b.eq	ed28 <pipeline_peekline@@Base+0x4b64>  // b.none
    ecf4:	b	eda0 <pipeline_peekline@@Base+0x4bdc>
    ecf8:	ldr	x1, [x29, #1384]
    ecfc:	ldr	x0, [x29, #1328]
    ed00:	add	x0, x1, x0
    ed04:	add	x1, x29, #0x64
    ed08:	mov	x3, x1
    ed0c:	add	x1, x29, #0x400
    ed10:	ldr	q0, [x1, #96]
    ed14:	ldr	x2, [x29, #1360]
    ed18:	ldr	x1, [x29, #1272]
    ed1c:	bl	2a50 <snprintf@plt>
    ed20:	str	w0, [x29, #1284]
    ed24:	b	eda4 <pipeline_peekline@@Base+0x4be0>
    ed28:	ldr	x1, [x29, #1384]
    ed2c:	ldr	x0, [x29, #1328]
    ed30:	add	x0, x1, x0
    ed34:	ldr	w1, [x29, #104]
    ed38:	add	x2, x29, #0x64
    ed3c:	mov	x4, x2
    ed40:	add	x2, x29, #0x400
    ed44:	ldr	q0, [x2, #96]
    ed48:	mov	w3, w1
    ed4c:	ldr	x2, [x29, #1360]
    ed50:	ldr	x1, [x29, #1272]
    ed54:	bl	2a50 <snprintf@plt>
    ed58:	str	w0, [x29, #1284]
    ed5c:	b	eda4 <pipeline_peekline@@Base+0x4be0>
    ed60:	ldr	x1, [x29, #1384]
    ed64:	ldr	x0, [x29, #1328]
    ed68:	add	x0, x1, x0
    ed6c:	ldr	w1, [x29, #104]
    ed70:	ldr	w2, [x29, #108]
    ed74:	add	x3, x29, #0x64
    ed78:	mov	x5, x3
    ed7c:	add	x3, x29, #0x400
    ed80:	ldr	q0, [x3, #96]
    ed84:	mov	w4, w2
    ed88:	mov	w3, w1
    ed8c:	ldr	x2, [x29, #1360]
    ed90:	ldr	x1, [x29, #1272]
    ed94:	bl	2a50 <snprintf@plt>
    ed98:	str	w0, [x29, #1284]
    ed9c:	b	eda4 <pipeline_peekline@@Base+0x4be0>
    eda0:	bl	2bb0 <abort@plt>
    eda4:	b	f270 <pipeline_peekline@@Base+0x50ac>
    eda8:	ldr	x1, [x29, #120]
    edac:	ldr	x0, [x29, #1368]
    edb0:	ldr	x0, [x0, #80]
    edb4:	lsl	x0, x0, #5
    edb8:	add	x0, x1, x0
    edbc:	ldr	w0, [x0, #16]
    edc0:	str	w0, [x29, #1136]
    edc4:	ldr	w0, [x29, #1300]
    edc8:	cmp	w0, #0x2
    edcc:	b.eq	ee58 <pipeline_peekline@@Base+0x4c94>  // b.none
    edd0:	ldr	w0, [x29, #1300]
    edd4:	cmp	w0, #0x2
    edd8:	b.hi	ee94 <pipeline_peekline@@Base+0x4cd0>  // b.pmore
    eddc:	ldr	w0, [x29, #1300]
    ede0:	cmp	w0, #0x0
    ede4:	b.eq	edf8 <pipeline_peekline@@Base+0x4c34>  // b.none
    ede8:	ldr	w0, [x29, #1300]
    edec:	cmp	w0, #0x1
    edf0:	b.eq	ee24 <pipeline_peekline@@Base+0x4c60>  // b.none
    edf4:	b	ee94 <pipeline_peekline@@Base+0x4cd0>
    edf8:	ldr	x1, [x29, #1384]
    edfc:	ldr	x0, [x29, #1328]
    ee00:	add	x0, x1, x0
    ee04:	add	x1, x29, #0x64
    ee08:	mov	x4, x1
    ee0c:	ldr	w3, [x29, #1136]
    ee10:	ldr	x2, [x29, #1360]
    ee14:	ldr	x1, [x29, #1272]
    ee18:	bl	2a50 <snprintf@plt>
    ee1c:	str	w0, [x29, #1284]
    ee20:	b	ee98 <pipeline_peekline@@Base+0x4cd4>
    ee24:	ldr	x1, [x29, #1384]
    ee28:	ldr	x0, [x29, #1328]
    ee2c:	add	x0, x1, x0
    ee30:	ldr	w1, [x29, #104]
    ee34:	add	x2, x29, #0x64
    ee38:	mov	x5, x2
    ee3c:	ldr	w4, [x29, #1136]
    ee40:	mov	w3, w1
    ee44:	ldr	x2, [x29, #1360]
    ee48:	ldr	x1, [x29, #1272]
    ee4c:	bl	2a50 <snprintf@plt>
    ee50:	str	w0, [x29, #1284]
    ee54:	b	ee98 <pipeline_peekline@@Base+0x4cd4>
    ee58:	ldr	x1, [x29, #1384]
    ee5c:	ldr	x0, [x29, #1328]
    ee60:	add	x0, x1, x0
    ee64:	ldr	w1, [x29, #104]
    ee68:	ldr	w2, [x29, #108]
    ee6c:	add	x3, x29, #0x64
    ee70:	mov	x6, x3
    ee74:	ldr	w5, [x29, #1136]
    ee78:	mov	w4, w2
    ee7c:	mov	w3, w1
    ee80:	ldr	x2, [x29, #1360]
    ee84:	ldr	x1, [x29, #1272]
    ee88:	bl	2a50 <snprintf@plt>
    ee8c:	str	w0, [x29, #1284]
    ee90:	b	ee98 <pipeline_peekline@@Base+0x4cd4>
    ee94:	bl	2bb0 <abort@plt>
    ee98:	b	f270 <pipeline_peekline@@Base+0x50ac>
    ee9c:	ldr	x1, [x29, #120]
    eea0:	ldr	x0, [x29, #1368]
    eea4:	ldr	x0, [x0, #80]
    eea8:	lsl	x0, x0, #5
    eeac:	add	x0, x1, x0
    eeb0:	ldr	w0, [x0, #16]
    eeb4:	str	w0, [x29, #1140]
    eeb8:	ldr	w0, [x29, #1300]
    eebc:	cmp	w0, #0x2
    eec0:	b.eq	ef4c <pipeline_peekline@@Base+0x4d88>  // b.none
    eec4:	ldr	w0, [x29, #1300]
    eec8:	cmp	w0, #0x2
    eecc:	b.hi	ef88 <pipeline_peekline@@Base+0x4dc4>  // b.pmore
    eed0:	ldr	w0, [x29, #1300]
    eed4:	cmp	w0, #0x0
    eed8:	b.eq	eeec <pipeline_peekline@@Base+0x4d28>  // b.none
    eedc:	ldr	w0, [x29, #1300]
    eee0:	cmp	w0, #0x1
    eee4:	b.eq	ef18 <pipeline_peekline@@Base+0x4d54>  // b.none
    eee8:	b	ef88 <pipeline_peekline@@Base+0x4dc4>
    eeec:	ldr	x1, [x29, #1384]
    eef0:	ldr	x0, [x29, #1328]
    eef4:	add	x0, x1, x0
    eef8:	add	x1, x29, #0x64
    eefc:	mov	x4, x1
    ef00:	ldr	w3, [x29, #1140]
    ef04:	ldr	x2, [x29, #1360]
    ef08:	ldr	x1, [x29, #1272]
    ef0c:	bl	2a50 <snprintf@plt>
    ef10:	str	w0, [x29, #1284]
    ef14:	b	ef8c <pipeline_peekline@@Base+0x4dc8>
    ef18:	ldr	x1, [x29, #1384]
    ef1c:	ldr	x0, [x29, #1328]
    ef20:	add	x0, x1, x0
    ef24:	ldr	w1, [x29, #104]
    ef28:	add	x2, x29, #0x64
    ef2c:	mov	x5, x2
    ef30:	ldr	w4, [x29, #1140]
    ef34:	mov	w3, w1
    ef38:	ldr	x2, [x29, #1360]
    ef3c:	ldr	x1, [x29, #1272]
    ef40:	bl	2a50 <snprintf@plt>
    ef44:	str	w0, [x29, #1284]
    ef48:	b	ef8c <pipeline_peekline@@Base+0x4dc8>
    ef4c:	ldr	x1, [x29, #1384]
    ef50:	ldr	x0, [x29, #1328]
    ef54:	add	x0, x1, x0
    ef58:	ldr	w1, [x29, #104]
    ef5c:	ldr	w2, [x29, #108]
    ef60:	add	x3, x29, #0x64
    ef64:	mov	x6, x3
    ef68:	ldr	w5, [x29, #1140]
    ef6c:	mov	w4, w2
    ef70:	mov	w3, w1
    ef74:	ldr	x2, [x29, #1360]
    ef78:	ldr	x1, [x29, #1272]
    ef7c:	bl	2a50 <snprintf@plt>
    ef80:	str	w0, [x29, #1284]
    ef84:	b	ef8c <pipeline_peekline@@Base+0x4dc8>
    ef88:	bl	2bb0 <abort@plt>
    ef8c:	b	f270 <pipeline_peekline@@Base+0x50ac>
    ef90:	ldr	x1, [x29, #120]
    ef94:	ldr	x0, [x29, #1368]
    ef98:	ldr	x0, [x0, #80]
    ef9c:	lsl	x0, x0, #5
    efa0:	add	x0, x1, x0
    efa4:	ldr	x0, [x0, #16]
    efa8:	str	x0, [x29, #1144]
    efac:	ldr	w0, [x29, #1300]
    efb0:	cmp	w0, #0x2
    efb4:	b.eq	f040 <pipeline_peekline@@Base+0x4e7c>  // b.none
    efb8:	ldr	w0, [x29, #1300]
    efbc:	cmp	w0, #0x2
    efc0:	b.hi	f07c <pipeline_peekline@@Base+0x4eb8>  // b.pmore
    efc4:	ldr	w0, [x29, #1300]
    efc8:	cmp	w0, #0x0
    efcc:	b.eq	efe0 <pipeline_peekline@@Base+0x4e1c>  // b.none
    efd0:	ldr	w0, [x29, #1300]
    efd4:	cmp	w0, #0x1
    efd8:	b.eq	f00c <pipeline_peekline@@Base+0x4e48>  // b.none
    efdc:	b	f07c <pipeline_peekline@@Base+0x4eb8>
    efe0:	ldr	x1, [x29, #1384]
    efe4:	ldr	x0, [x29, #1328]
    efe8:	add	x0, x1, x0
    efec:	add	x1, x29, #0x64
    eff0:	mov	x4, x1
    eff4:	ldr	x3, [x29, #1144]
    eff8:	ldr	x2, [x29, #1360]
    effc:	ldr	x1, [x29, #1272]
    f000:	bl	2a50 <snprintf@plt>
    f004:	str	w0, [x29, #1284]
    f008:	b	f080 <pipeline_peekline@@Base+0x4ebc>
    f00c:	ldr	x1, [x29, #1384]
    f010:	ldr	x0, [x29, #1328]
    f014:	add	x0, x1, x0
    f018:	ldr	w1, [x29, #104]
    f01c:	add	x2, x29, #0x64
    f020:	mov	x5, x2
    f024:	ldr	x4, [x29, #1144]
    f028:	mov	w3, w1
    f02c:	ldr	x2, [x29, #1360]
    f030:	ldr	x1, [x29, #1272]
    f034:	bl	2a50 <snprintf@plt>
    f038:	str	w0, [x29, #1284]
    f03c:	b	f080 <pipeline_peekline@@Base+0x4ebc>
    f040:	ldr	x1, [x29, #1384]
    f044:	ldr	x0, [x29, #1328]
    f048:	add	x0, x1, x0
    f04c:	ldr	w1, [x29, #104]
    f050:	ldr	w2, [x29, #108]
    f054:	add	x3, x29, #0x64
    f058:	mov	x6, x3
    f05c:	ldr	x5, [x29, #1144]
    f060:	mov	w4, w2
    f064:	mov	w3, w1
    f068:	ldr	x2, [x29, #1360]
    f06c:	ldr	x1, [x29, #1272]
    f070:	bl	2a50 <snprintf@plt>
    f074:	str	w0, [x29, #1284]
    f078:	b	f080 <pipeline_peekline@@Base+0x4ebc>
    f07c:	bl	2bb0 <abort@plt>
    f080:	b	f270 <pipeline_peekline@@Base+0x50ac>
    f084:	ldr	x1, [x29, #120]
    f088:	ldr	x0, [x29, #1368]
    f08c:	ldr	x0, [x0, #80]
    f090:	lsl	x0, x0, #5
    f094:	add	x0, x1, x0
    f098:	ldr	x0, [x0, #16]
    f09c:	str	x0, [x29, #1152]
    f0a0:	ldr	w0, [x29, #1300]
    f0a4:	cmp	w0, #0x2
    f0a8:	b.eq	f134 <pipeline_peekline@@Base+0x4f70>  // b.none
    f0ac:	ldr	w0, [x29, #1300]
    f0b0:	cmp	w0, #0x2
    f0b4:	b.hi	f170 <pipeline_peekline@@Base+0x4fac>  // b.pmore
    f0b8:	ldr	w0, [x29, #1300]
    f0bc:	cmp	w0, #0x0
    f0c0:	b.eq	f0d4 <pipeline_peekline@@Base+0x4f10>  // b.none
    f0c4:	ldr	w0, [x29, #1300]
    f0c8:	cmp	w0, #0x1
    f0cc:	b.eq	f100 <pipeline_peekline@@Base+0x4f3c>  // b.none
    f0d0:	b	f170 <pipeline_peekline@@Base+0x4fac>
    f0d4:	ldr	x1, [x29, #1384]
    f0d8:	ldr	x0, [x29, #1328]
    f0dc:	add	x0, x1, x0
    f0e0:	add	x1, x29, #0x64
    f0e4:	mov	x4, x1
    f0e8:	ldr	x3, [x29, #1152]
    f0ec:	ldr	x2, [x29, #1360]
    f0f0:	ldr	x1, [x29, #1272]
    f0f4:	bl	2a50 <snprintf@plt>
    f0f8:	str	w0, [x29, #1284]
    f0fc:	b	f174 <pipeline_peekline@@Base+0x4fb0>
    f100:	ldr	x1, [x29, #1384]
    f104:	ldr	x0, [x29, #1328]
    f108:	add	x0, x1, x0
    f10c:	ldr	w1, [x29, #104]
    f110:	add	x2, x29, #0x64
    f114:	mov	x5, x2
    f118:	ldr	x4, [x29, #1152]
    f11c:	mov	w3, w1
    f120:	ldr	x2, [x29, #1360]
    f124:	ldr	x1, [x29, #1272]
    f128:	bl	2a50 <snprintf@plt>
    f12c:	str	w0, [x29, #1284]
    f130:	b	f174 <pipeline_peekline@@Base+0x4fb0>
    f134:	ldr	x1, [x29, #1384]
    f138:	ldr	x0, [x29, #1328]
    f13c:	add	x0, x1, x0
    f140:	ldr	w1, [x29, #104]
    f144:	ldr	w2, [x29, #108]
    f148:	add	x3, x29, #0x64
    f14c:	mov	x6, x3
    f150:	ldr	x5, [x29, #1152]
    f154:	mov	w4, w2
    f158:	mov	w3, w1
    f15c:	ldr	x2, [x29, #1360]
    f160:	ldr	x1, [x29, #1272]
    f164:	bl	2a50 <snprintf@plt>
    f168:	str	w0, [x29, #1284]
    f16c:	b	f174 <pipeline_peekline@@Base+0x4fb0>
    f170:	bl	2bb0 <abort@plt>
    f174:	b	f270 <pipeline_peekline@@Base+0x50ac>
    f178:	ldr	x1, [x29, #120]
    f17c:	ldr	x0, [x29, #1368]
    f180:	ldr	x0, [x0, #80]
    f184:	lsl	x0, x0, #5
    f188:	add	x0, x1, x0
    f18c:	ldr	x0, [x0, #16]
    f190:	str	x0, [x29, #1160]
    f194:	ldr	w0, [x29, #1300]
    f198:	cmp	w0, #0x2
    f19c:	b.eq	f228 <pipeline_peekline@@Base+0x5064>  // b.none
    f1a0:	ldr	w0, [x29, #1300]
    f1a4:	cmp	w0, #0x2
    f1a8:	b.hi	f264 <pipeline_peekline@@Base+0x50a0>  // b.pmore
    f1ac:	ldr	w0, [x29, #1300]
    f1b0:	cmp	w0, #0x0
    f1b4:	b.eq	f1c8 <pipeline_peekline@@Base+0x5004>  // b.none
    f1b8:	ldr	w0, [x29, #1300]
    f1bc:	cmp	w0, #0x1
    f1c0:	b.eq	f1f4 <pipeline_peekline@@Base+0x5030>  // b.none
    f1c4:	b	f264 <pipeline_peekline@@Base+0x50a0>
    f1c8:	ldr	x1, [x29, #1384]
    f1cc:	ldr	x0, [x29, #1328]
    f1d0:	add	x0, x1, x0
    f1d4:	add	x1, x29, #0x64
    f1d8:	mov	x4, x1
    f1dc:	ldr	x3, [x29, #1160]
    f1e0:	ldr	x2, [x29, #1360]
    f1e4:	ldr	x1, [x29, #1272]
    f1e8:	bl	2a50 <snprintf@plt>
    f1ec:	str	w0, [x29, #1284]
    f1f0:	b	f268 <pipeline_peekline@@Base+0x50a4>
    f1f4:	ldr	x1, [x29, #1384]
    f1f8:	ldr	x0, [x29, #1328]
    f1fc:	add	x0, x1, x0
    f200:	ldr	w1, [x29, #104]
    f204:	add	x2, x29, #0x64
    f208:	mov	x5, x2
    f20c:	ldr	x4, [x29, #1160]
    f210:	mov	w3, w1
    f214:	ldr	x2, [x29, #1360]
    f218:	ldr	x1, [x29, #1272]
    f21c:	bl	2a50 <snprintf@plt>
    f220:	str	w0, [x29, #1284]
    f224:	b	f268 <pipeline_peekline@@Base+0x50a4>
    f228:	ldr	x1, [x29, #1384]
    f22c:	ldr	x0, [x29, #1328]
    f230:	add	x0, x1, x0
    f234:	ldr	w1, [x29, #104]
    f238:	ldr	w2, [x29, #108]
    f23c:	add	x3, x29, #0x64
    f240:	mov	x6, x3
    f244:	ldr	x5, [x29, #1160]
    f248:	mov	w4, w2
    f24c:	mov	w3, w1
    f250:	ldr	x2, [x29, #1360]
    f254:	ldr	x1, [x29, #1272]
    f258:	bl	2a50 <snprintf@plt>
    f25c:	str	w0, [x29, #1284]
    f260:	b	f268 <pipeline_peekline@@Base+0x50a4>
    f264:	bl	2bb0 <abort@plt>
    f268:	b	f270 <pipeline_peekline@@Base+0x50ac>
    f26c:	bl	2bb0 <abort@plt>
    f270:	ldr	w0, [x29, #100]
    f274:	cmp	w0, #0x0
    f278:	b.lt	f2d4 <pipeline_peekline@@Base+0x5110>  // b.tstop
    f27c:	ldr	w0, [x29, #100]
    f280:	mov	w0, w0
    f284:	ldr	x1, [x29, #1272]
    f288:	cmp	x1, x0
    f28c:	b.ls	f2b8 <pipeline_peekline@@Base+0x50f4>  // b.plast
    f290:	ldr	w0, [x29, #100]
    f294:	sxtw	x1, w0
    f298:	ldr	x0, [x29, #1328]
    f29c:	add	x0, x1, x0
    f2a0:	ldr	x1, [x29, #1384]
    f2a4:	add	x0, x1, x0
    f2a8:	ldrb	w0, [x0]
    f2ac:	cmp	w0, #0x0
    f2b0:	b.eq	f2b8 <pipeline_peekline@@Base+0x50f4>  // b.none
    f2b4:	bl	2bb0 <abort@plt>
    f2b8:	ldr	w0, [x29, #100]
    f2bc:	ldr	w1, [x29, #1284]
    f2c0:	cmp	w1, w0
    f2c4:	b.le	f30c <pipeline_peekline@@Base+0x5148>
    f2c8:	ldr	w0, [x29, #1284]
    f2cc:	str	w0, [x29, #100]
    f2d0:	b	f30c <pipeline_peekline@@Base+0x5148>
    f2d4:	ldr	x0, [x29, #1304]
    f2d8:	add	x0, x0, #0x1
    f2dc:	ldrb	w0, [x0]
    f2e0:	cmp	w0, #0x0
    f2e4:	b.eq	f2f8 <pipeline_peekline@@Base+0x5134>  // b.none
    f2e8:	ldr	x0, [x29, #1304]
    f2ec:	add	x0, x0, #0x1
    f2f0:	strb	wzr, [x0]
    f2f4:	b	f578 <pipeline_peekline@@Base+0x53b4>
    f2f8:	ldr	w0, [x29, #1284]
    f2fc:	cmp	w0, #0x0
    f300:	b.lt	f30c <pipeline_peekline@@Base+0x5148>  // b.tstop
    f304:	ldr	w0, [x29, #1284]
    f308:	str	w0, [x29, #100]
    f30c:	ldr	w0, [x29, #100]
    f310:	cmp	w0, #0x0
    f314:	b.ge	f3ec <pipeline_peekline@@Base+0x5228>  // b.tcont
    f318:	bl	2e40 <__errno_location@plt>
    f31c:	ldr	w0, [x0]
    f320:	str	w0, [x29, #1268]
    f324:	ldr	w0, [x29, #1268]
    f328:	cmp	w0, #0x0
    f32c:	b.ne	f364 <pipeline_peekline@@Base+0x51a0>  // b.any
    f330:	ldr	x0, [x29, #1368]
    f334:	ldrb	w0, [x0, #72]
    f338:	cmp	w0, #0x63
    f33c:	b.eq	f350 <pipeline_peekline@@Base+0x518c>  // b.none
    f340:	ldr	x0, [x29, #1368]
    f344:	ldrb	w0, [x0, #72]
    f348:	cmp	w0, #0x73
    f34c:	b.ne	f35c <pipeline_peekline@@Base+0x5198>  // b.any
    f350:	mov	w0, #0x54                  	// #84
    f354:	str	w0, [x29, #1268]
    f358:	b	f364 <pipeline_peekline@@Base+0x51a0>
    f35c:	mov	w0, #0x16                  	// #22
    f360:	str	w0, [x29, #1268]
    f364:	ldr	x1, [x29, #1384]
    f368:	ldr	x0, [x29, #88]
    f36c:	cmp	x1, x0
    f370:	b.eq	f388 <pipeline_peekline@@Base+0x51c4>  // b.none
    f374:	ldr	x0, [x29, #1384]
    f378:	cmp	x0, #0x0
    f37c:	b.eq	f388 <pipeline_peekline@@Base+0x51c4>  // b.none
    f380:	ldr	x0, [x29, #1384]
    f384:	bl	2c30 <free@plt>
    f388:	ldr	x0, [x29, #1352]
    f38c:	cmp	x0, #0x0
    f390:	b.eq	f39c <pipeline_peekline@@Base+0x51d8>  // b.none
    f394:	ldr	x0, [x29, #1352]
    f398:	bl	2c30 <free@plt>
    f39c:	ldr	x1, [x29, #368]
    f3a0:	add	x0, x29, #0x168
    f3a4:	add	x0, x0, #0x20
    f3a8:	cmp	x1, x0
    f3ac:	b.eq	f3b8 <pipeline_peekline@@Base+0x51f4>  // b.none
    f3b0:	ldr	x0, [x29, #368]
    f3b4:	bl	2c30 <free@plt>
    f3b8:	ldr	x1, [x29, #120]
    f3bc:	add	x0, x29, #0x70
    f3c0:	add	x0, x0, #0x10
    f3c4:	cmp	x1, x0
    f3c8:	b.eq	f3d4 <pipeline_peekline@@Base+0x5210>  // b.none
    f3cc:	ldr	x0, [x29, #120]
    f3d0:	bl	2c30 <free@plt>
    f3d4:	bl	2e40 <__errno_location@plt>
    f3d8:	mov	x1, x0
    f3dc:	ldr	w0, [x29, #1268]
    f3e0:	str	w0, [x1]
    f3e4:	mov	x0, #0x0                   	// #0
    f3e8:	b	f8e4 <pipeline_peekline@@Base+0x5720>
    f3ec:	ldr	w0, [x29, #100]
    f3f0:	add	w0, w0, #0x1
    f3f4:	mov	w0, w0
    f3f8:	ldr	x1, [x29, #1272]
    f3fc:	cmp	x1, x0
    f400:	b.hi	f54c <pipeline_peekline@@Base+0x5388>  // b.pmore
    f404:	ldr	x1, [x29, #1272]
    f408:	mov	x0, #0x7fffffff            	// #2147483647
    f40c:	cmp	x1, x0
    f410:	b.eq	f774 <pipeline_peekline@@Base+0x55b0>  // b.none
    f414:	ldr	w0, [x29, #100]
    f418:	add	w0, w0, #0x2
    f41c:	mov	w0, w0
    f420:	mov	x1, x0
    f424:	ldr	x0, [x29, #1328]
    f428:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    f42c:	mov	x2, x0
    f430:	ldr	x0, [x29, #1336]
    f434:	cmp	x0, #0x0
    f438:	b.lt	f448 <pipeline_peekline@@Base+0x5284>  // b.tstop
    f43c:	ldr	x0, [x29, #1336]
    f440:	lsl	x0, x0, #1
    f444:	b	f44c <pipeline_peekline@@Base+0x5288>
    f448:	mov	x0, #0xffffffffffffffff    	// #-1
    f44c:	mov	x1, x0
    f450:	mov	x0, x2
    f454:	bl	b57c <pipeline_peekline@@Base+0x13b8>
    f458:	str	x0, [x29, #1048]
    f45c:	ldr	x1, [x29, #1048]
    f460:	ldr	x0, [x29, #1336]
    f464:	cmp	x1, x0
    f468:	b.ls	f574 <pipeline_peekline@@Base+0x53b0>  // b.plast
    f46c:	ldr	x0, [x29, #1336]
    f470:	cmp	x0, #0x0
    f474:	b.eq	f498 <pipeline_peekline@@Base+0x52d4>  // b.none
    f478:	ldr	x0, [x29, #1336]
    f47c:	cmp	x0, #0x0
    f480:	b.lt	f490 <pipeline_peekline@@Base+0x52cc>  // b.tstop
    f484:	ldr	x0, [x29, #1336]
    f488:	lsl	x0, x0, #1
    f48c:	b	f49c <pipeline_peekline@@Base+0x52d8>
    f490:	mov	x0, #0xffffffffffffffff    	// #-1
    f494:	b	f49c <pipeline_peekline@@Base+0x52d8>
    f498:	mov	x0, #0xc                   	// #12
    f49c:	str	x0, [x29, #1336]
    f4a0:	ldr	x1, [x29, #1048]
    f4a4:	ldr	x0, [x29, #1336]
    f4a8:	cmp	x1, x0
    f4ac:	b.ls	f4b8 <pipeline_peekline@@Base+0x52f4>  // b.plast
    f4b0:	ldr	x0, [x29, #1048]
    f4b4:	str	x0, [x29, #1336]
    f4b8:	ldr	x0, [x29, #1336]
    f4bc:	str	x0, [x29, #1040]
    f4c0:	ldr	x0, [x29, #1040]
    f4c4:	cmn	x0, #0x1
    f4c8:	b.eq	f82c <pipeline_peekline@@Base+0x5668>  // b.none
    f4cc:	ldr	x1, [x29, #1384]
    f4d0:	ldr	x0, [x29, #88]
    f4d4:	cmp	x1, x0
    f4d8:	b.eq	f4e8 <pipeline_peekline@@Base+0x5324>  // b.none
    f4dc:	ldr	x0, [x29, #1384]
    f4e0:	cmp	x0, #0x0
    f4e4:	b.ne	f4f8 <pipeline_peekline@@Base+0x5334>  // b.any
    f4e8:	ldr	x0, [x29, #1040]
    f4ec:	bl	2aa0 <malloc@plt>
    f4f0:	str	x0, [x29, #1256]
    f4f4:	b	f508 <pipeline_peekline@@Base+0x5344>
    f4f8:	ldr	x1, [x29, #1040]
    f4fc:	ldr	x0, [x29, #1384]
    f500:	bl	2b20 <realloc@plt>
    f504:	str	x0, [x29, #1256]
    f508:	ldr	x0, [x29, #1256]
    f50c:	cmp	x0, #0x0
    f510:	b.eq	f834 <pipeline_peekline@@Base+0x5670>  // b.none
    f514:	ldr	x1, [x29, #1384]
    f518:	ldr	x0, [x29, #88]
    f51c:	cmp	x1, x0
    f520:	b.ne	f540 <pipeline_peekline@@Base+0x537c>  // b.any
    f524:	ldr	x0, [x29, #1328]
    f528:	cmp	x0, #0x0
    f52c:	b.eq	f540 <pipeline_peekline@@Base+0x537c>  // b.none
    f530:	ldr	x2, [x29, #1328]
    f534:	ldr	x1, [x29, #1384]
    f538:	ldr	x0, [x29, #1256]
    f53c:	bl	28a0 <memcpy@plt>
    f540:	ldr	x0, [x29, #1256]
    f544:	str	x0, [x29, #1384]
    f548:	b	f574 <pipeline_peekline@@Base+0x53b0>
    f54c:	ldr	w0, [x29, #100]
    f550:	sxtw	x0, w0
    f554:	ldr	x1, [x29, #1328]
    f558:	add	x0, x1, x0
    f55c:	str	x0, [x29, #1328]
    f560:	bl	2e40 <__errno_location@plt>
    f564:	mov	x1, x0
    f568:	ldr	w0, [x29, #1172]
    f56c:	str	w0, [x1]
    f570:	b	f57c <pipeline_peekline@@Base+0x53b8>
    f574:	nop
    f578:	b	e1c4 <pipeline_peekline@@Base+0x4000>
    f57c:	ldr	x0, [x29, #1368]
    f580:	ldr	x0, [x0, #8]
    f584:	str	x0, [x29, #1344]
    f588:	ldr	x0, [x29, #1376]
    f58c:	add	x0, x0, #0x1
    f590:	str	x0, [x29, #1376]
    f594:	ldr	x0, [x29, #1368]
    f598:	add	x0, x0, #0x58
    f59c:	str	x0, [x29, #1368]
    f5a0:	b	d92c <pipeline_peekline@@Base+0x3768>
    f5a4:	nop
    f5a8:	mov	x1, #0x1                   	// #1
    f5ac:	ldr	x0, [x29, #1328]
    f5b0:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    f5b4:	mov	x1, x0
    f5b8:	ldr	x0, [x29, #1336]
    f5bc:	cmp	x0, x1
    f5c0:	b.cs	f6b4 <pipeline_peekline@@Base+0x54f0>  // b.hs, b.nlast
    f5c4:	ldr	x0, [x29, #1336]
    f5c8:	cmp	x0, #0x0
    f5cc:	b.eq	f5f0 <pipeline_peekline@@Base+0x542c>  // b.none
    f5d0:	ldr	x0, [x29, #1336]
    f5d4:	cmp	x0, #0x0
    f5d8:	b.lt	f5e8 <pipeline_peekline@@Base+0x5424>  // b.tstop
    f5dc:	ldr	x0, [x29, #1336]
    f5e0:	lsl	x0, x0, #1
    f5e4:	b	f5f4 <pipeline_peekline@@Base+0x5430>
    f5e8:	mov	x0, #0xffffffffffffffff    	// #-1
    f5ec:	b	f5f4 <pipeline_peekline@@Base+0x5430>
    f5f0:	mov	x0, #0xc                   	// #12
    f5f4:	str	x0, [x29, #1336]
    f5f8:	mov	x1, #0x1                   	// #1
    f5fc:	ldr	x0, [x29, #1328]
    f600:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    f604:	mov	x1, x0
    f608:	ldr	x0, [x29, #1336]
    f60c:	cmp	x0, x1
    f610:	b.cs	f624 <pipeline_peekline@@Base+0x5460>  // b.hs, b.nlast
    f614:	mov	x1, #0x1                   	// #1
    f618:	ldr	x0, [x29, #1328]
    f61c:	bl	b4d0 <pipeline_peekline@@Base+0x130c>
    f620:	str	x0, [x29, #1336]
    f624:	ldr	x0, [x29, #1336]
    f628:	str	x0, [x29, #1016]
    f62c:	ldr	x0, [x29, #1016]
    f630:	cmn	x0, #0x1
    f634:	b.eq	f83c <pipeline_peekline@@Base+0x5678>  // b.none
    f638:	ldr	x1, [x29, #1384]
    f63c:	ldr	x0, [x29, #88]
    f640:	cmp	x1, x0
    f644:	b.eq	f654 <pipeline_peekline@@Base+0x5490>  // b.none
    f648:	ldr	x0, [x29, #1384]
    f64c:	cmp	x0, #0x0
    f650:	b.ne	f664 <pipeline_peekline@@Base+0x54a0>  // b.any
    f654:	ldr	x0, [x29, #1016]
    f658:	bl	2aa0 <malloc@plt>
    f65c:	str	x0, [x29, #1248]
    f660:	b	f674 <pipeline_peekline@@Base+0x54b0>
    f664:	ldr	x1, [x29, #1016]
    f668:	ldr	x0, [x29, #1384]
    f66c:	bl	2b20 <realloc@plt>
    f670:	str	x0, [x29, #1248]
    f674:	ldr	x0, [x29, #1248]
    f678:	cmp	x0, #0x0
    f67c:	b.eq	f844 <pipeline_peekline@@Base+0x5680>  // b.none
    f680:	ldr	x1, [x29, #1384]
    f684:	ldr	x0, [x29, #88]
    f688:	cmp	x1, x0
    f68c:	b.ne	f6ac <pipeline_peekline@@Base+0x54e8>  // b.any
    f690:	ldr	x0, [x29, #1328]
    f694:	cmp	x0, #0x0
    f698:	b.eq	f6ac <pipeline_peekline@@Base+0x54e8>  // b.none
    f69c:	ldr	x2, [x29, #1328]
    f6a0:	ldr	x1, [x29, #1384]
    f6a4:	ldr	x0, [x29, #1248]
    f6a8:	bl	28a0 <memcpy@plt>
    f6ac:	ldr	x0, [x29, #1248]
    f6b0:	str	x0, [x29, #1384]
    f6b4:	ldr	x1, [x29, #1384]
    f6b8:	ldr	x0, [x29, #1328]
    f6bc:	add	x0, x1, x0
    f6c0:	strb	wzr, [x0]
    f6c4:	ldr	x1, [x29, #1384]
    f6c8:	ldr	x0, [x29, #88]
    f6cc:	cmp	x1, x0
    f6d0:	b.eq	f714 <pipeline_peekline@@Base+0x5550>  // b.none
    f6d4:	ldr	x0, [x29, #1328]
    f6d8:	add	x0, x0, #0x1
    f6dc:	ldr	x1, [x29, #1336]
    f6e0:	cmp	x1, x0
    f6e4:	b.ls	f714 <pipeline_peekline@@Base+0x5550>  // b.plast
    f6e8:	ldr	x0, [x29, #1328]
    f6ec:	add	x0, x0, #0x1
    f6f0:	mov	x1, x0
    f6f4:	ldr	x0, [x29, #1384]
    f6f8:	bl	2b20 <realloc@plt>
    f6fc:	str	x0, [x29, #1008]
    f700:	ldr	x0, [x29, #1008]
    f704:	cmp	x0, #0x0
    f708:	b.eq	f714 <pipeline_peekline@@Base+0x5550>  // b.none
    f70c:	ldr	x0, [x29, #1008]
    f710:	str	x0, [x29, #1384]
    f714:	ldr	x0, [x29, #1352]
    f718:	cmp	x0, #0x0
    f71c:	b.eq	f728 <pipeline_peekline@@Base+0x5564>  // b.none
    f720:	ldr	x0, [x29, #1352]
    f724:	bl	2c30 <free@plt>
    f728:	ldr	x1, [x29, #368]
    f72c:	add	x0, x29, #0x168
    f730:	add	x0, x0, #0x20
    f734:	cmp	x1, x0
    f738:	b.eq	f744 <pipeline_peekline@@Base+0x5580>  // b.none
    f73c:	ldr	x0, [x29, #368]
    f740:	bl	2c30 <free@plt>
    f744:	ldr	x1, [x29, #120]
    f748:	add	x0, x29, #0x70
    f74c:	add	x0, x0, #0x10
    f750:	cmp	x1, x0
    f754:	b.eq	f760 <pipeline_peekline@@Base+0x559c>  // b.none
    f758:	ldr	x0, [x29, #120]
    f75c:	bl	2c30 <free@plt>
    f760:	ldr	x0, [x29, #80]
    f764:	ldr	x1, [x29, #1328]
    f768:	str	x1, [x0]
    f76c:	ldr	x0, [x29, #1384]
    f770:	b	f8e4 <pipeline_peekline@@Base+0x5720>
    f774:	ldr	x1, [x29, #1384]
    f778:	ldr	x0, [x29, #88]
    f77c:	cmp	x1, x0
    f780:	b.eq	f798 <pipeline_peekline@@Base+0x55d4>  // b.none
    f784:	ldr	x0, [x29, #1384]
    f788:	cmp	x0, #0x0
    f78c:	b.eq	f798 <pipeline_peekline@@Base+0x55d4>  // b.none
    f790:	ldr	x0, [x29, #1384]
    f794:	bl	2c30 <free@plt>
    f798:	ldr	x0, [x29, #1352]
    f79c:	cmp	x0, #0x0
    f7a0:	b.eq	f7ac <pipeline_peekline@@Base+0x55e8>  // b.none
    f7a4:	ldr	x0, [x29, #1352]
    f7a8:	bl	2c30 <free@plt>
    f7ac:	ldr	x1, [x29, #368]
    f7b0:	add	x0, x29, #0x168
    f7b4:	add	x0, x0, #0x20
    f7b8:	cmp	x1, x0
    f7bc:	b.eq	f7c8 <pipeline_peekline@@Base+0x5604>  // b.none
    f7c0:	ldr	x0, [x29, #368]
    f7c4:	bl	2c30 <free@plt>
    f7c8:	ldr	x1, [x29, #120]
    f7cc:	add	x0, x29, #0x70
    f7d0:	add	x0, x0, #0x10
    f7d4:	cmp	x1, x0
    f7d8:	b.eq	f7e4 <pipeline_peekline@@Base+0x5620>  // b.none
    f7dc:	ldr	x0, [x29, #120]
    f7e0:	bl	2c30 <free@plt>
    f7e4:	bl	2e40 <__errno_location@plt>
    f7e8:	mov	x1, x0
    f7ec:	mov	w0, #0x4b                  	// #75
    f7f0:	str	w0, [x1]
    f7f4:	mov	x0, #0x0                   	// #0
    f7f8:	b	f8e4 <pipeline_peekline@@Base+0x5720>
    f7fc:	nop
    f800:	b	f848 <pipeline_peekline@@Base+0x5684>
    f804:	nop
    f808:	b	f848 <pipeline_peekline@@Base+0x5684>
    f80c:	nop
    f810:	b	f848 <pipeline_peekline@@Base+0x5684>
    f814:	nop
    f818:	b	f848 <pipeline_peekline@@Base+0x5684>
    f81c:	nop
    f820:	b	f848 <pipeline_peekline@@Base+0x5684>
    f824:	nop
    f828:	b	f848 <pipeline_peekline@@Base+0x5684>
    f82c:	nop
    f830:	b	f848 <pipeline_peekline@@Base+0x5684>
    f834:	nop
    f838:	b	f848 <pipeline_peekline@@Base+0x5684>
    f83c:	nop
    f840:	b	f848 <pipeline_peekline@@Base+0x5684>
    f844:	nop
    f848:	ldr	x1, [x29, #1384]
    f84c:	ldr	x0, [x29, #88]
    f850:	cmp	x1, x0
    f854:	b.eq	f86c <pipeline_peekline@@Base+0x56a8>  // b.none
    f858:	ldr	x0, [x29, #1384]
    f85c:	cmp	x0, #0x0
    f860:	b.eq	f86c <pipeline_peekline@@Base+0x56a8>  // b.none
    f864:	ldr	x0, [x29, #1384]
    f868:	bl	2c30 <free@plt>
    f86c:	ldr	x0, [x29, #1352]
    f870:	cmp	x0, #0x0
    f874:	b.eq	f894 <pipeline_peekline@@Base+0x56d0>  // b.none
    f878:	ldr	x0, [x29, #1352]
    f87c:	bl	2c30 <free@plt>
    f880:	b	f898 <pipeline_peekline@@Base+0x56d4>
    f884:	nop
    f888:	b	f898 <pipeline_peekline@@Base+0x56d4>
    f88c:	nop
    f890:	b	f898 <pipeline_peekline@@Base+0x56d4>
    f894:	nop
    f898:	ldr	x1, [x29, #368]
    f89c:	add	x0, x29, #0x168
    f8a0:	add	x0, x0, #0x20
    f8a4:	cmp	x1, x0
    f8a8:	b.eq	f8b4 <pipeline_peekline@@Base+0x56f0>  // b.none
    f8ac:	ldr	x0, [x29, #368]
    f8b0:	bl	2c30 <free@plt>
    f8b4:	ldr	x1, [x29, #120]
    f8b8:	add	x0, x29, #0x70
    f8bc:	add	x0, x0, #0x10
    f8c0:	cmp	x1, x0
    f8c4:	b.eq	f8d0 <pipeline_peekline@@Base+0x570c>  // b.none
    f8c8:	ldr	x0, [x29, #120]
    f8cc:	bl	2c30 <free@plt>
    f8d0:	bl	2e40 <__errno_location@plt>
    f8d4:	mov	x1, x0
    f8d8:	mov	w0, #0xc                   	// #12
    f8dc:	str	w0, [x1]
    f8e0:	mov	x0, #0x0                   	// #0
    f8e4:	mov	sp, x29
    f8e8:	ldr	x19, [sp, #16]
    f8ec:	ldp	x29, x30, [sp]
    f8f0:	add	sp, sp, #0x570
    f8f4:	ret
    f8f8:	mov	x2, x1
    f8fc:	mov	x1, x0
    f900:	mov	w0, #0x0                   	// #0
    f904:	b	2d00 <__lxstat@plt>

Disassembly of section .fini:

000000000000f908 <.fini>:
    f908:	stp	x29, x30, [sp, #-16]!
    f90c:	mov	x29, sp
    f910:	ldp	x29, x30, [sp], #16
    f914:	ret
