# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd $dsn/src/TestBench/dot_p_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "array_of_num_pkg"
# Compile Entity "dot_p"
# Compile Architecture "Behavioral" of Entity "dot_p"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_p_TB.vhd
# Compile Entity "dot_p_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_p_tb"
# Compile Configuration "TESTBENCH_FOR_dot_p"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/Q2.vhd $dsn/src/Q3.vhd $dsn/src/Q4.vhd $dsn/src/Q5.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/unary_to_binary_TB.vhd $dsn/src/TestBench/complex_entity_TB.vhd $dsn/src/TestBench/dot_p_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q2.vhd
# Compile Entity "ALU"
# Compile Architecture "Behavioral" of Entity "ALU"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q3.vhd
# Compile Entity "unary_to_binary"
# Compile Architecture "arch" of Entity "unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q4.vhd
# Compile Package "array_of_num_pkg"
# Compile Entity "dot_p"
# Compile Architecture "Behavioral" of Entity "dot_p"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.vhd
# Compile Package "complex_package"
# Compile Entity "complex_entity"
# Compile Architecture "Behavioral" of Entity "complex_entity"
# Warning: COMP96_0367: Q5.vhd : (33, 30): Improper array length (16). Expected length is 8.
# Warning: COMP96_0367: Q5.vhd : (34, 21): Improper array length (16). Expected length is 8.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/unary_to_binary_TB.vhd
# Compile Entity "unary_to_binary_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "unary_to_binary_tb"
# Compile Configuration "TESTBENCH_FOR_unary_to_binary"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/complex_entity_TB.vhd
# Compile Entity "complex_entity_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "complex_entity_tb"
# Compile Configuration "TESTBENCH_FOR_complex_entity"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/dot_p_TB.vhd
# Compile Entity "dot_p_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dot_p_tb"
# Compile Configuration "TESTBENCH_FOR_dot_p"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  9:23 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @100ns
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: Stopped at time 30 ns + 1.
# VSIM: Error: Fatal error occurred during simulation.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  9:24 PM, Thursday, March 30, 2023
#  Simulation has been initialized
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
run @40ns
run @40ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+complex_entity_tb complex_entity_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5565 kB (elbread=427 elab2=4998 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  9:26 PM, Thursday, March 30, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run @10ns
# KERNEL: stopped at time: 10 ns
# add wave -noreg {/complex_entity_tb/num1}
# add wave -noreg {/complex_entity_tb/num2}
# add wave -noreg {/complex_entity_tb/operation}
# add wave -noreg {/complex_entity_tb/result}
# 4 object(s) traced.
run @20ns
# KERNEL: stopped at time: 20 ns
run @30ns
# RUNTIME: Fatal Error: RUNTIME_0046 Q5.vhd (33): Incompatible ranges; left: (7 downto 0), right: (15 downto 0).
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /complex_entity_tb/UUT,  Process: line__30.
# KERNEL: stopped at time: 30 ns
# VSIM: Error: Fatal error occurred during simulation.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q5.asdb'.
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q5.asdb ... Done
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q5.awc ... Done
endsim
# VSIM: Simulation has finished.
