Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0f8362e2902c426b897d3f7ea9f9f514 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project_screentest_behav xil_defaultlib.project_screentest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'addr' [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/top.sv:108]
WARNING: [VRFC 10-5021] port 'ps2_clk' is not connected on this instance [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/new/tester_screentest.sv:96]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/sources_1/imports/new/screenmem.sv:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.logical
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.rom_module(Nloc=256,Dbits=32,ini...
Compiling module xil_defaultlib.datamem(initfile="dmem_screentes...
Compiling module xil_defaultlib.screenmem(initfile="smem_screent...
Compiling module xil_defaultlib.memIO(dmem_init="dmem_screentest...
Compiling module xil_defaultlib.bitmapmem(charCount=16,initFile=...
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.vgadisplaydriver
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck_nopause
Compiling module xil_defaultlib.project_screentest
Compiling module xil_defaultlib.glbl
Built simulation snapshot project_screentest_behav
