--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml MU0_MEM.twx MU0_MEM.ncd -o MU0_MEM.twr MU0_MEM.pcf

Design file:              MU0_MEM.ncd
Physical constraint file: MU0_MEM.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_bus<0> |    5.962(R)|    1.514(R)|clk_BUFGP         |   0.000|
data_bus<1> |    6.544(R)|    1.317(R)|clk_BUFGP         |   0.000|
data_bus<2> |    6.710(R)|    1.517(R)|clk_BUFGP         |   0.000|
data_bus<3> |    6.327(R)|    1.745(R)|clk_BUFGP         |   0.000|
data_bus<4> |    6.827(R)|    1.537(R)|clk_BUFGP         |   0.000|
data_bus<5> |    6.710(R)|    1.760(R)|clk_BUFGP         |   0.000|
data_bus<6> |    6.314(R)|    1.547(R)|clk_BUFGP         |   0.000|
data_bus<7> |    6.495(R)|    1.762(R)|clk_BUFGP         |   0.000|
data_bus<8> |    6.708(R)|    0.686(R)|clk_BUFGP         |   0.000|
data_bus<9> |    6.772(R)|    1.026(R)|clk_BUFGP         |   0.000|
data_bus<10>|    6.362(R)|    0.625(R)|clk_BUFGP         |   0.000|
data_bus<11>|    6.360(R)|    1.314(R)|clk_BUFGP         |   0.000|
data_bus<12>|    6.157(R)|    0.639(R)|clk_BUFGP         |   0.000|
data_bus<13>|    6.266(R)|    0.857(R)|clk_BUFGP         |   0.000|
data_bus<14>|    5.981(R)|    0.516(R)|clk_BUFGP         |   0.000|
data_bus<15>|    5.512(R)|    0.958(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
addr_bus<0> |   13.408(R)|clk_BUFGP         |   0.000|
addr_bus<1> |   14.274(R)|clk_BUFGP         |   0.000|
addr_bus<2> |   15.340(R)|clk_BUFGP         |   0.000|
addr_bus<3> |   15.191(R)|clk_BUFGP         |   0.000|
addr_bus<4> |   14.315(R)|clk_BUFGP         |   0.000|
addr_bus<5> |   14.632(R)|clk_BUFGP         |   0.000|
addr_bus<6> |   14.311(R)|clk_BUFGP         |   0.000|
addr_bus<7> |   14.572(R)|clk_BUFGP         |   0.000|
addr_bus<8> |   14.462(R)|clk_BUFGP         |   0.000|
addr_bus<9> |   13.931(R)|clk_BUFGP         |   0.000|
addr_bus<10>|   13.836(R)|clk_BUFGP         |   0.000|
addr_bus<11>|   14.169(R)|clk_BUFGP         |   0.000|
data_bus<0> |   16.937(R)|clk_BUFGP         |   0.000|
data_bus<1> |   18.298(R)|clk_BUFGP         |   0.000|
data_bus<2> |   17.435(R)|clk_BUFGP         |   0.000|
data_bus<3> |   18.165(R)|clk_BUFGP         |   0.000|
data_bus<4> |   17.798(R)|clk_BUFGP         |   0.000|
data_bus<5> |   18.505(R)|clk_BUFGP         |   0.000|
data_bus<6> |   18.197(R)|clk_BUFGP         |   0.000|
data_bus<7> |   17.542(R)|clk_BUFGP         |   0.000|
data_bus<8> |   20.686(R)|clk_BUFGP         |   0.000|
data_bus<9> |   20.796(R)|clk_BUFGP         |   0.000|
data_bus<10>|   17.861(R)|clk_BUFGP         |   0.000|
data_bus<11>|   17.445(R)|clk_BUFGP         |   0.000|
data_bus<12>|   18.213(R)|clk_BUFGP         |   0.000|
data_bus<13>|   17.664(R)|clk_BUFGP         |   0.000|
data_bus<14>|   18.001(R)|clk_BUFGP         |   0.000|
data_bus<15>|   17.413(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.450|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 01 23:49:01 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4510 MB



