{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588821089272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588821089272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 12:11:29 2020 " "Processing started: Thu May 07 12:11:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588821089272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1588821089272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1588821089272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1588821089611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1588821089612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_clock-behavior " "Found design unit 1: testbench_clock-behavior" {  } { { "vhdl/testbench_clock.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/testbench_clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098607 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_clock " "Found entity 1: testbench_clock" {  } { { "vhdl/testbench_clock.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/testbench_clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588821098607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sec_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sec_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sec_counter-behavior " "Found design unit 1: sec_counter-behavior" {  } { { "vhdl/sec_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/sec_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098608 ""} { "Info" "ISGN_ENTITY_NAME" "1 sec_counter " "Found entity 1: sec_counter" {  } { { "vhdl/sec_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/sec_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588821098608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter_w_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter_w_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_w_process-behavior " "Found design unit 1: counter_w_process-behavior" {  } { { "vhdl/counter_w_process.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/counter_w_process.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098610 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_w_process " "Found entity 1: counter_w_process" {  } { { "vhdl/counter_w_process.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/counter_w_process.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588821098610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_TFF-behavior " "Found design unit 1: my_TFF-behavior" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/my_TFF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098611 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_TFF " "Found entity 1: my_TFF" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/my_TFF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588821098611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_counter-behavior " "Found design unit 1: my_counter-behavior" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/my_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098613 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/my_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588821098613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dff_w_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dff_w_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_w_clear-Behavioral " "Found design unit 1: DFF_w_clear-Behavioral" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/DFF_w_clear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098614 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_w_clear " "Found entity 1: DFF_w_clear" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/DFF_w_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588821098614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588821098614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sec_counter " "Elaborating entity \"sec_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1588821098638 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_temp sec_counter.vhd(42) " "VHDL Process Statement warning at sec_counter.vhd(42): signal \"counter_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/sec_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/sec_counter.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588821098639 "|sec_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter my_counter:COUNTER " "Elaborating entity \"my_counter\" for hierarchy \"my_counter:COUNTER\"" {  } { { "vhdl/sec_counter.vhd" "COUNTER" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/sec_counter.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588821098656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_TFF my_counter:COUNTER\|my_TFF:TFF_Q00 " "Elaborating entity \"my_TFF\" for hierarchy \"my_counter:COUNTER\|my_TFF:TFF_Q00\"" {  } { { "vhdl/my_counter.vhd" "TFF_Q00" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/my_counter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588821098657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_w_clear my_counter:COUNTER\|my_TFF:TFF_Q00\|DFF_w_clear:DFF1 " "Elaborating entity \"DFF_w_clear\" for hierarchy \"my_counter:COUNTER\|my_TFF:TFF_Q00\|DFF_w_clear:DFF1\"" {  } { { "vhdl/my_TFF.vhd" "DFF1" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/my_TFF.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588821098658 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "async_clear DFF_w_clear.vhd(20) " "VHDL Process Statement warning at DFF_w_clear.vhd(20): signal \"async_clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/DFF_w_clear.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588821098658 "|sec_counter|my_counter:COUNTER|my_TFF:TFF_Q00|DFF_w_clear:DFF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN DFF_w_clear.vhd(22) " "VHDL Process Statement warning at DFF_w_clear.vhd(22): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/DFF_w_clear.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588821098658 "|sec_counter|my_counter:COUNTER|my_TFF:TFF_Q00|DFF_w_clear:DFF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_w_process counter_w_process:TIMER " "Elaborating entity \"counter_w_process\" for hierarchy \"counter_w_process:TIMER\"" {  } { { "vhdl/sec_counter.vhd" "TIMER" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/sec_counter.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588821098664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN counter_w_process.vhd(24) " "VHDL Process Statement warning at counter_w_process.vhd(24): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/counter_w_process.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/counter_w_process.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588821098665 "|sec_counter|counter_w_process:TIMER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_q counter_w_process.vhd(27) " "VHDL Process Statement warning at counter_w_process.vhd(27): signal \"temp_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/counter_w_process.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Lab_5/vhdl/counter_w_process.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1588821098665 "|sec_counter|counter_w_process:TIMER"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588821098835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 12:11:38 2020 " "Processing ended: Thu May 07 12:11:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588821098835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588821098835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588821098835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588821098835 ""}
