import{_ as s,c as i,a2 as a,j as e,a as r,o}from"./chunks/framework.SW3b9r8z.js";const n="/tvip-analog-workspace/assets/planar_body_contact.gxmIdC5G.png",d="/tvip-analog-workspace/assets/planar_double_sided_body_contact.DCQKkGpU.png",c="/tvip-analog-workspace/assets/planar_guard_ring.Ypw5gfvZ.png",l="/tvip-analog-workspace/assets/asymmetric_mosfet.BYpZtSL4.png",u="/tvip-analog-workspace/assets/common_centroid_arrays.C4UTvYmU.png",p="/tvip-analog-workspace/assets/mirror_matching.BkH7NeGM.png",h="/tvip-analog-workspace/assets/mfc_capacitors.SNRxFCAT.png",m="/tvip-analog-workspace/assets/matched_resistors.CFmqwbBn.png",g="/tvip-analog-workspace/assets/ir_drop_gate_resistance.BI9s6QLi.png",A="/tvip-analog-workspace/assets/matching_connections.TqxC3DbX.png",T=JSON.parse('{"title":"Analog Layout Guide","description":"","frontmatter":{},"headers":[],"relativePath":"Analog_Layout_Guide.md","filePath":"Analog_Layout_Guide.md"}'),f={name:"Analog_Layout_Guide.md"},y={class:"MathJax",jax:"SVG",style:{direction:"ltr",position:"relative"}},b={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.339ex"},xmlns:"http://www.w3.org/2000/svg",width:"4.054ex",height:"1.885ex",role:"img",focusable:"false",viewBox:"0 -683 1791.7 833","aria-hidden":"true"};function B(_,t,v,Q,w,C){return o(),i("div",null,[t[5]||(t[5]=a('<h1 id="analog-layout-guide" tabindex="-1">Analog Layout Guide <a class="header-anchor" href="#analog-layout-guide" aria-label="Permalink to &quot;Analog Layout Guide&quot;">​</a></h1><h2 id="best-references" tabindex="-1">Best references <a class="header-anchor" href="#best-references" aria-label="Permalink to &quot;Best references&quot;">​</a></h2><h3 id="core-layout-and-packaging" tabindex="-1">Core layout and packaging <a class="header-anchor" href="#core-layout-and-packaging" aria-label="Permalink to &quot;Core layout and packaging&quot;">​</a></h3><p><a href="./Razavi_Analog_CMOS_-_Ch.19_Layout_and_Packaging.pdf">Razavi Analog CMOS - Ch.19 Layout and Packaging</a></p><p>Topics covered by Razavi Ch.19:</p><ul><li>Analog layout techniques and best practices</li><li>Current mirror layout and matching considerations</li><li>Passive device layout (resistors, capacitors)</li><li>Interconnect design and crosstalk reduction</li><li>Device matching techniques</li><li>Layout for high-precision circuits</li><li>Common layout pitfalls and solutions</li></ul><h3 id="layout-and-matching" tabindex="-1">Layout and matching <a class="header-anchor" href="#layout-and-matching" aria-label="Permalink to &quot;Layout and matching&quot;">​</a></h3><p>Ali Niknejad Spring 2021 EE 194/290C Lecture series:</p><ul><li><a href="./resources/Niknejad_290C_Lecture-1-Virtuoso_Intro.pdf">Lecture 1 - Virtuoso Introduction</a></li><li><a href="./resources/Niknejad_290C_Lecture-2-Layout.pdf">Lecture 2 - Layout</a></li><li><a href="./resources/Niknejad_290C_Lecture-3-Matching.pdf">Lecture 3 - Matching</a></li></ul><p><a href="./resources/Maloberti_Layout_of_Analog_CMOS_ICs.pdf">Maloberti Layout of Analog CMOS ICs</a></p><p><a href="./Lienig_Fundamentals_of_Layout_Design_for_Electronic_Circuits.pdf">Lienig, Scheible, &quot;Fundamentals of Layout Design for Electronic Circuits,&quot; Springer 2020</a></p><h3 id="passive-component-layout" tabindex="-1">Passive component layout <a class="header-anchor" href="#passive-component-layout" aria-label="Permalink to &quot;Passive component layout&quot;">​</a></h3><ul><li><a href="./resources/Niknejad_242B_Module_1_3_Passives-2.pdf">Niknejad 242B Module 1.3 - Passives</a></li><li><a href="./resources/Chien_240B_lec3_passives.pdf">Chien 240B Lecture 3 - Passives</a></li></ul><h2 id="substrate-and-body-contacts" tabindex="-1">Substrate and body contacts <a class="header-anchor" href="#substrate-and-body-contacts" aria-label="Permalink to &quot;Substrate and body contacts&quot;">​</a></h2><p>In both planar MOSFETs and FinFETs, we are often guilty of thinking of them as three-terminal devices (gate, drain, and source) because those are the terminals we actively drive.</p><p>However, these transistors are truly four-terminal devices: gate, drain, source, and body/substrate. The body (or bulk) terminal is for setting the device&#39;s operating point and ensuring proper isolation and biasing in an integrated circuit.</p><p>In a schematic, the body node is typically drawn as a separate terminal on the MOS symbol. But in the actual layout, this same body (or bulk) connection appears as substrate contacts, &quot;taps,&quot; or tap cells:</p><img src="'+n+'" alt="planar body contact" width="400px"><p>In many simpler or smaller analog layouts, you might place substrate taps on either side of your active device. This provides two direct pathways to the substrate, ensuring reasonably low-resistance paths from the device body to ground (for NMOS) or to VDD (for PMOS).</p><img src="'+d+'" alt="planar double sided body contact" width="400px"><h3 id="guard-rings" tabindex="-1">Guard rings <a class="header-anchor" href="#guard-rings" aria-label="Permalink to &quot;Guard rings&quot;">​</a></h3><p>Instead of just placing body contacts on the left and right (or top and bottom), you can create a continuous &quot;ring&quot; or guard structure of substrate contacts around the device. This is often referred to as a <strong>guard ring</strong> when it fully encircles the transistor or transistor array.</p><img src="'+c+'" alt="planar guard ring" width="400px"><p>The ring can act like a shield that helps keep substrate noise out (or in). In sensitive analog circuits, this can be very important for performance.</p><p>Fully surrounding devices with taps can reduce latch-up risk by providing abundant substrate tie points.</p><ul><li><strong>In the Intel 16 process, it is MANDATORY that any device which connects to a bump be enclosed by a guard ring.</strong></li></ul><p>Another benefit, for PMOS devices and deep NWELL NMOS, is that the entire perimeter of the device is tied to the desired well potential which will minimize uneven substrate gradients.</p><h2 id="layout-matching" tabindex="-1">Layout matching <a class="header-anchor" href="#layout-matching" aria-label="Permalink to &quot;Layout matching&quot;">​</a></h2><p>When designing analog circuits, the geometry and arrangement of devices determine parasitic resistances, capacitances, device mismatches, and noise coupling. Although schematic simulations capture many effects, physical layout contributes additional variations that are not always obvious until tapeout.</p><p>Below is an overview of key concepts and best practices.</p><h3 id="systematic-vs-random-mismatch" tabindex="-1">Systematic vs random mismatch <a class="header-anchor" href="#systematic-vs-random-mismatch" aria-label="Permalink to &quot;Systematic vs random mismatch&quot;">​</a></h3><img src="'+l+'" alt="asymmetric mosfet" width="600px"><p>Image from <a href="./resources/Maloberti_Layout_of_Analog_CMOS_ICs.pdf">F. Maloberti, &quot;Layout of Analog CMOS Integrated Circuits&quot; (Part 2)</a>. This is an example of a <strong>systematic mismatch</strong> due fabrication, where the wafer is intentionally tilted by ~7 degrees to prevent channeling of implanted ions. This creates shadowing and mismatch in source/drain doping.</p><p>In analog layouts, mismatch is often categorized as:</p><p><strong>Systematic (layout-induced) offset</strong>: Caused by non-identical device surroundings, metal routing differences, or doping variations due to implants hitting the wafer at slight angles. Careful layout can greatly reduce these systematic offsets (for example, by using symmetrical placement and consistent routing).</p>',35)),e("p",null,[t[2]||(t[2]=e("strong",null,"Random (local) mismatch",-1)),t[3]||(t[3]=r(": Arises from fundamental process variations in doping and line-edge roughness. Each transistor, resistor, or capacitor on the same die can differ slightly in parameters like ")),e("mjx-container",y,[(o(),i("svg",b,t[0]||(t[0]=[a('<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D449" d="M52 648Q52 670 65 683H76Q118 680 181 680Q299 680 320 683H330Q336 677 336 674T334 656Q329 641 325 637H304Q282 635 274 635Q245 630 242 620Q242 618 271 369T301 118L374 235Q447 352 520 471T595 594Q599 601 599 609Q599 633 555 637Q537 637 537 648Q537 649 539 661Q542 675 545 679T558 683Q560 683 570 683T604 682T668 681Q737 681 755 683H762Q769 676 769 672Q769 655 760 640Q757 637 743 637Q730 636 719 635T698 630T682 623T670 615T660 608T652 599T645 592L452 282Q272 -9 266 -16Q263 -18 259 -21L241 -22H234Q216 -22 216 -15Q213 -9 177 305Q139 623 138 626Q133 637 76 637H59Q52 642 52 648Z" style="stroke-width:3;"></path></g><g data-mml-node="TeXAtom" transform="translate(616,-150) scale(0.707)" data-mjx-texclass="ORD"><g data-mml-node="mi"><path data-c="1D447" d="M40 437Q21 437 21 445Q21 450 37 501T71 602L88 651Q93 669 101 677H569H659Q691 677 697 676T704 667Q704 661 687 553T668 444Q668 437 649 437Q640 437 637 437T631 442L629 445Q629 451 635 490T641 551Q641 586 628 604T573 629Q568 630 515 631Q469 631 457 630T439 622Q438 621 368 343T298 60Q298 48 386 46Q418 46 427 45T436 36Q436 31 433 22Q429 4 424 1L422 0Q419 0 415 0Q410 0 363 1T228 2Q99 2 64 0H49Q43 6 43 9T45 27Q49 40 55 46H83H94Q174 46 189 55Q190 56 191 56Q196 59 201 76T241 233Q258 301 269 344Q339 619 339 625Q339 630 310 630H279Q212 630 191 624Q146 614 121 583T67 467Q60 445 57 441T43 437H40Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(704,0)"><path data-c="1D43B" d="M228 637Q194 637 192 641Q191 643 191 649Q191 673 202 682Q204 683 219 683Q260 681 355 681Q389 681 418 681T463 682T483 682Q499 682 499 672Q499 670 497 658Q492 641 487 638H485Q483 638 480 638T473 638T464 637T455 637Q416 636 405 634T387 623Q384 619 355 500Q348 474 340 442T328 395L324 380Q324 378 469 378H614L615 381Q615 384 646 504Q674 619 674 627T617 637Q594 637 587 639T580 648Q580 650 582 660Q586 677 588 679T604 682Q609 682 646 681T740 680Q802 680 835 681T871 682Q888 682 888 672Q888 645 876 638H874Q872 638 869 638T862 638T853 637T844 637Q805 636 794 634T776 623Q773 618 704 340T634 58Q634 51 638 51Q646 48 692 46H723Q729 38 729 37T726 19Q722 6 716 0H701Q664 2 567 2Q533 2 504 2T458 2T437 1Q420 1 420 10Q420 15 423 24Q428 43 433 45Q437 46 448 46H454Q481 46 514 49Q520 50 522 50T528 55T534 64T540 82T547 110T558 153Q565 181 569 198Q602 330 602 331T457 332H312L279 197Q245 63 245 58Q245 51 253 49T303 46H334Q340 38 340 37T337 19Q333 6 327 0H312Q275 2 178 2Q144 2 115 2T69 2T48 1Q31 1 31 10Q31 12 34 24Q39 43 44 45Q48 46 59 46H65Q92 46 125 49Q139 52 144 61Q147 65 216 339T285 628Q285 635 228 637Z" style="stroke-width:3;"></path></g></g></g></g></g>',1)]))),t[1]||(t[1]=e("mjx-assistive-mml",{unselectable:"on",display:"inline",style:{top:"0px",left:"0px",clip:"rect(1px, 1px, 1px, 1px)","-webkit-touch-callout":"none","-webkit-user-select":"none","-khtml-user-select":"none","-moz-user-select":"none","-ms-user-select":"none","user-select":"none",position:"absolute",padding:"1px 0px 0px 0px",border:"0px",display:"block",width:"auto",overflow:"hidden"}},[e("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[e("msub",null,[e("mi",null,"V"),e("mrow",{"data-mjx-texclass":"ORD"},[e("mi",null,"T"),e("mi",null,"H")])])])],-1))]),t[4]||(t[4]=r(" or sheet resistance."))]),t[6]||(t[6]=a('<p><strong>Systematic mismatch can be mitigated with symmetry and common-centroid techniques.</strong></p><p><strong>Random mismatch is improved by using larger device sizes or arrays of parallel &quot;unit cells.&quot;</strong></p><blockquote><p><strong>Rule of thumb</strong>: Matching devices should always be placed as close as possible to each other in the layout. The smaller the layout distance, the less unknown gradients—regardless of what causes them and their magnitude—can contribute to a mismatch.</p><p>From <a href="./Lienig_Fundamentals_of_Layout_Design_for_Electronic_Circuits.pdf">Lienig, Scheible, &quot;Fundamentals of Layout Design for Electronic Circuits,&quot; Springer 2020</a>. Page 248.</p></blockquote><h3 id="common-centroid-and-interdigitation" tabindex="-1">Common-centroid and interdigitation <a class="header-anchor" href="#common-centroid-and-interdigitation" aria-label="Permalink to &quot;Common-centroid and interdigitation&quot;">​</a></h3><p>Common-centroid layout arranges matched devices (like current-mirror transistors or differential pairs) such that any gradient across the die affects each device in the same way. Placing device segments in an interleaved pattern (e.g., &quot;ABBAABBA&quot; or similar) ensures that if there is a continuous gradient from left to right, each transistor or unit gets an equal piece of that gradient. This dramatically reduces offset due to wafer-level or chip-level process gradients.</p><img src="'+u+'" alt="common centroid arrays" width="600px"><p>Image from <a href="./resources/Maloberti_Layout_of_Analog_CMOS_ICs.pdf">F. Maloberti, &quot;Layout of Analog CMOS Integrated Circuits&quot; (Part 2)</a>.</p><p>In simpler interdigitated layouts, two transistors (A and B) are arranged as alternating fingers on the same row (A-B-A-B, etc.). This approach promotes symmetrical surroundings, though it may be less effective for large spatial gradients than full common-centroid patterns.</p><h4 id="interdigitation-patterns" tabindex="-1">Interdigitation Patterns <a class="header-anchor" href="#interdigitation-patterns" aria-label="Permalink to &quot;Interdigitation Patterns&quot;">​</a></h4><p>Basic interdigitation patterns used - these balance process gradients and improve matching.</p><table tabindex="0"><thead><tr><th>Number of Cells</th><th>1D Patterns</th><th>2D Patterns</th><th>3D Patterns</th><th>4D Patterns</th></tr></thead><tbody><tr><td>A (single device)</td><td>A</td><td>AA</td><td>AAA</td><td>AAAA</td></tr><tr><td>AB (two devices)</td><td>AB*</td><td>ABBA</td><td>ABBAAB*</td><td>ABABBABA</td></tr><tr><td>ABC (three devices)</td><td>ABC*</td><td>ABCCBA</td><td>ABCBACBCA*</td><td>ABCABCCBACBA</td></tr><tr><td>ABCD (four devices)</td><td>ABCD*</td><td>ABCDDCBA</td><td>ABCBCADBCDA*</td><td>ABCDDCBAABCDDCBA</td></tr><tr><td>ABA (ratio 2:1)</td><td>ABA</td><td>ABAABA</td><td>ABAABAABA</td><td>ABAABAABAABA</td></tr><tr><td>ABABA (ratio 3:2)</td><td>ABABA</td><td>ABABAABABA</td><td>ABABAABABAABABA</td><td>ABABAABABAABABAABABA</td></tr><tr><td>AABA (ratio 3:1)</td><td>AABA*</td><td>AABAABAA</td><td>AABAAABAAABA*</td><td>AABAABAAAABAABAA</td></tr><tr><td>AABAA (ratio 4:1)</td><td>AABAA</td><td>AABAAAABAA</td><td>AABAAAABAAAABAA</td><td>AABAAAABAAAABAAAABAA</td></tr></tbody></table><p>Note: Patterns marked with * may not permit a stacked layout due to connectivity constraints.</p><h4 id="common-centroid-layout-patterns" tabindex="-1">Common-centroid layout patterns <a class="header-anchor" href="#common-centroid-layout-patterns" aria-label="Permalink to &quot;Common-centroid layout patterns&quot;">​</a></h4><p>Below are several common centroid patterns used, with each letter representing a unit cell of a particular device (e.g., A and B might be the two transistors in a differential pair).</p><table tabindex="0"><thead><tr><th>Pattern Name</th><th>Visual Representation</th><th>Description</th><th>Best For</th></tr></thead><tbody><tr><td>Simple Interdigitated</td><td><code>ABABABAB</code></td><td>Basic finger interleaving in a single row</td><td>Simple current mirrors, small differential pairs</td></tr><tr><td>Cross-Coupled</td><td><code>ABBA</code><br><code>BAAB</code></td><td>2×2 array with diagonal symmetry</td><td>Differential pairs with moderate matching requirements</td></tr><tr><td>2×4 Common-Centroid</td><td><code>ABBAABBA</code><br><code>BAABBAAB</code></td><td>Larger array with better gradient cancellation</td><td>High-precision op-amp input stages</td></tr><tr><td>Checkerboard</td><td><code>ABABAB</code><br><code>BABABA</code><br><code>ABABAB</code></td><td>Alternating pattern in both dimensions</td><td>Quad devices (e.g., fully-differential circuits)</td></tr><tr><td>3-Device Common-Centroid</td><td><code>ABCCBA</code><br><code>CBAABC</code></td><td>Pattern for three matched devices</td><td>Triple current mirrors, 3-input comparators</td></tr><tr><td>Asymmetric Ratio</td><td><code>AABBAA</code><br><code>BAAAAB</code></td><td>For intentional device ratios (e.g., 4:2)</td><td>DACs, gain stages with specific ratios</td></tr></tbody></table><h3 id="symmetry-and-unit-cells" tabindex="-1">Symmetry and unit cells <a class="header-anchor" href="#symmetry-and-unit-cells" aria-label="Permalink to &quot;Symmetry and unit cells&quot;">​</a></h3><p>Well-designed analog blocks exploit symmetry to reduce mismatches. For instance, in differential pairs or current mirrors, each transistor is laid out with identical orientation, guard rings, and spacing to body contacts.</p><img src="'+p+'" alt="mirror matching" width="800px"><p>When possible, repeated devices should be grouped into consistent &quot;unit cells&quot; with carefully replicated surroundings. This helps ensure each sub-device experiences the same environment for doping, stress, and parasitic effects.</p><h3 id="current-mirrors-and-differential-pairs" tabindex="-1">Current mirrors and differential pairs <a class="header-anchor" href="#current-mirrors-and-differential-pairs" aria-label="Permalink to &quot;Current mirrors and differential pairs&quot;">​</a></h3><p>When matching is critical (e.g., in a current mirror or the input pair of an op amp), it is common to:</p><ul><li>Split each transistor into multiple identical fingers rather than using a single large finger.</li><li>Interleave the fingers of matched transistors.</li><li>Route signals symmetrically to reduce IR drops and parasitic mismatches on either branch.</li><li>Share junctions (e.g., stacking source/drain diffusions) when transistors are series-connected, such as in cascode or stacked current sources.</li></ul><p>Ensuring the routing path to each transistor is the same length and has the same number of vias helps maintain symmetrical resistance and capacitance, which is particularly important for high-gain, high-precision circuits.</p><h3 id="passives" tabindex="-1">Passives <a class="header-anchor" href="#passives" aria-label="Permalink to &quot;Passives&quot;">​</a></h3><h4 id="capacitors" tabindex="-1">Capacitors <a class="header-anchor" href="#capacitors" aria-label="Permalink to &quot;Capacitors&quot;">​</a></h4><p>Accurate capacitor ratios are often vital in sample-and-hold circuits, filters, and DAC/ADC networks. Common capacitor structures in CMOS include:</p><ul><li><p>MOS capacitor (poly gate over substrate), which can be large and non-linear but useful for bypass or Miller compensation.</p></li><li><p>MOM capacitors (metal-oxide-metal) also called Metal Finger Capacitors (MFCs), which leverage lateral coupling in multiple metal layers for relatively high density without extra process steps.</p></li></ul><img src="'+h+'" alt="mfc capacitors" width="600px"><p>For good matching, designers frequently use &quot;unit capacitors&quot; arranged in a common-centroid pattern, similar to matched transistors.</p><h4 id="resistors" tabindex="-1">Resistors <a class="header-anchor" href="#resistors" aria-label="Permalink to &quot;Resistors&quot;">​</a></h4><img src="'+m+'" alt="matched resistors" width="800px"><p>Image from <a href="./Lienig_Fundamentals_of_Layout_Design_for_Electronic_Circuits.pdf">Lienig, Scheible, &quot;Fundamentals of Layout Design for Electronic Circuits,&quot; Springer 2020</a>.</p><p>Standard CMOS processes typically prioritize transistors and interconnect, so pure resistors can be somewhat ad hoc. Designers often use:</p><ul><li><p><strong>Diffusion or poly resistors</strong> which are simple to implement but can have high temperature or voltage coefficients.</p></li><li><p><strong>Silicide-blocked regions</strong> which increase the sheet resistance of diffusion or poly for larger resistor values.</p></li></ul><p>Like transistors, resistors that must match or maintain a precise ratio are laid out in unit segments, repeated and placed in symmetrical arrays. Contacts and corners are carefully managed to reduce systematic mismatch. Keep in mind that absolute resistor accuracy is typically much worse than relative matching, so ratio-based designs (like feedback networks) are easier to optimize than designs requiring a precise absolute resistance.</p><h2 id="ir-drop" tabindex="-1">IR Drop <a class="header-anchor" href="#ir-drop" aria-label="Permalink to &quot;IR Drop&quot;">​</a></h2><p>IR drop <strong>CANNOT BE IGNORED</strong> in modern nodes, particularly when wide metal lines are not used for power/ground or high-current paths.</p><p>Narrow metals and too few vias can introduce tens of ohms of parasitic resistance, which can skew bias voltages and degrade matching.</p><p>Always consider adding more metal width and multiple vias to keep IR drops minimal and symmetrical.</p><img src="'+g+'" alt="ir drop gate resistance" width="600px"><p>Image from <a href="./resources/Maloberti_Layout_of_Analog_CMOS_ICs.pdf">F. Maloberti, &quot;Layout of Analog CMOS Integrated Circuits&quot; (Part 2)</a>.</p><h3 id="matching-ir-drop" tabindex="-1">Matching IR drop <a class="header-anchor" href="#matching-ir-drop" aria-label="Permalink to &quot;Matching IR drop&quot;">​</a></h3><img src="'+A+'" alt="matching connections" width="600px"><p>Image from <a href="./Lienig_Fundamentals_of_Layout_Design_for_Electronic_Circuits.pdf">Lienig, Scheible, &quot;Fundamentals of Layout Design for Electronic Circuits,&quot; Springer 2020</a>.</p>',44))])}const q=s(f,[["render",B]]);export{T as __pageData,q as default};
