---
hide:
  - toc
---

# Diagram and MicroSim Table

**Total Visual Elements:** 138
**Diagrams:** 0
**MicroSims:** 137

## Summary by Difficulty

- **Easy:** 1
- **Medium:** 72
- **Hard:** 62
- **Very Hard:** 3

## All Visual Elements

| Chapter | Element Title | Status | Type | Bloom Levels | UI Elements | Difficulty | Recommended MicroSims |
|---------|---------------|--------|------|--------------|-------------|------------|-----------------------|
| 1 | [Binary Addition Practice Tool](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-binary-addition-practice-tool) |  | Microsim | Not specified | 8 | Medium |  |
| 1 | [Binary Place Value Visualizer](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-binary-place-value-visualizer) |  | Microsim | Not specified | 16 | Hard |  |
| 1 | [Decimal to Binary Conversion Stepper](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-decimal-to-binary-conversion-stepper) |  | Microsim | Not specified | 10 | Hard |  |
| 1 | [Gray Code vs Binary Counter Animation](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-gray-code-vs-binary-counter-animation) |  | Microsim | Not specified | 8 | Very Hard |  |
| 1 | [Number Base Converter](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-number-base-converter) |  | Microsim | Not specified | 15 | Medium |  |
| 1 | [Overflow Detection Simulator](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-overflow-detection-simulator) |  | Microsim | Not specified | 12 | Hard |  |
| 1 | [Two's Complement Visualizer](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-twos-complement-visualizer) |  | Microsim | Not specified | 10 | Hard |  |
| 1 | [Weighted Codes Comparison Table](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-weighted-codes-comparison-table) |  | Unknown | Not specified | 4 | Medium |  |
| 2 | [Boolean Algebra Laws Explorer](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-boolean-algebra-laws-explorer) |  | Microsim | Not specified | 8 | Hard |  |
| 2 | [Boolean Simplification Stepper](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-boolean-simplification-stepper) |  | Microsim | Not specified | 8 | Hard |  |
| 2 | [De Morgan's Theorem Visualizer](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-de-morgans-theorem-visualizer) |  | Microsim | Not specified | 13 | Hard |  |
| 2 | [Three Fundamental Operations](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-three-fundamental-operations) |  | Microsim | Not specified | 22 | Hard |  |
| 2 | [Truth Table Builder](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-truth-table-builder) |  | Microsim | Not specified | 8 | Medium |  |
| 3 | [AND Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-and-gate-interactive) |  | Microsim | Not specified | 13 | Medium |  |
| 3 | [All Logic Gates Gallery](../chapters/03-logic-gates-digital-signals/index.md#diagram-all-logic-gates-gallery) |  | Microsim | Not specified | 1 | Medium |  |
| 3 | [Boolean to Gates Workflow](../chapters/03-logic-gates-digital-signals/index.md#diagram-boolean-to-gates-workflow) |  | Microsim | Not specified | 5 | Medium |  |
| 3 | [Buffer Gate Symbol](../chapters/03-logic-gates-digital-signals/index.md#diagram-buffer-gate-symbol) |  | Microsim | Not specified | 12 | Hard |  |
| 3 | [Fan-In and Fan-Out Explorer](../chapters/03-logic-gates-digital-signals/index.md#diagram-fan-in-and-fan-out-explorer) |  | Microsim | Not specified | 10 | Hard |  |
| 3 | [Logic Family Comparison](../chapters/03-logic-gates-digital-signals/index.md#diagram-logic-family-comparison) |  | Microsim | Not specified | 2 | Hard |  |
| 3 | [Logic Levels and Noise Margin](../chapters/03-logic-gates-digital-signals/index.md#diagram-logic-levels-and-noise-margin) |  | Microsim | Not specified | 5 | Medium |  |
| 3 | [NAND Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-nand-gate-interactive) |  | Microsim | Not specified | 5 | Hard |  |
| 3 | [NAND Universal Gate Builder](../chapters/03-logic-gates-digital-signals/index.md#diagram-nand-universal-gate-builder) |  | Microsim | Not specified | 6 | Medium |  |
| 3 | [NOR Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-nor-gate-interactive) |  | Microsim | Not specified | 5 | Hard |  |
| 3 | [NOR Universal Gate Builder](../chapters/03-logic-gates-digital-signals/index.md#diagram-nor-universal-gate-builder) |  | Microsim | Not specified | 5 | Medium |  |
| 3 | [NOT Gate (Inverter) Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-not-gate-inverter-interactive) |  | Microsim | Not specified | 8 | Hard |  |
| 3 | [OR Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-or-gate-interactive) |  | Microsim | Not specified | 10 | Hard |  |
| 3 | [Propagation Delay Visualizer](../chapters/03-logic-gates-digital-signals/index.md#diagram-propagation-delay-visualizer) |  | Microsim | Not specified | 7 | Hard |  |
| 3 | [Signal Integrity Issues](../chapters/03-logic-gates-digital-signals/index.md#diagram-signal-integrity-issues) |  | Microsim | Not specified | 6 | Medium |  |
| 3 | [XNOR Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-xnor-gate-interactive) |  | Microsim | Not specified | 6 | Medium |  |
| 3 | [XOR Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-xor-gate-interactive) |  | Microsim | Not specified | 7 | Hard |  |
| 4 | [2-Variable K-Map Interactive](../chapters/04-combinational-logic-design/index.md#diagram-2-variable-k-map-interactive) |  | Microsim | Not specified | 3 | Medium |  |
| 4 | [3-Variable K-Map Interactive](../chapters/04-combinational-logic-design/index.md#diagram-3-variable-k-map-interactive) |  | Microsim | Not specified | 2 | Medium |  |
| 4 | [Algebraic Simplification Stepper](../chapters/04-combinational-logic-design/index.md#diagram-algebraic-simplification-stepper) |  | Microsim | Not specified | 5 | Medium |  |
| 4 | [Boolean to Gates Mapper](../chapters/04-combinational-logic-design/index.md#diagram-boolean-to-gates-mapper) |  | Microsim | Not specified | 8 | Hard |  |
| 4 | [Combinational vs Sequential Logic](../chapters/04-combinational-logic-design/index.md#diagram-combinational-vs-sequential-logic) |  | Microsim | Not specified | 21 | Hard |  |
| 4 | [Complete Design Flow](../chapters/04-combinational-logic-design/index.md#diagram-complete-design-flow) |  | Microsim | Not specified | 7 | Medium |  |
| 4 | [Minterm and Maxterm Explorer](../chapters/04-combinational-logic-design/index.md#diagram-minterm-and-maxterm-explorer) |  | Microsim | Not specified | 10 | Hard |  |
| 4 | [Two-Level vs Multi-Level Comparison](../chapters/04-combinational-logic-design/index.md#diagram-two-level-vs-multi-level-comparison) |  | Microsim | Not specified | 9 | Very Hard |  |
| 5 | [4-Variable K-Map Interactive](../chapters/05-logic-minimization-kmaps/index.md#diagram-4-variable-k-map-interactive) |  | Microsim | Not specified | 4 | Medium |  |
| 5 | [Don't Care Optimization](../chapters/05-logic-minimization-kmaps/index.md#diagram-dont-care-optimization) |  | Microsim | Not specified | 1 | Medium |  |
| 5 | [Hazard-Free Design Tool](../chapters/05-logic-minimization-kmaps/index.md#diagram-hazard-free-design-tool) |  | Microsim | Not specified | 2 | Medium |  |
| 5 | [K-Map Grouping Rules Demonstrator](../chapters/05-logic-minimization-kmaps/index.md#diagram-k-map-grouping-rules-demonstrator) |  | Microsim | Not specified | 2 | Hard |  |
| 5 | [Prime Implicant Finder](../chapters/05-logic-minimization-kmaps/index.md#diagram-prime-implicant-finder) |  | Microsim | Not specified | 2 | Medium |  |
| 5 | [Quine-McCluskey Visualizer](../chapters/05-logic-minimization-kmaps/index.md#diagram-quine-mccluskey-visualizer) |  | Microsim | Not specified | 3 | Medium |  |
| 5 | [SOP vs POS Comparison](../chapters/05-logic-minimization-kmaps/index.md#diagram-sop-vs-pos-comparison) |  | Microsim | Not specified | 3 | Medium |  |
| 5 | [Static Hazard Visualizer](../chapters/05-logic-minimization-kmaps/index.md#diagram-static-hazard-visualizer) |  | Microsim | Not specified | 3 | Medium |  |
| 6 | [1-to-4 DEMUX Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-1-to-4-demux-interactive) |  | Microsim | Not specified | 12 | Medium |  |
| 6 | [2-to-1 MUX Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-2-to-1-mux-interactive) |  | Microsim | Not specified | 15 | Medium |  |
| 6 | [2-to-4 Decoder Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-2-to-4-decoder-interactive) |  | Microsim | Not specified | 7 | Hard |  |
| 6 | [4-Bit Ripple Carry Adder](../chapters/06-combinational-building-blocks/index.md#diagram-4-bit-ripple-carry-adder) |  | Microsim | Not specified | 6 | Medium |  |
| 6 | [4-to-1 MUX Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-4-to-1-mux-interactive) |  | Microsim | Not specified | 17 | Medium |  |
| 6 | [7-Segment Display Driver](../chapters/06-combinational-building-blocks/index.md#diagram-7-segment-display-driver) |  | Microsim | Not specified | 18 | Medium |  |
| 6 | [Adder-Subtractor](../chapters/06-combinational-building-blocks/index.md#diagram-adder-subtractor) |  | Microsim | Not specified | 9 | Medium |  |
| 6 | [Decoder with Enable](../chapters/06-combinational-building-blocks/index.md#diagram-decoder-with-enable) |  | Microsim | Not specified | 12 | Medium |  |
| 6 | [Half and Full Adder Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-half-and-full-adder-interactive) |  | Microsim | Not specified | 8 | Hard |  |
| 6 | [MUX Function Implementer](../chapters/06-combinational-building-blocks/index.md#diagram-mux-function-implementer) |  | Microsim | Not specified | 11 | Hard |  |
| 6 | [MUX Tree Builder](../chapters/06-combinational-building-blocks/index.md#diagram-mux-tree-builder) |  | Microsim | Not specified | 4 | Medium |  |
| 6 | [Magnitude Comparator Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-magnitude-comparator-interactive) |  | Microsim | Not specified | 11 | Hard |  |
| 6 | [Parity Generator and Checker](../chapters/06-combinational-building-blocks/index.md#diagram-parity-generator-and-checker) |  | Microsim | Not specified | 4 | Medium |  |
| 6 | [Priority Encoder Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-priority-encoder-interactive) |  | Microsim | Not specified | 15 | Hard |  |
| 6 | [Simple ALU](../chapters/06-combinational-building-blocks/index.md#diagram-simple-alu) |  | Microsim | Not specified | 11 | Hard |  |
| 6 | [Tri-State Buffer and Bus](../chapters/06-combinational-building-blocks/index.md#diagram-tri-state-buffer-and-bus) |  | Microsim | Not specified | 4 | Medium |  |
| 7 | [Bistable Element Concept](../chapters/07-intro-sequential-logic/index.md#diagram-bistable-element-concept) |  | Microsim | Not specified | 1 | Medium |  |
| 7 | [Clock Signal and Edges](../chapters/07-intro-sequential-logic/index.md#diagram-clock-signal-and-edges) |  | Microsim | Not specified | 3 | Medium |  |
| 7 | [D Latch Operation](../chapters/07-intro-sequential-logic/index.md#diagram-d-latch-operation) |  | Microsim | Not specified | 8 | Hard |  |
| 7 | [Duty Cycle Visualizer](../chapters/07-intro-sequential-logic/index.md#diagram-duty-cycle-visualizer) |  | Microsim | Not specified | 7 | Hard |  |
| 7 | [Invalid State Demonstration](../chapters/07-intro-sequential-logic/index.md#diagram-invalid-state-demonstration) |  | Microsim | Not specified | 7 | Hard |  |
| 7 | [Period and Frequency Relationship](../chapters/07-intro-sequential-logic/index.md#diagram-period-and-frequency-relationship) |  | Microsim | Not specified | 8 | Hard |  |
| 7 | [Race Condition Demonstration](../chapters/07-intro-sequential-logic/index.md#diagram-race-condition-demonstration) |  | Microsim | Not specified | 3 | Medium |  |
| 7 | [SR Latch Interactive](../chapters/07-intro-sequential-logic/index.md#diagram-sr-latch-interactive) |  | Microsim | Not specified | 10 | Very Hard |  |
| 7 | [State Concept Visualizer](../chapters/07-intro-sequential-logic/index.md#diagram-state-concept-visualizer) |  | Microsim | Not specified | 14 | Medium |  |
| 7 | [Transparent Latch Timing](../chapters/07-intro-sequential-logic/index.md#diagram-transparent-latch-timing) |  | Microsim | Not specified | 4 | Hard |  |
| 8 | [D Flip-Flop Interactive](../chapters/08-flip-flops-timing/index.md#diagram-d-flip-flop-interactive) |  | Microsim | Not specified | 12 | Hard |  |
| 8 | [Double Flop Synchronizer](../chapters/08-flip-flops-timing/index.md#diagram-double-flop-synchronizer) |  | Microsim | Not specified | 5 | Hard |  |
| 8 | [JK Flip-Flop Modes](../chapters/08-flip-flops-timing/index.md#diagram-jk-flip-flop-modes) |  | Microsim | Not specified | 15 | Hard |  |
| 8 | [Master-Slave Operation](../chapters/08-flip-flops-timing/index.md#diagram-master-slave-operation) |  | Microsim | Not specified | 5 | Medium |  |
| 8 | [Preset and Clear Operation](../chapters/08-flip-flops-timing/index.md#diagram-preset-and-clear-operation) |  | Microsim | Not specified | 14 | Medium |  |
| 8 | [Setup and Hold Time Visualizer](../chapters/08-flip-flops-timing/index.md#diagram-setup-and-hold-time-visualizer) |  | Microsim | Not specified | 7 | Hard |  |
| 8 | [T Flip-Flop Counter](../chapters/08-flip-flops-timing/index.md#diagram-t-flip-flop-counter) |  | Microsim | Not specified | 13 | Hard |  |
| 8 | [Timing Diagram Builder](../chapters/08-flip-flops-timing/index.md#diagram-timing-diagram-builder) |  | Microsim | Not specified | 1 | Medium |  |
| 8 | [Timing Violation Detector](../chapters/08-flip-flops-timing/index.md#diagram-timing-violation-detector) |  | Microsim | Not specified | 6 | Medium |  |
| 9 | [Complete FSM Design Flow](../chapters/09-fsm-fundamentals/index.md#diagram-complete-fsm-design-flow) |  | Microsim | Not specified | 1 | Medium |  |
| 9 | [Current State to Next State Flow](../chapters/09-fsm-fundamentals/index.md#diagram-current-state-to-next-state-flow) |  | Microsim | Not specified | 11 | Hard |  |
| 9 | [FSM State Concept Visualizer](../chapters/09-fsm-fundamentals/index.md#diagram-fsm-state-concept-visualizer) |  | Microsim | Not specified | 12 | Hard |  |
| 9 | [Mealy Machine Simulator](../chapters/09-fsm-fundamentals/index.md#diagram-mealy-machine-simulator) |  | Microsim | Not specified | 16 | Hard |  |
| 9 | [Moore Machine Simulator](../chapters/09-fsm-fundamentals/index.md#diagram-moore-machine-simulator) |  | Microsim | Not specified | 15 | Medium |  |
| 9 | [State Diagram Builder](../chapters/09-fsm-fundamentals/index.md#diagram-state-diagram-builder) |  | Microsim | Not specified | 7 | Hard |  |
| 9 | [State Encoding Comparison](../chapters/09-fsm-fundamentals/index.md#diagram-state-encoding-comparison) |  | Microsim | Not specified | 1 | Hard |  |
| 9 | [State Minimization Visualizer](../chapters/09-fsm-fundamentals/index.md#diagram-state-minimization-visualizer) |  | Microsim | Not specified | 2 | Medium |  |
| 9 | [State Table to Circuit](../chapters/09-fsm-fundamentals/index.md#diagram-state-table-to-circuit) |  | Microsim | Not specified | 4 | Medium |  |
| 10 | [FSM Design Process Flowchart](../chapters/10-fsm-design-applications/index.md#diagram-fsm-design-process-flowchart) |  | Microsim | Not specified | 1 | Medium |  |
| 10 | [FSM Verification Simulator](../chapters/10-fsm-design-applications/index.md#diagram-fsm-verification-simulator) |  | Microsim | Not specified | 6 | Medium |  |
| 10 | [Moore vs Mealy Output Timing](../chapters/10-fsm-design-applications/index.md#diagram-moore-vs-mealy-output-timing) |  | Microsim | Not specified | 8 | Hard |  |
| 10 | [Next State Equation Derivation](../chapters/10-fsm-design-applications/index.md#diagram-next-state-equation-derivation) |  | Microsim | Not specified | 6 | Medium |  |
| 10 | [Overlapping vs Non-Overlapping Detector](../chapters/10-fsm-design-applications/index.md#diagram-overlapping-vs-non-overlapping-detector) |  | Microsim | Not specified | 8 | Hard |  |
| 10 | [Pattern Recognition FSM Builder](../chapters/10-fsm-design-applications/index.md#diagram-pattern-recognition-fsm-builder) |  | Microsim | Not specified | 4 | Medium |  |
| 10 | [Traffic Light Controller Simulator](../chapters/10-fsm-design-applications/index.md#diagram-traffic-light-controller-simulator) |  | Microsim | Not specified | 7 | Hard |  |
| 10 | [Vending Machine Simulator](../chapters/10-fsm-design-applications/index.md#diagram-vending-machine-simulator) |  | Microsim | Not specified | 4 | Hard |  |
| 11 | [BCD Decade Counter](../chapters/11-registers-counters-datapath/index.md#diagram-bcd-decade-counter) |  | Microsim | Not specified | 10 | Hard |  |
| 11 | [Datapath with Control Unit](../chapters/11-registers-counters-datapath/index.md#diagram-datapath-with-control-unit) |  | Microsim | Not specified | 14 | Hard |  |
| 11 | [RTL Operations Visualizer](../chapters/11-registers-counters-datapath/index.md#diagram-rtl-operations-visualizer) |  | Microsim | Not specified | 1 | Medium |  |
| 11 | [Register Control Signals](../chapters/11-registers-counters-datapath/index.md#diagram-register-control-signals) |  | Microsim | Not specified | 18 | Medium |  |
| 11 | [Register File](../chapters/11-registers-counters-datapath/index.md#diagram-register-file) |  | Microsim | Not specified | 9 | Medium |  |
| 11 | [Ring vs Johnson Counter Comparison](../chapters/11-registers-counters-datapath/index.md#diagram-ring-vs-johnson-counter-comparison) |  | Microsim | Not specified | 2 | Hard |  |
| 11 | [Shift Register Modes Comparison](../chapters/11-registers-counters-datapath/index.md#diagram-shift-register-modes-comparison) |  | Microsim | Not specified | 11 | Hard |  |
| 11 | [Universal Shift Register](../chapters/11-registers-counters-datapath/index.md#diagram-universal-shift-register) |  | Microsim | Not specified | 18 | Hard |  |
| 11 | [Up-Down Counter](../chapters/11-registers-counters-datapath/index.md#diagram-up-down-counter) |  | Microsim | Not specified | 13 | Hard |  |
| 12 | [Continuous Assignment Behavior](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-continuous-assignment-behavior) |  | Microsim | Not specified | 15 | Hard |  |
| 12 | [HDL vs Programming Mental Model](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-hdl-vs-programming-mental-model) |  | Microsim | Not specified | 12 | Hard |  |
| 12 | [Initial Block Timeline](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-initial-block-timeline) |  | Microsim | Not specified | 8 | Medium |  |
| 12 | [Module Hierarchy Visualization](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-module-hierarchy-visualization) |  | Microsim | Not specified | 1 | Medium |  |
| 12 | [Port Declaration Anatomy](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-port-declaration-anatomy) |  | Microsim | Not specified | 3 | Medium |  |
| 12 | [Wire vs Reg Comparison](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-wire-vs-reg-comparison) |  | Microsim | Not specified | 12 | Hard |  |
| 13 | [Always Block Execution Model](../chapters/13-verilog-modeling/index.md#diagram-always-block-execution-model) |  | Microsim | Not specified | 10 | Medium |  |
| 13 | [Blocking vs Non-Blocking Comparison](../chapters/13-verilog-modeling/index.md#diagram-blocking-vs-non-blocking-comparison) |  | Microsim | Not specified | 7 | Hard |  |
| 13 | [Case Statement Decoder](../chapters/13-verilog-modeling/index.md#diagram-case-statement-decoder) |  | Microsim | Not specified | 13 | Medium |  |
| 13 | [Edge Detection Visualizer](../chapters/13-verilog-modeling/index.md#diagram-edge-detection-visualizer) |  | Microsim | Not specified | 9 | Hard |  |
| 13 | [Hierarchical Design Explorer](../chapters/13-verilog-modeling/index.md#diagram-hierarchical-design-explorer) |  | Microsim | Not specified | 2 | Medium |  |
| 13 | [If-Else Priority Chain](../chapters/13-verilog-modeling/index.md#diagram-if-else-priority-chain) |  | Microsim | Not specified | 5 | Medium |  |
| 13 | [RTL Datapath Visualization](../chapters/13-verilog-modeling/index.md#diagram-rtl-datapath-visualization) |  | Microsim | Not specified | 5 | Medium |  |
| 13 | [Sequential Always Timing](../chapters/13-verilog-modeling/index.md#diagram-sequential-always-timing) |  | Microsim | Not specified | 15 | Medium |  |
| 13 | [Structural vs Behavioral Comparison](../chapters/13-verilog-modeling/index.md#diagram-structural-vs-behavioral-comparison) |  | Microsim | Not specified | 11 | Hard |  |
| 14 | [Clock Waveform Generator](../chapters/14-testbenches-simulation/index.md#diagram-clock-waveform-generator) |  | Microsim | Not specified | 6 | Medium |  |
| 14 | [Debug Workflow Visualization](../chapters/14-testbenches-simulation/index.md#diagram-debug-workflow-visualization) |  | Microsim | Not specified | 3 | Medium |  |
| 14 | [Self-Checking Testbench Flow](../chapters/14-testbenches-simulation/index.md#diagram-self-checking-testbench-flow) |  | Microsim | Not specified | 4 | Medium |  |
| 14 | [Simulation Time Visualization](../chapters/14-testbenches-simulation/index.md#diagram-simulation-time-visualization) |  | Microsim | Not specified | 2 | Medium |  |
| 14 | [Stimulus Pattern Generator](../chapters/14-testbenches-simulation/index.md#diagram-stimulus-pattern-generator) |  | Microsim | Not specified | 6 | Hard |  |
| 14 | [Synthesizable vs Non-Synthesizable](../chapters/14-testbenches-simulation/index.md#diagram-synthesizable-vs-non-synthesizable) |  | Microsim | Not specified | 1 | Medium |  |
| 14 | [Testbench Architecture](../chapters/14-testbenches-simulation/index.md#diagram-testbench-architecture) |  | Microsim | Not specified | 2 | Medium |  |
| 14 | [Waveform Viewer Interface](../chapters/14-testbenches-simulation/index.md#diagram-waveform-viewer-interface) |  | Microsim | Not specified | 6 | Medium |  |
| 15 | [Breadboard Layout Guide](../chapters/15-fpga-lab-skills/index.md#diagram-breadboard-layout-guide) |  | Microsim | Not specified | 1 | Medium |  |
| 15 | [Digital Design Flow](../chapters/15-fpga-lab-skills/index.md#diagram-digital-design-flow) |  | Microsim | Not specified | 0 | Easy |  |
| 15 | [FPGA Architecture Overview](../chapters/15-fpga-lab-skills/index.md#diagram-fpga-architecture-overview) |  | Microsim | Not specified | 1 | Medium |  |
| 15 | [FPGA Implementation Flow](../chapters/15-fpga-lab-skills/index.md#diagram-fpga-implementation-flow) |  | Microsim | Not specified | 4 | Hard |  |
| 15 | [FPGA Routing Visualization](../chapters/15-fpga-lab-skills/index.md#diagram-fpga-routing-visualization) |  | Microsim | Not specified | 3 | Medium |  |
| 15 | [LUT Function Implementation](../chapters/15-fpga-lab-skills/index.md#diagram-lut-function-implementation) |  | Microsim | Not specified | 16 | Hard |  |
| 15 | [Logic Analyzer Interface](../chapters/15-fpga-lab-skills/index.md#diagram-logic-analyzer-interface) |  | Microsim | Not specified | 7 | Medium |  |
| 15 | [Switch Debouncing Visualization](../chapters/15-fpga-lab-skills/index.md#diagram-switch-debouncing-visualization) |  | Microsim | Not specified | 9 | Hard |  |