<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001550A1-20030102-D00000.TIF SYSTEM "US20030001550A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001550A1-20030102-D00001.TIF SYSTEM "US20030001550A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001550A1-20030102-D00002.TIF SYSTEM "US20030001550A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001550A1-20030102-D00003.TIF SYSTEM "US20030001550A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001550A1-20030102-D00004.TIF SYSTEM "US20030001550A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001550A1-20030102-D00005.TIF SYSTEM "US20030001550A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001550A1-20030102-D00006.TIF SYSTEM "US20030001550A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001550</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10170310</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020613</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G05F001/40</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>323</class>
<subclass>273000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Stable low dropout, low impedance driver for linear regulators</title-of-invention>
</technical-information>
<continuity-data>
<non-provisional-of-provisional>
<document-id>
<doc-number>60301369</doc-number>
<document-date>20010627</document-date>
<country-code>US</country-code>
</document-id>
</non-provisional-of-provisional>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Mark</given-name>
<family-name>Pulkin</family-name>
</name>
<residence>
<residence-us>
<city>Rowlett</city>
<state>TX</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Gabriel</given-name>
<middle-name>A.</middle-name>
<family-name>Rincon-Mora</family-name>
</name>
<residence>
<residence-us>
<city>Allen</city>
<state>TX</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>TEXAS INSTRUMENTS INCORPORATED</name-1>
<name-2></name-2>
<address>
<address-1>P O BOX 655474, M/S 3999</address-1>
<city>DALLAS</city>
<state>TX</state>
<postalcode>75265</postalcode>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A voltage regulator circuit that provides the current necessary to drive an output driver during transients and maintain low output impedance, while having a much better dropout voltage than a single source follower gain stage includes: an output driver <highlight><bold>22</bold></highlight>; a source follower <highlight><bold>34 </bold></highlight>for controlling the output driver; a localized feedback gain loop coupled to the source follower <highlight><bold>34</bold></highlight>; and an amplifier <highlight><bold>24 </bold></highlight>for controlling the source follower <highlight><bold>34. </bold></highlight></paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This invention generally relates to electronic systems and in particular it relates to voltage regulator circuits. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Linear regulators that use NPN output drivers must be able to drive the base of the NPN transistor, which could mean potentially high current values. They must also be able to provide the displacement current needed to drive the load capacitance, as well as the parasitic capacitance, during transients. The typical prior art circuit used to drive an output NPN transistor is either an NPN emitter follower or NMOS source follower gain stage as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. The prior art circuit of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> includes NMOS transistor <highlight><bold>20</bold></highlight>; NPN output driver <highlight><bold>22</bold></highlight>; amplifier <highlight><bold>24</bold></highlight>; resistors <highlight><bold>26</bold></highlight> and <highlight><bold>27</bold></highlight>; load capacitance CL; current IL; bias current Ibias; reference voltage Vref; supply voltage Vs; output voltage Vout; and ground gnd. This solution requires that the supply voltage Vs be at least a gate-to-source voltage (Vgs) (or a base-to-emitter voltage (Vbe) for an NPN common-emitter circuit) above the voltage at the base of the output NPN transistor <highlight><bold>22</bold></highlight> (which is a Vbe above the regulated output voltage Vout). This voltage could be quite large, especially if the required current is in the milliamp range. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> In another potential solution to the problem, an amplifier could be designed to drive the base current and maintain the low impedance at the output; however, that solution would be more complex, requiring more area and potentially more quiescent current, and a high output current output stage. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> A voltage regulator circuit that provides the current necessary to drive an output driver during transients and maintain low output impedance, while having a much better dropout voltage than a single source follower gain stage includes: an output driver; a source follower for controlling the output driver; a localized feedback gain loop coupled to the source follower; and an amplifier for controlling the source follower.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> In the drawings: </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic circuit diagram of a prior art linear voltage regulator using an NPN output transistor; </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a schematic circuit diagram of a voltage regulator circuit with a preferred embodiment buffer for driving the output NPN transistor; </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a detailed schematic circuit diagram of the circuit of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a schematic circuit diagram of an entire regulator using the circuit of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a plot of the line regulation for the circuit of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>; </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a plot of the transient response of the circuit of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The preferred embodiment buffer, shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, provides the current necessary to drive the NPN during transients and maintain low output impedance, while having a much better dropout voltage than a single source follower gain stage. The circuit of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> includes NPN output driver <highlight><bold>22</bold></highlight>; amplifier <highlight><bold>24</bold></highlight>; resistors <highlight><bold>26</bold></highlight> and <highlight><bold>28</bold></highlight>; buffer <highlight><bold>30</bold></highlight> which includes PMOS transistors <highlight><bold>32</bold></highlight> and <highlight><bold>34</bold></highlight>, NPN transistor <highlight><bold>36</bold></highlight>, and buffer currents Ibuf<highlight><bold>1</bold></highlight> and Ibuf<highlight><bold>2</bold></highlight>; bias voltage Vbias; load capacitance CL; current IL; reference voltage Vref; supply voltage Vs; output voltage Vout; and ground gnd. The supply voltage Vs needs only to be a drain-to-source saturation voltage (Vds(sat)) above the base voltage of the output NPN transistor <highlight><bold>22</bold></highlight>. Buffer <highlight><bold>30</bold></highlight> is essentially a PMOS source follower <highlight><bold>34</bold></highlight>, with a localized feedback gain loop. Therefore, the actual output impedance of buffer <highlight><bold>30</bold></highlight> is the output impedance of transistor <highlight><bold>34</bold></highlight> (which is essentially the inverse of the transconductance of transistor <highlight><bold>34</bold></highlight>) divided by the open-loop gain of the feedback loop. This low output impedance allows buffer <highlight><bold>30</bold></highlight> to drive larger capacitive loads. The topology of buffer <highlight><bold>30</bold></highlight> (the use of transistor <highlight><bold>32</bold></highlight>) allows the buffer to drive the base current of NPN transistor <highlight><bold>22</bold></highlight> with low dropout characteristics. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows a detailed schematic of buffer <highlight><bold>30</bold></highlight>, including the biasing circuitry used for bias current sources Ibuf<highlight><bold>1</bold></highlight> and Ibuf<highlight><bold>2</bold></highlight> and bias voltage Vbias. The circuit of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> includes PMOS transistors <highlight><bold>32</bold></highlight> and <highlight><bold>34</bold></highlight>, NPN transistor <highlight><bold>36</bold></highlight>, buffer currents Ibuf<highlight><bold>1</bold></highlight> and Ibuf<highlight><bold>2</bold></highlight>, bias voltage Vbias, output voltage Vout, and ground gnd, as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, with additional circuitry for generating bias currents Ibuf<highlight><bold>1</bold></highlight> and Ibuf<highlight><bold>2</bold></highlight>, and bias voltage Vbias. The additional circuitry includes PMOS transistors <highlight><bold>50</bold></highlight>-<highlight><bold>60</bold></highlight>; NMOS transistors <highlight><bold>62</bold></highlight>-<highlight><bold>72</bold></highlight>; NPN transistors <highlight><bold>74</bold></highlight>-<highlight><bold>77</bold></highlight>; capacitors <highlight><bold>79</bold></highlight>-<highlight><bold>83</bold></highlight>; resistors <highlight><bold>85</bold></highlight>-<highlight><bold>88</bold></highlight>; input Vin; enable voltages en and enb; and current proportional to absolute temperature iptat. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows the schematic of the entire regulator. The circuit of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> includes a complimentary, folded cascode amplifier with slow start functions which includes transistors <highlight><bold>100</bold></highlight>-<highlight><bold>116</bold></highlight>, capacitors <highlight><bold>118</bold></highlight> and <highlight><bold>120</bold></highlight>, and input references Vref, Vslowst, and Vfb; buffer <highlight><bold>122</bold></highlight> described in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; and a Darlington NPN pair which includes transistors <highlight><bold>124</bold></highlight> and <highlight><bold>126</bold></highlight>, and resistor <highlight><bold>128</bold></highlight>. It also contains circuitry for current biasing which includes transistors <highlight><bold>130</bold></highlight>-<highlight><bold>138</bold></highlight> and bias current input Iptat; as well as enable circuitry which includes transistors <highlight><bold>140</bold></highlight>-<highlight><bold>147</bold></highlight> and enable inputs en and enb; bias voltage Vbias; backgate bias PBKG; and output Vsense. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows the line regulation of the amplifier of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> when regulating to 1.5 volts at sense. The difference between Vsense and Vdrv is the voltage drop across the output darlington NPN&apos;s <highlight><bold>124</bold></highlight> and <highlight><bold>126</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows the transient response of Vsense of the amplifier of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> to a 0-2 amp current pulse with a 300 uF capacitor CL on the output. The capacitor has 40 milliohms of resistance. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The use of buffer <highlight><bold>30</bold></highlight> allows the regulator to drive the output NPN with low output impedance and low dropout voltage. It has lower output impedance and lower dropout voltage than a standard prior art source-follower, at the cost of only two transistors and one current source. Alternatively, it can achieve a desired output impedance with much less quiescent-current than a source-follower. It is a simple design that is compatible with Bipolar, CMOS, or BiCMOS processes. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> While this invention has been described with reference to an illustrative embodiment, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiment, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A voltage regulator circuit comprising: 
<claim-text>an output driver; </claim-text>
<claim-text>a source follower for controlling the output driver; </claim-text>
<claim-text>a localized feedback gain loop coupled to the source follower; and </claim-text>
<claim-text>an amplifier for controlling the source follower. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the output driver is a bipolar transistor. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> wherein the bipolar transistor is an NPN bipolar transistor. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the source follower is a MOS transistor having a source coupled to a control node of the output driver and having a gate coupled to the amplifier. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference> wherein the MOS transistor is a PMOS transistor. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference> wherein the localized feedback gain loop comprises: 
<claim-text>a first transistor coupled between the control node of the output driver and a common node; </claim-text>
<claim-text>a second transistor coupled between a control node of the first transistor and the MOS transistor; </claim-text>
<claim-text>a first current source coupled between the common node and the control node of the first transistor; and </claim-text>
<claim-text>a second current source coupled to the MOS transistor. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> wherein the first transistor is a PMOS transistor and the second transistor is an NPN bipolar transistor. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> further comprising a bias voltage coupled to a control node of the second transistor. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further comprising a resistor feedback network coupled between the output driver and a first input of the amplifier. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference> wherein the feedback network comprises: 
<claim-text>a first resistor coupled between the output driver and the first input of the amplifier; and </claim-text>
<claim-text>a second resistor coupled between the first input of the amplifier and a ground node. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference> further comprising a reference voltage coupled to a second input of the amplifier. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A buffer circuit comprising: 
<claim-text>a source follower coupled to an output node and having a control node coupled to an input node; </claim-text>
<claim-text>a first transistor coupled between a common node and the output node; </claim-text>
<claim-text>a second transistor coupled between the source follower and a control node of the first transistor; </claim-text>
<claim-text>a first current source coupled between the control node of the first transistor and the common node; and </claim-text>
<claim-text>a second current source coupled to the source follower. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference> wherein the source follower is a MOS transistor. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference> wherein the MOS transistor is a PMOS transistor. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference> wherein the first transistor is a PMOS transistor. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The circuit of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference> wherein the second transistor is an NPN bipolar transistor.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001550A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001550A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001550A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001550A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001550A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001550A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001550A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
