                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:36 2022
                              5 ;--------------------------------------------------------
                              6 	.cs08
                              7 	.module _divsint
                              8 	.optsdcc -ms08
                              9 	
                             10 	.area HOME    (CODE)
                             11 	.area GSINIT0 (CODE)
                             12 	.area GSINIT  (CODE)
                             13 	.area GSFINAL (CODE)
                             14 	.area CSEG    (CODE)
                             15 	.area XINIT   (CODE)
                             16 	.area CONST   (CODE)
                             17 	.area DSEG    (PAG)
                             18 	.area OSEG    (PAG, OVR)
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl __divsint_PARM_2
                             25 	.globl __divsint
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
   0000                      30 __divsint_sloc0_1_0:
   0000                      31 	.ds 1
   0001                      32 __divsint_sloc1_1_0:
   0001                      33 	.ds 2
   0003                      34 __divsint_sloc2_1_0:
   0003                      35 	.ds 1
                             36 ;--------------------------------------------------------
                             37 ; overlayable items in ram 
                             38 ;--------------------------------------------------------
                             39 ;--------------------------------------------------------
                             40 ; absolute ram data
                             41 ;--------------------------------------------------------
                             42 	.area IABS    (ABS)
                             43 	.area IABS    (ABS)
                             44 ;--------------------------------------------------------
                             45 ; absolute external ram data
                             46 ;--------------------------------------------------------
                             47 	.area XABS    (ABS)
                             48 ;--------------------------------------------------------
                             49 ; external initialized ram data
                             50 ;--------------------------------------------------------
                             51 	.area XISEG
                             52 ;--------------------------------------------------------
                             53 ; extended address mode data
                             54 ;--------------------------------------------------------
                             55 	.area XSEG
   0000                      56 __divsint_PARM_2:
   0000                      57 	.ds 2
                             58 ;--------------------------------------------------------
                             59 ; global & static initialisations
                             60 ;--------------------------------------------------------
                             61 	.area HOME    (CODE)
                             62 	.area GSINIT  (CODE)
                             63 	.area GSFINAL (CODE)
                             64 	.area GSINIT  (CODE)
                             65 ;--------------------------------------------------------
                             66 ; Home
                             67 ;--------------------------------------------------------
                             68 	.area HOME    (CODE)
                             69 	.area HOME    (CODE)
                             70 ;--------------------------------------------------------
                             71 ; code
                             72 ;--------------------------------------------------------
                             73 	.area CSEG    (CODE)
                             74 ;------------------------------------------------------------
                             75 ;Allocation info for local variables in function '_divsint'
                             76 ;------------------------------------------------------------
                             77 ;r                         Allocated to registers a x 
                             78 ;sloc0                     Allocated with name '__divsint_sloc0_1_0'
                             79 ;sloc1                     Allocated with name '__divsint_sloc1_1_0'
                             80 ;sloc2                     Allocated with name '__divsint_sloc2_1_0'
                             81 ;y                         Allocated with name '__divsint_PARM_2'
                             82 ;x                         Allocated to registers a x 
                             83 ;------------------------------------------------------------
                             84 ;../_divsint.c:207: _divsint (int x, int y)
                             85 ;	-----------------------------------------
                             86 ;	 function _divsint
                             87 ;	-----------------------------------------
                             88 ;	Register assignment is optimal.
                             89 ;	Stack space usage: 0 bytes.
   0000                      90 __divsint:
                             91 ;../_divsint.c:211: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
   0000 87            [ 2]   92 	psha
   0001 9F            [ 1]   93 	txa
   0002 A0 00         [ 2]   94 	sub	#0x00
   0004 91 03         [ 3]   95 	blt	00122$
   0006 4F            [ 1]   96 	clra
   0007 20 02         [ 3]   97 	bra	00123$
   0009                      98 00122$:
   0009 A6 01         [ 2]   99 	lda	#0x01
   000B                     100 00123$:
   000B B7*00         [ 3]  101 	sta	*__divsint_sloc0_1_0
   000D 86            [ 3]  102 	pula
   000E 3D*00         [ 4]  103 	tst	*__divsint_sloc0_1_0
   0010 27 0B         [ 3]  104 	beq	00106$
   0012 40            [ 1]  105 	nega
   0013 87            [ 2]  106 	psha
   0014 4F            [ 1]  107 	clra
   0015 89            [ 2]  108 	pshx
   0016 9E E2 01      [ 4]  109 	sbc	1,s
   0019 A7 01         [ 2]  110 	ais	#1
   001B 97            [ 1]  111 	tax
   001C 86            [ 3]  112 	pula
   001D                     113 00106$:
   001D B7*02         [ 3]  114 	sta	*(__divsint_sloc1_1_0 + 1)
   001F BF*01         [ 3]  115 	stx	*__divsint_sloc1_1_0
   0021 C6r00r00      [ 4]  116 	lda	__divsint_PARM_2
   0024 A0 00         [ 2]  117 	sub	#0x00
   0026 91 03         [ 3]  118 	blt	00125$
   0028 4F            [ 1]  119 	clra
   0029 20 02         [ 3]  120 	bra	00126$
   002B                     121 00125$:
   002B A6 01         [ 2]  122 	lda	#0x01
   002D                     123 00126$:
   002D B7*03         [ 3]  124 	sta	*__divsint_sloc2_1_0
   002F 3D*03         [ 4]  125 	tst	*__divsint_sloc2_1_0
   0031 27 0D         [ 3]  126 	beq	00108$
   0033 4F            [ 1]  127 	clra
   0034 C0r00r01      [ 4]  128 	sub	(__divsint_PARM_2 + 1)
   0037 97            [ 1]  129 	tax
   0038 4F            [ 1]  130 	clra
   0039 C2r00r00      [ 4]  131 	sbc	__divsint_PARM_2
   003C 87            [ 2]  132 	psha
   003D 8A            [ 3]  133 	pulh
   003E 20 03         [ 3]  134 	bra	00109$
   0040                     135 00108$:
   0040 32r00r00      [ 5]  136 	ldhx	__divsint_PARM_2
   0043                     137 00109$:
   0043 CFr00r01      [ 4]  138 	stx	(__divuint_PARM_2 + 1)
   0046 8B            [ 2]  139 	pshh
   0047 86            [ 3]  140 	pula
   0048 C7r00r00      [ 4]  141 	sta	__divuint_PARM_2
   004B B6*02         [ 3]  142 	lda	*(__divsint_sloc1_1_0 + 1)
   004D BE*01         [ 3]  143 	ldx	*__divsint_sloc1_1_0
   004F CDr00r00      [ 6]  144 	jsr	__divuint
                            145 ;../_divsint.c:212: if ((x < 0) ^ (y < 0))
   0052 87            [ 2]  146 	psha
   0053 B6*00         [ 3]  147 	lda	*__divsint_sloc0_1_0
   0055 B8*03         [ 3]  148 	eor	*__divsint_sloc2_1_0
   0057 86            [ 3]  149 	pula
   0058 27 0C         [ 3]  150 	beq	00102$
                            151 ;../_divsint.c:213: return -r;
   005A 40            [ 1]  152 	nega
   005B 87            [ 2]  153 	psha
   005C 4F            [ 1]  154 	clra
   005D 89            [ 2]  155 	pshx
   005E 9E E2 01      [ 4]  156 	sbc	1,s
   0061 A7 01         [ 2]  157 	ais	#1
   0063 97            [ 1]  158 	tax
   0064 86            [ 3]  159 	pula
   0065 81            [ 6]  160 	rts
   0066                     161 00102$:
                            162 ;../_divsint.c:215: return r;
   0066 81            [ 6]  163 	rts
                            164 	.area CSEG    (CODE)
                            165 	.area CONST   (CODE)
                            166 	.area XINIT   (CODE)
                            167 	.area CABS    (ABS,CODE)
