# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP.srcs/sources_1/imports/Dubois/ram/mt55l512y36f.vhd" \
"../../../../TP.srcs/sim_1/imports/Dubois/ram/tb_test_sram.vhd" \

# Do not sort compile order
nosort
