<module name="WKUP_CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_WKUP_PID" acronym="CTRLMMR_WKUP_PID" offset="0x0" width="32" description="Peripheral release details.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x61800212" description="TI internal data." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MMR_CFG1" acronym="CTRLMMR_WKUP_MMR_CFG1" offset="0x8" width="32" description="Indicates the MMR configuration.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PARTITIONS" width="8" begin="7" end="0" resetval="0xDF" description="Indicates present partitions" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_JTAGID" acronym="CTRLMMR_WKUP_JTAGID" offset="0x14" width="32" description="The CTRLMMR_WKUP_JTAGID register must be readable by the configuration bus so that this can be accessed via the JTAG and CPU. In Boundary Scan mode, this ID should also be readable with only TCLK present. This means without a valid CPU clock running and also implies that Fusefarm scan is not necessary. The Variant field should be set in the top metal mask so that this may be changed if a future PG is necessary. All other fields may be hard coded.">
    <bitfield id="VARIANT" width="4" begin="31" end="28" resetval="0xX" description="Indicates device variant" range="" rwaccess="R"/>
    <bitfield id="PARTNO" width="16" begin="27" end="12" resetval="0xBB5A" description="Part number for boundary scan" range="" rwaccess="R"/>
    <bitfield id="MFG" width="11" begin="11" end="1" resetval="0x17" description="Indicates Texas Instruments as manufacturer" range="" rwaccess="R"/>
    <bitfield id="LSB" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_JTAG_DEVICE_ID" acronym="CTRLMMR_WKUP_JTAG_DEVICE_ID" offset="0x18" width="32" description="This register is used for device identification.">
    <bitfield id="DEVICE_ID" width="32" begin="31" end="0" resetval="0xX" description="Device information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVSTAT" acronym="CTRLMMR_WKUP_DEVSTAT" offset="0x30" width="32" description="Indicates MCU bootstrap selection. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="10" begin="9" end="0" resetval="0xX" description="Indicates MCU boot mode For more information, see" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_BOOTCFG" acronym="CTRLMMR_WKUP_BOOTCFG" offset="0x34" width="32" description="Indicates MCU bootstrap selection latched at power-on reset by PORz. The default value of this register is determined by the MCU bootstrap pins when the por_boot_cfg_srst_n input is de-asserted and will remain until the MCU bootstrap pins are re-latched on a subsequent por_boot_cfg_srst_n rising edge.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="10" begin="9" end="0" resetval="0xX" description="Indicates MCU boot mode as latched at power-on reset" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE0" acronym="CTRLMMR_WKUP_DEVICE_FEATURE0" offset="0x60" width="32" description="Indicates enabled MPU processing elements on the device.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPU_CLUSTER1_CORE1" width="1" begin="5" end="5" resetval="0xX" description="MPU Cluster1 Core 1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MPU_CLUSTER1_CORE0" width="1" begin="4" end="4" resetval="0xX" description="MPU Cluster1 Core 0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0xX" description="MPU Cluster0 Core 1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MPU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0x1" description="MPU Cluster0 Core 0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE2" acronym="CTRLMMR_WKUP_DEVICE_FEATURE2" offset="0x68" width="32" description="Indicates enabled MCU domain interface elements on the device.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AES_AUTH_EN" width="1" begin="7" end="7" resetval="0xX" description="AES authentication is enabled in MCU_FlashSS and DMSC when set" range="" rwaccess="R"/>
    <bitfield id="HYPERBUS" width="1" begin="6" end="6" resetval="0xX" description="MCU_FSS0_HPB0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="OSPI1" width="1" begin="5" end="5" resetval="0xX" description="MCU_OSPI1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="OSPI0" width="1" begin="4" end="4" resetval="0xX" description="MCU_OSPI0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN1" width="1" begin="3" end="3" resetval="0xX" description="MCU_MCAN1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN1_FD_MODE" width="1" begin="2" end="2" resetval="0xX" description="FD mode is supported on MCU_MCAN1 when set" range="" rwaccess="R"/>
    <bitfield id="MCAN0" width="1" begin="1" end="1" resetval="0xX" description="MCU_MCAN0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN0_FD_MODE" width="1" begin="0" end="0" resetval="0xX" description="FD mode is supported on MCU_MCAN0 when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE3" acronym="CTRLMMR_WKUP_DEVICE_FEATURE3" offset="0x6C" width="32" description="Indicates enabled MAIN domain interface elements on the device.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPU" width="1" begin="26" end="26" resetval="0xX" description="GPU is enabled when set" range="" rwaccess="R"/>
    <bitfield id="GPU_BC" width="1" begin="25" end="25" resetval="0xX" description="GPU DXT block compression enabled when set" range="" rwaccess="R"/>
    <bitfield id="GPU_PBIST" width="1" begin="24" end="24" resetval="0xX" description="GPU self-test is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MMC" width="1" begin="20" end="20" resetval="0xX" description="MMCSD is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAL" width="1" begin="18" end="18" resetval="0xX" description="CAL is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSS" width="1" begin="16" end="16" resetval="0xX" description="DSS is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ICSS_G2" width="1" begin="14" end="14" resetval="0xX" description="ICSS_G2 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="ICSS_G1" width="1" begin="13" end="13" resetval="0xX" description="ICSS_G1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="ICSS_G0" width="1" begin="12" end="12" resetval="0xX" description="ICSS_G0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SERDES1" width="1" begin="9" end="9" resetval="0xX" description="Serdes1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="SERDES0" width="1" begin="8" end="8" resetval="0xX" description="Serdes0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PCIE1" width="1" begin="5" end="5" resetval="0xX" description="PCIe1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="PCIE0" width="1" begin="4" end="4" resetval="0xX" description="PCIe0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="USB1" width="1" begin="1" end="1" resetval="0xX" description="USB1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="USB0" width="1" begin="0" end="0" resetval="0xX" description="USB0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK0_KICK0" acronym="CTRLMMR_WKUP_LOCK0_KICK0" offset="0x1008" width="32" description="Lower 32-bits of Partition0 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_WKUP_LOCK0_KICK1 with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK0_KICK1" acronym="CTRLMMR_WKUP_LOCK0_KICK1" offset="0x100C" width="32" description="Upper 32-bits of Partition 0 write lock key. This register must be written with the designated key value after a write to CTRLMMR_WKUP_LOCK0_KICK0 with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_RAW_STAT" acronym="CTRLMMR_WKUP_INTR_RAW_STAT" offset="0x1010" width="32" description="Shows the interrupt status (before enabling) and allows setting of the interrupt status (for test).">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Lock violation occurred (attempt to write a write-locked register with partition locked)" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Address violation occurred (attempt to read or write an invalid register address)" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation occurred (attempt to read or write a register with insufficient security or privilege access rights)" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_STAT_CLR" acronym="CTRLMMR_WKUP_INTR_STAT_CLR" offset="0x1014" width="32" description="Shows the enabled interrupt status and allows the interrupt to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TC"/>
    <bitfield id="EN_LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enabled lock interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled address interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enabled protection interrupt event status" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_EN_SET" acronym="CTRLMMR_WKUP_INTR_EN_SET" offset="0x1018" width="32" description="Allows interrupt enables to be set.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR_EN_SET" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR_EN_SET" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR_EN_SET" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt enable" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_EN_CLR" acronym="CTRLMMR_WKUP_INTR_EN_CLR" offset="0x101C" width="32" description="Allows interrupt enables to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TC"/>
    <bitfield id="LOCK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt disable" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_ADDR" acronym="CTRLMMR_WKUP_FAULT_ADDR" offset="0x1024" width="32" description="Indicates the address of the first transfer that caused a fault to occur.">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address of the faulted access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_TYPE" acronym="CTRLMMR_WKUP_FAULT_TYPE" offset="0x1028" width="32" description="Indicates the access type of the first transfer that caused a fault to occur.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TYPE" width="6" begin="5" end="0" resetval="0x0" description="Type of access which faulted 0h - No fault 1h - User execute access 2h - User write access 4h - User read access 8h - Supervisor execute access 10h - Supervisor write access 20h - Supervisor read access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_ATTR" acronym="CTRLMMR_WKUP_FAULT_ATTR" offset="0x102C" width="32" description="Indicates the attributes of the first transfer that caused a fault to occur.">
    <bitfield id="XID" width="12" begin="31" end="20" resetval="0x0" description="Transaction ID" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_CLR" acronym="CTRLMMR_WKUP_FAULT_CLR" offset="0x1030" width="32" description="Allows software to clear the current fault Clearing the current fault allows the CTRLMMR_WKUP_FAULT_ADDR, CTRLMMR_WKUP_FAULT_TYPE, and CTRLMMR_WKUP_FAULT_ATTR registers to latch the attributes of the next fault that occurs. This does not affect the fault interrupt event itself. The interrupt must be cleared using the appropriate INTR_STATUS_CLR register bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PWR_CTRL" acronym="CTRLMMR_WKUP_MAIN_PWR_CTRL" offset="0x4004" width="32" description="Controls power options for the MAIN voltage domain.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWR_EN" width="1" begin="0" end="0" resetval="0x1" description="When set, drives the PMIC_PWR_EN1 output to turn on the MAIN voltage domain" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_GPIO_CTRL" acronym="CTRLMMR_WKUP_GPIO_CTRL" offset="0x4020" width="32" description="Controls operation of the WKUP_GPIO module.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKEN" width="1" begin="0" end="0" resetval="0x0" description="Enables WKUP_GPIO wakeup event operation by controling the WKUP_GPIO LPSC clockstop_ack behavior. 0h - No WKUP_GPIO wakeup support. WKUP_GPIO vbus clock is gated on clkstop_ack from WKUP_GPIO to LPSC 1h - WKUP_GPIO wakeup enabled. WKUP_GPIO vbus clock is NOT gated on LPSC clockstop_req. WKUP_GPIO LPSC clkstop_ack input is driven by clkstop_req output." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_SPARE_CTRL1" acronym="CTRLMMR_WKUP_SPARE_CTRL1" offset="0x4104" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MCU_LDOVSET_SRC_SEL" width="1" begin="3" end="3" resetval="0x0" description="Determines the source of the MCU SRAM LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="MAIN_POK_CLR" width="1" begin="2" end="2" resetval="0x0" description="When set, resets pgood sticky bits for all MAIN domain voltage POK detection." range="" rwaccess="RW"/>
    <bitfield id="MCU_POK_CLR" width="1" begin="1" end="1" resetval="0x0" description="When set, resets pgood sticky bits for WKUP core, PMIC. MCU core, WKUP 3.3V IO, and WKUP 1.8V IO voltage POK detection." range="" rwaccess="RW"/>
    <bitfield id="MCU_INHIB_SLEEP" width="1" begin="0" end="0" resetval="0x0" description="Prevents LPSC_MCU_COMMON peripherals from being reset on a MCU warm reset (active low)." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_SPARE_CTRL5" acronym="CTRLMMR_WKUP_SPARE_CTRL5" offset="0x4114" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DS_BLK_FCLKON_MAIN_RST" width="1" begin="5" end="5" resetval="0x0" description="During MAIN domain reset, clocks sourced from the MCU domain must remain (forced) active until reset is complete (efuse scan completed) to ensure reset propogation to MAIN domain modules using those clocks. This bit is used (should be set) to block those clocks from propogating during deep sleep mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="4" end="2" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="MCU_PLL_IDLE_OVRD" width="1" begin="1" end="1" resetval="0x0" description="MCU PLL idle override." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK1_KICK0" acronym="CTRLMMR_WKUP_LOCK1_KICK0" offset="0x5008" width="32" description="Lower 32-bits of Partition1 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_WKUP_LOCK1_KICK1 with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK1_KICK1" acronym="CTRLMMR_WKUP_LOCK1_KICK1" offset="0x500C" width="32" description="Upper 32-bits of Partition 1 write lock key. This register must be written with the designated key value after a write to CTRLMMR_WKUP_LOCK1_KICK0 with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_OBSCLK_CTRL" acronym="CTRLMMR_WKUP_MCU_OBSCLK_CTRL" offset="0x8000" width="32" description="Controls which internal clock is made observable on the MCU_OBSCLK output pin.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin output divider" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="MCU_OBSCLK pin output selection 0h - CLK_12M_RC 1h - HFOSC0_CLK 2h - MCU_PLL_CLKOUT 3h - MCU_PLLCTL_OBSCLK 4h - MCUHSDIV_CLKOUT1 5h - MCUHSDIV_CLKOUT2 6h - MCUHSDIV_CLKOUT3 7h - MCUHSDIV_CLKOUT4 8h - CPSW_PLL_CLKOUT 9h - CLK_32K_RC Ah - CPSWHSDIV_CLKOUT1 Bh - CPSWHSDIV_CLKOUT2 Ch - CPSWHSDIV_CLKOUT3 Dh - CPSWHSDIV_CLKOUT4 Eh - '0' Fh - LPXOSC_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_HFOSC1_CTRL" acronym="CTRLMMR_WKUP_HFOSC1_CTRL" offset="0x8014" width="32" description="Added Note for CTRLMMR_WKUP_HFOSC1_CTRL Register Use This register controls high-frequency oscillator &#8211; HFOSC1, located in MAIN domain. Controls the operation of oscillator 1.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GZ" width="1" begin="7" end="7" resetval="0x0" description="Oscillator disable. When GZ=1 the both bypass and oscillation mode are disabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRDN" width="1" begin="4" end="4" resetval="0x0" description="Oscillator powerdown. When set, places the oscillator in Bypass mode. This has no effect if the GZ bit is set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FREQ" width="2" begin="1" end="0" resetval="0x1" description="Bits 0-1 control the OSC HFENABLE and XHFENABLE inputs, respectively to select the required frequency of oscillation. These bits must be set before oscillator startup and cannot be changed dynamically while the oscillator is running. 0h - &amp;amp;lt;19.2 MHz 1h - 19.2 - 32 MHz 2h - 38 - 52 MHz 3h - 38 - 52 MHz" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_RC12M_OSC_TRIM" acronym="CTRLMMR_WKUP_RC12M_OSC_TRIM" offset="0x8024" width="32" description="Provides frequency trimming for the 12.5 MHz RC oscillator module.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIMOSC_COARSE_DIR" width="1" begin="6" end="6" resetval="0xX" description="Coarse adjustment direction. If output is greater than 12.5" range="" rwaccess="RW"/>
    <bitfield id="TRIMOSC_COARSE" width="3" begin="5" end="3" resetval="0xX" description="Coarse adjustment. Frequency is decreased or increased by 1.25 MHz per value based on the trimosc_coarse_dir value." range="" rwaccess="RW"/>
    <bitfield id="TRIMOSC_FINE" width="3" begin="2" end="0" resetval="0xX" description="Fine adjustment. Decreases the frequency by 250 KHz per value." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LFOSC_CTRL" acronym="CTRLMMR_WKUP_LFOSC_CTRL" offset="0x8030" width="32" description="Controls the operation of the low frequency oscillator module.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RES_SEL" width="1" begin="12" end="12" resetval="0x0" description="Oscillator external feedback resistor select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW" width="3" begin="10" end="8" resetval="0x0" description="Oscillator gain adjustment" range="" rwaccess="RW"/>
    <bitfield id="GZ" width="1" begin="7" end="7" resetval="0x0" description="Oscillator disable. When GZ=1 the both bypass and oscillation mode are disabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_PLL_CLKSEL" acronym="CTRLMMR_WKUP_MCU_PLL_CLKSEL" offset="0x8050" width="32" description="Controls the clock source for MCU voltage domain PLL[1:0].">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKLOSS_SWTCH_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, enables automatic switching of MCU PLL[1:0] clock source to CLK_12M_RC if HFOSC0 clock loss is detected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PER_CLKSEL" acronym="CTRLMMR_WKUP_PER_CLKSEL" offset="0x8060" width="32" description="Controls the wakeup peripheral functional clock source. Allows the main oscillator to be used as the functional clock source for the WKUP_USART and WKUP_I2C when PLLs are powered down.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCUPLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="Select the main oscillator clock rather than the PLL generated clock as the functional clock (PLL BYPASS mode)." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_USART_CLKSEL" acronym="CTRLMMR_WKUP_USART_CLKSEL" offset="0x8064" width="32" description="Controls the functional clock source for WKUP_USART0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="WKUP_USART0 FCLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_GPIO_CLKSEL" acronym="CTRLMMR_WKUP_GPIO_CLKSEL" offset="0x8070" width="32" description="Controls the functional clock source for WKUP_GPIO.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="WKUP_GPIO clock selection. Must be set to MCU_SYSCLK0/4 whenever WKUP_GPIO VBUS interface is enabled. Other clock source may be selected as a wake up clock for DeepSleep modes after WKUP_GPIO is gated off through LPSC. 0h - MCU_SYSCLK0 / 4 1h - MCU_SYSCLK0 / 4 2h - CLK_32K_RC 3h - CLK_12M_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL0_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL0_CLKSEL" offset="0x8080" width="32" description="Controls the clock source for MAIN voltage domain PLL0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for PLL0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL1_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL1_CLKSEL" offset="0x8084" width="32" description="Controls the clock source for MAIN voltage domain PLL1.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for PLL1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL2_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL2_CLKSEL" offset="0x8088" width="32" description="Controls the clock source for MAIN voltage domain PLL2.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XREF_SEL" width="1" begin="4" end="4" resetval="0x0" description="Selects the alternate clock source for PLL2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for PLL2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL3_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL3_CLKSEL" offset="0x808C" width="32" description="Controls the clock source for MAIN voltage domain PLL3.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for PLL3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL4_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL4_CLKSEL" offset="0x8090" width="32" description="Controls the clock source for MAIN voltage domain PLL4.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for PLL4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL6_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL6_CLKSEL" offset="0x8098" width="32" description="Controls the clock source for MAIN voltage domain PLL6.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for PLL6" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL7_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL7_CLKSEL" offset="0x809C" width="32" description="Controls the clock source for MAIN voltage domain PLL7.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for PLL7" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_SYSCLK_CTRL" acronym="CTRLMMR_WKUP_MAIN_SYSCLK_CTRL" offset="0x80C0" width="32" description="Controls clock gating of the MAIN PLL Controller SYSCLK outputs.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCLK1_GATE" width="1" begin="8" end="8" resetval="0x0" description="When set, gates off SYSCLK1 output of the MAIN PLL Controller" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCLK0_GATE" width="1" begin="0" end="0" resetval="0x0" description="When set, gates off SYSCLK0 (CLK1) output of the MAIN PLL Controller" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK2_KICK0" acronym="CTRLMMR_WKUP_LOCK2_KICK0" offset="0x9008" width="32" description="Lower 32-bits of Partition2 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_WKUP_LOCK2_KICK1 with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK2_KICK1" acronym="CTRLMMR_WKUP_LOCK2_KICK1" offset="0x900C" width="32" description="Upper 32-bits of Partition 2 write lock key. This register must be written with the designated key value after a write to CTRLMMR_WKUP_LOCK2_KICK0 with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POST_STAT" acronym="CTRLMMR_WKUP_POST_STAT" offset="0xC2C0" width="32" description="Contains the result of power-on self tests.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_FAIL" width="1" begin="15" end="15" resetval="0xX" description="MCU PBIST failed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_TIMEOUT" width="1" begin="9" end="9" resetval="0xX" description="MCU PBIST timed out" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_DONE" width="1" begin="8" end="8" resetval="0xX" description="MCU PBIST done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_LBIST_TIMEOUT" width="1" begin="5" end="5" resetval="0xX" description="MCU LBIST timed out" range="" rwaccess="R"/>
    <bitfield id="POST_DMSC_LBIST_TIMEOUT" width="1" begin="4" end="4" resetval="0xX" description="DMSC LBIST timed out" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_LBIST_DONE" width="1" begin="1" end="1" resetval="0xX" description="MCU LBIST done" range="" rwaccess="R"/>
    <bitfield id="POST_DMSC_LBIST_DONE" width="1" begin="0" end="0" resetval="0xX" description="DMSC LBIST done" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FUSE_CRC_CTRL" acronym="CTRLMMR_WKUP_FUSE_CRC_CTRL" offset="0xC300" width="32" description="Controls WKUP efuse chain CRC calculation.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_EN_3" width="1" begin="3" end="3" resetval="0x0" description="Enable eFuse CRC calculation for chain 3" range="" rwaccess="RW"/>
    <bitfield id="CRC_EN_2" width="1" begin="2" end="2" resetval="0x0" description="Enable eFuse CRC calculation for chain 2" range="" rwaccess="RW"/>
    <bitfield id="CRC_EN_1" width="1" begin="1" end="1" resetval="0x0" description="Enable eFuse CRC calculation for chain 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CHAIN1_CRC_FUSE" acronym="CTRLMMR_WKUP_CHAIN1_CRC_FUSE" offset="0xC304" width="32" description="Indicates the stored CRC for WKUP fuse chain 1.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Stored chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CHAIN2_CRC_FUSE" acronym="CTRLMMR_WKUP_CHAIN2_CRC_FUSE" offset="0xC308" width="32" description="Indicates the stored CRC for WKUP fuse chain 2.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Stored chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CHAIN3_CRC_FUSE" acronym="CTRLMMR_WKUP_CHAIN3_CRC_FUSE" offset="0xC30C" width="32" description="Indicates the stored CRC for WKUP fuse chain 3.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Stored chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FUSE_CRC_STAT" acronym="CTRLMMR_WKUP_FUSE_CRC_STAT" offset="0xC320" width="32" description="Indicates status of fuse chain CRC.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_3" width="1" begin="3" end="3" resetval="0xX" description="Indicates eFuse CRC error on chain 3" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_2" width="1" begin="2" end="2" resetval="0xX" description="Indicates eFuse CRC error on chain 2" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_1" width="1" begin="1" end="1" resetval="0xX" description="Indicates eFuse CRC error on chain 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CHAIN1_CRC_CALC" acronym="CTRLMMR_WKUP_CHAIN1_CRC_CALC" offset="0xC324" width="32" description="Indicates the calculated CRC for WKUP fuse chain 1.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Calculated chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CHAIN2_CRC_CALC" acronym="CTRLMMR_WKUP_CHAIN2_CRC_CALC" offset="0xC328" width="32" description="Indicates the calculated CRC for WKUP fuse chain 2.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Calculated chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CHAIN3_CRC_CALC" acronym="CTRLMMR_WKUP_CHAIN3_CRC_CALC" offset="0xC32C" width="32" description="Indicates the calculated CRC for WKUP fuse chain 3.">
    <bitfield id="CRC" width="32" begin="31" end="0" resetval="0xX" description="Calculated chain CRC" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK3_KICK0" acronym="CTRLMMR_WKUP_LOCK3_KICK0" offset="0xD008" width="32" description="Lower 32-bits of Partition3 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_WKUP_LOCK3_KICK1 with its key value before write-protected Partition 3 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK3_KICK1" acronym="CTRLMMR_WKUP_LOCK3_KICK1" offset="0xD00C" width="32" description="Upper 32-bits of Partition 3 write lock key. This register must be written with the designated key value after a write to CTRLMMR_WKUP_LOCK3_KICK0 with its key value before write-protected Partition 3 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_CTRL" acronym="CTRLMMR_WKUP_POR_CTRL" offset="0x18000" width="32" description="Configures Power-on reset behavior.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VDDA_POK_HYS_EN" width="1" begin="10" end="10" resetval="0x1" description="Enable WKUP analog voltage coarse POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="MCU_POK_HYS_EN" width="1" begin="9" end="9" resetval="0x1" description="Enable MCU core voltage coarse POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="WKUP_POK_HYS_EN" width="1" begin="8" end="8" resetval="0x1" description="Enable WKUP core voltage coarse POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VDDA_POK_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable coarse Power-OK detection on WKUP 1.8V analog voltage using the VDDA_MON pin" range="" rwaccess="RW"/>
    <bitfield id="MCU_POK_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable coarse Power-OK detection on MCU core voltage using the VDD_MCU_MON pin" range="" rwaccess="RW"/>
    <bitfield id="WKUP_POK_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable coarse Power-OK detection on WKUP core voltage using the VDD_WKUP_MON pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_STAT" acronym="CTRLMMR_WKUP_POR_STAT" offset="0x18004" width="32" description="Shows Power-on reset status.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VDDA_PWR_BAD" width="1" begin="2" end="2" resetval="0xX" description="WKUP analog voltage coarse POK." range="" rwaccess="R"/>
    <bitfield id="COREVDD_PWR_BAD" width="1" begin="1" end="1" resetval="0xX" description="MCU/WKUP core voltage coarse POK." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG_CTRL" acronym="CTRLMMR_WKUP_PRG_CTRL" offset="0x18008" width="32" description="Configures the WKUP domain PRG controller.">
    <bitfield id="POK_GATERST_EN_SEL" width="1" begin="31" end="31" resetval="0x0" description="Select POK reset gating enable source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="30" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUP_3P3IO_POK_GATERST_EN" width="1" begin="20" end="20" resetval="0x1" description="Enable 3.3 volt voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="WKUP_1P8IO_POK_GATERST_EN" width="1" begin="19" end="19" resetval="0x1" description="Enable 1.8 volt voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="MCU_CORE_POK_GATERST_EN" width="1" begin="18" end="18" resetval="0x1" description="Enable MCU core voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="PMIC_POK_GATERST_EN" width="1" begin="17" end="17" resetval="0x1" description="Enable PMIC voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="WKUP_CORE_POK_GATERST_EN" width="1" begin="16" end="16" resetval="0x1" description="Enable WKUP core voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUP_3P3IO_POK_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable WKUP 3.3V IO voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="WKUP_1P8IO_POK_EN" width="1" begin="3" end="3" resetval="0x1" description="Enable WKUP 1.8V IO voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="MCU_CORE_POK_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable MCU core voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="PMIC_POK_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable PMIC voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="WKUP_CORE_POK_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable WKUP core voltage POK detection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG_STAT" acronym="CTRLMMR_WKUP_PRG_STAT" offset="0x1800C" width="32" description="Provides WKUP domain PRG controller status.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WKUP_3P3IO_POK" width="1" begin="4" end="4" resetval="0xX" description="WKUP 3.3V IO voltage POK" range="" rwaccess="R"/>
    <bitfield id="WKUP_1P8IO_POK" width="1" begin="3" end="3" resetval="0xX" description="WKUP 1.8V IO voltage POK" range="" rwaccess="R"/>
    <bitfield id="MCU_CORE_POK" width="1" begin="2" end="2" resetval="0xX" description="MCU core voltage POK" range="" rwaccess="R"/>
    <bitfield id="PMIC_POK" width="1" begin="1" end="1" resetval="0xX" description="PMIC voltage POK" range="" rwaccess="R"/>
    <bitfield id="WKUP_CORE_POK" width="1" begin="0" end="0" resetval="0xX" description="WKUP core voltage POK" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POKSA_PMIC_VDDA_CTRL" acronym="CTRLMMR_WKUP_POKSA_PMIC_VDDA_CTRL" offset="0x18010" width="32" description="Controls operation of the PMIC (0.5V) voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="30" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HYST_DELAY_SEL" width="1" begin="24" end="24" resetval="0x0" description="Selects the delay time used for POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="23" end="23" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="22" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_POK1P5V0_WKUP_CORE_VDD_CTRL" acronym="CTRLMMR_POK1P5V0_WKUP_CORE_VDD_CTRL" offset="0x18014" width="32" description="Controls operation of the WKUP core (1V) voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK1P5V1_MCU_CORE_VDD_CTRL" acronym="CTRLMMR_WKUP_POK1P5V1_MCU_CORE_VDD_CTRL" offset="0x18018" width="32" description="Controls operation of the MCU core (1V) voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_POK3P3V0_WKUP_1P8IO_VDDS_CTRL" acronym="CTRLMMR_POK3P3V0_WKUP_1P8IO_VDDS_CTRL" offset="0x1801C" width="32" description="Controls operation of the WKUP 1.8 volt IO voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_POK3P3V1_WKUP_3P3IO_VDDS_CTRL" acronym="CTRLMMR_POK3P3V1_WKUP_3P3IO_VDDS_CTRL" offset="0x18020" width="32" description="Controls operation of the WKUP 3.3 volt IO POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LDO_CTRL" acronym="CTRLMMR_WKUP_LDO_CTRL" offset="0x18030" width="32" description="Controls operation of the WKUP LDO module.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LDO_PROG" width="6" begin="5" end="0" resetval="0xX" description="LDO output programming bits." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_SRAM_LDO_CTRL" acronym="CTRLMMR_WKUP_SRAM_LDO_CTRL" offset="0x18034" width="32" description="Controls operation of the WKUP SRAM LDO module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enables IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc0 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_BANDGAP_TRIM" acronym="CTRLMMR_WKUP_BANDGAP_TRIM" offset="0x18044" width="32" description="Trims the WKUP LDO Bandgap Regulator.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DTRBGAPI_LOWV" width="4" begin="19" end="16" resetval="0xX" description="Bandgap output current trim bits" range="" rwaccess="RW"/>
    <bitfield id="DTRBGAPV_LOWV" width="8" begin="15" end="8" resetval="0xX" description="Bandgap output voltage magnitude trim bits" range="" rwaccess="RW"/>
    <bitfield id="DTRBGAPC_LOWV" width="8" begin="7" end="0" resetval="0xX" description="Bandgap slope trim bits. Bit7 is used to calculate the offset" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_VDOM_CTRL" acronym="CTRLMMR_WKUP_MCU_VDOM_CTRL" offset="0x18060" width="32" description="Provides MCU voltage domain isolation for deeper sleep operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DS_PORZ" width="1" begin="8" end="8" resetval="0x1" description="When low asserts POR_RST_n to the MCU Domain. This bit should be cleared by the DMSC after completing MCU domain isolation to force the MCU domain into reset when implementing DeeperSleep mode. Bit must be set back to 1 by DMSC In order to bring the MCU domain out of reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DS_ISO_EN" width="1" begin="0" end="0" resetval="0x0" description="MCU deep sleep isolation enable. This bit should be set prior to powering off the MCU voltage domain to ensure proper signal isolation." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_DS_CTRL" acronym="CTRLMMR_WKUP_MCU_DS_CTRL" offset="0x18064" width="32" description="Used to control entry and exit from DeepSleep power mode.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_EFC_AUTOLD_DONE" width="1" begin="16" end="16" resetval="0xX" description="Indicates efuse autoload scan completion" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_EFUSE_DS_CTRL" width="1" begin="1" end="1" resetval="0x0" description="Gate WKUP efuse scan chains. This bit must be set to 1 before setting MCU_VDOM_CTRL_ds_iso_en to prevent rescan of WKUP efuses upon DeepSLeep mode exit. This bit should be cleared only after mcu_efc_autold_done is set on wakeup from DeepSLeep mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_VDOM_CTRL" acronym="CTRLMMR_WKUP_MAIN_VDOM_CTRL" offset="0x18070" width="32" description="Provides MAIN voltage domain isolation for deep sleep operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DS_PORZ" width="1" begin="8" end="8" resetval="0x1" description="When low, asserts POR_RST_n to the MAIN Domain. This bit should be cleared by the DMSC after completing MAIN domain isolation to force the MAIN domain into reset when implementing DeeperSleep mode. Bit must be set back to 1 by DMSC In order to bring the MAIN domain out of reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DS_ISO_EN" width="1" begin="0" end="0" resetval="0x0" description="MAIN deep sleep isolation enable. This bit should be set prior to powering off the MAIN voltage domain to ensure proper signal isolation." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_CLKGATE_CTRL" acronym="CTRLMMR_WKUP_MCU_CLKGATE_CTRL" offset="0x18084" width="32" description="Controls the power clock gating feature of MCU domain modules and busses. This register is present on SR2.0 only.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_NAV_NOGATE" width="1" begin="16" end="16" resetval="0xX" description="MCU NavSS interface clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_CBASS_NOGATE" width="1" begin="0" end="0" resetval="0xX" description="MCU domain bus clock gate disable" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_CLKGATE_CTRL" acronym="CTRLMMR_WKUP_MAIN_CLKGATE_CTRL" offset="0x18088" width="32" description="Controls the power clock gating feature of MAIN domain modules and busses. This register is present on SR2.0 only.">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ICSSG2_NOGATE" width="1" begin="22" end="22" resetval="0xX" description="ICSS_G2 interface clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="ICSSG1_NOGATE" width="1" begin="21" end="21" resetval="0xX" description="ICSS_G1 interface clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="ICSSG0_NOGATE" width="1" begin="20" end="20" resetval="0xX" description="ICSS_G0 interface clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_NAV_UDMASS_NOGATE" width="1" begin="17" end="17" resetval="0xX" description="Main NavSS UDMASS interface clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="MAIN_NAV_MODSS_NOGATE" width="1" begin="16" end="16" resetval="0xX" description="Main NavSS MODSS interface clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_CBASS_NOGATE" width="1" begin="0" end="0" resetval="0xX" description="Main domain bus clock gate disable" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_TEMP_DIODE_TRIM" acronym="CTRLMMR_WKUP_TEMP_DIODE_TRIM" offset="0x180A0" width="32" description="Trims the silicon junction temperature diode.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM" width="14" begin="13" end="0" resetval="0xX" description="Sets the diode non-ideality factor (n), starting from 100th place decimal and going down" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PRG_CTRL" acronym="CTRLMMR_WKUP_MAIN_PRG_CTRL" offset="0x18108" width="32" description="Configures the MAIN domain PRG controller.">
    <bitfield id="POK_GATERST_EN_SEL" width="1" begin="31" end="31" resetval="0x0" description="Select POK reset gating enable source" range="" rwaccess="RW"/>
    <bitfield id="FINAL_DELAY_SEL" width="1" begin="30" end="30" resetval="0x0" description="Selects the reset output delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="29" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="V3P3_POK_GATERST_EN" width="1" begin="21" end="21" resetval="0x1" description="Enable 3.3 volt voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="V1P8_POK_GATERST_EN" width="1" begin="20" end="20" resetval="0x1" description="Enable 1.8 volt voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="DDRIO_POK_GATERST_EN" width="1" begin="19" end="19" resetval="0x1" description="Enable DDRIO voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="MPU1_POK_GATERST_EN" width="1" begin="18" end="18" resetval="0x1" description="Enable MPU1 core voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="MPU0_POK_GATERST_EN" width="1" begin="17" end="17" resetval="0x1" description="Enable MPU0 core voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="MAIN_CORE_POK_GATERST_EN" width="1" begin="16" end="16" resetval="0x1" description="Enable MAIN core voltage POK detection reset gating" range="" rwaccess="RW"/>
    <bitfield id="POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="V3P3_POK_EN" width="1" begin="5" end="5" resetval="0x1" description="Enable 3.3 volt voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="V1P8_POK_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable 1.8 volt voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="DDRIO_POK_EN" width="1" begin="3" end="3" resetval="0x1" description="Enable DDR IO voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="MPU1_POK_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable MPU1 voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="MPU0_POK_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable MPU0 voltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="MAIN_CORE_POK_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable MAIN core voltage POK detection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PRG_STAT" acronym="CTRLMMR_WKUP_MAIN_PRG_STAT" offset="0x1810C" width="32" description="Provides MAIN domain PRG controller status.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="V3P3_POK" width="1" begin="5" end="5" resetval="0xX" description="3.3 volt voltage POK" range="" rwaccess="R"/>
    <bitfield id="V1P8_POK" width="1" begin="4" end="4" resetval="0xX" description="1.8 volt voltage POK" range="" rwaccess="R"/>
    <bitfield id="DDRIO_POK" width="1" begin="3" end="3" resetval="0xX" description="DDR IO voltage POK" range="" rwaccess="R"/>
    <bitfield id="MPU1_POK" width="1" begin="2" end="2" resetval="0xX" description="MPU1 voltage POK" range="" rwaccess="R"/>
    <bitfield id="MPU0_POK" width="1" begin="1" end="1" resetval="0xX" description="MPU0 voltage POK" range="" rwaccess="R"/>
    <bitfield id="MAIN_CORE_POK" width="1" begin="0" end="0" resetval="0xX" description="MAIN core voltage POK" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POK1P5V2_MAIN_CORE_VDD_CTRL" acronym="CTRLMMR_WKUP_POK1P5V2_MAIN_CORE_VDD_CTRL" offset="0x18110" width="32" description="Controls operation of the MAIN (1V) core voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK1P5V3_MPU0_VDD_CTRL" acronym="CTRLMMR_WKUP_POK1P5V3_MPU0_VDD_CTRL" offset="0x18114" width="32" description="Controls operation of the MPU0 (1V) voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK1P5V4_MPU1_VDD_CTRL" acronym="CTRLMMR_WKUP_POK1P5V4_MPU1_VDD_CTRL" offset="0x18118" width="32" description="Controls operation of the MPU1 (1V) voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK1P5V5_DDRIO_VDDS_CTRL" acronym="CTRLMMR_WKUP_POK1P5V5_DDRIO_VDDS_CTRL" offset="0x1811C" width="32" description="Controls operation of the DDR IO voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK3P3V2_MAIN_1P8IO_VDDS_CTRL" acronym="CTRLMMR_WKUP_POK3P3V2_MAIN_1P8IO_VDDS_CTRL" offset="0x18120" width="32" description="Controls operation of the MAIN 1.8 volt IO voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK3P3V3_MAIN_3P3IO_VDDS_CTRL" acronym="CTRLMMR_WKUP_POK3P3V3_MAIN_3P3IO_VDDS_CTRL" offset="0x18124" width="32" description="Controls operation of the MAIN 3.3 volt IO voltage POK module.">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_RSVD" width="8" begin="15" end="8" resetval="0xX" description="Reserved trim bits." range="" rwaccess="RW"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage. Trim granularity is dependent on hyst_en and pok_trim bit settings." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DEEPSLEEP_CTRL" acronym="CTRLMMR_WKUP_DEEPSLEEP_CTRL" offset="0x18160" width="32" description="Used to control IO deepsleep operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_MAIN" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_WKUP" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_RST_CTRL" acronym="CTRLMMR_WKUP_POR_RST_CTRL" offset="0x18170" width="32" description="Controls power-on reset propagation to the MAIN domain. This allows the DMSC to ensure that the MCU domain is properly isolated before the MAIN domain is reset.">
    <bitfield id="SOC_PORZ_MMR" width="1" begin="31" end="31" resetval="0x1" description="Cleared by DMSC after isolation sequence completion to force SOC_PORz assertion. This bit is set to '1' by CHIP_1_RST_n." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POR_SOC_GATE_Z" width="1" begin="8" end="8" resetval="0x1" description="Active low signal. Gates propogation of PORz_WKUP to MAIN PRG" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POR_RST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low). This bit should be cleared only after reset isolation of the MAIN domain is complete." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_WARM_RST_CTRL" acronym="CTRLMMR_WKUP_MAIN_WARM_RST_CTRL" offset="0x18174" width="32" description="Controls warm reset propagation to the MAIN domain. This allows the DMSC to ensure that the MCU domain is properly isolated before the MAIN domain is reset.">
    <bitfield id="SOC_WARMRST_Z_MMR" width="1" begin="31" end="31" resetval="0x1" description="Cleared by DMSC after isolation sequence completion to force SOC_RESETz assertion. This bit is set to '1' on CHIP_1_RST_n." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_WARMRST_Z" width="1" begin="16" end="16" resetval="0x1" description="Cleared by software to issue a warm reset to the Main Domain. (Bit will set on reset of the Main Domain)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOC_WARMRST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low). This bit should be cleared only after reset isolation of the MAIN domain is complete." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_RST_STAT" acronym="CTRLMMR_WKUP_MAIN_RST_STAT" offset="0x18178" width="32" description="Shows the reset status of the MAIN domain.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_RST_DONE" width="1" begin="0" end="0" resetval="0xX" description="Indicates MAIN domain reset status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_WARM_RST_CTRL" acronym="CTRLMMR_WKUP_MCU_WARM_RST_CTRL" offset="0x1817C" width="32" description="Controls warm reset propagation to the MCU domain. This allows the DMSC to ensure that the WKUP domain is properly isolated before the MCU domain is reset.">
    <bitfield id="MCU_WARMRST_Z_MMR" width="1" begin="31" end="31" resetval="0x1" description="Cleared by DMSC after isolation sequence completion to force MCU_RESETz assertion. This bit is set to '1' on CHIP_1_RST_n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="30" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_WARMRST_Z" width="1" begin="16" end="16" resetval="0x1" description="Cleared by software to issue a warm reset to the device (all domains). Bit will set on reset completion." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_WARMRST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low). This bit should be cleared only after reset isolation of the MCU domain is complete." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MPU0_GLDTC_CTRL" acronym="CTRLMMR_WKUP_MPU0_GLDTC_CTRL" offset="0x18180" width="32" description="Controls the MPU cluster0 voltage glitch detector circuit monitoring the VD_MPU0 voltage domain.">
    <bitfield id="GLITCH_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable glitch detect" range="" rwaccess="RW"/>
    <bitfield id="GLITCH_OUT_EN" width="1" begin="30" end="30" resetval="0x0" description="Output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_RESET" width="1" begin="27" end="27" resetval="0x0" description="When set, resets the glitch output latch" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_FILTER" width="8" begin="23" end="16" resetval="0xX" description="Sets the glitch detector filter response. Only bits[3:0] are used. 0h - R = 70.4K, C = 15pF, Filter Corner = 161.42 KHz 11h - R = 66.0K, C = 15pF, Filter Corner = 172.17 KHz 22h - R = 61.6K, C = 15pF, Filter Corner = 184.47 KHz 23h - R = 57.2K, C = 15pF, Filter Corner = 198.66 KHz 44h - R = 52.8K, C = 15pF, Filter Corner = 215.22 KHz 55h - R = 48.4K, C = 15pF, Filter Corner = 234.78 KHz 66h - R = 44.0K, C = 15pF, Filter Corner = 258.26 KHz 77h - R = 39.6K, C = 15pF, Filter Corner = 286.96 KHz 88h - R = 35.2K, C = 15pF, Filter Corner = 322.83 KHz 99h - R = 30.8K, C = 15pF, Filter Corner = 368.94 KHz AAh - R = 26.4K, C = 15pF, Filter Corner = 430.44 KHz BBh - R = 22.0K, C = 15pF, Filter Corner = 516.52 KHz CCh - R = 17.6K, C = 15pF, Filter Corner = 645.66 KHz EDh - R = 13.2K, C = 15pF, Filter Corner = 860.88 KHz EEh - R = 8.8K, C = 15pF, Filter Corner = 1290.00 KHz FFh - R = 4.4K, C = 15pF, Filter Corner = 2500.00 KHz" range="" rwaccess="RW"/>
    <bitfield id="THRESH_LATCH" width="1" begin="15" end="15" resetval="0x1" description="Glitch threshold latch. When low, the values in threshold_prog and pol_sel are latched by the Glitch Detector. The user must set thresh_latch back to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_PRO_RSVD" width="2" begin="7" end="6" resetval="0xX" description="Reserved for future use" range="" rwaccess="RW"/>
    <bitfield id="POL_SEL" width="1" begin="5" end="5" resetval="0xX" description="Selects the polarity of the glitch detection." range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD_PROG" width="5" begin="4" end="0" resetval="0xX" description="Programs the glitch threshold as a percentage of the monitored voltage 0h - 0.0% difference from V_Core 1h - 0.2% difference from V_Core 2h - 0.4% difference from V_Core 3h - 0.8% difference from V_Core 4h - 1.2% difference from V_Core 5h - 1.6% difference from V_Core 6h - 2.0% difference from V_Core 7h - 2.8% difference from V_Core 8h - 3.6% difference from V_Core 9h - 4.0% difference from V_Core Ah - 4.4% difference from V_Core Bh - 4.8 % difference from V_Core Ch - 5.2% difference from V_Core Dh - 5.6% difference from V_Core Eh - 6.4% difference from V_Core Fh - 7.2% difference from V_Core 10h - 8.0% difference from V_Core 11h - 8.8% difference from V_Core 12h - 10.4% difference from V_Core 13h - 12.0% difference from V_Core 14h - 14.4% difference from V_Core 15h - 16.8% difference from V_Core 16h - 20.8% difference from V_Core 17h - 30.4% difference from V_Core" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MPU1_GLDTC_CTRL" acronym="CTRLMMR_WKUP_MPU1_GLDTC_CTRL" offset="0x18184" width="32" description="Controls the MPU cluster1 voltage glitch detector circuit monitoring the VD_MPU1 voltage domain.">
    <bitfield id="GLITCH_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable glitch detect" range="" rwaccess="RW"/>
    <bitfield id="GLITCH_OUT_EN" width="1" begin="30" end="30" resetval="0x0" description="Output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_RESET" width="1" begin="27" end="27" resetval="0x0" description="When set, resets the glitch output latch" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_FILTER" width="8" begin="23" end="16" resetval="0xX" description="Sets the glitch detector filter response. Only bits[3:0] are used. 0h - R = 70.4K, C = 15pF, Filter Corner = 161.42 KHz 11h - R = 66.0K, C = 15pF, Filter Corner = 172.17 KHz 22h - R = 61.6K, C = 15pF, Filter Corner = 184.47 KHz 23h - R = 57.2K, C = 15pF, Filter Corner = 198.66 KHz 44h - R = 52.8K, C = 15pF, Filter Corner = 215.22 KHz 55h - R = 48.4K, C = 15pF, Filter Corner = 234.78 KHz 66h - R = 44.0K, C = 15pF, Filter Corner = 258.26 KHz 77h - R = 39.6K, C = 15pF, Filter Corner = 286.96 KHz 88h - R = 35.2K, C = 15pF, Filter Corner = 322.83 KHz 99h - R = 30.8K, C = 15pF, Filter Corner = 368.94 KHz AAh - R = 26.4K, C = 15pF, Filter Corner = 430.44 KHz BBh - R = 22.0K, C = 15pF, Filter Corner = 516.52 KHz CCh - R = 17.6K, C = 15pF, Filter Corner = 645.66 KHz EDh - R = 13.2K, C = 15pF, Filter Corner = 860.88 KHz EEh - R = 8.8K, C = 15pF, Filter Corner = 1290.00 KHz FFh - R = 4.4K, C = 15pF, Filter Corner = 2500.00 KHz" range="" rwaccess="RW"/>
    <bitfield id="THRESH_LATCH" width="1" begin="15" end="15" resetval="0x1" description="Glitch threshold latch. When low, the values in threshold_prog and pol_sel are latched by the Glitch Detector. The user must set thresh_latch back to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_PRO_RSVD" width="2" begin="7" end="6" resetval="0xX" description="Reserved for future use" range="" rwaccess="RW"/>
    <bitfield id="POL_SEL" width="1" begin="5" end="5" resetval="0xX" description="Selects the polarity of the glitch detection." range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD_PROG" width="5" begin="4" end="0" resetval="0xX" description="Programs the glitch threshold as a percentage of the monitored voltage 0h - 0.0% difference from V_Core 1h - 0.2% difference from V_Core 2h - 0.4% difference from V_Core 3h - 0.8% difference from V_Core 4h - 1.2% difference from V_Core 5h - 1.6% difference from V_Core 6h - 2.0% difference from V_Core 7h - 2.8% difference from V_Core 8h - 3.6% difference from V_Core 9h - 4.0% difference from V_Core Ah - 4.4% difference from V_Core Bh - 4.8 % difference from V_Core Ch - 5.2% difference from V_Core Dh - 5.6% difference from V_Core Eh - 6.4% difference from V_Core Fh - 7.2% difference from V_Core 10h - 8.0% difference from V_Core 11h - 8.8% difference from V_Core 12h - 10.4% difference from V_Core 13h - 12.0% difference from V_Core 14h - 14.4% difference from V_Core 15h - 16.8% difference from V_Core 16h - 20.8% difference from V_Core 17h - 30.4% difference from V_Core" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_CORE_GLDTC_CTRL" acronym="CTRLMMR_WKUP_CORE_GLDTC_CTRL" offset="0x18190" width="32" description="Controls the voltage glitch detector circuit monitoring the VD_CORE voltage domain.">
    <bitfield id="GLITCH_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable glitch detect" range="" rwaccess="RW"/>
    <bitfield id="GLITCH_OUT_EN" width="1" begin="30" end="30" resetval="0x0" description="Output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_RESET" width="1" begin="27" end="27" resetval="0x0" description="When set, resets the glitch output latch" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_FILTER" width="8" begin="23" end="16" resetval="0xX" description="Sets the glitch detector filter response. Only bits[3:0] are used. 0h - R = 70.4K, C = 15pF, Filter Corner = 161.42 KHz 11h - R = 66.0K, C = 15pF, Filter Corner = 172.17 KHz 22h - R = 61.6K, C = 15pF, Filter Corner = 184.47 KHz 23h - R = 57.2K, C = 15pF, Filter Corner = 198.66 KHz 44h - R = 52.8K, C = 15pF, Filter Corner = 215.22 KHz 55h - R = 48.4K, C = 15pF, Filter Corner = 234.78 KHz 66h - R = 44.0K, C = 15pF, Filter Corner = 258.26 KHz 77h - R = 39.6K, C = 15pF, Filter Corner = 286.96 KHz 88h - R = 35.2K, C = 15pF, Filter Corner = 322.83 KHz 99h - R = 30.8K, C = 15pF, Filter Corner = 368.94 KHz AAh - R = 26.4K, C = 15pF, Filter Corner = 430.44 KHz BBh - R = 22.0K, C = 15pF, Filter Corner = 516.52 KHz CCh - R = 17.6K, C = 15pF, Filter Corner = 645.66 KHz EDh - R = 13.2K, C = 15pF, Filter Corner = 860.88 KHz EEh - R = 8.8K, C = 15pF, Filter Corner = 1290.00 KHz FFh - R = 4.4K, C = 15pF, Filter Corner = 2500.00 KHz" range="" rwaccess="RW"/>
    <bitfield id="THRESH_LATCH" width="1" begin="15" end="15" resetval="0x1" description="Glitch threshold latch. When low, the values in threshold_prog and pol_sel are latched by the Glitch Detector. The user must set thresh_latch back to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_PRO_RSVD" width="2" begin="7" end="6" resetval="0xX" description="Reserved for future use" range="" rwaccess="RW"/>
    <bitfield id="POL_SEL" width="1" begin="5" end="5" resetval="0xX" description="Selects the polarity of the glitch detection." range="" rwaccess="RW"/>
    <bitfield id="THRESHOLD_PROG" width="5" begin="4" end="0" resetval="0xX" description="Programs the glitch threshold as a percentage of the monitored voltage 0h - 0.0% difference from V_Core 1h - 0.2% difference from V_Core 2h - 0.4% difference from V_Core 3h - 0.8% difference from V_Core 4h - 1.2% difference from V_Core 5h - 1.6% difference from V_Core 6h - 2.0% difference from V_Core 7h - 2.8% difference from V_Core 8h - 3.6% difference from V_Core 9h - 4.0% difference from V_Core Ah - 4.4% difference from V_Core Bh - 4.8 % difference from V_Core Ch - 5.2% difference from V_Core Dh - 5.6% difference from V_Core Eh - 6.4% difference from V_Core Fh - 7.2% difference from V_Core 10h - 8.0% difference from V_Core 11h - 8.8% difference from V_Core 12h - 10.4% difference from V_Core 13h - 12.0% difference from V_Core 14h - 14.4% difference from V_Core 15h - 16.8% difference from V_Core 16h - 20.8% difference from V_Core 17h - 30.4% difference from V_Core" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MPU0_GLDTC_STAT" acronym="CTRLMMR_WKUP_MPU0_GLDTC_STAT" offset="0x181A0" width="32" description="Shows the status of the MPU cluster0 voltage glitch detector circuit monitoring the VD_MPU0 voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_POL" width="1" begin="7" end="7" resetval="0xX" description="Glitch polarity output" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_COMP" width="1" begin="4" end="4" resetval="0xX" description="(Unlatched) output of the internal glitch comparator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_DETECT" width="1" begin="0" end="0" resetval="0xX" description="Glitch output latch value" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MPU1_GLDTC_STAT" acronym="CTRLMMR_WKUP_MPU1_GLDTC_STAT" offset="0x181A4" width="32" description="Shows the status of the MPU cluster1 voltage glitch detector circuit monitoring the VD_MPU1 voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_POL" width="1" begin="7" end="7" resetval="0xX" description="Glitch polarity output" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_COMP" width="1" begin="4" end="4" resetval="0xX" description="(Unlatched) output of the internal glitch comparator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_DETECT" width="1" begin="0" end="0" resetval="0xX" description="Glitch output latch value" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CORE_GLDTC_STAT" acronym="CTRLMMR_WKUP_CORE_GLDTC_STAT" offset="0x181B0" width="32" description="Shows the status of the voltage glitch detector circuit monitoring the VD_CORE voltage domain.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_POL" width="1" begin="7" end="7" resetval="0xX" description="Glitch polarity output" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_COMP" width="1" begin="4" end="4" resetval="0xX" description="(Unlatched) output of the internal glitch comparator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLITCH_DETECT" width="1" begin="0" end="0" resetval="0xX" description="Glitch output latch value" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK6_KICK0" acronym="CTRLMMR_WKUP_LOCK6_KICK0" offset="0x19008" width="32" description="Lower 32-bits of Partition6 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_WKUP_LOCK6_KICK1 with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK6_KICK1" acronym="CTRLMMR_WKUP_LOCK6_KICK1" offset="0x1900C" width="32" description="Upper 32-bits of Partition 6 write lock key. This register must be written with the designated key value after a write to CTRLMMR_WKUP_LOCK6_KICK0 with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG0" acronym="CTRLMMR_WKUP_PADCONFIG0" offset="0x1C000" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG1" acronym="CTRLMMR_WKUP_PADCONFIG1" offset="0x1C004" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG2" acronym="CTRLMMR_WKUP_PADCONFIG2" offset="0x1C008" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG3" acronym="CTRLMMR_WKUP_PADCONFIG3" offset="0x1C00C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG4" acronym="CTRLMMR_WKUP_PADCONFIG4" offset="0x1C010" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG5" acronym="CTRLMMR_WKUP_PADCONFIG5" offset="0x1C014" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG6" acronym="CTRLMMR_WKUP_PADCONFIG6" offset="0x1C018" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG7" acronym="CTRLMMR_WKUP_PADCONFIG7" offset="0x1C01C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG8" acronym="CTRLMMR_WKUP_PADCONFIG8" offset="0x1C020" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG9" acronym="CTRLMMR_WKUP_PADCONFIG9" offset="0x1C024" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG10" acronym="CTRLMMR_WKUP_PADCONFIG10" offset="0x1C028" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG11" acronym="CTRLMMR_WKUP_PADCONFIG11" offset="0x1C02C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG12" acronym="CTRLMMR_WKUP_PADCONFIG12" offset="0x1C030" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG13" acronym="CTRLMMR_WKUP_PADCONFIG13" offset="0x1C034" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG14" acronym="CTRLMMR_WKUP_PADCONFIG14" offset="0x1C038" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG15" acronym="CTRLMMR_WKUP_PADCONFIG15" offset="0x1C03C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG16" acronym="CTRLMMR_WKUP_PADCONFIG16" offset="0x1C040" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG17" acronym="CTRLMMR_WKUP_PADCONFIG17" offset="0x1C044" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG18" acronym="CTRLMMR_WKUP_PADCONFIG18" offset="0x1C048" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG19" acronym="CTRLMMR_WKUP_PADCONFIG19" offset="0x1C04C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG20" acronym="CTRLMMR_WKUP_PADCONFIG20" offset="0x1C050" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG21" acronym="CTRLMMR_WKUP_PADCONFIG21" offset="0x1C054" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG22" acronym="CTRLMMR_WKUP_PADCONFIG22" offset="0x1C058" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG23" acronym="CTRLMMR_WKUP_PADCONFIG23" offset="0x1C05C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG24" acronym="CTRLMMR_WKUP_PADCONFIG24" offset="0x1C060" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG25" acronym="CTRLMMR_WKUP_PADCONFIG25" offset="0x1C064" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG26" acronym="CTRLMMR_WKUP_PADCONFIG26" offset="0x1C068" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG27" acronym="CTRLMMR_WKUP_PADCONFIG27" offset="0x1C06C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG28" acronym="CTRLMMR_WKUP_PADCONFIG28" offset="0x1C070" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG29" acronym="CTRLMMR_WKUP_PADCONFIG29" offset="0x1C074" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG30" acronym="CTRLMMR_WKUP_PADCONFIG30" offset="0x1C078" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG31" acronym="CTRLMMR_WKUP_PADCONFIG31" offset="0x1C07C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG32" acronym="CTRLMMR_WKUP_PADCONFIG32" offset="0x1C080" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG33" acronym="CTRLMMR_WKUP_PADCONFIG33" offset="0x1C084" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG34" acronym="CTRLMMR_WKUP_PADCONFIG34" offset="0x1C088" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG35" acronym="CTRLMMR_WKUP_PADCONFIG35" offset="0x1C08C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG36" acronym="CTRLMMR_WKUP_PADCONFIG36" offset="0x1C090" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG37" acronym="CTRLMMR_WKUP_PADCONFIG37" offset="0x1C094" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG38" acronym="CTRLMMR_WKUP_PADCONFIG38" offset="0x1C098" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG39" acronym="CTRLMMR_WKUP_PADCONFIG39" offset="0x1C09C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG40" acronym="CTRLMMR_WKUP_PADCONFIG40" offset="0x1C0A0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG41" acronym="CTRLMMR_WKUP_PADCONFIG41" offset="0x1C0A4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG42" acronym="CTRLMMR_WKUP_PADCONFIG42" offset="0x1C0A8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG43" acronym="CTRLMMR_WKUP_PADCONFIG43" offset="0x1C0AC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG44" acronym="CTRLMMR_WKUP_PADCONFIG44" offset="0x1C0B0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG45" acronym="CTRLMMR_WKUP_PADCONFIG45" offset="0x1C0B4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG46" acronym="CTRLMMR_WKUP_PADCONFIG46" offset="0x1C0B8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG47" acronym="CTRLMMR_WKUP_PADCONFIG47" offset="0x1C0BC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG48" acronym="CTRLMMR_WKUP_PADCONFIG48" offset="0x1C0C0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG49" acronym="CTRLMMR_WKUP_PADCONFIG49" offset="0x1C0C4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG50" acronym="CTRLMMR_WKUP_PADCONFIG50" offset="0x1C0C8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG51" acronym="CTRLMMR_WKUP_PADCONFIG51" offset="0x1C0CC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG52" acronym="CTRLMMR_WKUP_PADCONFIG52" offset="0x1C0D0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG53" acronym="CTRLMMR_WKUP_PADCONFIG53" offset="0x1C0D4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG54" acronym="CTRLMMR_WKUP_PADCONFIG54" offset="0x1C0D8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG55" acronym="CTRLMMR_WKUP_PADCONFIG55" offset="0x1C0DC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG56" acronym="CTRLMMR_WKUP_PADCONFIG56" offset="0x1C0E0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG57" acronym="CTRLMMR_WKUP_PADCONFIG57" offset="0x1C0E4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG58" acronym="CTRLMMR_WKUP_PADCONFIG58" offset="0x1C0E8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG59" acronym="CTRLMMR_WKUP_PADCONFIG59" offset="0x1C0EC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG60" acronym="CTRLMMR_WKUP_PADCONFIG60" offset="0x1C0F0" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG61" acronym="CTRLMMR_WKUP_PADCONFIG61" offset="0x1C0F4" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG62" acronym="CTRLMMR_WKUP_PADCONFIG62" offset="0x1C0F8" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG63" acronym="CTRLMMR_WKUP_PADCONFIG63" offset="0x1C0FC" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG64" acronym="CTRLMMR_WKUP_PADCONFIG64" offset="0x1C100" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x1" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG65" acronym="CTRLMMR_WKUP_PADCONFIG65" offset="0x1C104" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG66" acronym="CTRLMMR_WKUP_PADCONFIG66" offset="0x1C108" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG67" acronym="CTRLMMR_WKUP_PADCONFIG67" offset="0x1C10C" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG68" acronym="CTRLMMR_WKUP_PADCONFIG68" offset="0x1C110" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG69" acronym="CTRLMMR_WKUP_PADCONFIG69" offset="0x1C114" width="32" description="Register to control pin configuration and muxing.">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep 0 mode pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep 0 mode pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep 0 mode output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep 0 mode output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep 0 mode override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="SLEWRATE" width="2" begin="20" end="19" resetval="0x0" description="Slew rate control selection (CS1, CS0) 0h - 200 MHz 1h - 150 MHz 2h - 100 MHz 3h - 50 MHz" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="14" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK7_KICK0" acronym="CTRLMMR_WKUP_LOCK7_KICK0" offset="0x1D008" width="32" description="Lower 32-bits of Partition7 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_WKUP_LOCK7_KICK1 with its key value before write-protected Partition 7 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK7_KICK1" acronym="CTRLMMR_WKUP_LOCK7_KICK1" offset="0x1D00C" width="32" description="Upper 32-bits of Partition 7 write lock key. This register must be written with the designated key value after a write to CTRLMMR_WKUP_LOCK7_KICK0 with its key value before write-protected Partition 7 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
  </register>
</module>
