{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512005089026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512005089032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 20:24:48 2017 " "Processing started: Wed Nov 29 20:24:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512005089032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005089032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleComputer -c SimpleComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005089032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512005089394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512005089394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/single_port_ram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_controller " "Found entity 1: pc_controller" {  } { { "pc_controller.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/pc_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1_8bits " "Found entity 1: mux16_1_8bits" {  } { { "mux16_1_8bits.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/mux16_1_8bits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099544 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/mux.v" 13 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1512005099545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/mux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_rom " "Found entity 1: instruction_rom" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "instr_decoder.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instr_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file function_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 function_unit " "Found entity 1: function_unit" {  } { { "function_unit.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/function_unit.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2504simplecomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2504simplecomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE2504SimpleComputer " "Found entity 1: ECE2504SimpleComputer" {  } { { "ECE2504SimpleComputer.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099551 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dual_port_ram.v(28) " "Verilog HDL information at dual_port_ram.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "dual_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/dual_port_ram.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512005099552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/dual_port_ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file button_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_fsm " "Found entity 1: button_fsm" {  } { { "button_fsm.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/button_fsm.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512005099556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005099556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE2504SimpleComputer " "Elaborating entity \"ECE2504SimpleComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512005099581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu0\"" {  } { { "ECE2504SimpleComputer.v" "cpu0" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_controller cpu:cpu0\|pc_controller:pc_ctrl " "Elaborating entity \"pc_controller\" for hierarchy \"cpu:cpu0\|pc_controller:pc_ctrl\"" {  } { { "cpu.v" "pc_ctrl" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_rom cpu:cpu0\|instruction_rom:instr_mem " "Elaborating entity \"instruction_rom\" for hierarchy \"cpu:cpu0\|instruction_rom:instr_mem\"" {  } { { "cpu.v" "instr_mem" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099588 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_rom.v(23) " "Net \"rom.data_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512005099589 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_rom.v(23) " "Net \"rom.waddr_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512005099589 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_rom.v(23) " "Net \"rom.we_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512005099589 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder cpu:cpu0\|instr_decoder:instruction_decoder " "Elaborating entity \"instr_decoder\" for hierarchy \"cpu:cpu0\|instr_decoder:instruction_decoder\"" {  } { { "cpu.v" "instruction_decoder" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram cpu:cpu0\|dual_port_ram:register_file " "Elaborating entity \"dual_port_ram\" for hierarchy \"cpu:cpu0\|dual_port_ram:register_file\"" {  } { { "cpu.v" "register_file" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:cpu0\|mux:mux_b " "Elaborating entity \"mux\" for hierarchy \"cpu:cpu0\|mux:mux_b\"" {  } { { "cpu.v" "mux_b" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit cpu:cpu0\|function_unit:func_unit " "Elaborating entity \"function_unit\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\"" {  } { { "cpu.v" "func_unit" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram cpu:cpu0\|single_port_ram:data_mem " "Elaborating entity \"single_port_ram\" for hierarchy \"cpu:cpu0\|single_port_ram:data_mem\"" {  } { { "cpu.v" "data_mem" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg single_port_ram.v(27) " "Verilog HDL or VHDL warning at single_port_ram.v(27): object \"addr_reg\" assigned a value but never read" {  } { { "single_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/single_port_ram.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512005099596 "|ECE2504SimpleComputer|cpu:cpu0|single_port_ram:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_fsm button_fsm:button_fsm0 " "Elaborating entity \"button_fsm\" for hierarchy \"button_fsm:button_fsm0\"" {  } { { "ECE2504SimpleComputer.v" "button_fsm0" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1_8bits mux16_1_8bits:LED_mux " "Elaborating entity \"mux16_1_8bits\" for hierarchy \"mux16_1_8bits:LED_mux\"" {  } { { "ECE2504SimpleComputer.v" "LED_mux" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005099598 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu0\|instruction_rom:instr_mem\|rom " "RAM logic \"cpu:cpu0\|instruction_rom:instr_mem\|rom\" is uninferred due to asynchronous read logic" {  } { { "instruction_rom.v" "rom" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1512005099971 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu0\|single_port_ram:data_mem\|ram " "RAM logic \"cpu:cpu0\|single_port_ram:data_mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "single_port_ram.v" "ram" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/single_port_ram.v" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1512005099971 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1512005099971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512005103646 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[0\] " "Logic cell \"cpu:cpu0\|r5\[0\]\"" {  } { { "cpu.v" "r5\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[8\] " "Logic cell \"cpu:cpu0\|r4\[8\]\"" {  } { { "cpu.v" "r4\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[0\] " "Logic cell \"cpu:cpu0\|r4\[0\]\"" {  } { { "cpu.v" "r4\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[8\] " "Logic cell \"cpu:cpu0\|r5\[8\]\"" {  } { { "cpu.v" "r5\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[8\] " "Logic cell \"cpu:cpu0\|r6\[8\]\"" {  } { { "cpu.v" "r6\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[0\] " "Logic cell \"cpu:cpu0\|PC\[0\]\"" {  } { { "cpu.v" "PC\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[0\] " "Logic cell \"cpu:cpu0\|r6\[0\]\"" {  } { { "cpu.v" "r6\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[8\] " "Logic cell \"cpu:cpu0\|PC\[8\]\"" {  } { { "cpu.v" "PC\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[0\] " "Logic cell \"cpu:cpu0\|r1\[0\]\"" {  } { { "cpu.v" "r1\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[8\] " "Logic cell \"cpu:cpu0\|r0\[8\]\"" {  } { { "cpu.v" "r0\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[0\] " "Logic cell \"cpu:cpu0\|r0\[0\]\"" {  } { { "cpu.v" "r0\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[8\] " "Logic cell \"cpu:cpu0\|r1\[8\]\"" {  } { { "cpu.v" "r1\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[8\] " "Logic cell \"cpu:cpu0\|r7\[8\]\"" {  } { { "cpu.v" "r7\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[0\] " "Logic cell \"cpu:cpu0\|IR\[0\]\"" {  } { { "cpu.v" "IR\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[0\] " "Logic cell \"cpu:cpu0\|r7\[0\]\"" {  } { { "cpu.v" "r7\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[8\] " "Logic cell \"cpu:cpu0\|IR\[8\]\"" {  } { { "cpu.v" "IR\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[0\] " "Logic cell \"cpu:cpu0\|r3\[0\]\"" {  } { { "cpu.v" "r3\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[8\] " "Logic cell \"cpu:cpu0\|r2\[8\]\"" {  } { { "cpu.v" "r2\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[0\] " "Logic cell \"cpu:cpu0\|r2\[0\]\"" {  } { { "cpu.v" "r2\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[8\] " "Logic cell \"cpu:cpu0\|r3\[8\]\"" {  } { { "cpu.v" "r3\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[9\] " "Logic cell \"cpu:cpu0\|r6\[9\]\"" {  } { { "cpu.v" "r6\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[1\] " "Logic cell \"cpu:cpu0\|PC\[1\]\"" {  } { { "cpu.v" "PC\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[1\] " "Logic cell \"cpu:cpu0\|r6\[1\]\"" {  } { { "cpu.v" "r6\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[9\] " "Logic cell \"cpu:cpu0\|PC\[9\]\"" {  } { { "cpu.v" "PC\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[1\] " "Logic cell \"cpu:cpu0\|r5\[1\]\"" {  } { { "cpu.v" "r5\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[9\] " "Logic cell \"cpu:cpu0\|r4\[9\]\"" {  } { { "cpu.v" "r4\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[1\] " "Logic cell \"cpu:cpu0\|r4\[1\]\"" {  } { { "cpu.v" "r4\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[9\] " "Logic cell \"cpu:cpu0\|r5\[9\]\"" {  } { { "cpu.v" "r5\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[1\] " "Logic cell \"cpu:cpu0\|r1\[1\]\"" {  } { { "cpu.v" "r1\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[9\] " "Logic cell \"cpu:cpu0\|r0\[9\]\"" {  } { { "cpu.v" "r0\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[1\] " "Logic cell \"cpu:cpu0\|r0\[1\]\"" {  } { { "cpu.v" "r0\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[9\] " "Logic cell \"cpu:cpu0\|r1\[9\]\"" {  } { { "cpu.v" "r1\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[9\] " "Logic cell \"cpu:cpu0\|r7\[9\]\"" {  } { { "cpu.v" "r7\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[1\] " "Logic cell \"cpu:cpu0\|IR\[1\]\"" {  } { { "cpu.v" "IR\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[1\] " "Logic cell \"cpu:cpu0\|r7\[1\]\"" {  } { { "cpu.v" "r7\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[9\] " "Logic cell \"cpu:cpu0\|IR\[9\]\"" {  } { { "cpu.v" "IR\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[1\] " "Logic cell \"cpu:cpu0\|r3\[1\]\"" {  } { { "cpu.v" "r3\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[9\] " "Logic cell \"cpu:cpu0\|r2\[9\]\"" {  } { { "cpu.v" "r2\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[1\] " "Logic cell \"cpu:cpu0\|r2\[1\]\"" {  } { { "cpu.v" "r2\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[9\] " "Logic cell \"cpu:cpu0\|r3\[9\]\"" {  } { { "cpu.v" "r3\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[2\] " "Logic cell \"cpu:cpu0\|r5\[2\]\"" {  } { { "cpu.v" "r5\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[10\] " "Logic cell \"cpu:cpu0\|r4\[10\]\"" {  } { { "cpu.v" "r4\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[2\] " "Logic cell \"cpu:cpu0\|r4\[2\]\"" {  } { { "cpu.v" "r4\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[10\] " "Logic cell \"cpu:cpu0\|r5\[10\]\"" {  } { { "cpu.v" "r5\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[10\] " "Logic cell \"cpu:cpu0\|r6\[10\]\"" {  } { { "cpu.v" "r6\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[2\] " "Logic cell \"cpu:cpu0\|PC\[2\]\"" {  } { { "cpu.v" "PC\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[2\] " "Logic cell \"cpu:cpu0\|r6\[2\]\"" {  } { { "cpu.v" "r6\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[10\] " "Logic cell \"cpu:cpu0\|PC\[10\]\"" {  } { { "cpu.v" "PC\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[2\] " "Logic cell \"cpu:cpu0\|r1\[2\]\"" {  } { { "cpu.v" "r1\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[10\] " "Logic cell \"cpu:cpu0\|r0\[10\]\"" {  } { { "cpu.v" "r0\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[2\] " "Logic cell \"cpu:cpu0\|r0\[2\]\"" {  } { { "cpu.v" "r0\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[10\] " "Logic cell \"cpu:cpu0\|r1\[10\]\"" {  } { { "cpu.v" "r1\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[10\] " "Logic cell \"cpu:cpu0\|r7\[10\]\"" {  } { { "cpu.v" "r7\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[2\] " "Logic cell \"cpu:cpu0\|IR\[2\]\"" {  } { { "cpu.v" "IR\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[2\] " "Logic cell \"cpu:cpu0\|r7\[2\]\"" {  } { { "cpu.v" "r7\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[10\] " "Logic cell \"cpu:cpu0\|IR\[10\]\"" {  } { { "cpu.v" "IR\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[2\] " "Logic cell \"cpu:cpu0\|r3\[2\]\"" {  } { { "cpu.v" "r3\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[10\] " "Logic cell \"cpu:cpu0\|r2\[10\]\"" {  } { { "cpu.v" "r2\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[2\] " "Logic cell \"cpu:cpu0\|r2\[2\]\"" {  } { { "cpu.v" "r2\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[10\] " "Logic cell \"cpu:cpu0\|r3\[10\]\"" {  } { { "cpu.v" "r3\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[11\] " "Logic cell \"cpu:cpu0\|r6\[11\]\"" {  } { { "cpu.v" "r6\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[3\] " "Logic cell \"cpu:cpu0\|PC\[3\]\"" {  } { { "cpu.v" "PC\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[3\] " "Logic cell \"cpu:cpu0\|r6\[3\]\"" {  } { { "cpu.v" "r6\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[11\] " "Logic cell \"cpu:cpu0\|PC\[11\]\"" {  } { { "cpu.v" "PC\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[3\] " "Logic cell \"cpu:cpu0\|r5\[3\]\"" {  } { { "cpu.v" "r5\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[11\] " "Logic cell \"cpu:cpu0\|r4\[11\]\"" {  } { { "cpu.v" "r4\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[3\] " "Logic cell \"cpu:cpu0\|r4\[3\]\"" {  } { { "cpu.v" "r4\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[11\] " "Logic cell \"cpu:cpu0\|r5\[11\]\"" {  } { { "cpu.v" "r5\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[3\] " "Logic cell \"cpu:cpu0\|r1\[3\]\"" {  } { { "cpu.v" "r1\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[11\] " "Logic cell \"cpu:cpu0\|r0\[11\]\"" {  } { { "cpu.v" "r0\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[3\] " "Logic cell \"cpu:cpu0\|r0\[3\]\"" {  } { { "cpu.v" "r0\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[11\] " "Logic cell \"cpu:cpu0\|r1\[11\]\"" {  } { { "cpu.v" "r1\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[11\] " "Logic cell \"cpu:cpu0\|r7\[11\]\"" {  } { { "cpu.v" "r7\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[3\] " "Logic cell \"cpu:cpu0\|IR\[3\]\"" {  } { { "cpu.v" "IR\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[3\] " "Logic cell \"cpu:cpu0\|r7\[3\]\"" {  } { { "cpu.v" "r7\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[11\] " "Logic cell \"cpu:cpu0\|IR\[11\]\"" {  } { { "cpu.v" "IR\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[3\] " "Logic cell \"cpu:cpu0\|r3\[3\]\"" {  } { { "cpu.v" "r3\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[11\] " "Logic cell \"cpu:cpu0\|r2\[11\]\"" {  } { { "cpu.v" "r2\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[3\] " "Logic cell \"cpu:cpu0\|r2\[3\]\"" {  } { { "cpu.v" "r2\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[11\] " "Logic cell \"cpu:cpu0\|r3\[11\]\"" {  } { { "cpu.v" "r3\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[4\] " "Logic cell \"cpu:cpu0\|r5\[4\]\"" {  } { { "cpu.v" "r5\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[12\] " "Logic cell \"cpu:cpu0\|r4\[12\]\"" {  } { { "cpu.v" "r4\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[4\] " "Logic cell \"cpu:cpu0\|r4\[4\]\"" {  } { { "cpu.v" "r4\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[12\] " "Logic cell \"cpu:cpu0\|r5\[12\]\"" {  } { { "cpu.v" "r5\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[12\] " "Logic cell \"cpu:cpu0\|r6\[12\]\"" {  } { { "cpu.v" "r6\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[4\] " "Logic cell \"cpu:cpu0\|PC\[4\]\"" {  } { { "cpu.v" "PC\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[4\] " "Logic cell \"cpu:cpu0\|r6\[4\]\"" {  } { { "cpu.v" "r6\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[12\] " "Logic cell \"cpu:cpu0\|PC\[12\]\"" {  } { { "cpu.v" "PC\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[4\] " "Logic cell \"cpu:cpu0\|r1\[4\]\"" {  } { { "cpu.v" "r1\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[12\] " "Logic cell \"cpu:cpu0\|r0\[12\]\"" {  } { { "cpu.v" "r0\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[4\] " "Logic cell \"cpu:cpu0\|r0\[4\]\"" {  } { { "cpu.v" "r0\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[12\] " "Logic cell \"cpu:cpu0\|r1\[12\]\"" {  } { { "cpu.v" "r1\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[12\] " "Logic cell \"cpu:cpu0\|r7\[12\]\"" {  } { { "cpu.v" "r7\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[4\] " "Logic cell \"cpu:cpu0\|IR\[4\]\"" {  } { { "cpu.v" "IR\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[4\] " "Logic cell \"cpu:cpu0\|r7\[4\]\"" {  } { { "cpu.v" "r7\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[12\] " "Logic cell \"cpu:cpu0\|IR\[12\]\"" {  } { { "cpu.v" "IR\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[4\] " "Logic cell \"cpu:cpu0\|r3\[4\]\"" {  } { { "cpu.v" "r3\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[12\] " "Logic cell \"cpu:cpu0\|r2\[12\]\"" {  } { { "cpu.v" "r2\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[4\] " "Logic cell \"cpu:cpu0\|r2\[4\]\"" {  } { { "cpu.v" "r2\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[12\] " "Logic cell \"cpu:cpu0\|r3\[12\]\"" {  } { { "cpu.v" "r3\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[13\] " "Logic cell \"cpu:cpu0\|r6\[13\]\"" {  } { { "cpu.v" "r6\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[5\] " "Logic cell \"cpu:cpu0\|PC\[5\]\"" {  } { { "cpu.v" "PC\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[5\] " "Logic cell \"cpu:cpu0\|r6\[5\]\"" {  } { { "cpu.v" "r6\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[13\] " "Logic cell \"cpu:cpu0\|PC\[13\]\"" {  } { { "cpu.v" "PC\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[5\] " "Logic cell \"cpu:cpu0\|r5\[5\]\"" {  } { { "cpu.v" "r5\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[13\] " "Logic cell \"cpu:cpu0\|r4\[13\]\"" {  } { { "cpu.v" "r4\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[5\] " "Logic cell \"cpu:cpu0\|r4\[5\]\"" {  } { { "cpu.v" "r4\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[13\] " "Logic cell \"cpu:cpu0\|r5\[13\]\"" {  } { { "cpu.v" "r5\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[5\] " "Logic cell \"cpu:cpu0\|r1\[5\]\"" {  } { { "cpu.v" "r1\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[13\] " "Logic cell \"cpu:cpu0\|r0\[13\]\"" {  } { { "cpu.v" "r0\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[5\] " "Logic cell \"cpu:cpu0\|r0\[5\]\"" {  } { { "cpu.v" "r0\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[13\] " "Logic cell \"cpu:cpu0\|r1\[13\]\"" {  } { { "cpu.v" "r1\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[13\] " "Logic cell \"cpu:cpu0\|r7\[13\]\"" {  } { { "cpu.v" "r7\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[5\] " "Logic cell \"cpu:cpu0\|IR\[5\]\"" {  } { { "cpu.v" "IR\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[5\] " "Logic cell \"cpu:cpu0\|r7\[5\]\"" {  } { { "cpu.v" "r7\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[13\] " "Logic cell \"cpu:cpu0\|IR\[13\]\"" {  } { { "cpu.v" "IR\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[5\] " "Logic cell \"cpu:cpu0\|r3\[5\]\"" {  } { { "cpu.v" "r3\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[13\] " "Logic cell \"cpu:cpu0\|r2\[13\]\"" {  } { { "cpu.v" "r2\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[5\] " "Logic cell \"cpu:cpu0\|r2\[5\]\"" {  } { { "cpu.v" "r2\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[13\] " "Logic cell \"cpu:cpu0\|r3\[13\]\"" {  } { { "cpu.v" "r3\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[6\] " "Logic cell \"cpu:cpu0\|r5\[6\]\"" {  } { { "cpu.v" "r5\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[14\] " "Logic cell \"cpu:cpu0\|r4\[14\]\"" {  } { { "cpu.v" "r4\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[6\] " "Logic cell \"cpu:cpu0\|r4\[6\]\"" {  } { { "cpu.v" "r4\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[14\] " "Logic cell \"cpu:cpu0\|r5\[14\]\"" {  } { { "cpu.v" "r5\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[14\] " "Logic cell \"cpu:cpu0\|r6\[14\]\"" {  } { { "cpu.v" "r6\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[6\] " "Logic cell \"cpu:cpu0\|PC\[6\]\"" {  } { { "cpu.v" "PC\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[6\] " "Logic cell \"cpu:cpu0\|r6\[6\]\"" {  } { { "cpu.v" "r6\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[14\] " "Logic cell \"cpu:cpu0\|PC\[14\]\"" {  } { { "cpu.v" "PC\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[6\] " "Logic cell \"cpu:cpu0\|r1\[6\]\"" {  } { { "cpu.v" "r1\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[14\] " "Logic cell \"cpu:cpu0\|r0\[14\]\"" {  } { { "cpu.v" "r0\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[6\] " "Logic cell \"cpu:cpu0\|r0\[6\]\"" {  } { { "cpu.v" "r0\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[14\] " "Logic cell \"cpu:cpu0\|r1\[14\]\"" {  } { { "cpu.v" "r1\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[6\] " "Logic cell \"cpu:cpu0\|IR\[6\]\"" {  } { { "cpu.v" "IR\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[14\] " "Logic cell \"cpu:cpu0\|r7\[14\]\"" {  } { { "cpu.v" "r7\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[6\] " "Logic cell \"cpu:cpu0\|r7\[6\]\"" {  } { { "cpu.v" "r7\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[14\] " "Logic cell \"cpu:cpu0\|IR\[14\]\"" {  } { { "cpu.v" "IR\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[6\] " "Logic cell \"cpu:cpu0\|r3\[6\]\"" {  } { { "cpu.v" "r3\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[14\] " "Logic cell \"cpu:cpu0\|r2\[14\]\"" {  } { { "cpu.v" "r2\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[6\] " "Logic cell \"cpu:cpu0\|r2\[6\]\"" {  } { { "cpu.v" "r2\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[14\] " "Logic cell \"cpu:cpu0\|r3\[14\]\"" {  } { { "cpu.v" "r3\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[7\] " "Logic cell \"cpu:cpu0\|PC\[7\]\"" {  } { { "cpu.v" "PC\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[15\] " "Logic cell \"cpu:cpu0\|r6\[15\]\"" {  } { { "cpu.v" "r6\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[7\] " "Logic cell \"cpu:cpu0\|r6\[7\]\"" {  } { { "cpu.v" "r6\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[15\] " "Logic cell \"cpu:cpu0\|PC\[15\]\"" {  } { { "cpu.v" "PC\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[7\] " "Logic cell \"cpu:cpu0\|r5\[7\]\"" {  } { { "cpu.v" "r5\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[15\] " "Logic cell \"cpu:cpu0\|r4\[15\]\"" {  } { { "cpu.v" "r4\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[7\] " "Logic cell \"cpu:cpu0\|r4\[7\]\"" {  } { { "cpu.v" "r4\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[15\] " "Logic cell \"cpu:cpu0\|r5\[15\]\"" {  } { { "cpu.v" "r5\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[7\] " "Logic cell \"cpu:cpu0\|r1\[7\]\"" {  } { { "cpu.v" "r1\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[15\] " "Logic cell \"cpu:cpu0\|r0\[15\]\"" {  } { { "cpu.v" "r0\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[7\] " "Logic cell \"cpu:cpu0\|r0\[7\]\"" {  } { { "cpu.v" "r0\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[15\] " "Logic cell \"cpu:cpu0\|r1\[15\]\"" {  } { { "cpu.v" "r1\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[7\] " "Logic cell \"cpu:cpu0\|IR\[7\]\"" {  } { { "cpu.v" "IR\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[15\] " "Logic cell \"cpu:cpu0\|r7\[15\]\"" {  } { { "cpu.v" "r7\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[7\] " "Logic cell \"cpu:cpu0\|r7\[7\]\"" {  } { { "cpu.v" "r7\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[15\] " "Logic cell \"cpu:cpu0\|IR\[15\]\"" {  } { { "cpu.v" "IR\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[7\] " "Logic cell \"cpu:cpu0\|r3\[7\]\"" {  } { { "cpu.v" "r3\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[15\] " "Logic cell \"cpu:cpu0\|r2\[15\]\"" {  } { { "cpu.v" "r2\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[7\] " "Logic cell \"cpu:cpu0\|r2\[7\]\"" {  } { { "cpu.v" "r2\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[15\] " "Logic cell \"cpu:cpu0\|r3\[15\]\"" {  } { { "cpu.v" "r3\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[0\] " "Logic cell \"cpu:cpu0\|DA\[0\]\"" {  } { { "cpu.v" "DA\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[1\] " "Logic cell \"cpu:cpu0\|DA\[1\]\"" {  } { { "cpu.v" "DA\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[2\] " "Logic cell \"cpu:cpu0\|DA\[2\]\"" {  } { { "cpu.v" "DA\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|RW " "Logic cell \"cpu:cpu0\|RW\"" {  } { { "cpu.v" "RW" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BC " "Logic cell \"cpu:cpu0\|BC\"" {  } { { "cpu.v" "BC" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|JB " "Logic cell \"cpu:cpu0\|JB\"" {  } { { "cpu.v" "JB" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[0\] " "Logic cell \"cpu:cpu0\|data_in_bus\[0\]\"" {  } { { "cpu.v" "data_in_bus\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MD " "Logic cell \"cpu:cpu0\|MD\"" {  } { { "cpu.v" "MD" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[8\] " "Logic cell \"cpu:cpu0\|data_in_bus\[8\]\"" {  } { { "cpu.v" "data_in_bus\[8\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[1\] " "Logic cell \"cpu:cpu0\|FS\[1\]\"" {  } { { "cpu.v" "FS\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[3\] " "Logic cell \"cpu:cpu0\|FS\[3\]\"" {  } { { "cpu.v" "FS\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[2\] " "Logic cell \"cpu:cpu0\|FS\[2\]\"" {  } { { "cpu.v" "FS\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[0\] " "Logic cell \"cpu:cpu0\|AA\[0\]\"" {  } { { "cpu.v" "AA\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[1\] " "Logic cell \"cpu:cpu0\|AA\[1\]\"" {  } { { "cpu.v" "AA\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[2\] " "Logic cell \"cpu:cpu0\|AA\[2\]\"" {  } { { "cpu.v" "AA\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[9\] " "Logic cell \"cpu:cpu0\|data_in_bus\[9\]\"" {  } { { "cpu.v" "data_in_bus\[9\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[1\] " "Logic cell \"cpu:cpu0\|data_in_bus\[1\]\"" {  } { { "cpu.v" "data_in_bus\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[2\] " "Logic cell \"cpu:cpu0\|data_in_bus\[2\]\"" {  } { { "cpu.v" "data_in_bus\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[10\] " "Logic cell \"cpu:cpu0\|data_in_bus\[10\]\"" {  } { { "cpu.v" "data_in_bus\[10\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[11\] " "Logic cell \"cpu:cpu0\|data_in_bus\[11\]\"" {  } { { "cpu.v" "data_in_bus\[11\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[3\] " "Logic cell \"cpu:cpu0\|data_in_bus\[3\]\"" {  } { { "cpu.v" "data_in_bus\[3\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[4\] " "Logic cell \"cpu:cpu0\|data_in_bus\[4\]\"" {  } { { "cpu.v" "data_in_bus\[4\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[12\] " "Logic cell \"cpu:cpu0\|data_in_bus\[12\]\"" {  } { { "cpu.v" "data_in_bus\[12\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[13\] " "Logic cell \"cpu:cpu0\|data_in_bus\[13\]\"" {  } { { "cpu.v" "data_in_bus\[13\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[5\] " "Logic cell \"cpu:cpu0\|data_in_bus\[5\]\"" {  } { { "cpu.v" "data_in_bus\[5\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[6\] " "Logic cell \"cpu:cpu0\|data_in_bus\[6\]\"" {  } { { "cpu.v" "data_in_bus\[6\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[14\] " "Logic cell \"cpu:cpu0\|data_in_bus\[14\]\"" {  } { { "cpu.v" "data_in_bus\[14\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[15\] " "Logic cell \"cpu:cpu0\|data_in_bus\[15\]\"" {  } { { "cpu.v" "data_in_bus\[15\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|data_in_bus\[7\] " "Logic cell \"cpu:cpu0\|data_in_bus\[7\]\"" {  } { { "cpu.v" "data_in_bus\[7\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MB " "Logic cell \"cpu:cpu0\|MB\"" {  } { { "cpu.v" "MB" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[0\] " "Logic cell \"cpu:cpu0\|BA\[0\]\"" {  } { { "cpu.v" "BA\[0\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[1\] " "Logic cell \"cpu:cpu0\|BA\[1\]\"" {  } { { "cpu.v" "BA\[1\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[2\] " "Logic cell \"cpu:cpu0\|BA\[2\]\"" {  } { { "cpu.v" "BA\[2\]" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1512005107011 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1512005107011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE2504/Project03/Quartus_Part1/output_files/SimpleComputer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE2504/Project03/Quartus_Part1/output_files/SimpleComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005107220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512005107556 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512005107556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7950 " "Implemented 7950 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512005108059 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512005108059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7935 " "Implemented 7935 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512005108059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512005108059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512005108114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 20:25:08 2017 " "Processing ended: Wed Nov 29 20:25:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512005108114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512005108114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512005108114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512005108114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512005109371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512005109376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 20:25:09 2017 " "Processing started: Wed Nov 29 20:25:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512005109376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512005109376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SimpleComputer -c SimpleComputer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512005109376 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512005109510 ""}
{ "Info" "0" "" "Project  = SimpleComputer" {  } {  } 0 0 "Project  = SimpleComputer" 0 0 "Fitter" 0 0 1512005109511 ""}
{ "Info" "0" "" "Revision = SimpleComputer" {  } {  } 0 0 "Revision = SimpleComputer" 0 0 "Fitter" 0 0 1512005109511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512005109659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512005109660 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimpleComputer EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SimpleComputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512005109706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512005109754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512005109754 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512005109962 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512005109969 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512005110117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512005110117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512005110117 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512005110117 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 8168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512005110136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 8170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512005110136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 8172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512005110136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 8174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512005110136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 8176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512005110136 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512005110136 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512005110140 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE2504SimpleComputer.sdc " "Reading SDC File: 'ECE2504SimpleComputer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512005111430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1512005111451 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1512005111527 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1512005111528 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512005111529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512005111529 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512005111529 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1512005111529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512005112150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu0_clk_en_delay1 " "Destination node cpu0_clk_en_delay1" {  } { { "ECE2504SimpleComputer.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512005112150 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_clk " "Destination node cpu_clk" {  } { { "ECE2504SimpleComputer.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512005112150 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512005112150 ""}  } { { "ECE2504SimpleComputer.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 8162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512005112150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_clk  " "Automatically promoted node cpu_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512005112150 ""}  } { { "ECE2504SimpleComputer.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512005112150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512005112890 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512005112902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512005112903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512005112917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512005112939 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512005112964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512005112964 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512005112979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512005112988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512005113002 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512005113002 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512005113344 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512005113359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512005114399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512005115992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512005116046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512005123362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512005123362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512005124365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/GitHub/ECE2504/Project03/Quartus_Part1/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512005129926 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512005129926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512005133183 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1512005133183 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512005133183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512005133185 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.59 " "Total time spent on timing analysis during the Fitter is 2.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512005133522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512005133575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512005134358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512005134364 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512005135337 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512005136888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE2504/Project03/Quartus_Part1/output_files/SimpleComputer.fit.smsg " "Generated suppressed messages file D:/GitHub/ECE2504/Project03/Quartus_Part1/output_files/SimpleComputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512005138153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1543 " "Peak virtual memory: 1543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512005139529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 20:25:39 2017 " "Processing ended: Wed Nov 29 20:25:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512005139529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512005139529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512005139529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512005139529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512005156905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512005156912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 20:25:56 2017 " "Processing started: Wed Nov 29 20:25:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512005156912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512005156912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SimpleComputer -c SimpleComputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512005156912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512005157358 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512005158257 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512005158298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512005158521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 20:25:58 2017 " "Processing ended: Wed Nov 29 20:25:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512005158521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512005158521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512005158521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512005158521 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512005159166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512005159763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512005159770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 20:25:59 2017 " "Processing started: Wed Nov 29 20:25:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512005159770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005159770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimpleComputer -c SimpleComputer " "Command: quartus_sta SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005159770 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512005159889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005160143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005160143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005160195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005160196 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE2504SimpleComputer.sdc " "Reading SDC File: 'ECE2504SimpleComputer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005160796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005160819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005160903 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512005160905 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512005160925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.186 " "Worst-case setup slack is 2.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.186               0.000 CLOCK_50  " "    2.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005161179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.371 " "Worst-case hold slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 CLOCK_50  " "    0.371               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005161227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005161236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005161247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.618 " "Worst-case minimum pulse width slack is 9.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.618               0.000 CLOCK_50  " "    9.618               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005161257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005161257 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005161535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005161535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005161535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005161535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.082 ns " "Worst Case Available Settling Time: 8.082 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005161535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005161535 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005161535 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512005161555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005161584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005162502 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005162792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.919 " "Worst-case setup slack is 3.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.919               0.000 CLOCK_50  " "    3.919               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005162907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLOCK_50  " "    0.331               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005162948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005162957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005162967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 CLOCK_50  " "    9.622               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005162979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005162979 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163267 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163267 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163267 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163267 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.305 ns " "Worst Case Available Settling Time: 8.305 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163267 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163267 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005163267 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512005163280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005163499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.107 " "Worst-case setup slack is 9.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.107               0.000 CLOCK_50  " "    9.107               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005163551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 CLOCK_50  " "    0.198               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005163592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005163606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005163616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.428 " "Worst-case minimum pulse width slack is 9.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.428               0.000 CLOCK_50  " "    9.428               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512005163628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005163628 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.107 ns " "Worst Case Available Settling Time: 9.107 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512005163905 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005163905 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005164379 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005164438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "781 " "Peak virtual memory: 781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512005164581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 20:26:04 2017 " "Processing ended: Wed Nov 29 20:26:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512005164581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512005164581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512005164581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005164581 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512005165308 ""}
