$date
	Sat Sep 05 23:34:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! SP [1:0] $end
$var wire 2 " SF [1:0] $end
$var wire 1 # Q $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module D1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 # Q $end
$var wire 1 & clck $end
$var wire 1 ( clk $end
$var wire 1 ' reset $end
$var wire 2 ) SP [1:0] $end
$var wire 2 * SF [1:0] $end
$scope module M0 $end
$var wire 1 + D $end
$var wire 1 ( clk $end
$var wire 1 ' reset $end
$var reg 1 , Q $end
$upscope $end
$scope module M1 $end
$var wire 1 - D $end
$var wire 1 ( clk $end
$var wire 1 ' reset $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
0-
x,
0+
b0 *
bx )
z(
0'
0&
0%
0$
0#
b0 "
bx !
$end
#1
0.
b0 !
b0 )
0,
1'
#2
0'
#5
1&
#10
0&
#12
1+
b1 "
b1 *
1$
#15
1&
#20
0&
#25
1&
#30
0&
#32
0+
b0 "
b0 *
0$
#35
1&
#40
0&
#45
1&
#50
0&
#55
1&
#60
0&
#65
1&
#70
0&
#75
1&
#80
0&
