INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab16_Task3/Lab16_Task3.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab16_Task3/Lab16_Task3.srcs/sources_1/new/Multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab16_Task3/Lab16_Task3.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab16_Task3/Lab16_Task3.srcs/sim_1/new/Multiplier_4x4_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_4x4_Sim
