 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : SystolicArray_w_buffer
Version: V-2023.12-SP5
Date   : Fri Dec  6 22:56:03 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: sa_genblk1_1__genblk1_3__pe_inst_psum_reg_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: sa_genblk1_1__genblk1_3__pe_inst_psum_reg_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                      Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  sa_genblk1_1__genblk1_3__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  sa_genblk1_1__genblk1_3__pe_inst_psum_reg_reg_31_/QN (DFFX1_RVT)       0.01      0.08       0.28 r
  n2401 (net)                                                  1                   0.00       0.28 r
  U2858/Y (AO22X1_RVT)                                                   0.01      0.04       0.32 r
  sa_genblk1_1__genblk1_3__pe_inst_N112 (net)                  1                   0.00       0.32 r
  sa_genblk1_1__genblk1_3__pe_inst_psum_reg_reg_31_/D (DFFX1_RVT)        0.01      0.01       0.33 r
  data arrival time                                                                           0.33

  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  clock uncertainty                                                                1.00       1.20
  sa_genblk1_1__genblk1_3__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)                0.00       1.20 r
  library hold time                                                               -0.01       1.19
  data required time                                                                          1.19
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                          1.19
  data arrival time                                                                          -0.33
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.86


  Startpoint: sa_genblk1_0__genblk1_0__pe_inst_psum_reg_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: sa_genblk1_0__genblk1_0__pe_inst_psum_reg_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                      Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  sa_genblk1_0__genblk1_0__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  sa_genblk1_0__genblk1_0__pe_inst_psum_reg_reg_31_/QN (DFFX1_RVT)       0.01      0.08       0.28 r
  n2395 (net)                                                  1                   0.00       0.28 r
  U2364/Y (AO22X1_RVT)                                                   0.01      0.04       0.32 r
  sa_genblk1_0__genblk1_0__pe_inst_N112 (net)                  1                   0.00       0.32 r
  sa_genblk1_0__genblk1_0__pe_inst_psum_reg_reg_31_/D (DFFX1_RVT)        0.01      0.01       0.33 r
  data arrival time                                                                           0.33

  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  clock uncertainty                                                                1.00       1.20
  sa_genblk1_0__genblk1_0__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)                0.00       1.20 r
  library hold time                                                               -0.01       1.19
  data required time                                                                          1.19
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                          1.19
  data arrival time                                                                          -0.33
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.86


  Startpoint: sa_genblk1_0__genblk1_1__pe_inst_psum_reg_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: sa_genblk1_0__genblk1_1__pe_inst_psum_reg_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                      Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  sa_genblk1_0__genblk1_1__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  sa_genblk1_0__genblk1_1__pe_inst_psum_reg_reg_31_/QN (DFFX1_RVT)       0.01      0.08       0.28 r
  n2396 (net)                                                  1                   0.00       0.28 r
  U2432/Y (AO22X1_RVT)                                                   0.01      0.04       0.32 r
  sa_genblk1_0__genblk1_1__pe_inst_N112 (net)                  1                   0.00       0.32 r
  sa_genblk1_0__genblk1_1__pe_inst_psum_reg_reg_31_/D (DFFX1_RVT)        0.01      0.01       0.33 r
  data arrival time                                                                           0.33

  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  clock uncertainty                                                                1.00       1.20
  sa_genblk1_0__genblk1_1__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)                0.00       1.20 r
  library hold time                                                               -0.01       1.19
  data required time                                                                          1.19
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                          1.19
  data arrival time                                                                          -0.33
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.86


  Startpoint: sa_genblk1_0__genblk1_2__pe_inst_psum_reg_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: sa_genblk1_0__genblk1_2__pe_inst_psum_reg_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                      Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  sa_genblk1_0__genblk1_2__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  sa_genblk1_0__genblk1_2__pe_inst_psum_reg_reg_31_/QN (DFFX1_RVT)       0.01      0.08       0.28 r
  n2397 (net)                                                  1                   0.00       0.28 r
  U2500/Y (AO22X1_RVT)                                                   0.01      0.04       0.32 r
  sa_genblk1_0__genblk1_2__pe_inst_N112 (net)                  1                   0.00       0.32 r
  sa_genblk1_0__genblk1_2__pe_inst_psum_reg_reg_31_/D (DFFX1_RVT)        0.01      0.01       0.33 r
  data arrival time                                                                           0.33

  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  clock uncertainty                                                                1.00       1.20
  sa_genblk1_0__genblk1_2__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)                0.00       1.20 r
  library hold time                                                               -0.01       1.19
  data required time                                                                          1.19
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                          1.19
  data arrival time                                                                          -0.33
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.86


  Startpoint: sa_genblk1_0__genblk1_3__pe_inst_psum_reg_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: sa_genblk1_0__genblk1_3__pe_inst_psum_reg_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                      Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  sa_genblk1_0__genblk1_3__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  sa_genblk1_0__genblk1_3__pe_inst_psum_reg_reg_31_/QN (DFFX1_RVT)       0.01      0.08       0.28 r
  n2398 (net)                                                  1                   0.00       0.28 r
  U2567/Y (AO22X1_RVT)                                                   0.01      0.04       0.32 r
  sa_genblk1_0__genblk1_3__pe_inst_N112 (net)                  1                   0.00       0.32 r
  sa_genblk1_0__genblk1_3__pe_inst_psum_reg_reg_31_/D (DFFX1_RVT)        0.01      0.01       0.33 r
  data arrival time                                                                           0.33

  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  clock uncertainty                                                                1.00       1.20
  sa_genblk1_0__genblk1_3__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)                0.00       1.20 r
  library hold time                                                               -0.01       1.19
  data required time                                                                          1.19
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                          1.19
  data arrival time                                                                          -0.33
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.86


  Startpoint: sa_genblk1_1__genblk1_0__pe_inst_psum_reg_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: sa_genblk1_1__genblk1_0__pe_inst_psum_reg_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                      Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  sa_genblk1_1__genblk1_0__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  sa_genblk1_1__genblk1_0__pe_inst_psum_reg_reg_31_/QN (DFFX1_RVT)       0.01      0.08       0.28 r
  n2399 (net)                                                  1                   0.00       0.28 r
  U2641/Y (AO22X1_RVT)                                                   0.01      0.04       0.32 r
  sa_genblk1_1__genblk1_0__pe_inst_N112 (net)                  1                   0.00       0.32 r
  sa_genblk1_1__genblk1_0__pe_inst_psum_reg_reg_31_/D (DFFX1_RVT)        0.01      0.01       0.33 r
  data arrival time                                                                           0.33

  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  clock uncertainty                                                                1.00       1.20
  sa_genblk1_1__genblk1_0__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)                0.00       1.20 r
  library hold time                                                               -0.01       1.19
  data required time                                                                          1.19
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                          1.19
  data arrival time                                                                          -0.33
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.86


  Startpoint: sa_genblk1_1__genblk1_1__pe_inst_psum_reg_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: sa_genblk1_1__genblk1_1__pe_inst_psum_reg_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                      Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  sa_genblk1_1__genblk1_1__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  sa_genblk1_1__genblk1_1__pe_inst_psum_reg_reg_31_/QN (DFFX1_RVT)       0.01      0.08       0.28 r
  n2394 (net)                                                  1                   0.00       0.28 r
  U2711/Y (AO22X1_RVT)                                                   0.01      0.04       0.32 r
  sa_genblk1_1__genblk1_1__pe_inst_N112 (net)                  1                   0.00       0.32 r
  sa_genblk1_1__genblk1_1__pe_inst_psum_reg_reg_31_/D (DFFX1_RVT)        0.01      0.01       0.33 r
  data arrival time                                                                           0.33

  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  clock uncertainty                                                                1.00       1.20
  sa_genblk1_1__genblk1_1__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)                0.00       1.20 r
  library hold time                                                               -0.01       1.19
  data required time                                                                          1.19
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                          1.19
  data arrival time                                                                          -0.33
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.86


  Startpoint: sa_genblk1_1__genblk1_2__pe_inst_psum_reg_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: sa_genblk1_1__genblk1_2__pe_inst_psum_reg_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                      Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  sa_genblk1_1__genblk1_2__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)      0.08      0.00       0.20 r
  sa_genblk1_1__genblk1_2__pe_inst_psum_reg_reg_31_/QN (DFFX1_RVT)       0.01      0.08       0.28 r
  n2400 (net)                                                  1                   0.00       0.28 r
  U2782/Y (AO22X1_RVT)                                                   0.01      0.04       0.32 r
  sa_genblk1_1__genblk1_2__pe_inst_N112 (net)                  1                   0.00       0.32 r
  sa_genblk1_1__genblk1_2__pe_inst_psum_reg_reg_31_/D (DFFX1_RVT)        0.01      0.01       0.33 r
  data arrival time                                                                           0.33

  clock core_clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                      0.20       0.20
  clock uncertainty                                                                1.00       1.20
  sa_genblk1_1__genblk1_2__pe_inst_psum_reg_reg_31_/CLK (DFFX1_RVT)                0.00       1.20 r
  library hold time                                                               -0.01       1.19
  data required time                                                                          1.19
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                          1.19
  data arrival time                                                                          -0.33
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -0.86


  Startpoint: X_in_buffer_reg_0__2__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__2__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__2__3_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__2__3_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__2__3_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__2__3_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__2__3_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__2__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__2__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__2__2_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__2__2_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__2__2_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__2__2_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__2__2_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__2__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__2__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__2__1_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__2__1_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__2__1_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__2__1_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__2__1_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__2__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__2__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__2__0_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__2__0_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__2__0_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__2__0_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__2__0_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  X_in_buffer_reg_0__1__15_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__15_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__15_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__15_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                       0.31

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            1.00       1.20
  X_in_buffer_reg_1__1__15_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                           -0.04       1.16
  data required time                                                      1.16
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.16
  data arrival time                                                      -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.85


  Startpoint: X_in_buffer_reg_0__1__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__2_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__2_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__2_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__2_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__2_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__0_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__0_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__0_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__0_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__0_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: W_in_buffer_reg_1__0__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: W_in_buffer_reg_1__1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  W_in_buffer_reg_1__0__0_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  W_in_buffer_reg_1__0__0_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  W_in_buffer_1__0__0_ (net)              1                   0.00       0.29 r
  W_in_buffer_reg_1__1__0_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  W_in_buffer_reg_1__1__0_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  X_in_buffer_reg_0__1__14_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__14_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__14_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__14_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                       0.31

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            1.00       1.20
  X_in_buffer_reg_1__1__14_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                           -0.04       1.16
  data required time                                                      1.16
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.16
  data arrival time                                                      -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.85


  Startpoint: X_in_buffer_reg_0__1__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  X_in_buffer_reg_0__1__13_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__13_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__13_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__13_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                       0.31

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            1.00       1.20
  X_in_buffer_reg_1__1__13_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                           -0.04       1.16
  data required time                                                      1.16
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.16
  data arrival time                                                      -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.85


  Startpoint: X_in_buffer_reg_0__1__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  X_in_buffer_reg_0__1__12_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__12_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__12_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__12_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                       0.31

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            1.00       1.20
  X_in_buffer_reg_1__1__12_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                           -0.04       1.16
  data required time                                                      1.16
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.16
  data arrival time                                                      -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.85


  Startpoint: X_in_buffer_reg_0__1__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  X_in_buffer_reg_0__1__11_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__11_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__11_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__11_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                       0.31

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            1.00       1.20
  X_in_buffer_reg_1__1__11_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                           -0.04       1.16
  data required time                                                      1.16
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.16
  data arrival time                                                      -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.85


  Startpoint: X_in_buffer_reg_0__1__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                  Fanout     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  X_in_buffer_reg_0__1__10_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__10_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__10_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__10_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                       0.31

  clock core_clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                                  0.20       0.20
  clock uncertainty                                            1.00       1.20
  X_in_buffer_reg_1__1__10_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                           -0.04       1.16
  data required time                                                      1.16
  ----------------------------------------------------------------------------------------------------
  data required time                                                      1.16
  data arrival time                                                      -0.31
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -0.85


  Startpoint: X_in_buffer_reg_0__1__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__9_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__9_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__9_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__9_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__9_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__8_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__8_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__8_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__8_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__8_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__7_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__7_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__7_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__7_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__7_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__6_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__6_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__6_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__6_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__6_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__5_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__5_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__5_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__5_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__5_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__4_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__4_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__4_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__4_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__4_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__3_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__3_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__3_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__3_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__3_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: X_in_buffer_reg_0__1__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: X_in_buffer_reg_1__1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  X_in_buffer_reg_0__1__1_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  X_in_buffer_reg_0__1__1_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  X_in_buffer_0__1__1_ (net)              1                   0.00       0.29 r
  X_in_buffer_reg_1__1__1_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  X_in_buffer_reg_1__1__1_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


  Startpoint: W_in_buffer_reg_1__0__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: W_in_buffer_reg_1__1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystolicArray_w_buffer 8000              saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  W_in_buffer_reg_1__0__1_/CLK (DFFX1_RVT)          0.08      0.00       0.20 r
  W_in_buffer_reg_1__0__1_/Q (DFFX1_RVT)            0.01      0.09       0.29 r
  W_in_buffer_1__0__1_ (net)              1                   0.00       0.29 r
  W_in_buffer_reg_1__1__1_/RSTB (DFFSSRX1_RVT)      0.01      0.02       0.31 r
  data arrival time                                                      0.31

  clock core_clk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                                 0.20       0.20
  clock uncertainty                                           1.00       1.20
  W_in_buffer_reg_1__1__1_/CLK (DFFSSRX1_RVT)                 0.00       1.20 r
  library hold time                                          -0.04       1.16
  data required time                                                     1.16
  ---------------------------------------------------------------------------------------------------
  data required time                                                     1.16
  data arrival time                                                     -0.31
  ---------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.85


1
