Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 28 21:46:01 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_dht11_control_sets_placed.rpt
| Design       : top_dht11
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |             117 |           44 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             231 |           71 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                             Enable Signal                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_dht11_control/U_start_signal/ioport_TRI             |                                                                       |                  |                1 |              1 |         1.00 |
|  tick                                                  |                                                                       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                         |                                                                       |                  |                2 |              2 |         1.00 |
|  U_fnd_controller/U_clk_div/CLK                        |                                                                       | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                         | U_uart/U_transmitter/tick_count_reg[3]_i_1_n_0                        | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_3[0] | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                         | U_dht11_control/U_start_signal/i_reg[5]_i_1_n_0                       | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_1[0] | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_2[0] | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]_0[0] | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                         | U_uart/U_transmitter/tx_temp_data_reg[6]_i_1_n_0                      | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                         | U_fifo_data/fifo_data_next                                            | reset_IBUF       |                4 |              7 |         1.75 |
|  U_top_stopwatch/U_clear_button_detector/r_clk_reg_n_0 |                                                                       | reset_IBUF       |                3 |              8 |         2.67 |
|  U_top_stopwatch/U_run_stop_button_detector/r_clk      |                                                                       | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                         | U_Tx_fifo/U_fifo_control_unit/wr_ptr_reg[7]_i_1_n_0                   | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                         | U_uart/U_transmitter/E[0]                                             | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                         | U_Tx_fifo/U_fifo_control_unit/wr_ptr_reg_reg[6]_1                     |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                         | U_Tx_fifo/U_fifo_control_unit/wr_ptr_reg_reg[7]_0                     |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                         | U_Tx_fifo/U_fifo_control_unit/wr_ptr_reg_reg[6]_2                     |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                         | U_Tx_fifo/U_fifo_control_unit/wr_ptr_reg_reg[6]_0                     |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                         | U_dht11_control/U_start_signal/counter_reg[14]_i_1_n_0                | reset_IBUF       |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG                                         | U_top_stopwatch/U_stopwatch_control_unit/E[0]                         | reset_IBUF       |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                                         | tick                                                                  | reset_IBUF       |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                                         | U_dht11_control/U_start_signal/hum_int_next                           | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                         | U_fifo_data/FSM_onehot_state_reg[36]_i_1_n_0                          | reset_IBUF       |               11 |             37 |         3.36 |
|  clk_IBUF_BUFG                                         | U_dht11_control/U_start_signal/tem_hum_data_next                      | reset_IBUF       |               10 |             40 |         4.00 |
|  clk_IBUF_BUFG                                         |                                                                       | reset_IBUF       |               37 |             98 |         2.65 |
+--------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+


