Loading plugins phase: Elapsed time ==> 0s.127ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\erikaReactionGame.cyprj -d CY8C5888LTQ-LP097 -s D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.154ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.041ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  erikaReactionGame.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\erikaReactionGame.cyprj -dcpsoc3 erikaReactionGame.v -verilog
======================================================================

======================================================================
Compiling:  erikaReactionGame.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\erikaReactionGame.cyprj -dcpsoc3 erikaReactionGame.v -verilog
======================================================================

======================================================================
Compiling:  erikaReactionGame.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\erikaReactionGame.cyprj -dcpsoc3 -verilog erikaReactionGame.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 18 11:50:10 2024


======================================================================
Compiling:  erikaReactionGame.v
Program  :   vpp
Options  :    -yv2 -q10 erikaReactionGame.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 18 11:50:11 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'erikaReactionGame.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  erikaReactionGame.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\erikaReactionGame.cyprj -dcpsoc3 -verilog erikaReactionGame.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 18 11:50:11 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\codegentemp\erikaReactionGame.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\codegentemp\erikaReactionGame.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  erikaReactionGame.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\erikaReactionGame.cyprj -dcpsoc3 -verilog erikaReactionGame.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 18 11:50:12 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\codegentemp\erikaReactionGame.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\codegentemp\erikaReactionGame.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_138
	Net_134
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_131
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\RGB_PWM_Green_1:PWMUDB:km_run\
	\RGB_PWM_Green_1:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_Green_1:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_Green_1:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_Green_1:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_Green_1:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_Green_1:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_Green_1:PWMUDB:capt_rising\
	\RGB_PWM_Green_1:PWMUDB:capt_falling\
	\RGB_PWM_Green_1:PWMUDB:trig_rise\
	\RGB_PWM_Green_1:PWMUDB:trig_fall\
	\RGB_PWM_Green_1:PWMUDB:sc_kill\
	\RGB_PWM_Green_1:PWMUDB:min_kill\
	\RGB_PWM_Green_1:PWMUDB:km_tc\
	\RGB_PWM_Green_1:PWMUDB:db_tc\
	\RGB_PWM_Green_1:PWMUDB:dith_sel\
	\RGB_PWM_Green_1:PWMUDB:compare2\
	\RGB_PWM_Green_1:Net_101\
	Net_6314
	Net_6315
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_31\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_30\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_29\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_28\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_27\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_26\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_25\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_24\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_23\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_22\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_21\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_20\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_19\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_18\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_17\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_16\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_15\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_14\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_13\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_12\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_11\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_10\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_9\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_8\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_7\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_6\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_5\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_4\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_3\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_2\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_1\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:b_0\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_31\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_30\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_29\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_28\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_27\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_26\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_25\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_24\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_31\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_30\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_29\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_28\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_27\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_26\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_25\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_24\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_23\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_22\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_21\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_20\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_19\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_18\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_17\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_16\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_15\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_14\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_13\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_12\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_11\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_10\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_9\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_8\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_7\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_6\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_5\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_4\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_3\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_2\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_1\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:b_0\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_31\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_30\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_29\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_28\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_27\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_26\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_25\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_24\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_23\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_22\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_21\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_20\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_19\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_18\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_17\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_16\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_15\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_14\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_13\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_12\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_11\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_10\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_9\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_8\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_7\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_6\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_5\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_4\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_3\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_2\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6310
	Net_6317
	\RGB_PWM_Green_1:Net_113\
	\RGB_PWM_Green_1:Net_107\
	\RGB_PWM_Green_1:Net_114\
	\RGB_PWM_Yellow_1:PWMUDB:km_run\
	\RGB_PWM_Yellow_1:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_Yellow_1:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_Yellow_1:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_Yellow_1:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_Yellow_1:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_Yellow_1:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_Yellow_1:PWMUDB:capt_rising\
	\RGB_PWM_Yellow_1:PWMUDB:capt_falling\
	\RGB_PWM_Yellow_1:PWMUDB:trig_rise\
	\RGB_PWM_Yellow_1:PWMUDB:trig_fall\
	\RGB_PWM_Yellow_1:PWMUDB:sc_kill\
	\RGB_PWM_Yellow_1:PWMUDB:min_kill\
	\RGB_PWM_Yellow_1:PWMUDB:km_tc\
	\RGB_PWM_Yellow_1:PWMUDB:db_tc\
	\RGB_PWM_Yellow_1:PWMUDB:dith_sel\
	\RGB_PWM_Yellow_1:PWMUDB:compare2\
	\RGB_PWM_Yellow_1:Net_101\
	Net_6327
	Net_6328
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_31\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_30\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_29\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_28\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_27\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_26\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_25\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_24\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_23\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_22\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_21\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_20\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_19\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_18\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_17\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_16\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_15\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_14\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_13\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_12\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_11\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_10\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_9\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_8\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_7\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_6\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_5\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_4\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_3\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_2\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_1\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:b_0\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_31\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_30\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_29\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_28\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_27\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_26\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_25\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_24\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_31\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_30\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_29\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_28\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_27\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_26\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_25\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_24\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_23\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_22\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_21\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_20\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_19\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_18\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_17\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_16\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_15\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_14\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_13\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_12\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_11\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_10\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_9\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_8\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_7\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_6\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_5\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_4\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_3\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_2\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_1\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:b_0\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_31\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_30\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_29\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_28\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_27\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_26\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_25\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_24\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_23\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_22\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_21\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_20\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_19\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_18\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_17\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_16\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_15\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_14\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_13\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_12\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_11\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_10\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_9\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_8\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_7\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_6\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_5\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_4\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_3\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_2\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6322
	Net_6330
	\RGB_PWM_Yellow_1:Net_113\
	\RGB_PWM_Yellow_1:Net_107\
	\RGB_PWM_Yellow_1:Net_114\
	\RGB_PWM_Red_1:PWMUDB:km_run\
	\RGB_PWM_Red_1:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_Red_1:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_Red_1:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_Red_1:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_Red_1:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_Red_1:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_Red_1:PWMUDB:capt_rising\
	\RGB_PWM_Red_1:PWMUDB:capt_falling\
	\RGB_PWM_Red_1:PWMUDB:trig_rise\
	\RGB_PWM_Red_1:PWMUDB:trig_fall\
	\RGB_PWM_Red_1:PWMUDB:sc_kill\
	\RGB_PWM_Red_1:PWMUDB:min_kill\
	\RGB_PWM_Red_1:PWMUDB:km_tc\
	\RGB_PWM_Red_1:PWMUDB:db_tc\
	\RGB_PWM_Red_1:PWMUDB:dith_sel\
	\RGB_PWM_Red_1:PWMUDB:compare2\
	\RGB_PWM_Red_1:Net_101\
	Net_6339
	Net_6340
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_31\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_30\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_29\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_28\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_27\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_26\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_25\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_24\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_23\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_22\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_21\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_20\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_19\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_18\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_17\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_16\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_15\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_14\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_13\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_12\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_11\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_10\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_9\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_8\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_7\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_6\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_5\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_4\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_3\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_2\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_1\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:b_0\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_31\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_30\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_29\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_28\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_27\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_26\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_25\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_24\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_31\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_30\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_29\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_28\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_27\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_26\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_25\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_24\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_23\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_22\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_21\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_20\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_19\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_18\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_17\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_16\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_15\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_14\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_13\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_12\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_11\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_10\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_9\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_8\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_7\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_6\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_5\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_4\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_3\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_2\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_1\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:b_0\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_31\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_30\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_29\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_28\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_27\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_26\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_25\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_24\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_23\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_22\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_21\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_20\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_19\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_18\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_17\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_16\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_15\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_14\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_13\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_12\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_11\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_10\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_9\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_8\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_7\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_6\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_5\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_4\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_3\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_2\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6335
	Net_6342
	\RGB_PWM_Red_1:Net_113\
	\RGB_PWM_Red_1:Net_107\
	\RGB_PWM_Red_1:Net_114\
	\RGB_PWM_Yellow:PWMUDB:km_run\
	\RGB_PWM_Yellow:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_Yellow:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_Yellow:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_Yellow:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_Yellow:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_Yellow:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_Yellow:PWMUDB:capt_rising\
	\RGB_PWM_Yellow:PWMUDB:capt_falling\
	\RGB_PWM_Yellow:PWMUDB:trig_rise\
	\RGB_PWM_Yellow:PWMUDB:trig_fall\
	\RGB_PWM_Yellow:PWMUDB:sc_kill\
	\RGB_PWM_Yellow:PWMUDB:min_kill\
	\RGB_PWM_Yellow:PWMUDB:km_tc\
	\RGB_PWM_Yellow:PWMUDB:db_tc\
	\RGB_PWM_Yellow:PWMUDB:dith_sel\
	\RGB_PWM_Yellow:PWMUDB:compare2\
	\RGB_PWM_Yellow:Net_101\
	Net_6351
	Net_6352
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_31\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_30\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_29\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_28\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_27\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_26\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_25\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_24\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_23\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_22\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_21\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_20\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_19\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_18\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_17\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_16\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_15\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_14\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_13\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_12\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_11\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_10\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_9\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_8\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_7\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_6\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_5\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_4\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_3\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_2\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_1\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:b_0\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_31\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_30\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_29\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_28\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_27\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_26\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_25\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_24\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_31\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_30\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_29\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_28\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_27\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_26\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_25\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_24\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_23\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_22\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_21\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_20\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_19\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_18\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_17\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_16\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_15\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_14\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_13\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_12\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_11\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_10\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_9\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_8\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_7\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_6\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_5\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_4\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_3\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_2\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_1\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:b_0\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_31\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_30\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_29\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_28\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_27\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_26\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_25\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_24\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_23\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_22\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_21\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_20\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_19\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_18\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_17\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_16\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_15\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_14\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_13\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_12\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_11\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_10\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_9\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_8\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_7\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_6\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_5\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_4\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_3\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_2\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6347
	Net_6354
	\RGB_PWM_Yellow:Net_113\
	\RGB_PWM_Yellow:Net_107\
	\RGB_PWM_Yellow:Net_114\
	\RGB_PWM_Red:PWMUDB:km_run\
	\RGB_PWM_Red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_Red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_Red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_Red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_Red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_Red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_Red:PWMUDB:capt_rising\
	\RGB_PWM_Red:PWMUDB:capt_falling\
	\RGB_PWM_Red:PWMUDB:trig_rise\
	\RGB_PWM_Red:PWMUDB:trig_fall\
	\RGB_PWM_Red:PWMUDB:sc_kill\
	\RGB_PWM_Red:PWMUDB:min_kill\
	\RGB_PWM_Red:PWMUDB:km_tc\
	\RGB_PWM_Red:PWMUDB:db_tc\
	\RGB_PWM_Red:PWMUDB:dith_sel\
	\RGB_PWM_Red:PWMUDB:compare2\
	\RGB_PWM_Red:Net_101\
	Net_6363
	Net_6364
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_31\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_30\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_29\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_28\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_27\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_26\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_25\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_24\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_23\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_22\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_21\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_20\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_19\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_18\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_17\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_16\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_15\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_14\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_13\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_12\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_11\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_10\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_9\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_8\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_7\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_6\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_5\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_4\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_3\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_2\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_1\
	\RGB_PWM_Red:PWMUDB:MODULE_10:b_0\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_31\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_30\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_29\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_28\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_27\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_26\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_25\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_24\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_31\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_30\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_29\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_28\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_27\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_26\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_25\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_24\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_23\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_22\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_21\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_20\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_19\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_18\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_17\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_16\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_15\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_14\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_13\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_12\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_11\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_10\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_9\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_8\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_7\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_6\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_5\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_4\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_3\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_2\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_1\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:b_0\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_31\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_30\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_29\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_28\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_27\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_26\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_25\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_24\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_23\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_22\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_21\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_20\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_19\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_18\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_17\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_16\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_15\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_14\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_13\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_12\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_11\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_10\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_9\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_8\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_7\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_6\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_5\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_4\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_3\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_2\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6359
	Net_6366
	\RGB_PWM_Red:Net_113\
	\RGB_PWM_Red:Net_107\
	\RGB_PWM_Red:Net_114\
	\RGB_PWM_Green:PWMUDB:km_run\
	\RGB_PWM_Green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_Green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_Green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_Green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_Green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_Green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_Green:PWMUDB:capt_rising\
	\RGB_PWM_Green:PWMUDB:capt_falling\
	\RGB_PWM_Green:PWMUDB:trig_rise\
	\RGB_PWM_Green:PWMUDB:trig_fall\
	\RGB_PWM_Green:PWMUDB:sc_kill\
	\RGB_PWM_Green:PWMUDB:min_kill\
	\RGB_PWM_Green:PWMUDB:km_tc\
	\RGB_PWM_Green:PWMUDB:db_tc\
	\RGB_PWM_Green:PWMUDB:dith_sel\
	\RGB_PWM_Green:PWMUDB:compare2\
	\RGB_PWM_Green:Net_101\
	Net_6375
	Net_6376
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_31\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_30\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_29\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_28\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_27\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_26\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_25\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_24\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_23\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_22\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_21\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_20\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_19\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_18\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_17\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_16\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_15\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_14\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_13\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_12\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_11\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_10\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_9\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_8\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_7\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_6\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_5\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_4\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_3\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_2\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_1\
	\RGB_PWM_Green:PWMUDB:MODULE_11:b_0\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_31\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_30\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_29\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_28\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_27\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_26\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_25\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_24\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_31\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_30\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_29\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_28\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_27\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_26\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_25\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_24\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_23\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_22\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_21\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_20\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_19\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_18\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_17\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_16\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_15\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_14\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_13\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_12\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_11\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_10\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_9\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_8\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_7\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_6\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_5\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_4\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_3\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_2\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_1\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:b_0\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_31\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_30\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_29\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_28\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_27\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_26\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_25\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_24\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_23\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_22\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_21\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_20\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_19\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_18\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_17\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_16\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_15\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_14\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_13\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_12\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_11\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_10\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_9\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_8\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_7\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_6\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_5\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_4\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_3\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_2\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6371
	Net_6378
	\RGB_PWM_Green:Net_113\
	\RGB_PWM_Green:Net_107\
	\RGB_PWM_Green:Net_114\

    Synthesized names
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_31\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_30\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_29\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_28\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_27\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_26\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_25\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_24\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_23\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_22\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_21\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_20\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_19\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_18\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_17\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_16\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_15\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_14\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_13\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_12\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_11\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_10\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_9\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_8\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_7\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_6\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_5\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_4\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_3\
	\RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_2\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_31\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_30\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_29\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_28\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_27\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_26\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_25\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_24\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_23\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_22\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_21\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_20\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_19\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_18\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_17\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_16\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_15\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_14\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_13\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_12\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_11\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_10\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_9\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_8\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_7\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_6\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_5\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_4\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_3\
	\RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_2\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_31\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_30\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_29\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_28\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_27\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_26\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_25\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_24\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_23\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_22\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_21\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_20\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_19\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_18\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_17\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_16\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_15\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_14\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_13\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_12\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_11\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_10\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_9\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_8\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_7\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_6\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_5\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_4\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_3\
	\RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_2\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_31\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_30\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_29\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_28\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_27\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_26\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_25\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_24\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_23\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_22\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_21\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_20\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_19\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_18\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_17\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_16\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_15\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_14\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_13\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_12\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_11\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_10\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_9\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_8\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_7\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_6\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_5\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_4\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_3\
	\RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_2\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_31\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_30\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_29\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_28\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_27\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_26\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_25\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_24\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_23\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_22\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_21\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_20\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_19\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_18\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_17\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_16\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_15\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_14\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_13\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_12\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_11\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_10\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_9\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_8\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_7\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_6\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_5\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_4\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_3\
	\RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 831 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Button_1_net_0
Aliasing tmpOE__Button_2_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_A_net_0 to tmpOE__Button_1_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_1_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Button_1_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Button_1_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Button_1_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Button_1_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Button_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_B_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_C_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_D_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_E_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_F_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_G_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_DP_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__Pin_SelA_net_0 to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green_1:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:trig_out\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:final_kill\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_1_net_0
Aliasing tmpOE__LED_green_1_net_0 to tmpOE__Button_1_net_0
Aliasing tmpOE__LED_Yellow_1_net_0 to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow_1:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:trig_out\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:final_kill\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red_1:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:trig_out\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:final_kill\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_1_net_0
Aliasing tmpOE__LED_red_1_net_0 to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:trig_out\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:final_kill\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_1_net_0
Aliasing tmpOE__LED_Yellow_net_0 to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:trig_out\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:final_kill\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_1_net_0
Aliasing tmpOE__LED_red_net_0 to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:trig_out\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:final_kill\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Button_1_net_0
Aliasing tmpOE__LED_green_net_0 to tmpOE__Button_1_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:min_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green_1:PWMUDB:prevCompare1\\D\ to \RGB_PWM_Green_1:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_Green_1:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_Green_1:PWMUDB:status_2\
Aliasing \RGB_PWM_Yellow_1:PWMUDB:min_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow_1:PWMUDB:prevCompare1\\D\ to \RGB_PWM_Yellow_1:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_Yellow_1:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_Yellow_1:PWMUDB:status_2\
Aliasing \RGB_PWM_Red_1:PWMUDB:min_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red_1:PWMUDB:prevCompare1\\D\ to \RGB_PWM_Red_1:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_Red_1:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_Red_1:PWMUDB:status_2\
Aliasing \RGB_PWM_Yellow:PWMUDB:min_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Yellow:PWMUDB:prevCompare1\\D\ to \RGB_PWM_Yellow:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_Yellow:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_Yellow:PWMUDB:status_2\
Aliasing \RGB_PWM_Red:PWMUDB:min_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Red:PWMUDB:prevCompare1\\D\ to \RGB_PWM_Red:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_Red:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_Red:PWMUDB:status_2\
Aliasing \RGB_PWM_Green:PWMUDB:min_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Button_1_net_0
Aliasing \RGB_PWM_Green:PWMUDB:prevCompare1\\D\ to \RGB_PWM_Green:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_Green:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_Green:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Button_2_net_0[9] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_A_net_0[17] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:Net_61\[24] = \UART_LOG:Net_9\[23]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[28] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[29] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[30] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[31] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[32] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[33] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[34] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[35] = zero[2]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[47] = \UART_LOG:BUART:tx_bitclk_dp\[83]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[93] = \UART_LOG:BUART:tx_counter_dp\[84]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[94] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[95] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[96] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[98] = \UART_LOG:BUART:tx_fifo_empty\[61]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[100] = \UART_LOG:BUART:tx_fifo_notfull\[60]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[160] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[168] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[179]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[170] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[180]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[171] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[196]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[172] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[210]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[173] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[174]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[174] = \UART_LOG:BUART:pollcount_1\[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[175] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[176]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[176] = \UART_LOG:BUART:pollcount_0\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[182] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[183] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[184] = \UART_LOG:BUART:pollcount_1\[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\[185] = \UART_LOG:BUART:pollcount_1\[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[186] = \UART_LOG:BUART:pollcount_0\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\[187] = \UART_LOG:BUART:pollcount_0\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[188] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[189] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[190] = \UART_LOG:BUART:pollcount_1\[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[191] = \UART_LOG:BUART:pollcount_0\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[192] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[193] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[198] = \UART_LOG:BUART:pollcount_1\[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[199] = \UART_LOG:BUART:pollcount_1\[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[200] = \UART_LOG:BUART:pollcount_0\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[201] = \UART_LOG:BUART:pollcount_0\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[202] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[203] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[204] = \UART_LOG:BUART:pollcount_1\[166]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[205] = \UART_LOG:BUART:pollcount_0\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[206] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[207] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[214] = zero[2]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[215] = \UART_LOG:BUART:rx_parity_error_status\[216]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[217] = \UART_LOG:BUART:rx_stop_bit_error\[218]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[228] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[232] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[299]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[233] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[234] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[235] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[236] = \UART_LOG:BUART:sRX:MODIN4_6\[237]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_6\[237] = \UART_LOG:BUART:rx_count_6\[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[238] = \UART_LOG:BUART:sRX:MODIN4_5\[239]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_5\[239] = \UART_LOG:BUART:rx_count_5\[156]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[240] = \UART_LOG:BUART:sRX:MODIN4_4\[241]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_4\[241] = \UART_LOG:BUART:rx_count_4\[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[242] = \UART_LOG:BUART:sRX:MODIN4_3\[243]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_3\[243] = \UART_LOG:BUART:rx_count_3\[158]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[244] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[245] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[246] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[247] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[248] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[249] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[250] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[251] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[252] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[253] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[254] = \UART_LOG:BUART:rx_count_6\[155]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[255] = \UART_LOG:BUART:rx_count_5\[156]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[256] = \UART_LOG:BUART:rx_count_4\[157]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[257] = \UART_LOG:BUART:rx_count_3\[158]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[258] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[259] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[260] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[261] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[262] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[263] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[264] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[279] = \UART_LOG:BUART:rx_postpoll\[114]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[280] = \UART_LOG:BUART:rx_parity_bit\[231]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[281] = \UART_LOG:BUART:rx_postpoll\[114]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[282] = \UART_LOG:BUART:rx_parity_bit\[231]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[283] = \UART_LOG:BUART:rx_postpoll\[114]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[284] = \UART_LOG:BUART:rx_parity_bit\[231]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[286] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[287] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[288] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire tmpOE__Rx_1_net_0[310] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[315] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_B_net_0[321] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_C_net_0[327] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_D_net_0[333] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_E_net_0[339] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_F_net_0[345] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_G_net_0[351] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_DP_net_0[357] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__Pin_SelA_net_0[363] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:ctrl_enable\[383] = \RGB_PWM_Green_1:PWMUDB:control_7\[375]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:hwCapture\[393] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:hwEnable\[394] = \RGB_PWM_Green_1:PWMUDB:control_7\[375]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:trig_out\[398] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:runmode_enable\\R\[400] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:runmode_enable\\S\[401] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:final_enable\[402] = \RGB_PWM_Green_1:PWMUDB:runmode_enable\[399]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:ltch_kill_reg\\R\[406] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:ltch_kill_reg\\S\[407] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:min_kill_reg\\R\[408] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:min_kill_reg\\S\[409] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:final_kill\[412] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_1\[416] = \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_1\[704]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:add_vi_vv_MODGEN_6_0\[418] = \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_0\[705]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:dith_count_1\\R\[419] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:dith_count_1\\S\[420] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:dith_count_0\\R\[421] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:dith_count_0\\S\[422] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:reset\[425] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:status_6\[426] = zero[2]
Removing Rhs of wire \RGB_PWM_Green_1:PWMUDB:status_5\[427] = \RGB_PWM_Green_1:PWMUDB:final_kill_reg\[441]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:status_4\[428] = zero[2]
Removing Rhs of wire \RGB_PWM_Green_1:PWMUDB:status_3\[429] = \RGB_PWM_Green_1:PWMUDB:fifo_full\[448]
Removing Rhs of wire \RGB_PWM_Green_1:PWMUDB:status_1\[431] = \RGB_PWM_Green_1:PWMUDB:cmp2_status_reg\[440]
Removing Rhs of wire \RGB_PWM_Green_1:PWMUDB:status_0\[432] = \RGB_PWM_Green_1:PWMUDB:cmp1_status_reg\[439]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cmp2_status\[437] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cmp2\[438] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cmp1_status_reg\\R\[442] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cmp1_status_reg\\S\[443] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cmp2_status_reg\\R\[444] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cmp2_status_reg\\S\[445] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:final_kill_reg\\R\[446] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:final_kill_reg\\S\[447] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cs_addr_2\[449] = \RGB_PWM_Green_1:PWMUDB:tc_i\[404]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cs_addr_1\[450] = \RGB_PWM_Green_1:PWMUDB:runmode_enable\[399]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cs_addr_0\[451] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:compare1\[532] = \RGB_PWM_Green_1:PWMUDB:cmp1_less\[503]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:pwm1_i\[537] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:pwm2_i\[539] = zero[2]
Removing Rhs of wire \RGB_PWM_Green_1:Net_96\[542] = \RGB_PWM_Green_1:PWMUDB:pwm_i_reg\[534]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:pwm_temp\[545] = \RGB_PWM_Green_1:PWMUDB:cmp1\[435]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_23\[586] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_22\[587] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_21\[588] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_20\[589] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_19\[590] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_18\[591] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_17\[592] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_16\[593] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_15\[594] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_14\[595] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_13\[596] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_12\[597] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_11\[598] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_10\[599] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_9\[600] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_8\[601] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_7\[602] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_6\[603] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_5\[604] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_4\[605] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_3\[606] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_2\[607] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_1\[608] = \RGB_PWM_Green_1:PWMUDB:MODIN5_1\[609]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODIN5_1\[609] = \RGB_PWM_Green_1:PWMUDB:dith_count_1\[415]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:a_0\[610] = \RGB_PWM_Green_1:PWMUDB:MODIN5_0\[611]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODIN5_0\[611] = \RGB_PWM_Green_1:PWMUDB:dith_count_0\[417]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[743] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[744] = tmpOE__Button_1_net_0[1]
Removing Rhs of wire Net_6007[745] = \RGB_PWM_Green_1:Net_96\[542]
Removing Lhs of wire tmpOE__LED_green_1_net_0[752] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire tmpOE__LED_Yellow_1_net_0[758] = tmpOE__Button_1_net_0[1]
Removing Rhs of wire Net_6326[759] = \RGB_PWM_Yellow_1:Net_96\[936]
Removing Rhs of wire Net_6326[759] = \RGB_PWM_Yellow_1:PWMUDB:pwm_i_reg\[928]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:ctrl_enable\[777] = \RGB_PWM_Yellow_1:PWMUDB:control_7\[769]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:hwCapture\[787] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:hwEnable\[788] = \RGB_PWM_Yellow_1:PWMUDB:control_7\[769]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:trig_out\[792] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\\R\[794] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\\S\[795] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:final_enable\[796] = \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\[793]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:ltch_kill_reg\\R\[800] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:ltch_kill_reg\\S\[801] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:min_kill_reg\\R\[802] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:min_kill_reg\\S\[803] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:final_kill\[806] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_1\[810] = \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_1\[1098]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:add_vi_vv_MODGEN_7_0\[812] = \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_0\[1099]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:dith_count_1\\R\[813] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:dith_count_1\\S\[814] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\\R\[815] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\\S\[816] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:reset\[819] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:status_6\[820] = zero[2]
Removing Rhs of wire \RGB_PWM_Yellow_1:PWMUDB:status_5\[821] = \RGB_PWM_Yellow_1:PWMUDB:final_kill_reg\[835]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:status_4\[822] = zero[2]
Removing Rhs of wire \RGB_PWM_Yellow_1:PWMUDB:status_3\[823] = \RGB_PWM_Yellow_1:PWMUDB:fifo_full\[842]
Removing Rhs of wire \RGB_PWM_Yellow_1:PWMUDB:status_1\[825] = \RGB_PWM_Yellow_1:PWMUDB:cmp2_status_reg\[834]
Removing Rhs of wire \RGB_PWM_Yellow_1:PWMUDB:status_0\[826] = \RGB_PWM_Yellow_1:PWMUDB:cmp1_status_reg\[833]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cmp2_status\[831] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cmp2\[832] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cmp1_status_reg\\R\[836] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cmp1_status_reg\\S\[837] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cmp2_status_reg\\R\[838] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cmp2_status_reg\\S\[839] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:final_kill_reg\\R\[840] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:final_kill_reg\\S\[841] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cs_addr_2\[843] = \RGB_PWM_Yellow_1:PWMUDB:tc_i\[798]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cs_addr_1\[844] = \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\[793]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cs_addr_0\[845] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:compare1\[926] = \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\[897]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:pwm1_i\[931] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:pwm2_i\[933] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:pwm_temp\[939] = \RGB_PWM_Yellow_1:PWMUDB:cmp1\[829]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_23\[980] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_22\[981] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_21\[982] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_20\[983] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_19\[984] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_18\[985] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_17\[986] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_16\[987] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_15\[988] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_14\[989] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_13\[990] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_12\[991] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_11\[992] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_10\[993] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_9\[994] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_8\[995] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_7\[996] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_6\[997] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_5\[998] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_4\[999] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_3\[1000] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_2\[1001] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_1\[1002] = \RGB_PWM_Yellow_1:PWMUDB:MODIN6_1\[1003]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODIN6_1\[1003] = \RGB_PWM_Yellow_1:PWMUDB:dith_count_1\[809]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:a_0\[1004] = \RGB_PWM_Yellow_1:PWMUDB:MODIN6_0\[1005]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODIN6_0\[1005] = \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\[811]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1137] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1138] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:ctrl_enable\[1157] = \RGB_PWM_Red_1:PWMUDB:control_7\[1149]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:hwCapture\[1167] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:hwEnable\[1168] = \RGB_PWM_Red_1:PWMUDB:control_7\[1149]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:trig_out\[1172] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:runmode_enable\\R\[1174] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:runmode_enable\\S\[1175] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:final_enable\[1176] = \RGB_PWM_Red_1:PWMUDB:runmode_enable\[1173]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:ltch_kill_reg\\R\[1180] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:ltch_kill_reg\\S\[1181] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:min_kill_reg\\R\[1182] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:min_kill_reg\\S\[1183] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:final_kill\[1186] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_1\[1190] = \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_1\[1478]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:add_vi_vv_MODGEN_8_0\[1192] = \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_0\[1479]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:dith_count_1\\R\[1193] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:dith_count_1\\S\[1194] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:dith_count_0\\R\[1195] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:dith_count_0\\S\[1196] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:reset\[1199] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:status_6\[1200] = zero[2]
Removing Rhs of wire \RGB_PWM_Red_1:PWMUDB:status_5\[1201] = \RGB_PWM_Red_1:PWMUDB:final_kill_reg\[1215]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:status_4\[1202] = zero[2]
Removing Rhs of wire \RGB_PWM_Red_1:PWMUDB:status_3\[1203] = \RGB_PWM_Red_1:PWMUDB:fifo_full\[1222]
Removing Rhs of wire \RGB_PWM_Red_1:PWMUDB:status_1\[1205] = \RGB_PWM_Red_1:PWMUDB:cmp2_status_reg\[1214]
Removing Rhs of wire \RGB_PWM_Red_1:PWMUDB:status_0\[1206] = \RGB_PWM_Red_1:PWMUDB:cmp1_status_reg\[1213]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cmp2_status\[1211] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cmp2\[1212] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cmp1_status_reg\\R\[1216] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cmp1_status_reg\\S\[1217] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cmp2_status_reg\\R\[1218] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cmp2_status_reg\\S\[1219] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:final_kill_reg\\R\[1220] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:final_kill_reg\\S\[1221] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cs_addr_2\[1223] = \RGB_PWM_Red_1:PWMUDB:tc_i\[1178]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cs_addr_1\[1224] = \RGB_PWM_Red_1:PWMUDB:runmode_enable\[1173]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cs_addr_0\[1225] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:compare1\[1306] = \RGB_PWM_Red_1:PWMUDB:cmp1_less\[1277]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:pwm1_i\[1311] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:pwm2_i\[1313] = zero[2]
Removing Rhs of wire \RGB_PWM_Red_1:Net_96\[1316] = \RGB_PWM_Red_1:PWMUDB:pwm_i_reg\[1308]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:pwm_temp\[1319] = \RGB_PWM_Red_1:PWMUDB:cmp1\[1209]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_23\[1360] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_22\[1361] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_21\[1362] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_20\[1363] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_19\[1364] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_18\[1365] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_17\[1366] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_16\[1367] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_15\[1368] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_14\[1369] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_13\[1370] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_12\[1371] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_11\[1372] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_10\[1373] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_9\[1374] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_8\[1375] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_7\[1376] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_6\[1377] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_5\[1378] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_4\[1379] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_3\[1380] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_2\[1381] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_1\[1382] = \RGB_PWM_Red_1:PWMUDB:MODIN7_1\[1383]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODIN7_1\[1383] = \RGB_PWM_Red_1:PWMUDB:dith_count_1\[1189]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:a_0\[1384] = \RGB_PWM_Red_1:PWMUDB:MODIN7_0\[1385]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODIN7_0\[1385] = \RGB_PWM_Red_1:PWMUDB:dith_count_0\[1191]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1517] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1518] = tmpOE__Button_1_net_0[1]
Removing Rhs of wire Net_6034[1519] = \RGB_PWM_Red_1:Net_96\[1316]
Removing Lhs of wire tmpOE__LED_red_1_net_0[1526] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:ctrl_enable\[1545] = \RGB_PWM_Yellow:PWMUDB:control_7\[1537]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:hwCapture\[1555] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:hwEnable\[1556] = \RGB_PWM_Yellow:PWMUDB:control_7\[1537]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:trig_out\[1560] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:runmode_enable\\R\[1562] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:runmode_enable\\S\[1563] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:final_enable\[1564] = \RGB_PWM_Yellow:PWMUDB:runmode_enable\[1561]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:ltch_kill_reg\\R\[1568] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:ltch_kill_reg\\S\[1569] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:min_kill_reg\\R\[1570] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:min_kill_reg\\S\[1571] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:final_kill\[1574] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_1\[1578] = \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_1\[1866]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:add_vi_vv_MODGEN_9_0\[1580] = \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_0\[1867]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:dith_count_1\\R\[1581] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:dith_count_1\\S\[1582] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:dith_count_0\\R\[1583] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:dith_count_0\\S\[1584] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:reset\[1587] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:status_6\[1588] = zero[2]
Removing Rhs of wire \RGB_PWM_Yellow:PWMUDB:status_5\[1589] = \RGB_PWM_Yellow:PWMUDB:final_kill_reg\[1603]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:status_4\[1590] = zero[2]
Removing Rhs of wire \RGB_PWM_Yellow:PWMUDB:status_3\[1591] = \RGB_PWM_Yellow:PWMUDB:fifo_full\[1610]
Removing Rhs of wire \RGB_PWM_Yellow:PWMUDB:status_1\[1593] = \RGB_PWM_Yellow:PWMUDB:cmp2_status_reg\[1602]
Removing Rhs of wire \RGB_PWM_Yellow:PWMUDB:status_0\[1594] = \RGB_PWM_Yellow:PWMUDB:cmp1_status_reg\[1601]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cmp2_status\[1599] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cmp2\[1600] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cmp1_status_reg\\R\[1604] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cmp1_status_reg\\S\[1605] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cmp2_status_reg\\R\[1606] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cmp2_status_reg\\S\[1607] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:final_kill_reg\\R\[1608] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:final_kill_reg\\S\[1609] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cs_addr_2\[1611] = \RGB_PWM_Yellow:PWMUDB:tc_i\[1566]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cs_addr_1\[1612] = \RGB_PWM_Yellow:PWMUDB:runmode_enable\[1561]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cs_addr_0\[1613] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:compare1\[1694] = \RGB_PWM_Yellow:PWMUDB:cmp1_less\[1665]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:pwm1_i\[1699] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:pwm2_i\[1701] = zero[2]
Removing Rhs of wire \RGB_PWM_Yellow:Net_96\[1704] = \RGB_PWM_Yellow:PWMUDB:pwm_i_reg\[1696]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:pwm_temp\[1707] = \RGB_PWM_Yellow:PWMUDB:cmp1\[1597]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_23\[1748] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_22\[1749] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_21\[1750] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_20\[1751] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_19\[1752] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_18\[1753] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_17\[1754] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_16\[1755] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_15\[1756] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_14\[1757] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_13\[1758] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_12\[1759] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_11\[1760] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_10\[1761] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_9\[1762] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_8\[1763] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_7\[1764] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_6\[1765] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_5\[1766] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_4\[1767] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_3\[1768] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_2\[1769] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_1\[1770] = \RGB_PWM_Yellow:PWMUDB:MODIN8_1\[1771]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODIN8_1\[1771] = \RGB_PWM_Yellow:PWMUDB:dith_count_1\[1577]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:a_0\[1772] = \RGB_PWM_Yellow:PWMUDB:MODIN8_0\[1773]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODIN8_0\[1773] = \RGB_PWM_Yellow:PWMUDB:dith_count_0\[1579]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1905] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1906] = tmpOE__Button_1_net_0[1]
Removing Rhs of wire Net_6203[1907] = \RGB_PWM_Yellow:Net_96\[1704]
Removing Lhs of wire tmpOE__LED_Yellow_net_0[1914] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:ctrl_enable\[1932] = \RGB_PWM_Red:PWMUDB:control_7\[1924]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:hwCapture\[1942] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:hwEnable\[1943] = \RGB_PWM_Red:PWMUDB:control_7\[1924]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:trig_out\[1947] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:runmode_enable\\R\[1949] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:runmode_enable\\S\[1950] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:final_enable\[1951] = \RGB_PWM_Red:PWMUDB:runmode_enable\[1948]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:ltch_kill_reg\\R\[1955] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:ltch_kill_reg\\S\[1956] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:min_kill_reg\\R\[1957] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:min_kill_reg\\S\[1958] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:final_kill\[1961] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_1\[1965] = \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_1\[2253]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:add_vi_vv_MODGEN_10_0\[1967] = \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_0\[2254]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:dith_count_1\\R\[1968] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:dith_count_1\\S\[1969] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:dith_count_0\\R\[1970] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:dith_count_0\\S\[1971] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:reset\[1974] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:status_6\[1975] = zero[2]
Removing Rhs of wire \RGB_PWM_Red:PWMUDB:status_5\[1976] = \RGB_PWM_Red:PWMUDB:final_kill_reg\[1990]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:status_4\[1977] = zero[2]
Removing Rhs of wire \RGB_PWM_Red:PWMUDB:status_3\[1978] = \RGB_PWM_Red:PWMUDB:fifo_full\[1997]
Removing Rhs of wire \RGB_PWM_Red:PWMUDB:status_1\[1980] = \RGB_PWM_Red:PWMUDB:cmp2_status_reg\[1989]
Removing Rhs of wire \RGB_PWM_Red:PWMUDB:status_0\[1981] = \RGB_PWM_Red:PWMUDB:cmp1_status_reg\[1988]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cmp2_status\[1986] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cmp2\[1987] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cmp1_status_reg\\R\[1991] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cmp1_status_reg\\S\[1992] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cmp2_status_reg\\R\[1993] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cmp2_status_reg\\S\[1994] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:final_kill_reg\\R\[1995] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:final_kill_reg\\S\[1996] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cs_addr_2\[1998] = \RGB_PWM_Red:PWMUDB:tc_i\[1953]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cs_addr_1\[1999] = \RGB_PWM_Red:PWMUDB:runmode_enable\[1948]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cs_addr_0\[2000] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:compare1\[2081] = \RGB_PWM_Red:PWMUDB:cmp1_less\[2052]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:pwm1_i\[2086] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:pwm2_i\[2088] = zero[2]
Removing Rhs of wire \RGB_PWM_Red:Net_96\[2091] = \RGB_PWM_Red:PWMUDB:pwm_i_reg\[2083]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:pwm_temp\[2094] = \RGB_PWM_Red:PWMUDB:cmp1\[1984]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_23\[2135] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_22\[2136] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_21\[2137] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_20\[2138] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_19\[2139] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_18\[2140] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_17\[2141] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_16\[2142] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_15\[2143] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_14\[2144] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_13\[2145] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_12\[2146] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_11\[2147] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_10\[2148] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_9\[2149] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_8\[2150] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_7\[2151] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_6\[2152] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_5\[2153] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_4\[2154] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_3\[2155] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_2\[2156] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_1\[2157] = \RGB_PWM_Red:PWMUDB:MODIN9_1\[2158]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODIN9_1\[2158] = \RGB_PWM_Red:PWMUDB:dith_count_1\[1964]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:a_0\[2159] = \RGB_PWM_Red:PWMUDB:MODIN9_0\[2160]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODIN9_0\[2160] = \RGB_PWM_Red:PWMUDB:dith_count_0\[1966]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2292] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2293] = tmpOE__Button_1_net_0[1]
Removing Rhs of wire Net_6139[2294] = \RGB_PWM_Red:Net_96\[2091]
Removing Lhs of wire tmpOE__LED_red_net_0[2301] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:ctrl_enable\[2319] = \RGB_PWM_Green:PWMUDB:control_7\[2311]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:hwCapture\[2329] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:hwEnable\[2330] = \RGB_PWM_Green:PWMUDB:control_7\[2311]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:trig_out\[2334] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:runmode_enable\\R\[2336] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:runmode_enable\\S\[2337] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:final_enable\[2338] = \RGB_PWM_Green:PWMUDB:runmode_enable\[2335]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:ltch_kill_reg\\R\[2342] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:ltch_kill_reg\\S\[2343] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:min_kill_reg\\R\[2344] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:min_kill_reg\\S\[2345] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:final_kill\[2348] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_1\[2352] = \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_1\[2640]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:add_vi_vv_MODGEN_11_0\[2354] = \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_0\[2641]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:dith_count_1\\R\[2355] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:dith_count_1\\S\[2356] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:dith_count_0\\R\[2357] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:dith_count_0\\S\[2358] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:reset\[2361] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:status_6\[2362] = zero[2]
Removing Rhs of wire \RGB_PWM_Green:PWMUDB:status_5\[2363] = \RGB_PWM_Green:PWMUDB:final_kill_reg\[2377]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:status_4\[2364] = zero[2]
Removing Rhs of wire \RGB_PWM_Green:PWMUDB:status_3\[2365] = \RGB_PWM_Green:PWMUDB:fifo_full\[2384]
Removing Rhs of wire \RGB_PWM_Green:PWMUDB:status_1\[2367] = \RGB_PWM_Green:PWMUDB:cmp2_status_reg\[2376]
Removing Rhs of wire \RGB_PWM_Green:PWMUDB:status_0\[2368] = \RGB_PWM_Green:PWMUDB:cmp1_status_reg\[2375]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cmp2_status\[2373] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cmp2\[2374] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cmp1_status_reg\\R\[2378] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cmp1_status_reg\\S\[2379] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cmp2_status_reg\\R\[2380] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cmp2_status_reg\\S\[2381] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:final_kill_reg\\R\[2382] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:final_kill_reg\\S\[2383] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cs_addr_2\[2385] = \RGB_PWM_Green:PWMUDB:tc_i\[2340]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cs_addr_1\[2386] = \RGB_PWM_Green:PWMUDB:runmode_enable\[2335]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cs_addr_0\[2387] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:compare1\[2468] = \RGB_PWM_Green:PWMUDB:cmp1_less\[2439]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:pwm1_i\[2473] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:pwm2_i\[2475] = zero[2]
Removing Rhs of wire \RGB_PWM_Green:Net_96\[2478] = \RGB_PWM_Green:PWMUDB:pwm_i_reg\[2470]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:pwm_temp\[2481] = \RGB_PWM_Green:PWMUDB:cmp1\[2371]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_23\[2522] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_22\[2523] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_21\[2524] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_20\[2525] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_19\[2526] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_18\[2527] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_17\[2528] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_16\[2529] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_15\[2530] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_14\[2531] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_13\[2532] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_12\[2533] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_11\[2534] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_10\[2535] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_9\[2536] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_8\[2537] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_7\[2538] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_6\[2539] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_5\[2540] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_4\[2541] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_3\[2542] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_2\[2543] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_1\[2544] = \RGB_PWM_Green:PWMUDB:MODIN10_1\[2545]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODIN10_1\[2545] = \RGB_PWM_Green:PWMUDB:dith_count_1\[2351]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:a_0\[2546] = \RGB_PWM_Green:PWMUDB:MODIN10_0\[2547]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODIN10_0\[2547] = \RGB_PWM_Green:PWMUDB:dith_count_0\[2353]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2679] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2680] = tmpOE__Button_1_net_0[1]
Removing Rhs of wire Net_6152[2681] = \RGB_PWM_Green:Net_96\[2478]
Removing Lhs of wire tmpOE__LED_green_net_0[2688] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2694] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2709] = \UART_LOG:BUART:rx_bitclk_pre\[149]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2718] = \UART_LOG:BUART:rx_parity_error_pre\[226]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2719] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:min_kill_reg\\D\[2723] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:prevCapture\\D\[2724] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:trig_last\\D\[2725] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:ltch_kill_reg\\D\[2728] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:prevCompare1\\D\[2731] = \RGB_PWM_Green_1:PWMUDB:cmp1\[435]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cmp1_status_reg\\D\[2732] = \RGB_PWM_Green_1:PWMUDB:cmp1_status\[436]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:cmp2_status_reg\\D\[2733] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:pwm_i_reg\\D\[2735] = \RGB_PWM_Green_1:PWMUDB:pwm_i\[535]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:pwm1_i_reg\\D\[2736] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:pwm2_i_reg\\D\[2737] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:tc_i_reg\\D\[2738] = \RGB_PWM_Green_1:PWMUDB:status_2\[430]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:min_kill_reg\\D\[2739] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:prevCapture\\D\[2740] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:trig_last\\D\[2741] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:ltch_kill_reg\\D\[2744] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:prevCompare1\\D\[2747] = \RGB_PWM_Yellow_1:PWMUDB:cmp1\[829]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cmp1_status_reg\\D\[2748] = \RGB_PWM_Yellow_1:PWMUDB:cmp1_status\[830]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:cmp2_status_reg\\D\[2749] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:pwm_i_reg\\D\[2751] = \RGB_PWM_Yellow_1:PWMUDB:pwm_i\[929]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:pwm1_i_reg\\D\[2752] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:pwm2_i_reg\\D\[2753] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:tc_i_reg\\D\[2754] = \RGB_PWM_Yellow_1:PWMUDB:status_2\[824]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:min_kill_reg\\D\[2755] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:prevCapture\\D\[2756] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:trig_last\\D\[2757] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:ltch_kill_reg\\D\[2760] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:prevCompare1\\D\[2763] = \RGB_PWM_Red_1:PWMUDB:cmp1\[1209]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cmp1_status_reg\\D\[2764] = \RGB_PWM_Red_1:PWMUDB:cmp1_status\[1210]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:cmp2_status_reg\\D\[2765] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:pwm_i_reg\\D\[2767] = \RGB_PWM_Red_1:PWMUDB:pwm_i\[1309]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:pwm1_i_reg\\D\[2768] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:pwm2_i_reg\\D\[2769] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:tc_i_reg\\D\[2770] = \RGB_PWM_Red_1:PWMUDB:status_2\[1204]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:min_kill_reg\\D\[2771] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:prevCapture\\D\[2772] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:trig_last\\D\[2773] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:ltch_kill_reg\\D\[2776] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:prevCompare1\\D\[2779] = \RGB_PWM_Yellow:PWMUDB:cmp1\[1597]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cmp1_status_reg\\D\[2780] = \RGB_PWM_Yellow:PWMUDB:cmp1_status\[1598]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:cmp2_status_reg\\D\[2781] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:pwm_i_reg\\D\[2783] = \RGB_PWM_Yellow:PWMUDB:pwm_i\[1697]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:pwm1_i_reg\\D\[2784] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:pwm2_i_reg\\D\[2785] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:tc_i_reg\\D\[2786] = \RGB_PWM_Yellow:PWMUDB:status_2\[1592]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:min_kill_reg\\D\[2787] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:prevCapture\\D\[2788] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:trig_last\\D\[2789] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:ltch_kill_reg\\D\[2792] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:prevCompare1\\D\[2795] = \RGB_PWM_Red:PWMUDB:cmp1\[1984]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cmp1_status_reg\\D\[2796] = \RGB_PWM_Red:PWMUDB:cmp1_status\[1985]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:cmp2_status_reg\\D\[2797] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:pwm_i_reg\\D\[2799] = \RGB_PWM_Red:PWMUDB:pwm_i\[2084]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:pwm1_i_reg\\D\[2800] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:pwm2_i_reg\\D\[2801] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:tc_i_reg\\D\[2802] = \RGB_PWM_Red:PWMUDB:status_2\[1979]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:min_kill_reg\\D\[2803] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:prevCapture\\D\[2804] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:trig_last\\D\[2805] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:ltch_kill_reg\\D\[2808] = tmpOE__Button_1_net_0[1]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:prevCompare1\\D\[2811] = \RGB_PWM_Green:PWMUDB:cmp1\[2371]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cmp1_status_reg\\D\[2812] = \RGB_PWM_Green:PWMUDB:cmp1_status\[2372]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:cmp2_status_reg\\D\[2813] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:pwm_i_reg\\D\[2815] = \RGB_PWM_Green:PWMUDB:pwm_i\[2471]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:pwm1_i_reg\\D\[2816] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:pwm2_i_reg\\D\[2817] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:tc_i_reg\\D\[2818] = \RGB_PWM_Green:PWMUDB:status_2\[2366]

------------------------------------------------------
Aliased 0 equations, 602 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Button_1_net_0' (cost = 0):
tmpOE__Button_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:cmp1\ <= (\RGB_PWM_Green_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_Green_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \RGB_PWM_Green_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_Green_1:PWMUDB:dith_count_1\ and \RGB_PWM_Green_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:cmp1\ <= (\RGB_PWM_Yellow_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_Yellow_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_Yellow_1:PWMUDB:dith_count_1\ and \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:cmp1\ <= (\RGB_PWM_Red_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_Red_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \RGB_PWM_Red_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_Red_1:PWMUDB:dith_count_1\ and \RGB_PWM_Red_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:cmp1\ <= (\RGB_PWM_Yellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_Yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \RGB_PWM_Yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_Yellow:PWMUDB:dith_count_1\ and \RGB_PWM_Yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_Red:PWMUDB:cmp1\ <= (\RGB_PWM_Red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_Red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \RGB_PWM_Red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_Red:PWMUDB:dith_count_1\ and \RGB_PWM_Red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_Green:PWMUDB:cmp1\ <= (\RGB_PWM_Green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_Green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \RGB_PWM_Green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_Green:PWMUDB:dith_count_1\ and \RGB_PWM_Green:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \RGB_PWM_Green_1:PWMUDB:dith_count_0\ and \RGB_PWM_Green_1:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_Green_1:PWMUDB:dith_count_1\ and \RGB_PWM_Green_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\ and \RGB_PWM_Yellow_1:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_Yellow_1:PWMUDB:dith_count_1\ and \RGB_PWM_Yellow_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \RGB_PWM_Red_1:PWMUDB:dith_count_0\ and \RGB_PWM_Red_1:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_Red_1:PWMUDB:dith_count_1\ and \RGB_PWM_Red_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \RGB_PWM_Yellow:PWMUDB:dith_count_0\ and \RGB_PWM_Yellow:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_Yellow:PWMUDB:dith_count_1\ and \RGB_PWM_Yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \RGB_PWM_Red:PWMUDB:dith_count_0\ and \RGB_PWM_Red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_Red:PWMUDB:dith_count_1\ and \RGB_PWM_Red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \RGB_PWM_Green:PWMUDB:dith_count_0\ and \RGB_PWM_Green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_Green:PWMUDB:dith_count_1\ and \RGB_PWM_Green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_83 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_83 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_83 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_83 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_83 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \RGB_PWM_Green_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_Yellow_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_Red_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_Yellow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_Red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_Green:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[113] = \UART_LOG:BUART:rx_bitclk\[161]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[212] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[221] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:final_capture\[453] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[714] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[724] = zero[2]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[734] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:final_capture\[847] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1108] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1118] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1128] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:final_capture\[1227] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1488] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1498] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1508] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:final_capture\[1615] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1876] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1886] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1896] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:final_capture\[2002] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2263] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2273] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2283] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:final_capture\[2389] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2650] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2660] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2670] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2701] = \UART_LOG:BUART:tx_ctrl_mark_last\[104]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2713] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2714] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2716] = zero[2]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2717] = \UART_LOG:BUART:rx_markspace_pre\[225]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2722] = \UART_LOG:BUART:rx_parity_bit\[231]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:runmode_enable\\D\[2726] = \RGB_PWM_Green_1:PWMUDB:control_7\[375]
Removing Lhs of wire \RGB_PWM_Green_1:PWMUDB:final_kill_reg\\D\[2734] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\\D\[2742] = \RGB_PWM_Yellow_1:PWMUDB:control_7\[769]
Removing Lhs of wire \RGB_PWM_Yellow_1:PWMUDB:final_kill_reg\\D\[2750] = zero[2]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:runmode_enable\\D\[2758] = \RGB_PWM_Red_1:PWMUDB:control_7\[1149]
Removing Lhs of wire \RGB_PWM_Red_1:PWMUDB:final_kill_reg\\D\[2766] = zero[2]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:runmode_enable\\D\[2774] = \RGB_PWM_Yellow:PWMUDB:control_7\[1537]
Removing Lhs of wire \RGB_PWM_Yellow:PWMUDB:final_kill_reg\\D\[2782] = zero[2]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:runmode_enable\\D\[2790] = \RGB_PWM_Red:PWMUDB:control_7\[1924]
Removing Lhs of wire \RGB_PWM_Red:PWMUDB:final_kill_reg\\D\[2798] = zero[2]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:runmode_enable\\D\[2806] = \RGB_PWM_Green:PWMUDB:control_7\[2311]
Removing Lhs of wire \RGB_PWM_Green:PWMUDB:final_kill_reg\\D\[2814] = zero[2]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_83 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_83 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\erikaReactionGame.cyprj" -dcpsoc3 erikaReactionGame.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.359ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 18 December 2024 11:50:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\psoc-workspace\Lab Assignments\Workspace02\erikaReactionGame.cydsn\erikaReactionGame.cyprj -d CY8C5888LTQ-LP097 erikaReactionGame.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_Green_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_Yellow_1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_Red_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_Yellow:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_Red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_Green:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Yellow:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_Green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_Clock'. Fanout=3, Signal=Net_89
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock_1'. Fanout=3, Signal=Net_213
    Digital Clock 2: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_Green_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_Yellow_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_Red_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_Yellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_Red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_Green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Button_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1(0)__PA ,
            fb => Net_3 ,
            pad => Button_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_2(0)__PA ,
            fb => Net_4 ,
            pad => Button_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_A(0)__PA ,
            pad => Pin_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_83 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_82 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_B(0)__PA ,
            pad => Pin_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_C(0)__PA ,
            pad => Pin_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_D(0)__PA ,
            pad => Pin_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_E(0)__PA ,
            pad => Pin_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_F(0)__PA ,
            pad => Pin_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_G(0)__PA ,
            pad => Pin_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DP(0)__PA ,
            pad => Pin_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SelA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SelA(0)__PA ,
            pad => Pin_SelA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_green_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_green_1(0)__PA ,
            pin_input => Net_6007 ,
            pad => LED_green_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Yellow_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Yellow_1(0)__PA ,
            pin_input => Net_6326 ,
            pad => LED_Yellow_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_red_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_red_1(0)__PA ,
            pin_input => Net_6034 ,
            pad => LED_red_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_Yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_Yellow(0)__PA ,
            pin_input => Net_6203 ,
            pad => LED_Yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_red(0)__PA ,
            pin_input => Net_6139 ,
            pad => LED_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_green(0)__PA ,
            pin_input => Net_6152 ,
            pad => LED_green(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_6, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3 * !Net_4
        );
        Output = Net_6 (fanout=1)

    MacroCell: Name=Net_82, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_82 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_83 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Green_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Green_1:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Green_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Yellow_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Yellow_1:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Yellow_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Red_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Red_1:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Red_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Yellow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Yellow:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Yellow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red:PWMUDB:runmode_enable\ * \RGB_PWM_Red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_83
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_83 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_83 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_83
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_83 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_83 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_83
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_83
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Green_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green_1:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Green_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_Green_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Green_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Green_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Green_1:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Green_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Green_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6007, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Green_1:PWMUDB:cmp1_less\
        );
        Output = Net_6007 (fanout=1)

    MacroCell: Name=\RGB_PWM_Yellow_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow_1:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_Yellow_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Yellow_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Yellow_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Yellow_1:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Yellow_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6326, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\
        );
        Output = Net_6326 (fanout=1)

    MacroCell: Name=\RGB_PWM_Red_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red_1:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Red_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_Red_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Red_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Red_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Red_1:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Red_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Red_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6034, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Red_1:PWMUDB:cmp1_less\
        );
        Output = Net_6034 (fanout=1)

    MacroCell: Name=\RGB_PWM_Yellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Yellow:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_Yellow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Yellow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Yellow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Yellow:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Yellow:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Yellow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6203, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Yellow:PWMUDB:cmp1_less\
        );
        Output = Net_6203 (fanout=1)

    MacroCell: Name=\RGB_PWM_Red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Red:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_Red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6139, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Red:PWMUDB:cmp1_less\
        );
        Output = Net_6139 (fanout=1)

    MacroCell: Name=\RGB_PWM_Green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Green:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_Green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_Green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6152, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Green:PWMUDB:cmp1_less\
        );
        Output = Net_6152 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_213 ,
            cs_addr_2 => \RGB_PWM_Green_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Green_1:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_213 ,
            cs_addr_2 => \RGB_PWM_Green_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Green_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_Green_1:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_Green_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_Green_1:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_213 ,
            cs_addr_2 => \RGB_PWM_Yellow_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_213 ,
            cs_addr_2 => \RGB_PWM_Yellow_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_Yellow_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_Yellow_1:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_213 ,
            cs_addr_2 => \RGB_PWM_Red_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Red_1:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_213 ,
            cs_addr_2 => \RGB_PWM_Red_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Red_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_Red_1:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_Red_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_Red_1:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_89 ,
            cs_addr_2 => \RGB_PWM_Yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Yellow:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_89 ,
            cs_addr_2 => \RGB_PWM_Yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Yellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_Yellow:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_Yellow:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_Yellow:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_Red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_89 ,
            cs_addr_2 => \RGB_PWM_Red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Red:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_Red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_Red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_Red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_89 ,
            cs_addr_2 => \RGB_PWM_Red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_Red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_Red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_Red:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_Red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_Red:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_Green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_89 ,
            cs_addr_2 => \RGB_PWM_Green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Green:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_Green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_Green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_Green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_89 ,
            cs_addr_2 => \RGB_PWM_Green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_Green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_Green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_Green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_Green:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_Green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_Green:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_Green_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_213 ,
            status_3 => \RGB_PWM_Green_1:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_Green_1:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_Green_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_Yellow_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_213 ,
            status_3 => \RGB_PWM_Yellow_1:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_Yellow_1:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_Yellow_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_Red_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_213 ,
            status_3 => \RGB_PWM_Red_1:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_Red_1:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_Red_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_Yellow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_89 ,
            status_3 => \RGB_PWM_Yellow:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_Yellow:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_Yellow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_Red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_89 ,
            status_3 => \RGB_PWM_Red:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_Red:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_Red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_Green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_89 ,
            status_3 => \RGB_PWM_Green:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_Green:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_Green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RGB_PWM_Green_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_213 ,
            control_7 => \RGB_PWM_Green_1:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_Green_1:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_Green_1:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_Green_1:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_Green_1:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_Green_1:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_Green_1:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_Green_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_Yellow_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_213 ,
            control_7 => \RGB_PWM_Yellow_1:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_Yellow_1:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_Yellow_1:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_Yellow_1:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_Yellow_1:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_Yellow_1:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_Yellow_1:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_Yellow_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_Red_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_213 ,
            control_7 => \RGB_PWM_Red_1:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_Red_1:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_Red_1:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_Red_1:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_Red_1:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_Red_1:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_Red_1:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_Red_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_Yellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_89 ,
            control_7 => \RGB_PWM_Yellow:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_Yellow:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_Yellow:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_Yellow:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_Yellow:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_Yellow:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_Yellow:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_Yellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_Red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_89 ,
            control_7 => \RGB_PWM_Red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_Red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_Red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_Red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_Red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_Red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_Red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_Red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_Green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_89 ,
            control_7 => \RGB_PWM_Green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_Green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_Green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_Green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_Green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_Green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_Green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_Green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   55 :  137 :  192 : 28.65 %
  Unique P-terms              :   75 :  309 :  384 : 19.53 %
  Total P-terms               :   84 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.126ms
Tech Mapping phase: Elapsed time ==> 0s.174ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Button_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Button_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_Yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LED_Yellow_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_green(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED_green_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_red(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_red_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Pin_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_D(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Pin_DP(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_E(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : Pin_F(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : Pin_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Pin_SelA(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   27 :   21 :   48 :  56.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.56
                   Pterms :            3.04
               Macrocells :            2.04
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       5.50 :       3.44
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_82, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_82 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_Yellow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Yellow:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Yellow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_89 ,
        cs_addr_2 => \RGB_PWM_Yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Yellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_Yellow:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_Yellow:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_Yellow:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_Yellow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_89 ,
        status_3 => \RGB_PWM_Yellow:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_Yellow:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_Yellow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Yellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Yellow:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_Yellow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Yellow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_6203, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Yellow:PWMUDB:cmp1_less\
        );
        Output = Net_6203 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_Yellow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Yellow:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Yellow:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Yellow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_213 ,
        cs_addr_2 => \RGB_PWM_Yellow_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\RGB_PWM_Yellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_89 ,
        control_7 => \RGB_PWM_Yellow:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_Yellow:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_Yellow:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_Yellow:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_Yellow:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_Yellow:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_Yellow:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_Yellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Green_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green_1:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Green_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_6007, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Green_1:PWMUDB:cmp1_less\
        );
        Output = Net_6007 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Green_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Green_1:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Green_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Green_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_Green_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Green_1:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Green_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_Green_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Green_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_213 ,
        cs_addr_2 => \RGB_PWM_Green_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Green_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_Green_1:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_Green_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_Green_1:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_Green_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_213 ,
        status_3 => \RGB_PWM_Green_1:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_Green_1:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_Green_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_Green_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_213 ,
        control_7 => \RGB_PWM_Green_1:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_Green_1:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_Green_1:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_Green_1:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_Green_1:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_Green_1:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_Green_1:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_Green_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Red_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red_1:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Red_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_6034, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Red_1:PWMUDB:cmp1_less\
        );
        Output = Net_6034 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_213 ,
        cs_addr_2 => \RGB_PWM_Red_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Red_1:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\RGB_PWM_Red_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_213 ,
        control_7 => \RGB_PWM_Red_1:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_Red_1:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_Red_1:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_Red_1:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_Red_1:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_Red_1:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_Red_1:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_Red_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_83 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_83
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_83 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_83 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_83 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_83
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_83
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=11, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_83
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_83 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_89 ,
        cs_addr_2 => \RGB_PWM_Yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Yellow:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_Yellow:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_Yellow_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow_1:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_Yellow_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Yellow_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Yellow_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Yellow_1:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Yellow_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_Yellow_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Yellow_1:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Yellow_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_213 ,
        cs_addr_2 => \RGB_PWM_Yellow_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_Yellow_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_Yellow_1:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_Yellow_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_Yellow_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_213 ,
        status_3 => \RGB_PWM_Yellow_1:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_Yellow_1:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_Yellow_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_Yellow_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_213 ,
        control_7 => \RGB_PWM_Yellow_1:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_Yellow_1:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_Yellow_1:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_Yellow_1:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_Yellow_1:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_Yellow_1:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_Yellow_1:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_Yellow_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_6326, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Yellow_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Yellow_1:PWMUDB:cmp1_less\
        );
        Output = Net_6326 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_213 ,
        cs_addr_2 => \RGB_PWM_Green_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Green_1:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_Green_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Red_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Red_1:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Red_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Red_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Red_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red_1:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Red_1:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Red_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_Red_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red_1:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Red_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_213 ,
        cs_addr_2 => \RGB_PWM_Red_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Red_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_Red_1:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_Red_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_Red_1:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_Red_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_Red_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_213 ,
        status_3 => \RGB_PWM_Red_1:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_Red_1:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_Red_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_Red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Red:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_Red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_89 ,
        cs_addr_2 => \RGB_PWM_Red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Red:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_Red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_Red:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\RGB_PWM_Red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_89 ,
        control_7 => \RGB_PWM_Red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_Red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_Red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_Red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_Red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_Red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_Red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_Red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_Green:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_Green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_Green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_Green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_89 ,
        cs_addr_2 => \RGB_PWM_Green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_Green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_Green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_Green:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_Green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_Green:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_Green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_89 ,
        status_3 => \RGB_PWM_Green:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_Green:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_Green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_Green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_89 ,
        control_7 => \RGB_PWM_Green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_Green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_Green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_Green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_Green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_Green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_Green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_Green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_Red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red:PWMUDB:runmode_enable\ * \RGB_PWM_Red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_Red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_Red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_Red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_Red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_Red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_Red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_6139, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Red:PWMUDB:cmp1_less\
        );
        Output = Net_6139 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_Red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_89 ,
        cs_addr_2 => \RGB_PWM_Red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_Red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_Red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_Red:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_Red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_Red:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_Red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_89 ,
        status_3 => \RGB_PWM_Red:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_Red:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_Red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_6152, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_89) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_Green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_Green:PWMUDB:cmp1_less\
        );
        Output = Net_6152 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_6, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3 * !Net_4
        );
        Output = Net_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_Green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_89 ,
        cs_addr_2 => \RGB_PWM_Green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_Green:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_Green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_Green:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_button
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = Button_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1(0)__PA ,
        fb => Net_3 ,
        pad => Button_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_2(0)__PA ,
        fb => Net_4 ,
        pad => Button_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_red(0)__PA ,
        pin_input => Net_6139 ,
        pad => LED_red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_green(0)__PA ,
        pin_input => Net_6152 ,
        pad => LED_green(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_G(0)__PA ,
        pad => Pin_G(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_F(0)__PA ,
        pad => Pin_F(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_E(0)__PA ,
        pad => Pin_E(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DP(0)__PA ,
        pad => Pin_DP(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_D(0)__PA ,
        pad => Pin_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_C(0)__PA ,
        pad => Pin_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_B(0)__PA ,
        pad => Pin_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_A(0)__PA ,
        pad => Pin_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_Yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Yellow(0)__PA ,
        pin_input => Net_6203 ,
        pad => LED_Yellow(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_Yellow_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_Yellow_1(0)__PA ,
        pin_input => Net_6326 ,
        pad => LED_Yellow_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_green_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_green_1(0)__PA ,
        pin_input => Net_6007 ,
        pad => LED_green_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_red_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_red_1(0)__PA ,
        pin_input => Net_6034 ,
        pad => LED_red_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_SelA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SelA(0)__PA ,
        pad => Pin_SelA(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_83 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_82 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_89 ,
            dclk_0 => Net_89_local ,
            dclk_glb_1 => Net_213 ,
            dclk_1 => Net_213_local ,
            dclk_glb_2 => \UART_LOG:Net_9\ ,
            dclk_2 => \UART_LOG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |     Button_1(0) | FB(Net_3)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     Button_2(0) | FB(Net_4)
     |   6 |     * |      NONE |         CMOS_OUT |      LED_red(0) | In(Net_6139)
     |   7 |     * |      NONE |         CMOS_OUT |    LED_green(0) | In(Net_6152)
-----+-----+-------+-----------+------------------+-----------------+-------------
   1 |   0 |     * |      NONE |    RES_PULL_DOWN |        Pin_G(0) | 
     |   1 |     * |      NONE |    RES_PULL_DOWN |        Pin_F(0) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN |        Pin_E(0) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN |       Pin_DP(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |        Pin_D(0) | 
     |   5 |     * |      NONE |    RES_PULL_DOWN |        Pin_C(0) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN |        Pin_B(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |        Pin_A(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   LED_Yellow(0) | In(Net_6203)
     |   3 |     * |      NONE |         CMOS_OUT | LED_Yellow_1(0) | In(Net_6326)
     |   4 |     * |      NONE |         CMOS_OUT |  LED_green_1(0) | In(Net_6007)
     |   5 |     * |      NONE |         CMOS_OUT |    LED_red_1(0) | In(Net_6034)
-----+-----+-------+-----------+------------------+-----------------+-------------
   3 |   5 |     * |      NONE |    RES_PULL_DOWN |     Pin_SelA(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_83)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_82)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.048ms
Digital Placement phase: Elapsed time ==> 1s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "erikaReactionGame_r.vh2" --pcf-path "erikaReactionGame.pco" --des-name "erikaReactionGame" --dsf-path "erikaReactionGame.dsf" --sdc-path "erikaReactionGame.sdc" --lib-path "erikaReactionGame_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.226ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in erikaReactionGame_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.335ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.174ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.532ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.532ms
API generation phase: Elapsed time ==> 1s.537ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
