Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu Oct 29 23:58:59 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DCT_timing_summary_routed.rpt -rpx DCT_timing_summary_routed.rpx
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.797        0.000                      0                  319        0.064        0.000                      0                  319        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.797        0.000                      0                  319        0.064        0.000                      0                  319        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.090ns (23.749%)  route 3.500ns (76.251%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.692     1.692    DCT_Block_DCT_exit2_proc_U0/ap_clk
    SLICE_X57Y75         FDRE                                         r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.419     2.111 r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/Q
                         net (fo=8, routed)           1.084     3.195    DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg__0[1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.299     3.494 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3/O
                         net (fo=1, routed)           0.643     4.137    DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_1/O
                         net (fo=49, routed)          0.508     4.769    Xbuff_channel_U/pop
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  Xbuff_channel_U/mem_reg_i_8/O
                         net (fo=4, routed)           0.535     5.428    Xbuff_channel_U/mem_reg_i_8_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.552 r  Xbuff_channel_U/mem_reg_i_3/O
                         net (fo=2, routed)           0.730     6.282    Xbuff_channel_U/rnext[3]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.565    11.565    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKARDCLK
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.079    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 1.090ns (24.003%)  route 3.451ns (75.997%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.692     1.692    DCT_Block_DCT_exit2_proc_U0/ap_clk
    SLICE_X57Y75         FDRE                                         r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.419     2.111 r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/Q
                         net (fo=8, routed)           1.084     3.195    DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg__0[1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.299     3.494 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3/O
                         net (fo=1, routed)           0.643     4.137    DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_1/O
                         net (fo=49, routed)          0.508     4.769    Xbuff_channel_U/pop
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  Xbuff_channel_U/mem_reg_i_8/O
                         net (fo=4, routed)           0.394     5.287    Xbuff_channel_U/mem_reg_i_8_n_0
    SLICE_X53Y75         LUT3 (Prop_lut3_I2_O)        0.124     5.411 r  Xbuff_channel_U/mem_reg_i_6/O
                         net (fo=2, routed)           0.822     6.233    Xbuff_channel_U/rnext[0]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.565    11.565    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKARDCLK
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    11.079    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.090ns (24.193%)  route 3.415ns (75.807%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.692     1.692    DCT_Block_DCT_exit2_proc_U0/ap_clk
    SLICE_X57Y75         FDRE                                         r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.419     2.111 r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/Q
                         net (fo=8, routed)           1.084     3.195    DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg__0[1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.299     3.494 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3/O
                         net (fo=1, routed)           0.643     4.137    DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_1/O
                         net (fo=49, routed)          0.508     4.769    Xbuff_channel_U/pop
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  Xbuff_channel_U/mem_reg_i_8/O
                         net (fo=4, routed)           0.532     5.425    Xbuff_channel_U/mem_reg_i_8_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I2_O)        0.124     5.549 r  Xbuff_channel_U/mem_reg_i_4/O
                         net (fo=2, routed)           0.648     6.197    Xbuff_channel_U/rnext[2]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.565    11.565    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKARDCLK
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.079    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ybuff_U/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.440ns (29.073%)  route 3.513ns (70.927%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.693     1.693    DCT_Loop_3_proc_U0/ap_clk
    SLICE_X54Y76         FDRE                                         r  DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     2.211 f  DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/Q
                         net (fo=6, routed)           1.073     3.284    DCT_Loop_3_proc_U0/ram_reg[3]
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124     3.408 f  DCT_Loop_3_proc_U0/ap_CS_fsm[2]_i_2__0/O
                         net (fo=3, routed)           0.491     3.899    DCT_Loop_3_proc_U0/ap_CS_fsm[2]_i_2__0_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.118     4.017 r  DCT_Loop_3_proc_U0/count[0]_i_2/O
                         net (fo=4, routed)           1.259     5.276    DCT_Block_DCT_exit2_proc_U0/pop_buf
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.352     5.628 r  DCT_Block_DCT_exit2_proc_U0/count[1]_i_2/O
                         net (fo=3, routed)           0.690     6.318    Ybuff_U/full_n_reg_2
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.328     6.646 r  Ybuff_U/full_n_i_1/O
                         net (fo=1, routed)           0.000     6.646    Ybuff_U/full_n_i_1_n_0
    SLICE_X55Y74         FDRE                                         r  Ybuff_U/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.518    11.518    Ybuff_U/ap_clk
    SLICE_X55Y74         FDRE                                         r  Ybuff_U/full_n_reg/C
                         clock pessimism              0.115    11.633    
                         clock uncertainty           -0.035    11.598    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.031    11.629    Ybuff_U/full_n_reg
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.090ns (24.752%)  route 3.314ns (75.248%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.692     1.692    DCT_Block_DCT_exit2_proc_U0/ap_clk
    SLICE_X57Y75         FDRE                                         r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.419     2.111 r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/Q
                         net (fo=8, routed)           1.084     3.195    DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg__0[1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.299     3.494 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3/O
                         net (fo=1, routed)           0.643     4.137    DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_1/O
                         net (fo=49, routed)          0.508     4.769    Xbuff_channel_U/pop
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  Xbuff_channel_U/mem_reg_i_8/O
                         net (fo=4, routed)           0.350     5.243    Xbuff_channel_U/mem_reg_i_8_n_0
    SLICE_X55Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.367 r  Xbuff_channel_U/mem_reg_i_5/O
                         net (fo=2, routed)           0.729     6.096    Xbuff_channel_U/rnext[1]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.565    11.565    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKARDCLK
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    11.079    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ybuff_U/empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.440ns (29.624%)  route 3.421ns (70.376%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.693     1.693    DCT_Loop_3_proc_U0/ap_clk
    SLICE_X54Y76         FDRE                                         r  DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     2.211 r  DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/Q
                         net (fo=6, routed)           1.073     3.284    DCT_Loop_3_proc_U0/ram_reg[3]
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124     3.408 r  DCT_Loop_3_proc_U0/ap_CS_fsm[2]_i_2__0/O
                         net (fo=3, routed)           0.491     3.899    DCT_Loop_3_proc_U0/ap_CS_fsm[2]_i_2__0_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.118     4.017 f  DCT_Loop_3_proc_U0/count[0]_i_2/O
                         net (fo=4, routed)           1.259     5.276    DCT_Block_DCT_exit2_proc_U0/pop_buf
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.352     5.628 f  DCT_Block_DCT_exit2_proc_U0/count[1]_i_2/O
                         net (fo=3, routed)           0.598     6.226    Ybuff_U/full_n_reg_2
    SLICE_X53Y75         LUT6 (Prop_lut6_I2_O)        0.328     6.554 r  Ybuff_U/empty_n_i_1/O
                         net (fo=1, routed)           0.000     6.554    Ybuff_U/empty_n_i_1_n_0
    SLICE_X53Y75         FDRE                                         r  Ybuff_U/empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.448    11.448    Ybuff_U/ap_clk
    SLICE_X53Y75         FDRE                                         r  Ybuff_U/empty_n_reg/C
                         clock pessimism              0.115    11.563    
                         clock uncertainty           -0.035    11.528    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)        0.029    11.557    Ybuff_U/empty_n_reg
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ybuff_U/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.440ns (31.125%)  route 3.186ns (68.875%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.693     1.693    DCT_Loop_3_proc_U0/ap_clk
    SLICE_X54Y76         FDRE                                         r  DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     2.211 f  DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[3]/Q
                         net (fo=6, routed)           1.073     3.284    DCT_Loop_3_proc_U0/ram_reg[3]
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124     3.408 f  DCT_Loop_3_proc_U0/ap_CS_fsm[2]_i_2__0/O
                         net (fo=3, routed)           0.491     3.899    DCT_Loop_3_proc_U0/ap_CS_fsm[2]_i_2__0_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I3_O)        0.118     4.017 r  DCT_Loop_3_proc_U0/count[0]_i_2/O
                         net (fo=4, routed)           1.259     5.276    DCT_Block_DCT_exit2_proc_U0/pop_buf
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.352     5.628 r  DCT_Block_DCT_exit2_proc_U0/count[1]_i_2/O
                         net (fo=3, routed)           0.364     5.991    Ybuff_U/full_n_reg_2
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.328     6.319 r  Ybuff_U/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.319    Ybuff_U/count[1]_i_1_n_0
    SLICE_X54Y75         FDRE                                         r  Ybuff_U/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.518    11.518    Ybuff_U/ap_clk
    SLICE_X54Y75         FDRE                                         r  Ybuff_U/count_reg[1]/C
                         clock pessimism              0.151    11.669    
                         clock uncertainty           -0.035    11.634    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.081    11.715    Ybuff_U/count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/raddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.090ns (25.049%)  route 3.261ns (74.951%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.692     1.692    DCT_Block_DCT_exit2_proc_U0/ap_clk
    SLICE_X57Y75         FDRE                                         r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.419     2.111 r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/Q
                         net (fo=8, routed)           1.084     3.195    DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg__0[1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.299     3.494 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3/O
                         net (fo=1, routed)           0.643     4.137    DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_1/O
                         net (fo=49, routed)          0.508     4.769    Xbuff_channel_U/pop
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  Xbuff_channel_U/mem_reg_i_8/O
                         net (fo=4, routed)           0.535     5.428    Xbuff_channel_U/mem_reg_i_8_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.552 r  Xbuff_channel_U/mem_reg_i_3/O
                         net (fo=2, routed)           0.491     6.043    Xbuff_channel_U/rnext[3]
    SLICE_X56Y75         FDRE                                         r  Xbuff_channel_U/raddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.519    11.519    Xbuff_channel_U/ap_clk
    SLICE_X56Y75         FDRE                                         r  Xbuff_channel_U/raddr_reg[3]/C
                         clock pessimism              0.151    11.670    
                         clock uncertainty           -0.035    11.635    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)       -0.047    11.588    Xbuff_channel_U/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.588    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.966ns (25.392%)  route 2.838ns (74.608%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.692     1.692    DCT_Block_DCT_exit2_proc_U0/ap_clk
    SLICE_X57Y75         FDRE                                         r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.419     2.111 r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/Q
                         net (fo=8, routed)           1.084     3.195    DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg__0[1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.299     3.494 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3/O
                         net (fo=1, routed)           0.643     4.137    DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_1/O
                         net (fo=49, routed)          0.358     4.619    Xbuff_channel_U/pop
    SLICE_X56Y75         LUT4 (Prop_lut4_I2_O)        0.124     4.743 r  Xbuff_channel_U/mem_reg_i_2/O
                         net (fo=2, routed)           0.753     5.496    Xbuff_channel_U/rnext[4]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.565    11.565    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKARDCLK
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    11.079    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/usedw_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.966ns (23.597%)  route 3.128ns (76.403%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.692     1.692    DCT_Block_DCT_exit2_proc_U0/ap_clk
    SLICE_X57Y75         FDRE                                         r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.419     2.111 r  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/Q
                         net (fo=8, routed)           1.084     3.195    DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg__0[1]
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.299     3.494 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3/O
                         net (fo=1, routed)           0.643     4.137    DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.261 r  DCT_Block_DCT_exit2_proc_U0/dout_buf[31]_i_1/O
                         net (fo=49, routed)          0.794     5.055    DCT_Loop_1_proc_U0/pop
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.179 r  DCT_Loop_1_proc_U0/usedw[5]_i_1/O
                         net (fo=6, routed)           0.607     5.786    Xbuff_channel_U/ap_CS_fsm_reg[2]_1[0]
    SLICE_X60Y77         FDRE                                         r  Xbuff_channel_U/usedw_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=147, unset)          1.525    11.525    Xbuff_channel_U/ap_clk
    SLICE_X60Y77         FDRE                                         r  Xbuff_channel_U/usedw_reg[0]/C
                         clock pessimism              0.115    11.640    
                         clock uncertainty           -0.035    11.605    
    SLICE_X60Y77         FDRE (Setup_fdre_C_CE)      -0.205    11.400    Xbuff_channel_U/usedw_reg[0]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  5.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Xbuff_channel_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.035%)  route 0.159ns (52.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.565     0.565    Xbuff_channel_U/ap_clk
    SLICE_X55Y77         FDRE                                         r  Xbuff_channel_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  Xbuff_channel_U/waddr_reg[5]/Q
                         net (fo=2, routed)           0.159     0.865    Xbuff_channel_U/waddr[5]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.871     0.871    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X3Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.800    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Xbuff_channel_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.441%)  route 0.191ns (57.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.566     0.566    Xbuff_channel_U/ap_clk
    SLICE_X57Y78         FDRE                                         r  Xbuff_channel_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Xbuff_channel_U/waddr_reg[3]/Q
                         net (fo=4, routed)           0.191     0.898    Xbuff_channel_U/waddr[3]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.871     0.871    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKBWRCLK
                         clock pessimism             -0.235     0.636    
    RAMB18_X3Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.819    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Xbuff_channel_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.068%)  route 0.202ns (58.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.566     0.566    Xbuff_channel_U/ap_clk
    SLICE_X57Y78         FDRE                                         r  Xbuff_channel_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Xbuff_channel_U/waddr_reg[1]/Q
                         net (fo=6, routed)           0.202     0.909    Xbuff_channel_U/waddr[1]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.871     0.871    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKBWRCLK
                         clock pessimism             -0.235     0.636    
    RAMB18_X3Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.819    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Ybuff_U/tptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.962%)  route 0.251ns (64.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.541     0.541    Ybuff_U/ap_clk
    SLICE_X53Y77         FDRE                                         r  Ybuff_U/tptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     0.682 r  Ybuff_U/tptr_reg[0]/Q
                         net (fo=2, routed)           0.251     0.933    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ADDRARDADDR[0]
    RAMB18_X3Y30         RAMB18E1                                     r  Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.875     0.875    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.235     0.640    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.823    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.211%)  route 0.271ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.539     0.539    DCT_Loop_3_proc_U0/ap_clk
    SLICE_X52Y76         FDRE                                         r  DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     0.680 r  DCT_Loop_3_proc_U0/p_01_rec_reg_45_reg[6]/Q
                         net (fo=3, routed)           0.271     0.951    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ADDRARDADDR[7]
    RAMB18_X3Y30         RAMB18E1                                     r  Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.875     0.875    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.235     0.640    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.823    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Ybuff_U/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ybuff_U/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.570%)  route 0.089ns (32.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.562     0.562    Ybuff_U/ap_clk
    SLICE_X55Y74         FDRE                                         r  Ybuff_U/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Ybuff_U/full_n_reg/Q
                         net (fo=6, routed)           0.089     0.792    Ybuff_U/Ybuff_i_full_n
    SLICE_X54Y74         LUT6 (Prop_lut6_I1_O)        0.045     0.837 r  Ybuff_U/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.837    Ybuff_U/count[0]_i_1_n_0
    SLICE_X54Y74         FDRE                                         r  Ybuff_U/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.829     0.829    Ybuff_U/ap_clk
    SLICE_X54Y74         FDRE                                         r  Ybuff_U/count_reg[0]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.121     0.696    Ybuff_U/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Ybuff_U/iptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.916%)  route 0.218ns (57.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.562     0.562    Ybuff_U/ap_clk
    SLICE_X54Y75         FDRE                                         r  Ybuff_U/iptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  Ybuff_U/iptr_reg[0]/Q
                         net (fo=2, routed)           0.218     0.944    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ADDRBWRADDR[0]
    RAMB18_X3Y30         RAMB18E1                                     r  Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.871     0.871    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.617    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.800    Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Xbuff_channel_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_channel_U/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.248%)  route 0.259ns (64.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.566     0.566    Xbuff_channel_U/ap_clk
    SLICE_X57Y78         FDRE                                         r  Xbuff_channel_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Xbuff_channel_U/waddr_reg[0]/Q
                         net (fo=7, routed)           0.259     0.966    Xbuff_channel_U/waddr[0]
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.871     0.871    Xbuff_channel_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Xbuff_channel_U/mem_reg/CLKBWRCLK
                         clock pessimism             -0.235     0.636    
    RAMB18_X3Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.819    Xbuff_channel_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X61Y74         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[2]/Q
                         net (fo=1, routed)           0.059     0.752    DCT_Loop_1_proc_U0/rowrcv_reg_96[2]
    SLICE_X60Y74         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.831     0.831    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X60Y74         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[2]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.016     0.593    DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.565     0.565    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X61Y74         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[3]/Q
                         net (fo=1, routed)           0.062     0.755    DCT_Loop_1_proc_U0/rowrcv_reg_96[3]
    SLICE_X60Y74         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=147, unset)          0.831     0.831    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X60Y74         FDRE                                         r  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[3]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.019     0.596    DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y31  Xbuff_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y31  Xbuff_channel_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y30  Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y30  Ybuff_U/DCT_Ybuff_memcore_U/DCT_Ybuff_memcore_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X56Y75  DCT_Block_DCT_exit2_proc_U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y75  DCT_Block_DCT_exit2_proc_U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y75  DCT_Block_DCT_exit2_proc_U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y73  DCT_Block_DCT_exit2_proc_U0/ap_done_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y75  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y75  DCT_Block_DCT_exit2_proc_U0/colrcv_1_reg_72_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X60Y75  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y75  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y75  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y74  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y74  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y74  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y74  DCT_Loop_1_proc_U0/rowrcv_0_i_i_reg_41_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y74  DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y74  DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y74  DCT_Loop_1_proc_U0/rowrcv_reg_96_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y72  DCT_Block_DCT_exit2_proc_U0/rowrcv_1_reg_61_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y72  DCT_Block_DCT_exit2_proc_U0/rowrcv_1_reg_61_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y72  DCT_Block_DCT_exit2_proc_U0/rowrcv_1_reg_61_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y72  DCT_Block_DCT_exit2_proc_U0/rowrcv_1_reg_61_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  DCT_Block_DCT_exit2_proc_U0/rowrcv_reg_137_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  DCT_Block_DCT_exit2_proc_U0/rowrcv_reg_137_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  DCT_Block_DCT_exit2_proc_U0/rowrcv_reg_137_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y72  DCT_Block_DCT_exit2_proc_U0/rowrcv_reg_137_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y77  Xbuff_channel_U/dout_buf_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y77  Xbuff_channel_U/dout_buf_reg[17]/C



