Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:33
gem5 executing on mnemosyne18.ecn.purdue.edu, pid 6935
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/kite_small_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/kite_small_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_small_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_small_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68894016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688940a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889412710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688941c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889424710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68893ae710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68893b7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68893c0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68893c9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68893d2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68893dc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68893e4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688936e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889376710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889380710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889388710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889391710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688939b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68893a3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688932d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889335710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688933f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889347710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889352710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688935a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889364710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892ed710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892f5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892ff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889308710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889312710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688931a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889324710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892ac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892b5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892be710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892c7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892d1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892d9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892e3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688926c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889277710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688927f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889288710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889291710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688929a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68892a3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688922c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889235710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688923d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889246710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889250710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889259710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889263710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68891ec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68891f5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68891fe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889207710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889210710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889218710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6889221710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f688922a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68891b3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f68891bc710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891c5400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891c5e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891d08d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891d8358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891d8da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891e0828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891ea2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891eacf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889173780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688917b208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688917bc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891846d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688918d160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688918dba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889196630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891a00b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891a0b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891a8588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891a8fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889132a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688913a4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688913af28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891439b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688914c438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688914ce80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889155908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688915e390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688915edd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889168860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890f12e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890f1d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890fa7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889103240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889103c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688910c710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889115198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889115be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688911d668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68891270f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889127b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890b05c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890ba048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890baa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890c3518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890c3f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890cb9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890d4470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890d4eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890dd940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890e53c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890e5e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688906f898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889077320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889077d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890817f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688908a278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688908acc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889092748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688a1490f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688a149ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f68890a2630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688902b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f688902bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6889034588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f6889034eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f688903c128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f688903c358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f688903c588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f688903c7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f688903c9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f688903cc18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f688903ce48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f68890490b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f68890492e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6889049518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6889049748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6889049978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6889049ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6889049dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6889054048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f6888ffbf28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f6889004588>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_small_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_small_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_small_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40078728697000 because a thread reached the max instruction count
