# RAMBO NES Emulator

Cycle-accurate NES emulator written in Zig 0.15.1.

**Current Status:** 1162/1184 tests passing (98.1%) - See [docs/STATUS.md](docs/STATUS.md) for details

---

## Recent Refactoring (2025-11-07 to 2025-11-09)

### PpuHandler Black Box Refactoring (2025-11-09)

- ‚úÖ **Completed:** PpuHandler refactored from complex orchestration to pure routing (314 ‚Üí ~100 lines, 68% reduction)
  - **Goal:** Eliminate cross-module state extraction, move all PPU register side effects into PpuLogic
  - **Implementation:**
    - All $2002 read side effects moved from PpuHandler to `PpuLogic.readRegister()`
      - VBlank flag clear, sprite overflow clear, open bus update, address latch reset
      - Added hardware citations (nesdev.org PPU registers, PPU scrolling wiki pages)
    - All $2000 write NMI computation moved from PpuHandler to `PpuLogic.writeRegister()`
      - NMI line = vblank_flag AND nmi_enable (level-based signal, not edge-based)
    - Changed `PpuLogic.readRegister()` signature: removed `vblank_ledger`, `scanline`, `dot` parameters
      - Added `master_cycles` parameter (PPU owns timing internally)
      - Clean interface: `readRegister(state, cart, address, master_cycles) -> PpuReadResult`
    - PpuHandler now pure routing - only wires signals across module boundaries (cpu.nmi_line)
  - **Benefit:** Handler complexity reduced from ‚≠ê‚≠ê‚≠ê‚≠ê‚≠ê (5/5) to ‚≠ê (1/5), all PPU logic in PPU module
  - **Impact:** Follows established black box pattern (PPU/DMA/Controller/Bus), zero backwards coupling
  - **Pattern:** Handlers delegate to Logic modules, no cross-module state extraction

### DMA Subsystem Consolidation (2025-11-08)

- ‚úÖ **Completed:** DMA logic consolidated into dedicated `src/dma/` module following black box pattern
  - **Goal:** Self-contained DMA module that owns state and outputs RDY line signal (following PPU pattern)
  - **Implementation:**
    - Created `src/dma/State.zig` - Consolidated OAM DMA, DMC DMA, interaction tracking
    - Created `src/dma/Logic.zig` - DMA execution logic (tickOamDma, tickDmcDma)
    - Created `src/dma/Dma.zig` - DMA coordination module (tick function, RDY line computation)
    - DMA owns all internal state, outputs RDY line signal: `dma.rdy_line = !(dmc.rdy_low or oam.active)`
    - EmulationState wires signal: `cpu.rdy_line = dma.rdy_line`
  - **Benefit:** Clear separation of DMA concerns, eliminates scattered DMA logic across EmulationState
  - **Impact:** Matches hardware architecture (DMA is autonomous, halts CPU via RDY line)
  - **Pattern:** Follows PPU black box pattern (self-contained module with signal-based output)

### Subsystem Lifecycle Functions (2025-11-08 to 2025-11-09)

- ‚úÖ **Completed:** CPU, PPU, APU, and Controller subsystems now expose lifecycle functions (black box principle)
  - **Goal:** EmulationState delegates initialization instead of directly manipulating subsystem internals
  - **Implementation:**
    - **CPU:** Added `CpuLogic.power_on()` and `CpuLogic.reset()` - Hardware-accurate initialization sequences
    - **PPU:** Added `PpuLogic.power_on()` and `PpuLogic.reset()` - Hardware-accurate PPU initialization
    - **APU:** Changed `tickFrameCounter()` from `bool` return to `void` - Signal-based interface (matches PPU nmi_line)
    - **Controller:** Added `ControllerLogic.power_on()` and `ControllerLogic.reset()` - Hardware-accurate 4021 shift register initialization
  - **Benefit:** Subsystems fully own their initialization logic, EmulationState treats them as black boxes
  - **Impact:** Resolved 2 of 5 black box violations (interrupt orchestration, direct CPU manipulation)

### Controller Module Consolidation (2025-11-09)

- ‚úÖ **Completed:** Controller logic consolidated into dedicated `src/controller/` module
  - **Goal:** Self-contained controller module following State/Logic separation pattern
  - **Implementation:**
    - Created `src/controller/State.zig` - NES 4021 shift register state (pure data)
    - Created `src/controller/Logic.zig` - Controller operations (latch, shift, read/write)
    - Created `src/controller/Controller.zig` - Controller module facade
    - Moved `src/input/ButtonState.zig` ‚Üí `src/controller/ButtonState.zig` (improved cohesion)
    - Added lifecycle functions: `power_on()`, `reset()`
  - **Benefit:** Controller logic co-located with button state, follows established CPU/PPU/APU/DMA pattern
  - **Impact:** Clearer module boundaries, EmulationState delegates controller initialization

### Bus Module Extraction (2025-11-09)

- ‚úÖ **Completed:** Bus logic extracted into dedicated `src/bus/` module following black box pattern
  - **Goal:** Self-contained bus module that owns routing logic and handlers (following PPU/DMA/Controller pattern)
  - **Implementation:**
    - Created `src/bus/State.zig` - Bus state (RAM, open bus tracking, handler instances)
    - Created `src/bus/Logic.zig` - Routing operations (read, write, read16, dummyRead)
    - Created `src/bus/Inspection.zig` - Debugger-safe inspection (peek without side effects)
    - Created `src/bus/Bus.zig` - Bus module facade
    - Moved handlers: `src/emulation/bus/handlers/` ‚Üí `src/bus/handlers/`
    - Handlers struct now owned by bus/State.zig (not EmulationState)
    - EmulationState delegates via inline functions: `BusLogic.read(&self.bus, self, address)`
  - **Benefit:** Bus routing logic consolidated in dedicated module, handlers ownership transferred
  - **Impact:** Zero legacy code in emulation/, clearer separation of concerns, follows established black box pattern

### APU Frame Counter Critical Bug Fix (2025-11-08)

- ‚úÖ **Fixed:** APU frame counter was never being ticked, causing all 8 APU tests to fail
  - **Issue:** stepApuCycle() didn't call ApuLogic.tickFrameCounter() - frame counter never advanced
  - **Impact:** Length counters never decremented, envelopes never clocked, sweep units never updated, frame IRQ never fired
  - **Fix:** Added ApuLogic.tickFrameCounter(&self.apu) to stepApuCycle() in EmulationState line 509
  - **Root Cause:** Documentation described intended architecture but code was incomplete

### CPU Table-Driven Execution Architecture (2025-11-07)

- ‚úÖ **Completed:** CPU execution refactored from nested switches to table-driven dispatch
  - **Goal:** Eliminate code duplication, reduce complexity, improve maintainability
  - **Implementation:**
    - Created `src/cpu/MicrostepTable.zig` (522 lines) - Comptime-built dispatch table
    - Refactored `src/cpu/Execution.zig` (533 ‚Üí 279 lines, 48% reduction)
    - Eliminated 217 lines of nested switch statements
    - Single source of truth: MICROSTEP_TABLE[256] maps all opcodes to sequences
    - Early completion pattern for variable-cycle instructions (branches, indexed modes)
    - Fixed INDEXED_INDIRECT vs INDIRECT_INDEXED microstep aliasing
  - **Architecture:**
    - 39 predefined sequences (13 addressing modes √ó 3 variants: read/write/rmw)
    - 8 special opcode sequences (JSR, RTS, RTI, BRK, stack operations)
    - Declarative specification (what microsteps) vs imperative dispatch (how to run)
  - **Benefit:** Adding new opcode = 1 table entry (not 3+ switch cases), hardware-accurate variable timing
  - **Impact:** Reduced complexity, eliminated opcode duplication, improved maintainability

### PPU Self-Containment Architecture (2025-11-07)

- ‚úÖ **Completed:** PPU is now a self-contained black box that owns all its internal state
  - **Goal:** Eliminate backwards coupling where EmulationState extracts PPU internals (scanline/cycle)
  - **Implementation:**
    - Moved VBlankLedger from `emulation/VBlankLedger.zig` to `ppu/VBlank.zig` (type renamed to VBlank)
    - Added vblank and nmi_line fields to PpuState (PPU owns and outputs these)
    - PPU Logic.tick() manages VBlank internally (set at scanline 241 dot 1, clear at scanline -1 dot 1)
    - PPU computes nmi_line internally (vblank_flag AND ctrl.nmi_enable)
    - Added framebuffer field to PpuState (PPU owns rendering output)
    - Deleted EmulationState.stepPpuCycle() (no longer extracting PPU internals)
    - Deleted EmulationState.applyVBlankTimestamps() (PPU manages internally)
    - EmulationState.tick() simplified to signal wiring: ppu.nmi_line ‚Üí cpu.nmi_line
  - **Benefit:** Single location manages VBlank timing logic, co-locates NMI enable bit with flag, eliminates backwards coupling
  - **Impact:** Cleaner module boundaries, reduced EmulationState complexity

## Previous Fixes (2025-11-04)

### Bus Handler Architecture Migration

- ‚úÖ **Stateless Handler Delegation:** CPU memory bus refactored from monolithic routing to 7 independent handlers
  - **Impact:** Zero compilation errors, +158 tests (1004/1026 ‚Üí 1162/1184), improved code organization
  - **Implementation:** 7 zero-size handlers replacing 300+ line monolithic routing
    - RamHandler ($0000-$1FFF) - Internal RAM with 4x mirroring
    - PpuHandler ($2000-$3FFF) - PPU registers, VBlank/NMI coordination
    - ApuHandler ($4000-$4015) - APU channels
    - OamDmaHandler ($4014) - OAM DMA trigger
    - ControllerHandler ($4016-$4017) - Controller ports + APU frame counter
    - CartridgeHandler ($4020-$FFFF) - PRG ROM/RAM mapper delegation
    - OpenBusHandler (unmapped) - Hardware open bus behavior
  - **Handler Pattern:** Zero-size stateless handlers with read/write/peek interface
  - **Test Coverage:** All 44 handler unit tests passing (6-9 tests per handler)
  - **Debugger Support:** Side-effect-free `peek()` for debugger inspection
  - **Hardware Mirroring:** Handler boundaries match NES chip architecture (6502, 2C02, APU)
  - **Files:** `src/emulation/bus/handlers/*.zig`, `src/emulation/State.zig`
  - **Documentation:** `docs/implementation/bus-handler-architecture.md`
  - See `sessions/tasks/h-fix-oam-nmi-accuracy.md` for complete refactoring details

## Previous Fixes (2025-11-03)

### VBlank/NMI Timing Restructuring and IRQ Masking

- ‚úÖ **VBlank Prevention Mechanism:** CPU execution moved BEFORE VBlank timestamp application
  - **Impact:** VBlank prevention now works correctly - CPU sets `prevent_vbl_set_cycle`, then VBlank checks flag before setting
  - **Implementation:** `src/emulation/State.zig:tick()` lines 651-774 - CPU executes, then VBlank timestamps applied
  - **Interrupt Sampling:** Moved to AFTER VBlank timestamps finalized (ensures correct NMI line state)
  - **Hardware Citation:** Matches Mesen2 NesPpu.cpp:1340-1344 (prevention flag check before VBlank set)
  - See `sessions/tasks/h-fix-oam-nmi-accuracy.md` for complete details

- ‚úÖ **IRQ Masking During NMI:** Fixed infinite interrupt loop bug
  - **Issue:** IRQ restoration was overriding NMI during interrupt sequence cycles 0-6
  - **Fix:** `if (irq_pending_prev and pending_interrupt != .nmi)` preserves NMI priority
  - **Impact:** AccuracyCoin menu now accessible (first time) - indicates stable interrupt handling
  - **Hardware Citation:** Per nesdev.org/wiki/NMI, NMI has priority over IRQ

## Previous Fixes (2025-11-02)

### CPU/PPU Sub-Cycle Execution Order Fix

- ‚úÖ **Hardware-Accurate Sub-Cycle Ordering:** CPU memory operations now execute BEFORE PPU flag updates (per nesdev.org)
  - **Impact:** Fixes VBlank race condition timing (CPU reads $2002 before PPU sets flag at scanline 241, dot 1)
  - **Commercial ROM Progress:** BurgerTime now working, TMNT series now displays (no longer grey screen)
  - **Implementation:** `src/emulation/State.zig:tick()` reordered to match NES hardware sub-cycle phasing
  - **Test Updates:** 8 tests corrected to match proper execution order semantics
  - **Behavioral Lockdown:** Execution order now locked per hardware specification
  - See `sessions/tasks/h-fix-vblank-subcycle-timing.md` for complete details

### PPU Sprite Wrapping Fix

- ‚úÖ **Pre-Render Scanline Sprite Fetching:** Fixed unsigned underflow in vertical flip calculation
  - **Issue:** Pre-render scanline (261) uses stale secondary OAM from scanline 239, causing out-of-bounds row values
  - **Fix:** Changed vertical flip from regular subtraction to wrapping subtraction (`--%` operator)
  - **Impact:** Prevents undefined behavior when sprite Y positions cause row wrapping (e.g., `7 -% 56 = 207`)
  - **Hardware Accuracy:** Matches NES hardware behavior - uses wrapped value to fetch arbitrary pattern data
  - **Tests Added:** 3 comprehensive pre-render sprite fetch tests (all passing)
  - **Implementation:** `src/ppu/logic/sprites.zig` - `getSpritePatternAddress()` and `getSprite16PatternAddress()`
  - See `sessions/tasks/h-refactor-ppu-shift-register-rewrite.md` for complete details

## Previous Fixes (2025-10-15)

### Progressive Sprite Evaluation (Phase 2)

- ‚úÖ **Cycle-Accurate Sprite Evaluation:** Replaced instant evaluation with hardware-accurate progressive evaluation
  - See [docs/STATUS.md](docs/STATUS.md) for current test status
  - SMB1 title screen now animates correctly (coin bounces) üéâ
  - Odd cycles: Read from OAM, check sprite in range
  - Even cycles: Write to secondary OAM if in range
  - Fixed sprite overflow flag (triggers on 9th sprite, not 8th)
  - Fixed general protection faults in threading tests

### Critical NMI Bug Fixes

- ‚úÖ **NMI Line Management:** Fixed premature clearing that prevented CPU edge detection
  - Commercial ROMs now receive NMI interrupts correctly
  - Castlevania, Mega Man, Kid Icarus now working

- ‚úÖ **Double-NMI Suppression:** Prevents multiple NMI triggers during same VBlank
  - Fixed game state corruption when PPUCTRL bit 7 toggles
  - Added `nmi_vblank_set_cycle` tracking

- ‚úÖ **RAM Initialization:** Hardware-accurate pseudo-random RAM at power-on
  - Commercial ROMs now execute correct boot paths
  - Uses LCG with 87.5% bias toward low values (0x00-0x0F)

See **[CURRENT-ISSUES.md](docs/CURRENT-ISSUES.md)** for complete status and remaining issues.

---

## Quick Start

### Build

```bash
# Clone repository
git clone <repository-url>
cd RAMBO

# Build executable
zig build                   # Default build (Vulkan/Wayland backend)
zig build -Dwith_movy=true  # Build with terminal backend support (enables --backend=terminal)
zig build wasm              # Build browser-ready WebAssembly module (outputs zig-out/bin/rambo.wasm)
# Export notes & pitfalls: see docs/web/wasm-export-notes.md

# Run tests
zig build test

# Run emulator
zig build run

# Run with debugger (see docs/sessions/debugger-quick-start.md)
./zig-out/bin/RAMBO "path/to/rom.nes" --break-at 0x8000 --inspect
./zig-out/bin/RAMBO "path/to/rom.nes" --watch 0x2001 --inspect

# Backend selection and frame dumping
./zig-out/bin/RAMBO "path/to/rom.nes" --backend=terminal  # Terminal rendering (requires -Dwith_movy=true)
./zig-out/bin/RAMBO "path/to/rom.nes" --backend=wayland  # Vulkan/Wayland rendering (default)
./zig-out/bin/RAMBO "path/to/rom.nes" --dump-frame 120   # Dump frame 120 to frame_0120.ppm

# WebAssembly host integration (requires external JS shim to drive the API)
zig build wasm
# Produces zig-out/bin/rambo.wasm with exported init/input/frame APIs for browser integration.

# Phoenix LiveView front-end (uploads a ROM and drives the wasm core in the browser)
zig build wasm                # ensure rambo.wasm is current
cd rambo_web
mix setup                     # installs Hex deps and tooling
mix assets.build              # optional but keeps priv/static fresh
mix phx.server                # serves the UI on http://localhost:5000
```

**Terminal Mode:** For SSH/remote development or visual debugging without GUI:
```bash
# Build with movy support
zig build -Dwith_movy=true

# Run in terminal mode (displays NES frames in terminal using half-blocks)
./zig-out/bin/RAMBO "path/to/rom.nes" --backend=terminal

# Menu system: Press ESC for overlay menu, ENTER to select options, Y/N for confirmation
```

### Requirements

- **Zig:** 0.15.1 (check with `zig version`)
- **System:** Linux with Wayland compositor
- **GPU:** Vulkan 1.0+ compatible

---

## WebAssembly & Browser Front-End

RAMBO includes a WebAssembly build target and Phoenix LiveView front-end for running the emulator in web browsers.

### Architecture

**WebAssembly Core (`zig build wasm`):**
- Compiles RAMBO to `wasm32-freestanding` target (256MB max memory)
- Exports C-compatible API for browser integration (21 exported functions)
- Imports memory from JavaScript (allows proper heap configuration)
- Output: `zig-out/bin/rambo.wasm`
- API: init, shutdown, reset, step_frame, set_controller_state, framebuffer access, memory management

**Phoenix LiveView Front-End (`rambo_web/`):**
- Elixir/Phoenix web server (Phoenix 1.7.10, LiveView 0.20.1)
- Serves static `rambo.wasm` artifact to browser
- JavaScript integration layer drives WebAssembly API
- ROM upload interface (accepts iNES format)
- Real-time frame streaming from WASM core
- Runs at http://localhost:5000 in development

### Quick Start

```bash
# Build WebAssembly module
zig build wasm

# Setup and run Phoenix front-end
cd rambo_web
mix setup                # Install Hex deps + JS toolchain (Tailwind, esbuild)
mix phx.server           # Start dev server at http://localhost:5000

# Optional: rebuild static assets after UI changes
mix assets.build
```

### Deployment

See rambo_web/README.md for production deployment. Key steps:
1. Build optimized WASM: `zig build wasm -Doptimize=ReleaseSmall`
2. Copy `zig-out/bin/rambo.wasm` to `rambo_web/priv/static/`
3. Compile assets: `cd rambo_web && mix assets.deploy`
4. Deploy Phoenix app (see [Phoenix deployment guides](https://hexdocs.pm/phoenix/deployment.html))

### Technical Details

- **Build System:** `build/wasm.zig` configures WebAssembly target with export symbols
- **API Surface:** See `src/wasm.zig` for exported functions (init, reset, frame stepping, controller input)
- **Memory Model:** JavaScript provides WebAssembly.Memory, Zig uses imported memory (avoids `__heap_base` linker issues)
- **Frame Format:** 256√ó240 RGBA framebuffer (NES native resolution)
- **Integration:** Phoenix serves static WASM, JavaScript calls exported functions, streams frames to canvas

---

## Features

### Completed ‚úÖ

- **CPU (6502):** 100% complete (~280 tests)
  - All 256 opcodes (151 official + 105 unofficial)
  - Cycle-accurate microstep execution
  - NMI edge detection, IRQ level triggering
  - Hardware-accurate timing quirks

- **PPU (2C02):** 100% complete (~93 tests)
  - Background rendering (tile fetching, scroll, palette)
  - Sprite rendering (evaluation, fetching, priority)
  - Sprite 0 hit detection
  - Hardware warm-up period (29,658 cycles)
  - Pre-render scanline sprite fetching (stale secondary OAM handling)

- **Video Display:** 100% complete - Backend-agnostic rendering
  - VulkanBackend: Wayland + Vulkan (default, production use)
  - MovyBackend: Terminal rendering via movy (optional, `-Dwith_movy=true`)
  - 60 FPS rendering at 256√ó240
  - Nearest-neighbor filtering
  - Lock-free frame delivery
  - Frame dumping to PPM files (`--dump-frame N`)

- **Input System:** 100% complete (40 tests)
  - NES controller emulation (ButtonState)
  - Keyboard mapping (Wayland events ‚Üí NES buttons)
  - Thread-safe mailbox delivery

- **Controller I/O:** 100% complete (14 tests)
  - Hardware-accurate 4021 shift register
  - $4016/$4017 register emulation
  - NES strobe protocol

- **Thread Architecture:** Mailbox pattern with timer-driven emulation
  - RT-safe emulation (zero heap allocations in hot path)
  - 3-thread model (Main, Emulation, Render)
  - Lock-free communication

- **Debugger:** 100% complete (~66 tests)
  - Breakpoints, watchpoints, callbacks
  - Step execution (instruction, scanline, frame)
  - Bidirectional mailbox communication
  - Snapshot-based time-travel debugging

- **Bus & Memory:** 100% complete (~20 tests)
  - RAM mirroring, open bus simulation
  - ROM write protection, PPU register routing
  - Controller I/O integration

- **Cartridge:** Mapper system foundation complete (~48 tests)
  - AnyCartridge tagged union with inline dispatch
  - Duck-typed mapper interface (zero VTable overhead)
  - Full IRQ infrastructure (A12 tracking, IRQ polling)
  - Mapper 0 (NROM) fully implemented

- **APU (Audio):** 86% complete (135 tests)
  - Frame counter (4-step/5-step modes)
  - DMC channel with DMA
  - Envelope generators, sweep units
  - Linear counter, length counters
  - Frame IRQ edge cases

### Planned ‚¨ú

- **APU Audio Output:** Waveform generation + audio backend
- **Additional Mappers:** MMC1, UxROM, CNROM, MMC3 (75% game coverage)

---

## Architecture Highlights

### State/Logic Separation

All components use **hybrid State/Logic pattern** for modularity and RT-safety:

- **State modules:** Pure data structures, fully serializable
- **Logic modules:** Pure functions, deterministic execution
- **Zero hidden state:** All side effects explicit

```zig
// Example: src/cpu/State.zig
pub const CpuState = struct {
    a: u8, x: u8, y: u8, sp: u8, pc: u16,
    p: StatusRegister,

    pub inline fn tick(self: *CpuState, bus: *BusState) void {
        Logic.tick(self, bus);
    }
};
```

### Comptime Generics

Zero-cost polymorphism via duck typing:

```zig
pub fn Cartridge(comptime MapperType: type) type {
    return struct {
        mapper: MapperType,
        // No VTables, all calls inlined
        pub fn cpuRead(self: *const Self, address: u16) u8 {
            return self.mapper.cpuRead(self, address);
        }
    };
}
```

### Thread Model

3-thread mailbox pattern:

1. **Main Thread:** Coordinator (minimal work)
2. **Emulation Thread:** RT-safe cycle-accurate emulation
3. **Render Thread:** Backend-agnostic rendering (comptime selection)
   - VulkanBackend (Wayland + Vulkan, default)
   - MovyBackend (Terminal rendering, optional)

---

## Testing

### Test Status

**See [docs/STATUS.md](docs/STATUS.md) for complete test breakdown and current status.**

```bash
# All tests
zig build test

# Specific categories
zig build test-unit           # Fast unit tests
zig build test-integration    # Integration tests
zig build bench-release       # Release benchmarks

# Adapt this pattern to run singular tests, this is simply an example.
zig test --dep RAMBO  -Mroot=tests/integration/mmc3_visual_regression_test.zig -MRAMBO=src/root.zig -ODebug 

# Short form (via build system)
zig build test-integration

# Target specific tests by filter, in this ppu, and return a summary of the tests outcomes based on criteria.
zig build test --summary { all | failures | success } -- ppu
```

### Test Breakdown

| Component | Tests | Status |
|-----------|-------|--------|
| CPU | ~280 | ‚úÖ All passing |
| PPU | ~90 | ‚úÖ All passing |
| APU | 135 | ‚úÖ All passing |
| Debugger | ~66 | ‚úÖ All passing |
| Integration | 94 | ‚úÖ All passing |
| Mailboxes | 57 | ‚úÖ All passing |
| Input System | 40 | ‚úÖ All passing |
| Cartridge | ~48 | ‚úÖ All passing |
| Threading | 14 | ‚ö†Ô∏è 13/14 passing |
| Config | ~30 | ‚úÖ All passing |
| iNES | 26 | ‚úÖ All passing |
| Snapshot | ~23 | ‚úÖ All passing |
| Bus & Memory | ~20 | ‚úÖ All passing |
| Comptime | 8 | ‚úÖ All passing |

### AccuracyCoin Validation

**Goal:** Pass all 128 AccuracyCoin tests (CPU, PPU, APU, timing)

**Current:** ‚úÖ **PASSING** - Full CPU/PPU validation complete
- Test status bytes: `$00 $00 $00 $00` (all tests passed)
- 600 frames executed, 53.6M instructions
- Zero failures detected

---

## Companion ROM Tooling

The `compiler/` directory is a Python workspace for building reference ROMs:

```bash
# Setup (once per machine)
uv run compiler toolchain

# Build AccuracyCoin test ROM
uv run compiler build-accuracycoin

# Microsoft BASIC port (in progress)
uv run compiler analyze-basic
uv run compiler preprocess-basic
```

Builds are byte-for-byte verified against canonical test ROMs. See `compiler/README.md` for details.

---

## Documentation

### For Users

- **[Documentation Hub](docs/README.md)** - Start here for navigation
- **[Current Status](docs/CURRENT-STATUS.md)** - Detailed implementation status
- **[Quick Start](QUICK-START.md)** - Getting started guide

### For Developers

- **[CLAUDE.md](CLAUDE.md)** - **Primary development reference**
- **[ARCHITECTURE.md](ARCHITECTURE.md)** - **Core patterns reference** (State/Logic, VBlank, DMA)
- **[Implementation Guides](docs/implementation/)** - Detailed implementation documentation
- **[Thread Architecture](docs/architecture/threading.md)** - Mailbox pattern details

### Architecture Diagrams

- **[Visual Architecture](docs/dot/)** - GraphViz diagrams of entire system
- **[System Overview](docs/dot/architecture.dot)** - Complete 3-thread architecture
- **[Component Diagrams](docs/dot/)** - CPU, PPU, APU, DMA detailed diagrams

---

## Project Structure

```
RAMBO/
‚îú‚îÄ‚îÄ src/
‚îÇ   ‚îú‚îÄ‚îÄ cpu/              # 6502 CPU emulation (State, Logic with power_on/reset, Execution, Microsteps, MicrostepTable)
‚îÇ   ‚îú‚îÄ‚îÄ ppu/              # 2C02 PPU emulation (State, Logic with power_on/reset, VBlank - self-contained black box)
‚îÇ   ‚îú‚îÄ‚îÄ apu/              # Audio Processing Unit (State, Logic with void tickFrameCounter, frame counter, channels)
‚îÇ   ‚îú‚îÄ‚îÄ dma/              # DMA subsystem (State, Logic, Dma - self-contained black box, RDY line signal)
‚îÇ   ‚îú‚îÄ‚îÄ bus/              # Memory bus (State, Logic, Inspection - routing, RAM, open bus, handlers)
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ handlers/     # 7 zero-size stateless handlers (RAM, PPU, APU, OAM DMA, Controller, Cartridge, Open Bus)
‚îÇ   ‚îú‚îÄ‚îÄ controller/       # Controller subsystem (State, Logic, ButtonState - 4021 shift register)
‚îÇ   ‚îú‚îÄ‚îÄ video/            # Rendering system
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ backends/     # VulkanBackend, MovyBackend
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ ...           # Wayland/Vulkan implementation
‚îÇ   ‚îú‚îÄ‚îÄ input/            # Input system (keyboard mapping)
‚îÇ   ‚îú‚îÄ‚îÄ debug/            # Debug utilities (frame dumping, etc.)
‚îÇ   ‚îú‚îÄ‚îÄ cartridge/        # Cartridge and mapper system
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ ines/         # iNES ROM parser
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ mappers/      # Mapper implementations + registry
‚îÇ   ‚îú‚îÄ‚îÄ emulation/        # Emulation coordination (State, clock, helpers)
‚îÇ   ‚îú‚îÄ‚îÄ debugger/         # Debugging system
‚îÇ   ‚îú‚îÄ‚îÄ mailboxes/        # Thread communication
‚îÇ   ‚îú‚îÄ‚îÄ threads/          # EmulationThread, RenderThread
‚îÇ   ‚îú‚îÄ‚îÄ snapshot/         # Save state system
‚îÇ   ‚îú‚îÄ‚îÄ config/           # Configuration management
‚îÇ   ‚îî‚îÄ‚îÄ main.zig          # Entry point
‚îú‚îÄ‚îÄ compiler/             # Python toolchain for assembling reference ROMs
‚îú‚îÄ‚îÄ tests/                # Test suite (see CURRENT-ISSUES.md)
‚îú‚îÄ‚îÄ docs/                 # Comprehensive documentation
‚îî‚îÄ‚îÄ build.zig             # Build configuration
```

---

## Performance

### Emulation Performance

- **FPS:** ~60 FPS (NTSC timing)
- **Frame Timing:** 16.67ms intervals (timer-driven)
- **Accuracy:** Cycle-accurate 6502, PPU rendering
- **Memory:** <2 MB working set

### CPU Usage

- Emulation thread: ~100% of one core
- Render thread: ~10-20% of one core
- Main thread: <1%

---

## Hardware Accuracy

### Implemented Behaviors

- ‚úÖ Read-Modify-Write dummy writes (RMW instructions)
- ‚úÖ Page crossing dummy reads (indexed addressing)
- ‚úÖ Open bus simulation (decay timer)
- ‚úÖ Zero page wrapping
- ‚úÖ NMI edge detection (falling edge trigger)
- ‚úÖ PPU warm-up period (29,658 cycles)
- ‚úÖ Sprite 0 hit detection
- ‚úÖ Sprite evaluation algorithm (8 sprite limit)

### Known Deviations

**CPU Timing:** Absolute,X/Y without page crossing: +1 cycle deviation
- **Impact:** Functionally correct, timing slightly off
- **Priority:** Medium (defer to post-playability)

---

## Dependencies

### External Libraries

**Configured in build.zig.zon:**

- **libxev:** Event loop library (timer-driven emulation)
- **zig-wayland:** Wayland protocol bindings (window management)
- **zli:** CLI argument parsing
- **movy:** Terminal rendering library (optional, requires `-Dwith_movy=true`)

### System Requirements

**Development:**
- Zig 0.15.1
- Linux with Wayland compositor
- Vulkan SDK (for shader compilation: `glslc`)

**Runtime:**
- Vulkan 1.0+ compatible GPU
- Wayland compositor (GNOME, KDE Plasma, Sway, etc.)
- System libraries: `wayland-client`, `vulkan`

---

## Contributing

### Development Principles

1. **Hardware Accuracy First** - Cycle-accurate over performance
2. **State/Logic Separation** - Hybrid pattern for all components
3. **RT-Safety** - Zero heap allocations in hot path
4. **Comptime Over Runtime** - Zero-cost abstractions
5. **Documentation First** - Code changes require doc updates

### Getting Started

1. Read [CLAUDE.md](CLAUDE.md) for development guide
2. Check [Current Status](docs/CURRENT-STATUS.md) for priorities
3. Review [Architecture Overview](docs/code-review/01-architecture.md) for patterns
4. Run tests: `zig build test`

### Testing Requirements

```bash
# Before committing
zig build test  # Verify no regressions (see CURRENT-ISSUES.md for current status)

# Verify no regressions
git diff --stat
```

---

## License

MIT License (see LICENSE file)

---

## Resources

### NES Hardware Documentation

- [NESDev Wiki](https://www.nesdev.org/wiki/) - Comprehensive NES documentation
- [6502 Reference](http://www.6502.org/) - CPU architecture
- [PPU Rendering](https://www.nesdev.org/wiki/PPU_rendering) - PPU details

### Zig Resources

- [Zig Language Reference](https://ziglang.org/documentation/master/)
- [Zig Standard Library](https://ziglang.org/documentation/master/std/)

---

**Last Updated:** 2025-11-09
**Version:** 0.2.0-alpha
**Status:** 1162/1184 tests passing (98.1%) - See [docs/STATUS.md](docs/STATUS.md)
**Current Focus:** Bus module extraction complete, Controller module consolidated, all major subsystems follow State/Logic black box pattern (CPU, PPU, APU, DMA, Controller, Bus)
