// Seed: 1704227623
module module_0 #(
    parameter id_1 = 32'd41
);
  logic [7:0][1] _id_1;
  wire id_2;
  logic id_3, id_4;
  if (-1) begin : LABEL_0
    begin : LABEL_1
      assign id_1 = id_2;
    end
  end else
    `define pp_5 0
  logic id_6, id_7[-1 : id_1];
  wire [-1 'b0 : `pp_5] id_8;
endmodule
module module_1 #(
    parameter id_0  = 32'd76,
    parameter id_11 = 32'd78,
    parameter id_12 = 32'd88,
    parameter id_3  = 32'd84,
    parameter id_4  = 32'd3
) (
    input tri0 _id_0
);
  logic id_2;
  ;
  wire _id_3;
  ;
  _id_4 :
  assert property (@(id_3 & -1) id_2)
    if (1'b0);
    else;
  logic id_5;
  uwire id_6;
  assign id_2 = id_5;
  parameter id_7 = 1'h0, id_8 = id_7, id_9 = {1}, id_10 = id_6;
  wire _id_11;
  wire _id_12;
  logic [7:0] id_13;
  wire id_14[id_11 : id_12], id_15[id_0  &  id_3 : id_0], id_16[1  +  -1 : id_4], id_17, id_18,
      id_19;
  assign id_6 = -1'b0 - id_16;
  id_20 :
  assert property (@(-1 or posedge 1 or posedge 1) 1) id_13[-1'h0] = id_12;
  module_0 modCall_1 ();
endmodule
