

================================================================
== Vivado HLS Report for 'Loop_4_proc'
================================================================
* Date:           Tue Mar 17 20:00:05 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      6.31|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         4|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     123|    104|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     131|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     254|    256|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |hw_output_V_value_V               |     +    |      0|  29|  13|           8|           8|
    |indvar_flatten_next_fu_133_p2     |     +    |      0|  14|   9|           3|           1|
    |p_hw_output_x_scan_1_fu_179_p2    |     +    |      0|  11|   8|           1|           2|
    |p_hw_output_y_scan_2_fu_165_p2    |     +    |      0|  11|   8|           1|           2|
    |p_439_fu_214_p2                   |     -    |      0|  29|  13|           8|           8|
    |p_443_fu_208_p2                   |     -    |      0|  29|  13|           8|           8|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|   0|   2|           1|           1|
    |tmp_last_V_fu_245_p2              |    and   |      0|   0|   2|           1|           1|
    |exitcond6_fu_139_p2               |   icmp   |      0|   0|   1|           2|           3|
    |exitcond_flatten_fu_127_p2        |   icmp   |      0|   0|   2|           3|           4|
    |p_442_fu_251_p2                   |   icmp   |      0|   0|   2|           4|           1|
    |p_444_fu_256_p2                   |   icmp   |      0|   0|   2|           4|           1|
    |tmp_1_fu_159_p2                   |   icmp   |      0|   0|   1|           2|           1|
    |tmp_3_mid1_fu_153_p2              |   icmp   |      0|   0|   1|           2|           1|
    |tmp_s_fu_240_p2                   |   icmp   |      0|   0|   1|           2|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|   0|   2|           1|           1|
    |p_447_fu_290_p3                   |  select  |      0|   0|   6|           1|           6|
    |p_hw_output_x_scan_s_fu_145_p3    |  select  |      0|   0|   2|           1|           1|
    |p_hw_output_y_scan_s_fu_171_p3    |  select  |      0|   0|   2|           1|           2|
    |tmp_15_fu_279_p3                  |  select  |      0|   0|   2|           1|           2|
    |tmp_3_mid2_fu_185_p3              |  select  |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 123| 104|          61|          63|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          4|    1|          4|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                         |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack       |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                        |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten_reg_94                           |   9|          2|    3|          6|
    |p_delayed_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_116                    |   9|          2|    2|          4|
    |p_hw_output_y_scan_1_reg_105                    |   9|          2|    2|          4|
    |p_mul_stencil_stream_V_value_V_blk_n            |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 120|         26|   16|         34|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_p_435_reg_346             |   8|   0|    8|          0|
    |ap_reg_pp0_iter2_p_439_reg_351             |   8|   0|    8|          0|
    |ap_reg_pp0_iter2_tmp_last_V_reg_367        |   1|   0|    1|          0|
    |exitcond6_reg_316                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_307                   |   1|   0|    1|          0|
    |indvar_flatten_reg_94                      |   3|   0|    3|          0|
    |p_435_reg_346                              |   8|   0|    8|          0|
    |p_439_reg_351                              |   8|   0|    8|          0|
    |p_442_reg_372                              |   1|   0|    1|          0|
    |p_444_reg_377                              |   1|   0|    1|          0|
    |p_hw_output_x_scan_2_reg_116               |   2|   0|    2|          0|
    |p_hw_output_x_scan_s_reg_321               |   2|   0|    2|          0|
    |p_hw_output_y_scan_1_reg_105               |   2|   0|    2|          0|
    |tmp_12_reg_357                             |   4|   0|    4|          0|
    |tmp_13_reg_362                             |   4|   0|    4|          0|
    |tmp_1_reg_331                              |   1|   0|    1|          0|
    |tmp_3_mid1_reg_326                         |   1|   0|    1|          0|
    |tmp_last_V_reg_367                         |   1|   0|    1|          0|
    |exitcond_flatten_reg_307                   |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 131|  32|   68|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_rst                                            |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_start                                          |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_done                                           | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_continue                                       |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_idle                                           | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_ready                                          | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|hw_output_V_value_V                               | out |    8|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_value_V_ap_vld                        | out |    1|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_value_V_ap_ack                        |  in |    1|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_last_V                                | out |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|hw_output_V_last_V_ap_vld                         | out |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|hw_output_V_last_V_ap_ack                         |  in |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|p_mul_stencil_stream_V_value_V_dout               |  in |   32|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_mul_stencil_stream_V_value_V_empty_n            |  in |    1|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_mul_stencil_stream_V_value_V_read               | out |    1|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_dout     |  in |   32|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (5)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (6)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_delayed_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (7)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (8)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i32* %p_delayed_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (9)  [1/1] 1.59ns
newFuncRoot:4  br label %.preheader


 <State 2>: 6.31ns
ST_2: indvar_flatten (11)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i3 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader56 ]

ST_2: p_hw_output_y_scan_1 (12)  [1/1] 0.00ns  loc: hls_target.cpp:301
.preheader:1  %p_hw_output_y_scan_1 = phi i2 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader56 ]

ST_2: p_hw_output_x_scan_2 (13)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i2 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader56 ]

ST_2: exitcond_flatten (14)  [1/1] 2.07ns
.preheader:3  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_2: indvar_flatten_next (15)  [1/1] 2.26ns
.preheader:4  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_2: StgValue_17 (16)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader56

ST_2: exitcond6 (19)  [1/1] 2.07ns  loc: hls_target.cpp:301
.preheader56:1  %exitcond6 = icmp eq i2 %p_hw_output_x_scan_2, -2

ST_2: p_hw_output_x_scan_s (20)  [1/1] 2.07ns  loc: hls_target.cpp:301
.preheader56:2  %p_hw_output_x_scan_s = select i1 %exitcond6, i2 0, i2 %p_hw_output_x_scan_2

ST_2: tmp_3_mid1 (21)  [1/1] 2.07ns  loc: hls_target.cpp:334
.preheader56:3  %tmp_3_mid1 = icmp eq i2 %p_hw_output_y_scan_1, 0

ST_2: tmp_1 (22)  [1/1] 2.07ns  loc: hls_target.cpp:334
.preheader56:4  %tmp_1 = icmp eq i2 %p_hw_output_y_scan_1, 1

ST_2: p_hw_output_y_scan_2 (24)  [1/1] 2.17ns  loc: hls_target.cpp:299
.preheader56:6  %p_hw_output_y_scan_2 = add i2 1, %p_hw_output_y_scan_1

ST_2: p_hw_output_y_scan_s (25)  [1/1] 2.07ns  loc: hls_target.cpp:301
.preheader56:7  %p_hw_output_y_scan_s = select i1 %exitcond6, i2 %p_hw_output_y_scan_2, i2 %p_hw_output_y_scan_1

ST_2: p_hw_output_x_scan_1 (50)  [1/1] 2.17ns  loc: hls_target.cpp:301
.preheader56:32  %p_hw_output_x_scan_1 = add i2 1, %p_hw_output_x_scan_s


 <State 3>: 4.77ns
ST_3: tmp_3_mid2 (23)  [1/1] 0.00ns  loc: hls_target.cpp:334 (grouped into LUT with out node tmp_last_V)
.preheader56:5  %tmp_3_mid2 = select i1 %exitcond6, i1 %tmp_3_mid1, i1 %tmp_1

ST_3: tmp_value_V_4 (28)  [1/1] 2.45ns  loc: hls_target.cpp:307
.preheader56:10  %tmp_value_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_mul_stencil_stream_V_value_V)

ST_3: tmp_value_V_5 (29)  [1/1] 2.45ns  loc: hls_target.cpp:312
.preheader56:11  %tmp_value_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_delayed_input_stencil_stream_V_value_V)

ST_3: p_435 (30)  [1/1] 0.00ns  loc: hls_target.cpp:318
.preheader56:12  %p_435 = trunc i32 %tmp_value_V_5 to i8

ST_3: p_s (31)  [1/1] 0.00ns  loc: hls_target.cpp:321
.preheader56:13  %p_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_value_V_4, i32 4, i32 7)

ST_3: p_438 (32)  [1/1] 0.00ns  loc: hls_target.cpp:321
.preheader56:14  %p_438 = zext i4 %p_s to i8

ST_3: p_443 (33)  [1/1] 2.32ns  loc: hls_target.cpp:326
.preheader56:15  %p_443 = sub i8 %p_438, %p_435

ST_3: p_439 (34)  [1/1] 2.32ns  loc: hls_target.cpp:322
.preheader56:16  %p_439 = sub i8 %p_435, %p_438

ST_3: tmp_12 (35)  [1/1] 0.00ns  loc: hls_target.cpp:325
.preheader56:17  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_439, i32 4, i32 7)

ST_3: tmp_13 (37)  [1/1] 0.00ns  loc: hls_target.cpp:327
.preheader56:19  %tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_443, i32 4, i32 7)

ST_3: tmp_s (46)  [1/1] 2.07ns  loc: hls_target.cpp:334
.preheader56:28  %tmp_s = icmp eq i2 %p_hw_output_x_scan_s, 1

ST_3: tmp_last_V (47)  [1/1] 2.07ns  loc: hls_target.cpp:334 (out node of the LUT)
.preheader56:29  %tmp_last_V = and i1 %tmp_s, %tmp_3_mid2


 <State 4>: 3.10ns
ST_4: p_442 (36)  [1/1] 3.10ns  loc: hls_target.cpp:325
.preheader56:18  %p_442 = icmp ne i4 %tmp_12, 0

ST_4: p_444 (38)  [1/1] 3.10ns  loc: hls_target.cpp:327
.preheader56:20  %p_444 = icmp ne i4 %tmp_13, 0


 <State 5>: 2.32ns
ST_5: empty (18)  [1/1] 0.00ns
.preheader56:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_5: tmp_4 (26)  [1/1] 0.00ns  loc: hls_target.cpp:302
.preheader56:8  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_5: StgValue_41 (27)  [1/1] 0.00ns  loc: hls_target.cpp:303
.preheader56:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: tmp (39)  [1/1] 0.00ns  loc: hls_target.cpp:330 (grouped into LUT with out node p_448)
.preheader56:21  %tmp = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_439, i32 2, i32 7)

ST_5: tmp_14 (40)  [1/1] 0.00ns  loc: hls_target.cpp:329 (grouped into LUT with out node p_448)
.preheader56:22  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_439, i32 2, i32 3)

ST_5: tmp_15 (41)  [1/1] 0.00ns  loc: hls_target.cpp:328 (grouped into LUT with out node p_448)
.preheader56:23  %tmp_15 = select i1 %p_444, i2 %tmp_14, i2 0

ST_5: tmp_5_cast (42)  [1/1] 0.00ns  loc: hls_target.cpp:329 (grouped into LUT with out node p_448)
.preheader56:24  %tmp_5_cast = zext i2 %tmp_15 to i6

ST_5: p_447 (43)  [1/1] 0.00ns  loc: hls_target.cpp:329 (grouped into LUT with out node p_448)
.preheader56:25  %p_447 = select i1 %p_442, i6 %tmp, i6 %tmp_5_cast

ST_5: p_447_cast (44)  [1/1] 0.00ns  loc: hls_target.cpp:329 (grouped into LUT with out node p_448)
.preheader56:26  %p_447_cast = zext i6 %p_447 to i8

ST_5: p_448 (45)  [1/1] 2.32ns  loc: hls_target.cpp:331 (out node of the LUT)
.preheader56:27  %p_448 = add i8 %p_447_cast, %p_435

ST_5: StgValue_49 (48)  [1/1] 0.00ns  loc: hls_target.cpp:339
.preheader56:30  call void @_ssdm_op_Write.ap_auto.volatile.i8P.i1P(i8* %hw_output_V_value_V, i1* %hw_output_V_last_V, i8 %p_448, i1 %tmp_last_V)

ST_5: empty_86 (49)  [1/1] 0.00ns  loc: hls_target.cpp:341
.preheader56:31  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4)

ST_5: StgValue_51 (51)  [1/1] 0.00ns  loc: hls_target.cpp:301
.preheader56:33  br label %.preheader


 <State 6>: 0.00ns
ST_6: StgValue_52 (53)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ p_mul_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_delayed_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7           (specmemcore      ) [ 0000000]
StgValue_8           (specmemcore      ) [ 0000000]
StgValue_9           (specinterface    ) [ 0000000]
StgValue_10          (specinterface    ) [ 0000000]
StgValue_11          (br               ) [ 0111110]
indvar_flatten       (phi              ) [ 0010000]
p_hw_output_y_scan_1 (phi              ) [ 0010000]
p_hw_output_x_scan_2 (phi              ) [ 0010000]
exitcond_flatten     (icmp             ) [ 0011110]
indvar_flatten_next  (add              ) [ 0111110]
StgValue_17          (br               ) [ 0000000]
exitcond6            (icmp             ) [ 0011000]
p_hw_output_x_scan_s (select           ) [ 0011000]
tmp_3_mid1           (icmp             ) [ 0011000]
tmp_1                (icmp             ) [ 0011000]
p_hw_output_y_scan_2 (add              ) [ 0000000]
p_hw_output_y_scan_s (select           ) [ 0111110]
p_hw_output_x_scan_1 (add              ) [ 0111110]
tmp_3_mid2           (select           ) [ 0000000]
tmp_value_V_4        (read             ) [ 0000000]
tmp_value_V_5        (read             ) [ 0000000]
p_435                (trunc            ) [ 0010110]
p_s                  (partselect       ) [ 0000000]
p_438                (zext             ) [ 0000000]
p_443                (sub              ) [ 0000000]
p_439                (sub              ) [ 0010110]
tmp_12               (partselect       ) [ 0010100]
tmp_13               (partselect       ) [ 0010100]
tmp_s                (icmp             ) [ 0000000]
tmp_last_V           (and              ) [ 0010110]
p_442                (icmp             ) [ 0010010]
p_444                (icmp             ) [ 0010010]
empty                (speclooptripcount) [ 0000000]
tmp_4                (specregionbegin  ) [ 0000000]
StgValue_41          (specpipeline     ) [ 0000000]
tmp                  (partselect       ) [ 0000000]
tmp_14               (partselect       ) [ 0000000]
tmp_15               (select           ) [ 0000000]
tmp_5_cast           (zext             ) [ 0000000]
p_447                (select           ) [ 0000000]
p_447_cast           (zext             ) [ 0000000]
p_448                (add              ) [ 0000000]
StgValue_49          (write            ) [ 0000000]
empty_86             (specregionend    ) [ 0000000]
StgValue_51          (br               ) [ 0111110]
StgValue_52          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_mul_stencil_stream_V_value_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_delayed_input_stencil_stream_V_value_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_delayed_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_value_V_4_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_4/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_value_V_5_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_5/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_49_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="8" slack="0"/>
<pin id="89" dir="0" index="4" bw="1" slack="2"/>
<pin id="90" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/5 "/>
</bind>
</comp>

<comp id="94" class="1005" name="indvar_flatten_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_hw_output_y_scan_1_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="1"/>
<pin id="107" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_hw_output_y_scan_1_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="2" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_hw_output_x_scan_2_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_hw_output_x_scan_2_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exitcond_flatten_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvar_flatten_next_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exitcond6_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_hw_output_x_scan_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="2" slack="0"/>
<pin id="148" dir="0" index="2" bw="2" slack="0"/>
<pin id="149" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_3_mid1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_mid1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_hw_output_y_scan_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_hw_output_y_scan_s_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="0" index="2" bw="2" slack="0"/>
<pin id="175" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_hw_output_x_scan_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_3_mid2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="1" slack="1"/>
<pin id="188" dir="0" index="2" bw="1" slack="1"/>
<pin id="189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_435_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_435/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="0" index="3" bw="4" slack="0"/>
<pin id="199" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_438_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_438/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_443_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_443/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_439_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_439/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="0" index="3" bw="4" slack="0"/>
<pin id="225" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_13_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="0" index="3" bw="4" slack="0"/>
<pin id="235" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="1"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_last_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_442_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_442/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_444_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="1"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_444/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="2"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="0" index="3" bw="4" slack="0"/>
<pin id="266" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_14_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="2"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="3" slack="0"/>
<pin id="275" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_15_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="0" index="2" bw="2" slack="0"/>
<pin id="283" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_5_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_447_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_447/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_447_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_447_cast/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_448_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="2"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_448/5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="exitcond_flatten_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="311" class="1005" name="indvar_flatten_next_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="316" class="1005" name="exitcond6_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="321" class="1005" name="p_hw_output_x_scan_s_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="1"/>
<pin id="323" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_3_mid1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_mid1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_hw_output_y_scan_s_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_hw_output_x_scan_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_435_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2"/>
<pin id="348" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_435 "/>
</bind>
</comp>

<comp id="351" class="1005" name="p_439_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2"/>
<pin id="353" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_439 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_12_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_13_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_last_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="2"/>
<pin id="369" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="372" class="1005" name="p_442_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_442 "/>
</bind>
</comp>

<comp id="377" class="1005" name="p_444_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_444 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="91"><net_src comp="68" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="98" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="98" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="120" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="120" pin="4"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="109" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="109" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="109" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="139" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="109" pin="4"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="145" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="193"><net_src comp="78" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="72" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="207"><net_src comp="194" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="190" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="190" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="204" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="208" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="185" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="284"><net_src comp="270" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="261" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="301" pin="2"/><net_sink comp="84" pin=3"/></net>

<net id="310"><net_src comp="127" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="133" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="319"><net_src comp="139" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="324"><net_src comp="145" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="329"><net_src comp="153" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="334"><net_src comp="159" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="339"><net_src comp="171" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="344"><net_src comp="179" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="349"><net_src comp="190" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="354"><net_src comp="214" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="360"><net_src comp="220" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="365"><net_src comp="230" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="370"><net_src comp="245" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="375"><net_src comp="251" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="380"><net_src comp="256" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="279" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {5 }
	Port: hw_output_V_last_V | {5 }
 - Input state : 
	Port: Loop_4_proc : hw_output_V_value_V | {}
	Port: Loop_4_proc : hw_output_V_last_V | {}
	Port: Loop_4_proc : p_mul_stencil_stream_V_value_V | {3 }
	Port: Loop_4_proc : p_delayed_input_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_17 : 2
		exitcond6 : 1
		p_hw_output_x_scan_s : 2
		tmp_3_mid1 : 1
		tmp_1 : 1
		p_hw_output_y_scan_2 : 1
		p_hw_output_y_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_438 : 1
		p_443 : 2
		p_439 : 2
		tmp_12 : 3
		tmp_13 : 3
		tmp_last_V : 1
	State 4
	State 5
		tmp_15 : 1
		tmp_5_cast : 2
		p_447 : 3
		p_447_cast : 4
		p_448 : 5
		StgValue_49 : 6
		empty_86 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_133 |    14   |    9    |
|    add   | p_hw_output_y_scan_2_fu_165 |    11   |    8    |
|          | p_hw_output_x_scan_1_fu_179 |    11   |    8    |
|          |         p_448_fu_301        |    29   |    13   |
|----------|-----------------------------|---------|---------|
|    sub   |         p_443_fu_208        |    29   |    13   |
|          |         p_439_fu_214        |    29   |    13   |
|----------|-----------------------------|---------|---------|
|          | p_hw_output_x_scan_s_fu_145 |    0    |    2    |
|          | p_hw_output_y_scan_s_fu_171 |    0    |    2    |
|  select  |      tmp_3_mid2_fu_185      |    0    |    2    |
|          |        tmp_15_fu_279        |    0    |    2    |
|          |         p_447_fu_290        |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_127   |    0    |    1    |
|          |       exitcond6_fu_139      |    0    |    1    |
|          |      tmp_3_mid1_fu_153      |    0    |    1    |
|   icmp   |         tmp_1_fu_159        |    0    |    1    |
|          |         tmp_s_fu_240        |    0    |    1    |
|          |         p_442_fu_251        |    0    |    2    |
|          |         p_444_fu_256        |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |      tmp_last_V_fu_245      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |   tmp_value_V_4_read_fu_72  |    0    |    0    |
|          |   tmp_value_V_5_read_fu_78  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_49_write_fu_84   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         p_435_fu_190        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          p_s_fu_194         |    0    |    0    |
|          |        tmp_12_fu_220        |    0    |    0    |
|partselect|        tmp_13_fu_230        |    0    |    0    |
|          |          tmp_fu_261         |    0    |    0    |
|          |        tmp_14_fu_270        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_438_fu_204        |    0    |    0    |
|   zext   |      tmp_5_cast_fu_286      |    0    |    0    |
|          |      p_447_cast_fu_297      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   123   |    89   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      exitcond6_reg_316     |    1   |
|  exitcond_flatten_reg_307  |    1   |
| indvar_flatten_next_reg_311|    3   |
|    indvar_flatten_reg_94   |    3   |
|        p_435_reg_346       |    8   |
|        p_439_reg_351       |    8   |
|        p_442_reg_372       |    1   |
|        p_444_reg_377       |    1   |
|p_hw_output_x_scan_1_reg_341|    2   |
|p_hw_output_x_scan_2_reg_116|    2   |
|p_hw_output_x_scan_s_reg_321|    2   |
|p_hw_output_y_scan_1_reg_105|    2   |
|p_hw_output_y_scan_s_reg_336|    2   |
|       tmp_12_reg_357       |    4   |
|       tmp_13_reg_362       |    4   |
|        tmp_1_reg_331       |    1   |
|     tmp_3_mid1_reg_326     |    1   |
|     tmp_last_V_reg_367     |    1   |
+----------------------------+--------+
|            Total           |   47   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   123  |   89   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   47   |    -   |
+-----------+--------+--------+
|   Total   |   170  |   89   |
+-----------+--------+--------+
