Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/common/qsys/bf_time_pcm.qsys --synthesis=VERILOG --output-directory=/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys/bf_time_pcm.qsys
Progress: Reading input file
Warning: Invalid device family name in input file: Stratix III
Warning: Invalid device name in input file: EP3SL150F1152C2
Progress: Adding clk [clock_source 13.0]
Warning: clk: Used clock_source 16.0 (instead of 13.0)
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Warning: cpu: Used altera_nios2_qsys 16.0 (instead of 13.0)
Progress: Parameterizing module cpu
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Warning: timer: Used altera_avalon_timer 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Warning: jtag_uart: Used altera_avalon_jtag_uart 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Warning: sysid: Used altera_avalon_sysid_qsys 16.0 (instead of 13.0)
Progress: Parameterizing module sysid
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Warning: onchip_memory: Used altera_avalon_onchip_memory2 16.0 (instead of 13.0.1.99.2)
Progress: Parameterizing module onchip_memory
Progress: Adding mic_if [mic_if 1.0]
Progress: Parameterizing module mic_if
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: bf_time_pcm.cpu: Nios II Classic cores are no longer recommended for new projects
Info: bf_time_pcm.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: bf_time_pcm.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: bf_time_pcm.sysid: Time stamp will be automatically updated when this component is generated.
Info: bf_time_pcm: Generating bf_time_pcm "bf_time_pcm" for QUARTUS_SYNTH
Info: cpu: Starting RTL generation for module 'bf_time_pcm_cpu'
Info: cpu:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/eperlcmd -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=bf_time_pcm_cpu --dir=/tmp/alt7845_7894003400444919252.dir/0001_cpu_gen/ --quartus_bindir=/opt/altera_lite/16.0/quartus/linux64 --verilog --config=/tmp/alt7845_7894003400444919252.dir/0001_cpu_gen//bf_time_pcm_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.11.10 01:51:39 (*) Starting Nios II generation
Info: cpu: # 2018.11.10 01:51:39 (*)   Checking for plaintext license.
Info: cpu: # 2018.11.10 01:51:40 (*)   Couldn't query license setup in Quartus directory /opt/altera_lite/16.0/quartus/linux64
Info: cpu: # 2018.11.10 01:51:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.11.10 01:51:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.11.10 01:51:40 (*)   Plaintext license not found.
Info: cpu: # 2018.11.10 01:51:40 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.11.10 01:51:41 (*)   Couldn't query license setup in Quartus directory /opt/altera_lite/16.0/quartus/linux64
Info: cpu: # 2018.11.10 01:51:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.11.10 01:51:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.11.10 01:51:41 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.11.10 01:51:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.11.10 01:51:41 (*)   Creating all objects for CPU
Info: cpu: # 2018.11.10 01:51:41 (*)     Testbench
Info: cpu: # 2018.11.10 01:51:41 (*)     Instruction decoding
Info: cpu: # 2018.11.10 01:51:41 (*)       Instruction fields
Info: cpu: # 2018.11.10 01:51:41 (*)       Instruction decodes
Info: cpu: # 2018.11.10 01:51:42 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.11.10 01:51:42 (*)       Instruction controls
Info: cpu: # 2018.11.10 01:51:42 (*)     Pipeline frontend
Info: cpu: # 2018.11.10 01:51:42 (*)     Pipeline backend
Info: cpu: # 2018.11.10 01:51:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.11.10 01:51:48 (*)   Creating encrypted RTL
Info: cpu: # 2018.11.10 01:51:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'bf_time_pcm_cpu'
Info: cpu: "bf_time_pcm" instantiated altera_nios2_qsys "cpu"
Info: timer: Starting RTL generation for module 'bf_time_pcm_timer'
Info: timer:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64//perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64//perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=bf_time_pcm_timer --dir=/tmp/alt7845_7894003400444919252.dir/0002_timer_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7845_7894003400444919252.dir/0002_timer_gen//bf_time_pcm_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'bf_time_pcm_timer'
Info: timer: "bf_time_pcm" instantiated altera_avalon_timer "timer"
Info: jtag_uart: Starting RTL generation for module 'bf_time_pcm_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=bf_time_pcm_jtag_uart --dir=/tmp/alt7845_7894003400444919252.dir/0003_jtag_uart_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7845_7894003400444919252.dir/0003_jtag_uart_gen//bf_time_pcm_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'bf_time_pcm_jtag_uart'
Info: jtag_uart: "bf_time_pcm" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid: "bf_time_pcm" instantiated altera_avalon_sysid_qsys "sysid"
Info: onchip_memory: Starting RTL generation for module 'bf_time_pcm_onchip_memory'
Info: onchip_memory:   Generation command is [exec /opt/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.0/quartus/linux64/perl/lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.0/quartus/sopc_builder/bin -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=bf_time_pcm_onchip_memory --dir=/tmp/alt7845_7894003400444919252.dir/0005_onchip_memory_gen/ --quartus_dir=/opt/altera_lite/16.0/quartus --verilog --config=/tmp/alt7845_7894003400444919252.dir/0005_onchip_memory_gen//bf_time_pcm_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'bf_time_pcm_onchip_memory'
Info: onchip_memory: "bf_time_pcm" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: mic_if: "bf_time_pcm" instantiated mic_if "mic_if"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "bf_time_pcm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "bf_time_pcm" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "bf_time_pcm" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_agent"
Info: cpu_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_agent"
Info: cpu_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/ip/bf_time_pcm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: bf_time_pcm: Done "bf_time_pcm" with 30 modules, 58 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
