<stg><name>check</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="34">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="1" to="15">
<condition id="33">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="9">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="10">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="10" to="11">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="11" to="12">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="12" to="13">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="13" to="14">
<condition id="48">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="13" to="15">
<condition id="47">
<or_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="14" to="15">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="15" to="17">
<condition id="51">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
<literal name="tmp_29_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="15" to="16">
<condition id="53">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="16" to="17">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %p_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_V)

]]></node>
<StgValue><ssdm name="p_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_i = icmp eq i8 %p_V_read, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_i, label %.critedge, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="10" bw="10" op_0_bw="8">
<![CDATA[
:0  %tmp_i_cast = sext i8 %p_V_read to i10

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8">
<![CDATA[
:1  %side_V_load = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="10" op_0_bw="8">
<![CDATA[
:2  %tmp_26_i_cast = zext i8 %side_V_load to i10

]]></node>
<StgValue><ssdm name="tmp_26_i_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="30" st_id="7" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="31" st_id="8" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="32" st_id="9" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="33" st_id="10" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="34" st_id="11" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="35" st_id="12" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="36" st_id="13" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_27_i = srem i10 %tmp_i_cast, %tmp_26_i_cast

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="37" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="10">
<![CDATA[
:4  %r_V = trunc i10 %tmp_27_i to i8

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="38" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_28_i = icmp eq i8 %r_V, 0

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="39" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_28_i, label %.critedge, label %left_colour_match.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_colour_match.exit:0  %this_assign_i = add i8 %p_V_read, -1

]]></node>
<StgValue><ssdm name="this_assign_i"/></StgValue>
</operation>

<operation id="41" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="64" op_0_bw="8">
<![CDATA[
left_colour_match.exit:1  %tmp_i_i = zext i8 %this_assign_i to i64

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="42" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:2  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="6">
<![CDATA[
left_colour_match.exit:3  %tile_V = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="44" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:4  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="2" op_0_bw="6">
<![CDATA[
left_colour_match.exit:5  %rot_V = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="46" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="8">
<![CDATA[
left_colour_match.exit:11  %tmp_i2_i = zext i8 %p_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_i2_i"/></StgValue>
</operation>

<operation id="47" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:12  %pp_tile_V_addr_5 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i2_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_5"/></StgValue>
</operation>

<operation id="48" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="6">
<![CDATA[
left_colour_match.exit:13  %tile_V_5 = load i8* %pp_tile_V_addr_5, align 2

]]></node>
<StgValue><ssdm name="tile_V_5"/></StgValue>
</operation>

<operation id="49" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:14  %pp_rot_V_addr_4 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i2_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_4"/></StgValue>
</operation>

<operation id="50" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="6">
<![CDATA[
left_colour_match.exit:15  %rot_V_5 = load i2* %pp_rot_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="rot_V_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="51" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="6">
<![CDATA[
left_colour_match.exit:3  %tile_V = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="2" op_0_bw="6">
<![CDATA[
left_colour_match.exit:5  %rot_V = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
left_colour_match.exit:6  %r_V_9 = add i2 %rot_V, 1

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
left_colour_match.exit:7  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_9)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="10">
<![CDATA[
left_colour_match.exit:8  %tmp_23 = zext i10 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:9  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="tiles_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="8">
<![CDATA[
left_colour_match.exit:10  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="58" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="6">
<![CDATA[
left_colour_match.exit:13  %tile_V_5 = load i8* %pp_tile_V_addr_5, align 2

]]></node>
<StgValue><ssdm name="tile_V_5"/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="2" op_0_bw="6">
<![CDATA[
left_colour_match.exit:15  %rot_V_5 = load i2* %pp_rot_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="rot_V_5"/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
left_colour_match.exit:16  %r_V_s = add i2 %rot_V_5, -1

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
left_colour_match.exit:17  %tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_5, i2 %r_V_s)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="10">
<![CDATA[
left_colour_match.exit:18  %tmp_25 = zext i10 %tmp_24 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_colour_match.exit:19  %tiles_V_addr_4 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="tiles_V_addr_4"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="8">
<![CDATA[
left_colour_match.exit:20  %tiles_V_load_3 = load i4* %tiles_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="65" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="8">
<![CDATA[
left_colour_match.exit:10  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="66" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="8">
<![CDATA[
left_colour_match.exit:20  %tiles_V_load_3 = load i4* %tiles_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_3"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
left_colour_match.exit:21  %tmp_29_i = icmp eq i4 %tiles_V_load, %tiles_V_load_3

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_28_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
left_colour_match.exit:22  br i1 %tmp_29_i, label %.critedge, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="8">
<![CDATA[
.critedge:0  %side_V_load_2 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_2"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:1  %up_V = sub i8 %p_V_read, %side_V_load_2

]]></node>
<StgValue><ssdm name="up_V"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.critedge:2  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:3  br i1 %tmp_32, label %._crit_edge, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i_i3 = zext i8 %up_V to i64

]]></node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pp_tile_V_addr_6 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i3

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_6"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="6">
<![CDATA[
:2  %tile_V_6 = load i8* %pp_tile_V_addr_6, align 2

]]></node>
<StgValue><ssdm name="tile_V_6"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %pp_rot_V_addr_5 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i3

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="2" op_0_bw="6">
<![CDATA[
:4  %rot_V_6 = load i2* %pp_rot_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="rot_V_6"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="8">
<![CDATA[
:10  %tmp_i3_i = zext i8 %p_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_i3_i"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %pp_tile_V_addr_7 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i3_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="6">
<![CDATA[
:12  %tile_V_7 = load i8* %pp_tile_V_addr_7, align 2

]]></node>
<StgValue><ssdm name="tile_V_7"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %pp_rot_V_addr_6 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i3_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_6"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="6">
<![CDATA[
:14  %rot_V_7 = load i2* %pp_rot_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="rot_V_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="83" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="6">
<![CDATA[
:2  %tile_V_6 = load i8* %pp_tile_V_addr_6, align 2

]]></node>
<StgValue><ssdm name="tile_V_6"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="2" op_0_bw="6">
<![CDATA[
:4  %rot_V_6 = load i2* %pp_rot_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="rot_V_6"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %r_V_1 = xor i2 %rot_V_6, -2

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:6  %tmp_26 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_6, i2 %r_V_1)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="10">
<![CDATA[
:7  %tmp_27 = zext i10 %tmp_26 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tiles_V_addr_5 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="tiles_V_addr_5"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="8">
<![CDATA[
:9  %tiles_V_load_4 = load i4* %tiles_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_4"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="6">
<![CDATA[
:12  %tile_V_7 = load i8* %pp_tile_V_addr_7, align 2

]]></node>
<StgValue><ssdm name="tile_V_7"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="6">
<![CDATA[
:14  %rot_V_7 = load i2* %pp_rot_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="rot_V_7"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:15  %tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_7, i2 %rot_V_7)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="10">
<![CDATA[
:16  %tmp_29 = zext i10 %tmp_28 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %tiles_V_addr_6 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="tiles_V_addr_6"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="8">
<![CDATA[
:18  %tiles_V_load_5 = load i4* %tiles_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="96" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="8">
<![CDATA[
:9  %tiles_V_load_4 = load i4* %tiles_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_4"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="8">
<![CDATA[
:18  %tiles_V_load_5 = load i4* %tiles_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_5"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:19  %tmp_i6 = icmp eq i4 %tiles_V_load_4, %tiles_V_load_5

]]></node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_28_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp><and_exp><literal name="tmp_29_i" val="1"/>
<literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge:0  %tmp_s = phi i1 [ false, %left_colour_match.exit ], [ %tmp_i6, %2 ], [ true, %.critedge ]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1  ret i1 %tmp_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
