Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 18:00:44 2023
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.461        0.000                      0                 1064        0.121        0.000                      0                 1064        4.020        0.000                       0                   407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.461        0.000                      0                 1064        0.121        0.000                      0                 1064        4.020        0.000                       0                   407  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 16.044ns (88.812%)  route 2.021ns (11.188%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          1.021    23.218    ss0/p_0_in
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.616    24.957    ss0/CLK_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[15]/C
                         clock pessimism              0.187    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X11Y100        FDSE (Setup_fdse_C_S)       -0.429    24.680    ss0/p_sum_small_reg[15]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                         -23.218    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 16.044ns (88.812%)  route 2.021ns (11.188%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          1.021    23.218    ss0/p_0_in
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.616    24.957    ss0/CLK_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[22]/C
                         clock pessimism              0.187    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X11Y100        FDSE (Setup_fdse_C_S)       -0.429    24.680    ss0/p_sum_small_reg[22]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                         -23.218    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 16.044ns (88.812%)  route 2.021ns (11.188%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          1.021    23.218    ss0/p_0_in
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.616    24.957    ss0/CLK_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[24]/C
                         clock pessimism              0.187    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X11Y100        FDSE (Setup_fdse_C_S)       -0.429    24.680    ss0/p_sum_small_reg[24]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                         -23.218    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 16.044ns (88.812%)  route 2.021ns (11.188%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          1.021    23.218    ss0/p_0_in
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.616    24.957    ss0/CLK_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[29]/C
                         clock pessimism              0.187    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X11Y100        FDSE (Setup_fdse_C_S)       -0.429    24.680    ss0/p_sum_small_reg[29]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                         -23.218    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 16.044ns (88.812%)  route 2.021ns (11.188%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          1.021    23.218    ss0/p_0_in
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.616    24.957    ss0/CLK_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[4]/C
                         clock pessimism              0.187    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X11Y100        FDSE (Setup_fdse_C_S)       -0.429    24.680    ss0/p_sum_small_reg[4]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                         -23.218    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 16.044ns (88.812%)  route 2.021ns (11.188%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          1.021    23.218    ss0/p_0_in
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.616    24.957    ss0/CLK_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[5]/C
                         clock pessimism              0.187    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X11Y100        FDSE (Setup_fdse_C_S)       -0.429    24.680    ss0/p_sum_small_reg[5]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                         -23.218    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 16.044ns (88.812%)  route 2.021ns (11.188%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          1.021    23.218    ss0/p_0_in
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.616    24.957    ss0/CLK_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[6]/C
                         clock pessimism              0.187    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X11Y100        FDSE (Setup_fdse_C_S)       -0.429    24.680    ss0/p_sum_small_reg[6]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                         -23.218    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.065ns  (logic 16.044ns (88.812%)  route 2.021ns (11.188%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 24.957 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          1.021    23.218    ss0/p_0_in
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.616    24.957    ss0/CLK_IBUF_BUFG
    SLICE_X11Y100        FDSE                                         r  ss0/p_sum_small_reg[7]/C
                         clock pessimism              0.187    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X11Y100        FDSE (Setup_fdse_C_S)       -0.429    24.680    ss0/p_sum_small_reg[7]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                         -23.218    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.773ns  (logic 16.044ns (90.270%)  route 1.729ns (9.730%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 24.783 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          0.729    22.927    ss0/p_0_in
    SLICE_X11Y99         FDSE                                         r  ss0/p_sum_small_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.442    24.783    ss0/CLK_IBUF_BUFG
    SLICE_X11Y99         FDSE                                         r  ss0/p_sum_small_reg[0]/C
                         clock pessimism              0.271    25.054    
                         clock uncertainty           -0.035    25.019    
    SLICE_X11Y99         FDSE (Setup_fdse_C_S)       -0.429    24.590    ss0/p_sum_small_reg[0]
  -------------------------------------------------------------------
                         required time                         24.590    
                         arrival time                         -22.927    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 ss0/p_sum0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/p_sum_small_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.773ns  (logic 16.044ns (90.270%)  route 1.729ns (9.730%))
  Logic Levels:           9  (DSP48E1=8 LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 24.783 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.633     5.153    ss0/CLK_IBUF_BUFG
    DSP48_X0Y31          DSP48E1                                      r  ss0/p_sum0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.564 r  ss0/p_sum0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.566    ss0/p_sum0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.279 r  ss0/p_sum0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.281    ss0/p_sum0__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.994 r  ss0/p_sum0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.996    ss0/p_sum0__1_n_106
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.709 r  ss0/p_sum0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.711    ss0/p_sum0__2_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.424 r  ss0/p_sum0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    14.426    ss0/p_sum0__3_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.139 r  ss0/p_sum0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    16.141    ss0/p_sum0__4_n_106
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.854 r  ss0/p_sum0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    17.856    ss0/p_sum0__5_n_106
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.569 r  ss0/p_sum0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    19.571    ss0/p_sum0__6_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    21.089 r  ss0/p_sum0__7/P[31]
                         net (fo=1, routed)           0.984    22.074    ss0/p_sum0__7_n_74
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124    22.198 r  ss0/p_sum_small[30]_i_1/O
                         net (fo=31, routed)          0.729    22.927    ss0/p_0_in
    SLICE_X11Y99         FDSE                                         r  ss0/p_sum_small_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.442    24.783    ss0/CLK_IBUF_BUFG
    SLICE_X11Y99         FDSE                                         r  ss0/p_sum_small_reg[10]/C
                         clock pessimism              0.271    25.054    
                         clock uncertainty           -0.035    25.019    
    SLICE_X11Y99         FDSE (Setup_fdse_C_S)       -0.429    24.590    ss0/p_sum_small_reg[10]
  -------------------------------------------------------------------
                         required time                         24.590    
                         arrival time                         -22.927    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.563     1.446    ss0/CLK_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ss0/data_hldr_reg[6][5]/Q
                         net (fo=1, routed)           0.056     1.643    ss0/data_hldr_reg[6]_3[5]
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.960    ss0/CLK_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[7][5]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.076     1.522    ss0/data_hldr_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[11][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[13][8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.291%)  route 0.439ns (75.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.560     1.443    ss0/CLK_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  ss0/data_hldr_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ss0/data_hldr_reg[11][8]/Q
                         net (fo=2, routed)           0.439     2.024    ss0/data_hldr_reg_n_0_[11][8]
    SLICE_X10Y101        SRL16E                                       r  ss0/data_hldr_reg[13][8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.922     2.050    ss0/CLK_IBUF_BUFG
    SLICE_X10Y101        SRL16E                                       r  ss0/data_hldr_reg[13][8]_srl2/CLK
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.903    ss0/data_hldr_reg[13][8]_srl2
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.563     1.446    ss0/CLK_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ss0/data_hldr_reg[6][2]/Q
                         net (fo=1, routed)           0.056     1.643    ss0/data_hldr_reg[6]_3[2]
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.960    ss0/CLK_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[7][2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.075     1.521    ss0/data_hldr_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[11][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[13][14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.899%)  route 0.449ns (76.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.560     1.443    ss0/CLK_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  ss0/data_hldr_reg[11][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ss0/data_hldr_reg[11][14]/Q
                         net (fo=2, routed)           0.449     2.033    ss0/data_hldr_reg_n_0_[11][14]
    SLICE_X10Y101        SRL16E                                       r  ss0/data_hldr_reg[13][14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.922     2.050    ss0/CLK_IBUF_BUFG
    SLICE_X10Y101        SRL16E                                       r  ss0/data_hldr_reg[13][14]_srl2/CLK
                         clock pessimism             -0.249     1.801    
    SLICE_X10Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.910    ss0/data_hldr_reg[13][14]_srl2
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.563     1.446    ss0/CLK_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ss0/data_hldr_reg[6][4]/Q
                         net (fo=1, routed)           0.056     1.643    ss0/data_hldr_reg[6]_3[4]
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.832     1.960    ss0/CLK_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  ss0/data_hldr_reg[7][4]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X11Y91         FDRE (Hold_fdre_C_D)         0.071     1.517    ss0/data_hldr_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[11][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.558     1.441    ss0/CLK_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ss0/data_hldr_reg[10][6]/Q
                         net (fo=2, routed)           0.068     1.650    ss0/data_hldr_reg_n_0_[10][6]
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.825     1.953    ss0/CLK_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[11][6]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.078     1.519    ss0/data_hldr_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.558     1.441    ss0/CLK_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ss0/data_hldr_reg[10][3]/Q
                         net (fo=2, routed)           0.068     1.650    ss0/data_hldr_reg_n_0_[10][3]
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.825     1.953    ss0/CLK_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[11][3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.076     1.517    ss0/data_hldr_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[16][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.647     1.531    ss0/CLK_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  ss0/data_hldr_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  ss0/data_hldr_reg[15][6]/Q
                         net (fo=2, routed)           0.070     1.742    ss0/data_hldr_reg_n_0_[15][6]
    SLICE_X11Y101        FDRE                                         r  ss0/data_hldr_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.922     2.050    ss0/CLK_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  ss0/data_hldr_reg[16][6]/C
                         clock pessimism             -0.519     1.531    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.078     1.609    ss0/data_hldr_reg[16][6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.558     1.441    ss0/CLK_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ss0/data_hldr_reg[10][0]/Q
                         net (fo=2, routed)           0.068     1.650    ss0/data_hldr_reg_n_0_[10][0]
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.825     1.953    ss0/CLK_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  ss0/data_hldr_reg[11][0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.075     1.516    ss0/data_hldr_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[15][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ss0/data_hldr_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.647     1.531    ss0/CLK_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  ss0/data_hldr_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  ss0/data_hldr_reg[15][5]/Q
                         net (fo=2, routed)           0.070     1.742    ss0/data_hldr_reg_n_0_[15][5]
    SLICE_X11Y101        FDRE                                         r  ss0/data_hldr_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.922     2.050    ss0/CLK_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  ss0/data_hldr_reg[16][5]/C
                         clock pessimism             -0.519     1.531    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.076     1.607    ss0/data_hldr_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         20.000      16.000     XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y30    ss0/conv_hldr_reg[13]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y40    ss0/conv_hldr_reg[18]/CLK
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X0Y41    ss0/n_sum0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X0Y42    ss0/n_sum0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X0Y43    ss0/n_sum0__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X0Y44    ss0/n_sum0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X0Y46    ss0/n_sum0__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X0Y31    ss0/p_sum0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y99   ss0/data_hldr_reg[13][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y99   ss0/data_hldr_reg[13][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y101  ss0/data_hldr_reg[13][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y101  ss0/data_hldr_reg[13][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y101  ss0/data_hldr_reg[13][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y101  ss0/data_hldr_reg[13][11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y101  ss0/data_hldr_reg[13][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y101  ss0/data_hldr_reg[13][12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y101  ss0/data_hldr_reg[13][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         15.000      14.020     SLICE_X10Y101  ss0/data_hldr_reg[13][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y99   ss0/data_hldr_reg[13][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y99   ss0/data_hldr_reg[13][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y101  ss0/data_hldr_reg[13][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y101  ss0/data_hldr_reg[13][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y101  ss0/data_hldr_reg[13][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y101  ss0/data_hldr_reg[13][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y101  ss0/data_hldr_reg[13][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y101  ss0/data_hldr_reg[13][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y101  ss0/data_hldr_reg[13][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y101  ss0/data_hldr_reg[13][13]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 3.964ns (44.844%)  route 4.876ns (55.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.741     5.262    CLK_IBUF_BUFG
    SLICE_X16Y100        FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE (Prop_fdre_C_Q)         0.456     5.718 r  LED_reg[9]/Q
                         net (fo=1, routed)           4.876    10.594    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         3.508    14.102 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.102    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.476ns  (logic 4.032ns (47.577%)  route 4.443ns (52.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.539     5.060    CLK_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  LED_reg[5]/Q
                         net (fo=1, routed)           4.443    10.021    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.536 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.536    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 3.957ns (48.560%)  route 4.191ns (51.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.740     5.261    CLK_IBUF_BUFG
    SLICE_X16Y103        FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_fdre_C_Q)         0.456     5.717 r  LED_reg[7]/Q
                         net (fo=1, routed)           4.191     9.909    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.409 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.409    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 3.960ns (48.777%)  route 4.159ns (51.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.741     5.262    CLK_IBUF_BUFG
    SLICE_X16Y101        FDRE                                         r  LED_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.456     5.718 r  LED_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           4.159     9.877    LED_reg[9]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.381 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.381    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.153ns (50.989%)  route 3.992ns (49.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.535     5.056    CLK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.478     5.534 r  LED_reg[11]/Q
                         net (fo=1, routed)           3.992     9.525    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.675    13.200 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.200    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 4.150ns (51.096%)  route 3.972ns (48.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.539     5.060    CLK_IBUF_BUFG
    SLICE_X12Y73         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDSE (Prop_fdse_C_Q)         0.478     5.538 r  LED_reg[2]/Q
                         net (fo=1, routed)           3.972     9.510    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.672    13.182 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.182    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 4.156ns (52.036%)  route 3.831ns (47.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.539     5.060    CLK_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.478     5.538 r  LED_reg[6]/Q
                         net (fo=1, routed)           3.831     9.369    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.678    13.047 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.047    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.847ns  (logic 4.027ns (51.316%)  route 3.820ns (48.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.539     5.060    CLK_IBUF_BUFG
    SLICE_X12Y73         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDSE (Prop_fdse_C_Q)         0.518     5.578 r  LED_reg[3]/Q
                         net (fo=1, routed)           3.820     9.398    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.907 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.907    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.697ns  (logic 4.043ns (52.529%)  route 3.654ns (47.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.535     5.056    CLK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     5.574 r  LED_reg[10]/Q
                         net (fo=1, routed)           3.654     9.228    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.753 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.753    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.164ns (55.233%)  route 3.375ns (44.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.539     5.060    CLK_IBUF_BUFG
    SLICE_X12Y73         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDSE (Prop_fdse_C_Q)         0.478     5.538 r  LED_reg[4]/Q
                         net (fo=1, routed)           3.375     8.912    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.686    12.598 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.598    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.476ns (70.329%)  route 0.623ns (29.671%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.672     1.556    get_tx/CLK_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  get_tx/running_reg/Q
                         net (fo=16, routed)          0.240     1.936    get_tx/running_reg_0
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.051     1.987 r  get_tx/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.383     2.370    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.284     3.654 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     3.654    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.395ns (62.626%)  route 0.832ns (37.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.435    CLK_IBUF_BUFG
    SLICE_X12Y73         FDSE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDSE (Prop_fdse_C_Q)         0.164     1.599 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.832     2.432    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.662 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.662    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.360ns (59.844%)  route 0.913ns (40.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.549     1.432    CLK_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.913     2.486    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.705 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.705    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.423ns (61.186%)  route 0.903ns (38.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.903     2.491    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.275     3.767 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.767    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.372ns (58.711%)  route 0.965ns (41.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.965     2.569    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.778 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.778    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.380ns (57.680%)  route 1.013ns (42.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.549     1.432    CLK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  LED_reg[14]/Q
                         net (fo=1, routed)           1.013     2.609    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.825 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.825    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.412ns (56.146%)  route 1.103ns (43.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.435    CLK_IBUF_BUFG
    SLICE_X12Y73         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDSE (Prop_fdse_C_Q)         0.148     1.583 r  LED_reg[4]/Q
                         net (fo=1, routed)           1.103     2.686    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.264     3.950 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.950    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.408ns (53.139%)  route 1.242ns (46.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.435    CLK_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.148     1.583 r  LED_reg[6]/Q
                         net (fo=1, routed)           1.242     2.825    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.260     4.085 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.085    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.390ns (52.144%)  route 1.276ns (47.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.549     1.432    CLK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  LED_reg[10]/Q
                         net (fo=1, routed)           1.276     2.872    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.099 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.099    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.374ns (50.939%)  route 1.323ns (49.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.552     1.435    CLK_IBUF_BUFG
    SLICE_X12Y73         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDSE (Prop_fdse_C_Q)         0.164     1.599 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.323     2.923    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.133 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.133    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[0]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_23
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[10]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_13
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[11]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_12
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[12]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_11
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[13]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_10
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[14]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_9
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[15]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_8
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[16]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_7
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[17]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_6
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[1]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_22
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.702     5.043    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[0]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_23
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[10]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_13
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[11]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_12
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[12]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_11
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[13]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_10
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[14]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_9
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[15]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_8
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[16]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_7
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[17]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_6
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK

Slack:                    inf
  Source:                 ss0/n_sum0__1/BCOUT[1]
                            (internal pin)
  Destination:            ss0/n_sum0__2/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1                      0.000     0.000 r  ss0/n_sum0__1/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    ss0/n_sum0__1_n_22
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.828     5.349    ss0/CLK_IBUF_BUFG
    DSP48_X0Y44          DSP48E1                                      r  ss0/n_sum0__2/CLK





