

================================================================
== Vitis HLS Report for 'fpadd503_3_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Tue May 20 14:31:03 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_144 = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 6 'alloca' 'i_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln21_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln21"   --->   Operation 8 'read' 'sext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.99ns)   --->   "%sext_ln21_cast = select i1 %sext_ln21_read, i64 18446744073709551615, i64 0"   --->   Operation 9 'select' 'sext_ln21_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i_144" [src/generic/fp_generic.c:20]   --->   Operation 10 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc54"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_144" [src/generic/fp_generic.c:35]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln34 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:34]   --->   Operation 13 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln34 = add i4 %i, i4 1" [src/generic/fp_generic.c:34]   --->   Operation 14 'add' 'add_ln34' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc54.split, void %for.end56.exitStub" [src/generic/fp_generic.c:34]   --->   Operation 15 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %i" [src/generic/fp_generic.c:35]   --->   Operation 16 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %trunc_ln35" [src/generic/fp_generic.c:35]   --->   Operation 17 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln35" [src/generic/fp_generic.c:35]   --->   Operation 18 'getelementptr' 'coeff_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:35]   --->   Operation 19 'load' 'coeff_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln35" [src/generic/fp_generic.c:35]   --->   Operation 20 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:35]   --->   Operation 21 'load' 'p503x2_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln34, i4 %i_144" [src/generic/fp_generic.c:20]   --->   Operation 22 'store' 'store_ln20' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc54.split" [src/generic/fp_generic.c:34]   --->   Operation 23 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:35]   --->   Operation 24 'load' 'coeff_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i1 %carry" [src/generic/fp_generic.c:35]   --->   Operation 25 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.52ns)   --->   "%tempReg = add i64 %coeff_load, i64 %zext_ln35_18" [src/generic/fp_generic.c:35]   --->   Operation 26 'add' 'tempReg' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:35]   --->   Operation 27 'load' 'p503x2_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%and_ln35 = and i64 %p503x2_1_load, i64 %sext_ln21_cast" [src/generic/fp_generic.c:35]   --->   Operation 28 'and' 'and_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 29 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [src/generic/fp_generic.c:34]   --->   Operation 31 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln35 = add i64 %and_ln35, i64 %tempReg" [src/generic/fp_generic.c:35]   --->   Operation 32 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln35 = store void @_ssdm_op_Write.bram.i64, i6 %coeff_addr, i64 %add_ln35, i8 255" [src/generic/fp_generic.c:35]   --->   Operation 33 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_31)   --->   "%xor_ln35 = xor i64 %add_ln35, i64 %tempReg" [src/generic/fp_generic.c:35]   --->   Operation 34 'xor' 'xor_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_31)   --->   "%xor_ln35_29 = xor i64 %and_ln35, i64 %tempReg" [src/generic/fp_generic.c:35]   --->   Operation 35 'xor' 'xor_ln35_29' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_31)   --->   "%or_ln35 = or i64 %xor_ln35, i64 %xor_ln35_29" [src/generic/fp_generic.c:35]   --->   Operation 36 'or' 'or_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_10)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:35]   --->   Operation 37 'bitselect' 'bit_sel1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_10)   --->   "%xor_ln35_30 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:35]   --->   Operation 38 'xor' 'xor_ln35_30' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_10)   --->   "%trunc_ln35_9 = trunc i64 %tempReg" [src/generic/fp_generic.c:35]   --->   Operation 39 'trunc' 'trunc_ln35_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_10)   --->   "%xor_ln35_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln35_30, i63 %trunc_ln35_9" [src/generic/fp_generic.c:35]   --->   Operation 40 'bitconcatenate' 'xor_ln35_s' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_10)   --->   "%and_ln35_10 = and i64 %coeff_load, i64 %xor_ln35_s" [src/generic/fp_generic.c:35]   --->   Operation 41 'and' 'and_ln35_10' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln35_31 = xor i64 %or_ln35, i64 %add_ln35" [src/generic/fp_generic.c:35]   --->   Operation 42 'xor' 'xor_ln35_31' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln35_10 = or i64 %xor_ln35_31, i64 %and_ln35_10" [src/generic/fp_generic.c:35]   --->   Operation 43 'or' 'or_ln35_10' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln35_10, i32 63" [src/generic/fp_generic.c:34]   --->   Operation 44 'bitselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc54" [src/generic/fp_generic.c:34]   --->   Operation 45 'br' 'br_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sext_ln21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_144                      (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
sext_ln21_read             (read                  ) [ 0000]
sext_ln21_cast             (select                ) [ 0010]
store_ln20                 (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0111]
i                          (load                  ) [ 0000]
icmp_ln34                  (icmp                  ) [ 0111]
add_ln34                   (add                   ) [ 0000]
br_ln34                    (br                    ) [ 0000]
trunc_ln35                 (trunc                 ) [ 0000]
zext_ln35                  (zext                  ) [ 0000]
coeff_addr                 (getelementptr         ) [ 0111]
p503x2_1_addr              (getelementptr         ) [ 0010]
store_ln20                 (store                 ) [ 0000]
carry                      (phi                   ) [ 0010]
coeff_load                 (load                  ) [ 0101]
zext_ln35_18               (zext                  ) [ 0000]
tempReg                    (add                   ) [ 0101]
p503x2_1_load              (load                  ) [ 0000]
and_ln35                   (and                   ) [ 0101]
specpipeline_ln20          (specpipeline          ) [ 0000]
speclooptripcount_ln20     (speclooptripcount     ) [ 0000]
specloopname_ln34          (specloopname          ) [ 0000]
add_ln35                   (add                   ) [ 0000]
store_ln35                 (store                 ) [ 0000]
xor_ln35                   (xor                   ) [ 0000]
xor_ln35_29                (xor                   ) [ 0000]
or_ln35                    (or                    ) [ 0000]
bit_sel1                   (bitselect             ) [ 0000]
xor_ln35_30                (xor                   ) [ 0000]
trunc_ln35_9               (trunc                 ) [ 0000]
xor_ln35_s                 (bitconcatenate        ) [ 0000]
and_ln35_10                (and                   ) [ 0000]
xor_ln35_31                (xor                   ) [ 0000]
or_ln35_10                 (or                    ) [ 0000]
tmp                        (bitselect             ) [ 0111]
br_ln34                    (br                    ) [ 0111]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coeff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln21">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503x2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_86"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_144_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_144/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln21_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln21_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="coeff_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="2"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="81" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="coeff_load/1 store_ln35/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p503x2_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="carry_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="carry_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln21_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="1" slack="0"/>
<pin id="111" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln21_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln20_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln34_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln34_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln35_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln35_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln20_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln35_18_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_18/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tempReg_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="and_ln35_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="1"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln35_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="1"/>
<pin id="167" dir="0" index="1" bw="64" slack="1"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xor_ln35_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="1"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="xor_ln35_29_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="0" index="1" bw="64" slack="1"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_29/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln35_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="bit_sel1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="1"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln35_30_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_30/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln35_9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_9/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln35_s_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="63" slack="0"/>
<pin id="205" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln35_s/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln35_10_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_10/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln35_31_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_31/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln35_10_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_10/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_144_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_144 "/>
</bind>
</comp>

<comp id="241" class="1005" name="sext_ln21_cast_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21_cast "/>
</bind>
</comp>

<comp id="246" class="1005" name="icmp_ln34_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="250" class="1005" name="coeff_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="p503x2_1_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="261" class="1005" name="coeff_load_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coeff_load "/>
</bind>
</comp>

<comp id="266" class="1005" name="tempReg_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="275" class="1005" name="and_ln35_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="and_ln35 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="60" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="120" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="120" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="149"><net_src comp="129" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="100" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="73" pin="7"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="90" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="165" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="183"><net_src comp="170" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="192" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="179" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="165" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="209" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="56" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="244"><net_src comp="107" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="249"><net_src comp="123" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="66" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="259"><net_src comp="83" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="264"><net_src comp="73" pin="7"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="269"><net_src comp="154" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="278"><net_src comp="160" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="284"><net_src comp="226" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coeff | {3 }
 - Input state : 
	Port: fpadd503.3_Pipeline_VITIS_LOOP_34_3 : coeff | {1 2 }
	Port: fpadd503.3_Pipeline_VITIS_LOOP_34_3 : sext_ln21 | {1 }
	Port: fpadd503.3_Pipeline_VITIS_LOOP_34_3 : p503x2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i : 1
		icmp_ln34 : 2
		add_ln34 : 2
		br_ln34 : 3
		trunc_ln35 : 2
		zext_ln35 : 3
		coeff_addr : 4
		coeff_load : 5
		p503x2_1_addr : 4
		p503x2_1_load : 5
		store_ln20 : 3
	State 2
		zext_ln35_18 : 1
		tempReg : 2
		and_ln35 : 1
	State 3
		store_ln35 : 1
		xor_ln35 : 1
		or_ln35 : 1
		xor_ln35_30 : 1
		xor_ln35_s : 1
		and_ln35_10 : 2
		xor_ln35_31 : 1
		or_ln35_10 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln35_fu_170      |    0    |    64   |
|    xor   |     xor_ln35_29_fu_175    |    0    |    64   |
|          |     xor_ln35_30_fu_192    |    0    |    2    |
|          |     xor_ln35_31_fu_214    |    0    |    64   |
|----------|---------------------------|---------|---------|
|          |      add_ln34_fu_129      |    0    |    13   |
|    add   |       tempReg_fu_154      |    0    |    71   |
|          |      add_ln35_fu_165      |    0    |    71   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln35_fu_160      |    0    |    64   |
|          |     and_ln35_10_fu_209    |    0    |    64   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln35_fu_179      |    0    |    64   |
|          |     or_ln35_10_fu_220     |    0    |    64   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln34_fu_123     |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |   sext_ln21_cast_fu_107   |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln21_read_read_fu_60 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln35_fu_135     |    0    |    0    |
|          |    trunc_ln35_9_fu_198    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln35_fu_139     |    0    |    0    |
|          |    zext_ln35_18_fu_150    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|      bit_sel1_fu_185      |    0    |    0    |
|          |         tmp_fu_226        |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     xor_ln35_s_fu_201     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   620   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln35_reg_275   |   64   |
|     carry_reg_96     |    1   |
|  coeff_addr_reg_250  |    6   |
|  coeff_load_reg_261  |   64   |
|     i_144_reg_234    |    4   |
|   icmp_ln34_reg_246  |    1   |
| p503x2_1_addr_reg_256|    3   |
|sext_ln21_cast_reg_241|   64   |
|    tempReg_reg_266   |   64   |
|      tmp_reg_281     |    1   |
+----------------------+--------+
|         Total        |   272  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_73 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_90 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    6   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   620  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   272  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   272  |   638  |
+-----------+--------+--------+--------+
