

================================================================
== Vitis HLS Report for 'compute_linear_on_stream'
================================================================
* Date:           Wed Jul 31 17:04:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.344 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90  |compute_linear_on_stream_Pipeline_ln290_for_each_i  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      99|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       32|   544|   28632|   29485|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      56|    -|
|Register         |        -|     -|      59|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       32|   544|   28691|   29640|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       11|    43|      12|      25|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+-----+-------+-------+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90  |compute_linear_on_stream_Pipeline_ln290_for_each_i  |       32|  544|  28632|  29455|    0|
    |mul_7ns_7ns_14_1_1_U796                                       |mul_7ns_7ns_14_1_1                                  |        0|    0|      0|     30|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                         |                                                    |       32|  544|  28632|  29485|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln70_1_fu_132_p2           |         +|   0|  0|  18|          11|           4|
    |add_ln70_fu_116_p2             |         +|   0|  0|  18|          11|           4|
    |iters_fu_189_p2                |         +|   0|  0|  27|          20|          20|
    |last_in_dim_iter_fu_154_p2     |         +|   0|  0|  14|           7|           2|
    |last_total_dim_iter_fu_174_p2  |         +|   0|  0|  20|          13|           2|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|  99|          63|          33|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |in_stream_read          |   9|          2|    1|          2|
    |out_dim_offset_c_blk_n  |   9|          2|    1|          2|
    |out_stream_write        |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  56|         12|    5|         12|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   3|   0|    3|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |in_dim_iters_i_reg_206                                                     |   7|   0|    7|          0|
    |iters_reg_222                                                              |  20|   0|   20|          0|
    |last_in_dim_iter_reg_212                                                   |   7|   0|    7|          0|
    |last_total_dim_iter_reg_217                                                |  13|   0|   13|          0|
    |out_dim_iters_i_reg_201                                                    |   7|   0|    7|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  59|   0|   59|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+------+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                           |   in|     1|  ap_ctrl_hs|  compute_linear_on_stream|  return value|
|ap_rst                           |   in|     1|  ap_ctrl_hs|  compute_linear_on_stream|  return value|
|ap_start                         |   in|     1|  ap_ctrl_hs|  compute_linear_on_stream|  return value|
|ap_done                          |  out|     1|  ap_ctrl_hs|  compute_linear_on_stream|  return value|
|ap_continue                      |   in|     1|  ap_ctrl_hs|  compute_linear_on_stream|  return value|
|ap_idle                          |  out|     1|  ap_ctrl_hs|  compute_linear_on_stream|  return value|
|ap_ready                         |  out|     1|  ap_ctrl_hs|  compute_linear_on_stream|  return value|
|out_stream_din                   |  out|   512|     ap_fifo|                out_stream|       pointer|
|out_stream_num_data_valid        |   in|     2|     ap_fifo|                out_stream|       pointer|
|out_stream_fifo_cap              |   in|     2|     ap_fifo|                out_stream|       pointer|
|out_stream_full_n                |   in|     1|     ap_fifo|                out_stream|       pointer|
|out_stream_write                 |  out|     1|     ap_fifo|                out_stream|       pointer|
|in_stream_dout                   |   in|   512|     ap_fifo|                 in_stream|       pointer|
|in_stream_num_data_valid         |   in|     7|     ap_fifo|                 in_stream|       pointer|
|in_stream_fifo_cap               |   in|     7|     ap_fifo|                 in_stream|       pointer|
|in_stream_empty_n                |   in|     1|     ap_fifo|                 in_stream|       pointer|
|in_stream_read                   |  out|     1|     ap_fifo|                 in_stream|       pointer|
|weights_address0                 |  out|    10|   ap_memory|                   weights|         array|
|weights_ce0                      |  out|     1|   ap_memory|                   weights|         array|
|weights_q0                       |   in|  4096|   ap_memory|                   weights|         array|
|bias_address0                    |  out|     6|   ap_memory|                      bias|         array|
|bias_ce0                         |  out|     1|   ap_memory|                      bias|         array|
|bias_q0                          |   in|   288|   ap_memory|                      bias|         array|
|out_dim_offset                   |   in|    10|     ap_none|            out_dim_offset|        scalar|
|in_dim_offset                    |   in|    10|     ap_none|             in_dim_offset|        scalar|
|use_gelu_offset                  |   in|     1|     ap_none|           use_gelu_offset|        scalar|
|out_dim_offset_c_din             |  out|    10|     ap_fifo|          out_dim_offset_c|       pointer|
|out_dim_offset_c_num_data_valid  |   in|     2|     ap_fifo|          out_dim_offset_c|       pointer|
|out_dim_offset_c_fifo_cap        |   in|     2|     ap_fifo|          out_dim_offset_c|       pointer|
|out_dim_offset_c_full_n          |   in|     1|     ap_fifo|          out_dim_offset_c|       pointer|
|out_dim_offset_c_write           |  out|     1|     ap_fifo|          out_dim_offset_c|       pointer|
+---------------------------------+-----+------+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%use_gelu_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %use_gelu_offset"   --->   Operation 4 'read' 'use_gelu_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%in_dim_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %in_dim_offset"   --->   Operation 5 'read' 'in_dim_offset_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%out_dim_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_dim_offset"   --->   Operation 6 'read' 'out_dim_offset_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %out_dim_offset_c, i10 %out_dim_offset_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_dim_cast_i_i = zext i10 %in_dim_offset_read"   --->   Operation 8 'zext' 'in_dim_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_dim_cast_i_i = zext i10 %out_dim_offset_read"   --->   Operation 9 'zext' 'out_dim_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.78ns)   --->   "%add_ln70 = add i11 %out_dim_cast_i_i, i11 15" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:354]   --->   Operation 10 'add' 'add_ln70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_dim_iters_i = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln70, i32 4, i32 10" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:354]   --->   Operation 11 'partselect' 'out_dim_iters_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln70_1 = add i11 %in_dim_cast_i_i, i11 15" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:354]   --->   Operation 12 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_dim_iters_i = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln70_1, i32 4, i32 10" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:354]   --->   Operation 13 'partselect' 'in_dim_iters_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i7 %out_dim_iters_i" [Deit_cpp/src/linear.cpp:278->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 14 'zext' 'zext_ln278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i7 %in_dim_iters_i" [Deit_cpp/src/linear.cpp:280->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 15 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.77ns)   --->   "%last_in_dim_iter = add i7 %in_dim_iters_i, i7 127" [Deit_cpp/src/linear.cpp:281->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 16 'add' 'last_in_dim_iter' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.51ns)   --->   "%total_dim_iters = mul i14 %zext_ln280, i14 %zext_ln278" [Deit_cpp/src/linear.cpp:282->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 17 'mul' 'total_dim_iters' <Predicate = true> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i14 %total_dim_iters" [Deit_cpp/src/linear.cpp:282->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 18 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i14 %total_dim_iters" [Deit_cpp/src/linear.cpp:282->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 19 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.82ns)   --->   "%last_total_dim_iter = add i13 %trunc_ln282, i13 8191" [Deit_cpp/src/linear.cpp:283->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 20 'add' 'last_total_dim_iter' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i13.i7, i13 %trunc_ln282, i7 0" [Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 21 'bitconcatenate' 'shl_ln_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.89ns)   --->   "%iters = add i20 %shl_ln_i, i20 %zext_ln282" [Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 22 'add' 'iters' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln284 = call void @compute_linear_on_stream_Pipeline__ln290_for_each_i, i20 %iters, i288 %bias, i4096 %weights, i13 %last_total_dim_iter, i7 %last_in_dim_iter, i512 %in_stream, i512 %out_stream, i1 %use_gelu_offset_read, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 24 'call' 'call_ln284' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out_dim_offset_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln284 = call void @compute_linear_on_stream_Pipeline__ln290_for_each_i, i20 %iters, i288 %bias, i4096 %weights, i13 %last_total_dim_iter, i7 %last_in_dim_iter, i512 %in_stream, i512 %out_stream, i1 %use_gelu_offset_read, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 28 'call' 'call_ln284' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln354 = ret" [Deit_cpp/src/linear.cpp:354]   --->   Operation 29 'ret' 'ret_ln354' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_dim_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_dim_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ use_gelu_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_dim_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ GELU_DELTA_TABLE_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
use_gelu_offset_read (read          ) [ 0011]
in_dim_offset_read   (read          ) [ 0000]
out_dim_offset_read  (read          ) [ 0000]
write_ln0            (write         ) [ 0000]
in_dim_cast_i_i      (zext          ) [ 0000]
out_dim_cast_i_i     (zext          ) [ 0000]
add_ln70             (add           ) [ 0000]
out_dim_iters_i      (partselect    ) [ 0010]
add_ln70_1           (add           ) [ 0000]
in_dim_iters_i       (partselect    ) [ 0010]
zext_ln278           (zext          ) [ 0000]
zext_ln280           (zext          ) [ 0000]
last_in_dim_iter     (add           ) [ 0001]
total_dim_iters      (mul           ) [ 0000]
zext_ln282           (zext          ) [ 0000]
trunc_ln282          (trunc         ) [ 0000]
last_total_dim_iter  (add           ) [ 0001]
shl_ln_i             (bitconcatenate) [ 0000]
iters                (add           ) [ 0001]
empty                (wait          ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
call_ln284           (call          ) [ 0000]
ret_ln354            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_dim_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dim_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_dim_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dim_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="use_gelu_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="use_gelu_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_dim_offset_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dim_offset_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="GELU_DELTA_TABLE_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GELU_DELTA_TABLE_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i13.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_linear_on_stream_Pipeline__ln290_for_each_i"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="use_gelu_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="use_gelu_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="in_dim_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="10" slack="0"/>
<pin id="72" dir="0" index="1" bw="10" slack="0"/>
<pin id="73" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_dim_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="out_dim_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="10" slack="0"/>
<pin id="79" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_dim_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="20" slack="0"/>
<pin id="93" dir="0" index="2" bw="288" slack="0"/>
<pin id="94" dir="0" index="3" bw="4096" slack="0"/>
<pin id="95" dir="0" index="4" bw="13" slack="0"/>
<pin id="96" dir="0" index="5" bw="7" slack="0"/>
<pin id="97" dir="0" index="6" bw="512" slack="0"/>
<pin id="98" dir="0" index="7" bw="512" slack="0"/>
<pin id="99" dir="0" index="8" bw="1" slack="1"/>
<pin id="100" dir="0" index="9" bw="20" slack="0"/>
<pin id="101" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln284/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_dim_cast_i_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_dim_cast_i_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_dim_cast_i_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_dim_cast_i_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln70_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_dim_iters_i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="5" slack="0"/>
<pin id="127" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_dim_iters_i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln70_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="in_dim_iters_i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="5" slack="0"/>
<pin id="143" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_dim_iters_i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln278_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="1"/>
<pin id="150" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln278/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln280_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="1"/>
<pin id="153" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="last_in_dim_iter_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="1"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="last_in_dim_iter/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="total_dim_iters_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="total_dim_iters/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln282_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln282_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln282/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="last_total_dim_iter_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="last_total_dim_iter/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shl_ln_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="20" slack="0"/>
<pin id="183" dir="0" index="1" bw="13" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="iters_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="20" slack="0"/>
<pin id="191" dir="0" index="1" bw="14" slack="0"/>
<pin id="192" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iters/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="use_gelu_offset_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="use_gelu_offset_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="out_dim_iters_i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="1"/>
<pin id="203" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_dim_iters_i "/>
</bind>
</comp>

<comp id="206" class="1005" name="in_dim_iters_i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="1"/>
<pin id="208" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_dim_iters_i "/>
</bind>
</comp>

<comp id="212" class="1005" name="last_in_dim_iter_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="1"/>
<pin id="214" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="last_in_dim_iter "/>
</bind>
</comp>

<comp id="217" class="1005" name="last_total_dim_iter_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="1"/>
<pin id="219" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="last_total_dim_iter "/>
</bind>
</comp>

<comp id="222" class="1005" name="iters_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="1"/>
<pin id="224" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="iters "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="90" pin=9"/></net>

<net id="111"><net_src comp="70" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="76" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="116" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="108" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="132" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="159"><net_src comp="154" pin="2"/><net_sink comp="90" pin=5"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="2"/><net_sink comp="90" pin=4"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="170" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="166" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="199"><net_src comp="64" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="90" pin=8"/></net>

<net id="204"><net_src comp="122" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="209"><net_src comp="138" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="215"><net_src comp="154" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="220"><net_src comp="174" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="225"><net_src comp="189" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 3 }
	Port: weights | {}
	Port: bias | {}
	Port: out_dim_offset_c | {1 }
	Port: GELU_DELTA_TABLE_V | {}
 - Input state : 
	Port: compute_linear_on_stream : in_stream | {2 3 }
	Port: compute_linear_on_stream : weights | {2 3 }
	Port: compute_linear_on_stream : bias | {2 3 }
	Port: compute_linear_on_stream : out_dim_offset | {1 }
	Port: compute_linear_on_stream : in_dim_offset | {1 }
	Port: compute_linear_on_stream : use_gelu_offset | {1 }
	Port: compute_linear_on_stream : GELU_DELTA_TABLE_V | {2 3 }
  - Chain level:
	State 1
		add_ln70 : 1
		out_dim_iters_i : 2
		add_ln70_1 : 1
		in_dim_iters_i : 2
	State 2
		total_dim_iters : 1
		zext_ln282 : 2
		trunc_ln282 : 2
		last_total_dim_iter : 3
		shl_ln_i : 3
		iters : 4
		call_ln284 : 5
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90 |    16   |   544   |  21.35  |   8317  |  21120  |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        add_ln70_fu_116                       |    0    |    0    |    0    |    0    |    17   |    0    |
|          |                       add_ln70_1_fu_132                      |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |                    last_in_dim_iter_fu_154                   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                  last_total_dim_iter_fu_174                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                         iters_fu_189                         |    0    |    0    |    0    |    0    |    27   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                    total_dim_iters_fu_160                    |    0    |    0    |    0    |    0    |    30   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                use_gelu_offset_read_read_fu_64               |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                 in_dim_offset_read_read_fu_70                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                out_dim_offset_read_read_fu_76                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                     write_ln0_write_fu_82                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    in_dim_cast_i_i_fu_108                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    out_dim_cast_i_i_fu_112                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln278_fu_148                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln280_fu_151                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln282_fu_166                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|                    out_dim_iters_i_fu_122                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     in_dim_iters_i_fu_138                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                      trunc_ln282_fu_170                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                        shl_ln_i_fu_181                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                              |    16   |   544   |  21.35  |   8317  |  21245  |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   in_dim_iters_i_reg_206   |    7   |
|        iters_reg_222       |   20   |
|  last_in_dim_iter_reg_212  |    7   |
| last_total_dim_iter_reg_217|   13   |
|   out_dim_iters_i_reg_201  |    7   |
|use_gelu_offset_read_reg_196|    1   |
+----------------------------+--------+
|            Total           |   55   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90 |  p1  |   2  |  20  |   40   ||    9    |
| grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90 |  p4  |   2  |  13  |   26   ||    9    |
| grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90 |  p5  |   2  |   7  |   14   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   80   ||  1.281  ||    27   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   16   |   544  |   21   |  8317  |  21245 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   55   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |   544  |   22   |  8372  |  21272 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
