library ieee;
use ieee.std_logic_1164.all;


entity delayUnit is
port( CLK : in std_logic;
		DCLK : out std_logic);
end TFF;

architecture behave of delayUnit is
signal tempCLK : std_logic := '0'; 
begin

end behave;