;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 610, -90
	MOV -1, <-26
	SPL 0, <-54
	DJN <607, -10
	DJN -607, -10
	SUB 12, 0
	SUB 12, 0
	ADD 610, -90
	MOV @121, 106
	ADD 610, 90
	MOV @121, 106
	DJN 0, -500
	DJN 0, -500
	SUB #0, @2
	SPL 0, <-54
	SLT 300, 90
	SPL 0, <-54
	MOV -1, <-26
	SUB 3, @20
	SUB 3, @20
	MOV -1, <-26
	SLT @127, 100
	SUB #0, @2
	ADD 610, 90
	ADD 610, 90
	SUB 2, @0
	MOV -7, <-20
	SUB 2, @0
	SUB 2, @0
	SUB @161, 109
	SUB #107, 103
	SUB 2, @0
	SUB #300, @2
	SUB 2, @0
	SUB #300, @2
	SUB #300, @2
	SPL 0, <-54
	ADD 270, 1
	MOV -1, <-20
	SUB @121, 126
	SUB #300, @2
	MOV -7, <-20
	SUB @121, 126
	SUB @121, 126
	MOV -1, <-20
	MOV -1, <-20
