(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:03:40 MDT 2018
# Start time    : Thu May 16 19:15:55 +07 2019
# Command line  : sds++ -L/home/fallinlove/Downloads/zcu102-rv-ss-2018-2/petalinux/sdk/sysroots/aarch64-xilinx-linux -L/home/fallinlove/Downloads/zcu102-rv-ss-2018-2/petalinux/sdk/sysroots/aarch64-xilinx-linux/lib -L/home/fallinlove/Downloads/zcu102-rv-ss-2018-2/petalinux/sdk/sysroots/aarch64-xilinx-linux/usr/lib -L/home/fallinlove/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/opencv/aarch64/lib --sysroot=/home/fallinlove/Downloads/zcu102-rv-ss-2018-2/petalinux/sdk/sysroots/aarch64-xilinx-linux/ --remote_ip_cache /home/fallinlove/workspace_2018/ip_cache -o ultra96Opencv.elf ./src/detect_lane.o ./src/test.o ./src/xf_erosion_accel.o ./src/xf_inrange_accel.o ./.metadata/.plugins/org.eclipse.cdt.make.core/specs.o -lopencv_imgproc -lopencv_imgcodecs -lopencv_highgui -lopencv_core -dmclkid 0 -sds-sys-config a53_linux -sds-proc a53_linux -sds-pf /home/fallinlove/Downloads/u96v1_avnet
# Log file      : /home/fallinlove/workspace/ultra96Opencv/Debug/_sds/reports/sds.log
# Journal file  : /home/fallinlove/workspace/ultra96Opencv/Debug/_sds/reports/sds.jou
# Report file   : /home/fallinlove/workspace/ultra96Opencv/Debug/_sds/reports/sds.rpt
#-----------------------------------------------------------

-------------------
Design Timing Check
-------------------

  Partition 0
  Vivado Log     : /home/fallinlove/workspace/ultra96Opencv/Debug/_sds/p0/vivado/vivado.log
  Timing Summary : /home/fallinlove/workspace/ultra96Opencv/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/u96v1_avnet_wrapper_timing_summary_routed.rpt

  All user specified timing constraints are met.

Timing Summary Report

Timer Settings
--------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
 There are 0 register/latch pins with no clock.


2. checking constant_clock
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
 There are 0 combinational loops in the design.


10. checking partial_input_delay
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
 There are 0 ports with partial output delay specified.


12. checking latch_loops
 There are 0 combinational latch loops in the design through latch input



Design Timing Summary
---------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.486        0.000                      0                24455        0.011        0.000                      0                24455        3.498        0.000                       0                  9287  


All user specified timing constraints are met.


Clock Summary
-------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 20.000}     40.000          25.000          


-------------------
Data Motion Network
-------------------

Data motion network report generated in /home/fallinlove/workspace/ultra96Opencv/Debug/_sds/reports
HTML file : /home/fallinlove/workspace/ultra96Opencv/Debug/_sds/reports/data_motion.html

-------------------
Design Utilization
-------------------

  Partition 0
  Utilization Summary : /home/fallinlove/workspace/ultra96Opencv/Debug/_sds/p0/vivado/prj/prj.runs/impl_1/u96v1_avnet_wrapper_utilization_placed.rpt

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6032 |     0 |     70560 |  8.55 |
|   LUT as Logic             | 5589 |     0 |     70560 |  7.92 |
|   LUT as Memory            |  443 |     0 |     28800 |  1.54 |
|     LUT as Distributed RAM |  274 |     0 |           |       |
|     LUT as Shift Register  |  169 |     0 |           |       |
| CLB Registers              | 8516 |     0 |    141120 |  6.03 |
|   Register as Flip Flop    | 8516 |     0 |    141120 |  6.03 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |   46 |     0 |      8820 |  0.52 |
| F7 Muxes                   |  113 |     0 |     35280 |  0.32 |
| F8 Muxes                   |    1 |     0 |     17640 | <0.01 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 67    |          Yes |           - |          Set |
| 111   |          Yes |           - |        Reset |
| 248   |          Yes |         Set |            - |
| 8090  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       | 1318 |     0 |      8820 | 14.94 |
|   CLBL                                    |  870 |     0 |           |       |
|   CLBM                                    |  448 |     0 |           |       |
| LUT as Logic                              | 5589 |     0 |     70560 |  7.92 |
|   using O5 output only                    |  392 |       |           |       |
|   using O6 output only                    | 3960 |       |           |       |
|   using O5 and O6                         | 1237 |       |           |       |
| LUT as Memory                             |  443 |     0 |     28800 |  1.54 |
|   LUT as Distributed RAM                  |  274 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   66 |       |           |       |
|     using O5 and O6                       |  208 |       |           |       |
|   LUT as Shift Register                   |  169 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   79 |       |           |       |
|     using O5 and O6                       |   90 |       |           |       |
| LUT Flip Flop Pairs                       | 3410 |     0 |     70560 |  4.83 |
|   fully used LUT-FF pairs                 |  894 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 2395 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1897 |       |           |       |
| Unique Control Sets                       |  477 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |       216 |  3.70 |
|   RAMB36/FIFO*    |    4 |     0 |       216 |  1.85 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    8 |     0 |       432 |  1.85 |
|     RAMB18E2 only |    8 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 8090 |            Register |
| LUT3     | 1874 |                 CLB |
| LUT6     | 1848 |                 CLB |
| LUT5     | 1157 |                 CLB |
| LUT4     | 1026 |                 CLB |
| LUT2     |  759 |                 CLB |
| RAMD32   |  366 |                 CLB |
| FDSE     |  248 |            Register |
| SRL16E   |  224 |                 CLB |
| LUT1     |  162 |                 CLB |
| MUXF7    |  113 |                 CLB |
| FDCE     |  111 |            Register |
| FDPE     |   67 |            Register |
| RAMD64E  |   64 |                 CLB |
| RAMS32   |   52 |                 CLB |
| CARRY8   |   46 |                 CLB |
| SRLC32E  |   35 |                 CLB |
| RAMB18E2 |    8 |           Block Ram |
| RAMB36E2 |    4 |           Block Ram |
| PS8      |    1 |            Advanced |
| MUXF8    |    1 |                 CLB |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| u96v1_avnet_zynq_ultra_ps_e_0_0  |    1 |
| u96v1_avnet_xlconcat_1_0         |    1 |
| u96v1_avnet_xlconcat_0_0         |    1 |
| u96v1_avnet_xbar_0               |    1 |
| u96v1_avnet_w0_xf_inRange_1_if_0 |    1 |
| u96v1_avnet_w0_xf_inRange_1_0    |    1 |
| u96v1_avnet_sds_irq_const_0      |    1 |
| u96v1_avnet_s00_regslice_2       |    1 |
| u96v1_avnet_s00_regslice_1       |    1 |
| u96v1_avnet_s00_regslice_0       |    1 |
| u96v1_avnet_s00_data_fifo_0      |    1 |
| u96v1_avnet_proc_sys_reset_0_0   |    1 |
| u96v1_avnet_m02_regslice_0       |    1 |
| u96v1_avnet_m01_regslice_0       |    1 |
| u96v1_avnet_m00_regslice_0       |    1 |
| u96v1_avnet_dm_1_0               |    1 |
| u96v1_avnet_dm_0_0               |    1 |
| u96v1_avnet_axis_dwc_dm_1_rx_0_0 |    1 |
| u96v1_avnet_axis_dwc_dm_0_tx_0_0 |    1 |
| u96v1_avnet_auto_us_df_1         |    1 |
| u96v1_avnet_auto_us_df_0         |    1 |
| u96v1_avnet_auto_pc_0            |    1 |
| u96v1_avnet_auto_ds_0            |    1 |
+----------------------------------+------+


