Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 92e8f11aff4746d396392978c13fda83 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SIPISOALU_behav xil_defaultlib.SIPISOALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture fsm_opc of entity xil_defaultlib.sipisoAluControl [sipisoalucontrol_default]
Compiling architecture a of entity xil_defaultlib.sipisoalu
Built simulation snapshot SIPISOALU_behav
