{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614331201924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614331201939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 10:20:01 2021 " "Processing started: Fri Feb 26 10:20:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614331201939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331201939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock_jukebox -c system_block " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock_jukebox -c system_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331201939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614331204823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614331204823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/qsys_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/qsys_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_system-rtl " "Found design unit 1: qsys_system-rtl" {  } { { "qsys_system/synthesis/qsys_system.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226147 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "qsys_system/synthesis/qsys_system.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/qsys_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/qsys_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_system_rst_controller-rtl " "Found design unit 1: qsys_system_rst_controller-rtl" {  } { { "qsys_system/synthesis/qsys_system_rst_controller.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226160 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_rst_controller " "Found entity 1: qsys_system_rst_controller" {  } { { "qsys_system/synthesis/qsys_system_rst_controller.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/qsys_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/qsys_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_system_rst_controller_001-rtl " "Found design unit 1: qsys_system_rst_controller_001-rtl" {  } { { "qsys_system/synthesis/qsys_system_rst_controller_001.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226173 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_rst_controller_001 " "Found entity 1: qsys_system_rst_controller_001" {  } { { "qsys_system/synthesis/qsys_system_rst_controller_001.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_irq_mapper " "Found entity 1: qsys_system_irq_mapper" {  } { { "qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux_001" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226309 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux_002" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux_002" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux_001" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226432 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614331226478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614331226479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_004_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226485 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_004 " "Found entity 2: qsys_system_mm_interconnect_0_router_004" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614331226494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614331226495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226501 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614331226510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614331226511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226517 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_001 " "Found entity 2: qsys_system_mm_interconnect_0_router_001" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614331226528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1614331226529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226535 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_timer_second.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_timer_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_timer_second " "Found entity 1: qsys_system_timer_second" {  } { { "qsys_system/synthesis/submodules/qsys_system_timer_second.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_timer_second.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_sysid_qsys_0 " "Found entity 1: qsys_system_sysid_qsys_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_sysid_qsys_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_switches " "Found entity 1: qsys_system_switches" {  } { { "qsys_system/synthesis/submodules/qsys_system_switches.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_onchip_memory " "Found entity 1: qsys_system_onchip_memory" {  } { { "qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_led_status.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_led_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_led_status " "Found entity 1: qsys_system_led_status" {  } { { "qsys_system/synthesis/submodules/qsys_system_led_status.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_led_status.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_led_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_led_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_led_piano " "Found entity 1: qsys_system_led_piano" {  } { { "qsys_system/synthesis/submodules/qsys_system_led_piano.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_led_piano.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_led_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_led_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_led_alarm " "Found entity 1: qsys_system_led_alarm" {  } { { "qsys_system/synthesis/submodules/qsys_system_led_alarm.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_led_alarm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: qsys_system_jtag_uart_0_sim_scfifo_w" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226761 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_jtag_uart_0_scfifo_w " "Found entity 2: qsys_system_jtag_uart_0_scfifo_w" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226761 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: qsys_system_jtag_uart_0_sim_scfifo_r" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226761 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_jtag_uart_0_scfifo_r " "Found entity 4: qsys_system_jtag_uart_0_scfifo_r" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226761 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_jtag_uart_0 " "Found entity 5: qsys_system_jtag_uart_0" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_hour0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_hour0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_hour0 " "Found entity 1: qsys_system_hour0" {  } { { "qsys_system/synthesis/submodules/qsys_system_hour0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_hour0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_buttons " "Found entity 1: qsys_system_buttons" {  } { { "qsys_system/synthesis/submodules/qsys_system_buttons.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_SYS_CLK_timer " "Found entity 1: qsys_system_SYS_CLK_timer" {  } { { "qsys_system/synthesis/submodules/qsys_system_SYS_CLK_timer.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_SYS_CLK_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_niosii_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_NiosII_CPU " "Found entity 1: qsys_system_NiosII_CPU" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331226830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331226830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_NiosII_CPU_cpu_ic_data_module " "Found entity 1: qsys_system_NiosII_CPU_cpu_ic_data_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_NiosII_CPU_cpu_ic_tag_module " "Found entity 2: qsys_system_NiosII_CPU_cpu_ic_tag_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_NiosII_CPU_cpu_register_bank_a_module " "Found entity 3: qsys_system_NiosII_CPU_cpu_register_bank_a_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_NiosII_CPU_cpu_register_bank_b_module " "Found entity 4: qsys_system_NiosII_CPU_cpu_register_bank_b_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_system_NiosII_CPU_cpu_nios2_oci_debug " "Found entity 5: qsys_system_NiosII_CPU_cpu_nios2_oci_debug" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_system_NiosII_CPU_cpu_nios2_oci_break " "Found entity 6: qsys_system_NiosII_CPU_cpu_nios2_oci_break" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk " "Found entity 7: qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk " "Found entity 8: qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 990 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_system_NiosII_CPU_cpu_nios2_oci_itrace " "Found entity 9: qsys_system_NiosII_CPU_cpu_nios2_oci_itrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_system_NiosII_CPU_cpu_nios2_oci_td_mode " "Found entity 10: qsys_system_NiosII_CPU_cpu_nios2_oci_td_mode" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace " "Found entity 11: qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 12: qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 13: qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 14: qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_system_NiosII_CPU_cpu_nios2_oci_fifo " "Found entity 15: qsys_system_NiosII_CPU_cpu_nios2_oci_fifo" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_system_NiosII_CPU_cpu_nios2_oci_pib " "Found entity 16: qsys_system_NiosII_CPU_cpu_nios2_oci_pib" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_system_NiosII_CPU_cpu_nios2_oci_im " "Found entity 17: qsys_system_NiosII_CPU_cpu_nios2_oci_im" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_system_NiosII_CPU_cpu_nios2_performance_monitors " "Found entity 18: qsys_system_NiosII_CPU_cpu_nios2_performance_monitors" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_system_NiosII_CPU_cpu_nios2_avalon_reg " "Found entity 19: qsys_system_NiosII_CPU_cpu_nios2_avalon_reg" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module " "Found entity 20: qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_system_NiosII_CPU_cpu_nios2_ocimem " "Found entity 21: qsys_system_NiosII_CPU_cpu_nios2_ocimem" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "22 qsys_system_NiosII_CPU_cpu_nios2_oci " "Found entity 22: qsys_system_NiosII_CPU_cpu_nios2_oci" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""} { "Info" "ISGN_ENTITY_NAME" "23 qsys_system_NiosII_CPU_cpu " "Found entity 23: qsys_system_NiosII_CPU_cpu" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 3154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331228100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_NiosII_CPU_cpu_debug_slave_sysclk " "Found entity 1: qsys_system_NiosII_CPU_cpu_debug_slave_sysclk" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331228120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_NiosII_CPU_cpu_debug_slave_tck " "Found entity 1: qsys_system_NiosII_CPU_cpu_debug_slave_tck" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_tck.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331228138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_NiosII_CPU_cpu_debug_slave_wrapper " "Found entity 1: qsys_system_NiosII_CPU_cpu_debug_slave_wrapper" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331228156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_NiosII_CPU_cpu_mult_cell " "Found entity 1: qsys_system_NiosII_CPU_cpu_mult_cell" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_mult_cell.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331228175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_niosii_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_NiosII_CPU_cpu_test_bench " "Found entity 1: qsys_system_NiosII_CPU_cpu_test_bench" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_test_bench.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331228196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 system_block " "Found entity 1: system_block" {  } { { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331228207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331228234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331228234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_block " "Elaborating entity \"system_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614331228665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system qsys_system:inst6 " "Elaborating entity \"qsys_system\" for hierarchy \"qsys_system:inst6\"" {  } { { "system_block.bdf" "inst6" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 344 288 800 968 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331228695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu " "Elaborating entity \"qsys_system_NiosII_CPU\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "niosii_cpu" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331228803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu " "Elaborating entity \"qsys_system_NiosII_CPU_cpu\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU.v" "cpu" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331228904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_test_bench qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_test_bench:the_qsys_system_NiosII_CPU_cpu_test_bench " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_test_bench\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_test_bench:the_qsys_system_NiosII_CPU_cpu_test_bench\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_test_bench" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 5406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331229581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_ic_data_module qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_data_module:qsys_system_NiosII_CPU_cpu_ic_data " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_ic_data_module\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_data_module:qsys_system_NiosII_CPU_cpu_ic_data\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "qsys_system_NiosII_CPU_cpu_ic_data" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 6408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331229716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_data_module:qsys_system_NiosII_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_data_module:qsys_system_NiosII_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331230149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koc1 " "Found entity 1: altsyncram_koc1" {  } { { "db/altsyncram_koc1.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altsyncram_koc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331230331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331230331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koc1 qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_data_module:qsys_system_NiosII_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated " "Elaborating entity \"altsyncram_koc1\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_data_module:qsys_system_NiosII_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331230342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_ic_tag_module qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_tag_module:qsys_system_NiosII_CPU_cpu_ic_tag " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_ic_tag_module\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_tag_module:qsys_system_NiosII_CPU_cpu_ic_tag\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "qsys_system_NiosII_CPU_cpu_ic_tag" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 6474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331230496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_tag_module:qsys_system_NiosII_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_tag_module:qsys_system_NiosII_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331230596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ic1 " "Found entity 1: altsyncram_1ic1" {  } { { "db/altsyncram_1ic1.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altsyncram_1ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331230761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331230761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ic1 qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_tag_module:qsys_system_NiosII_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ic1:auto_generated " "Elaborating entity \"altsyncram_1ic1\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_ic_tag_module:qsys_system_NiosII_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331230771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_register_bank_a_module qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_register_bank_a_module:qsys_system_NiosII_CPU_cpu_register_bank_a " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_register_bank_a_module\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_register_bank_a_module:qsys_system_NiosII_CPU_cpu_register_bank_a\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "qsys_system_NiosII_CPU_cpu_register_bank_a" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 7514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331230908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_register_bank_a_module:qsys_system_NiosII_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_register_bank_a_module:qsys_system_NiosII_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331230968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331231134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331231134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_register_bank_a_module:qsys_system_NiosII_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_register_bank_a_module:qsys_system_NiosII_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331231145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_register_bank_b_module qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_register_bank_b_module:qsys_system_NiosII_CPU_cpu_register_bank_b " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_register_bank_b_module\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_register_bank_b_module:qsys_system_NiosII_CPU_cpu_register_bank_b\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "qsys_system_NiosII_CPU_cpu_register_bank_b" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 7532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331231288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_mult_cell qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_mult_cell\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_mult_cell" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 8117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331231394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331231550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331231705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331231705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331231736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331232047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331232188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331232282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331232353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331232582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331233061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331233127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331233284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331233453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331233521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331233587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331233763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331234994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331235333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331235402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331235538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331235611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331235774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331235948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 8551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331242492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_debug qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_debug\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331242617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331242754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_break qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_break:the_qsys_system_NiosII_CPU_cpu_nios2_oci_break " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_break\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_break:the_qsys_system_NiosII_CPU_cpu_nios2_oci_break\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_break" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331242856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk:the_qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk:the_qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_xbrk" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331243014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk:the_qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk:the_qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_dbrk" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331243113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_itrace qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_itrace:the_qsys_system_NiosII_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_itrace\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_itrace:the_qsys_system_NiosII_CPU_cpu_nios2_oci_itrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_itrace" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331243209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace:the_qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace:the_qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331243306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_td_mode qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace:the_qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace\|qsys_system_NiosII_CPU_cpu_nios2_oci_td_mode:qsys_system_NiosII_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace:the_qsys_system_NiosII_CPU_cpu_nios2_oci_dtrace\|qsys_system_NiosII_CPU_cpu_nios2_oci_td_mode:qsys_system_NiosII_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "qsys_system_NiosII_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331243481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_fifo qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_fifo\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331243579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo\|qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo\|qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331243752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331243864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo\|qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_pib qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_pib:the_qsys_system_NiosII_CPU_cpu_nios2_oci_pib " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_pib\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_pib:the_qsys_system_NiosII_CPU_cpu_nios2_oci_pib\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_pib" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_oci_im qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_im:the_qsys_system_NiosII_CPU_cpu_nios2_oci_im " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_oci_im\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_im:the_qsys_system_NiosII_CPU_cpu_nios2_oci_im\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_im" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_avalon_reg qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_avalon_reg:the_qsys_system_NiosII_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_avalon_reg\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_avalon_reg:the_qsys_system_NiosII_CPU_cpu_nios2_avalon_reg\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_avalon_reg" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_nios2_ocimem qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_ocimem:the_qsys_system_NiosII_CPU_cpu_nios2_ocimem " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_nios2_ocimem\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_ocimem:the_qsys_system_NiosII_CPU_cpu_nios2_ocimem\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_ocimem" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 3032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_ocimem:the_qsys_system_NiosII_CPU_cpu_nios2_ocimem\|qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module:qsys_system_NiosII_CPU_cpu_ociram_sp_ram " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_ocimem:the_qsys_system_NiosII_CPU_cpu_nios2_ocimem\|qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module:qsys_system_NiosII_CPU_cpu_ociram_sp_ram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "qsys_system_NiosII_CPU_cpu_ociram_sp_ram" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_ocimem:the_qsys_system_NiosII_CPU_cpu_nios2_ocimem\|qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module:qsys_system_NiosII_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_ocimem:the_qsys_system_NiosII_CPU_cpu_nios2_ocimem\|qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module:qsys_system_NiosII_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_altsyncram" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331244774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331244774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_ocimem:the_qsys_system_NiosII_CPU_cpu_nios2_ocimem\|qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module:qsys_system_NiosII_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_ocimem:the_qsys_system_NiosII_CPU_cpu_nios2_ocimem\|qsys_system_NiosII_CPU_cpu_ociram_sp_ram_module:qsys_system_NiosII_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_debug_slave_wrapper qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_debug_slave_tck qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|qsys_system_NiosII_CPU_cpu_debug_slave_tck:the_qsys_system_NiosII_CPU_cpu_debug_slave_tck " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_debug_slave_tck\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|qsys_system_NiosII_CPU_cpu_debug_slave_tck:the_qsys_system_NiosII_CPU_cpu_debug_slave_tck\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_wrapper.v" "the_qsys_system_NiosII_CPU_cpu_debug_slave_tck" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331244896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_NiosII_CPU_cpu_debug_slave_sysclk qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|qsys_system_NiosII_CPU_cpu_debug_slave_sysclk:the_qsys_system_NiosII_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_system_NiosII_CPU_cpu_debug_slave_sysclk\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|qsys_system_NiosII_CPU_cpu_debug_slave_sysclk:the_qsys_system_NiosII_CPU_cpu_debug_slave_sysclk\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_wrapper.v" "the_qsys_system_NiosII_CPU_cpu_debug_slave_sysclk" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331245020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_NiosII_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_NiosII_CPU_cpu_debug_slave_phy\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_wrapper.v" "qsys_system_NiosII_CPU_cpu_debug_slave_phy" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331245246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_NiosII_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_NiosII_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331245287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_NiosII_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_NiosII_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331245578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_NiosII_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_debug_slave_wrapper:the_qsys_system_NiosII_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_system_NiosII_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331245968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_SYS_CLK_timer qsys_system:inst6\|qsys_system_SYS_CLK_timer:sys_clk_timer " "Elaborating entity \"qsys_system_SYS_CLK_timer\" for hierarchy \"qsys_system:inst6\|qsys_system_SYS_CLK_timer:sys_clk_timer\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "sys_clk_timer" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331246118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_buttons qsys_system:inst6\|qsys_system_buttons:buttons " "Elaborating entity \"qsys_system_buttons\" for hierarchy \"qsys_system:inst6\|qsys_system_buttons:buttons\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "buttons" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331246173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_hour0 qsys_system:inst6\|qsys_system_hour0:hour0 " "Elaborating entity \"qsys_system_hour0\" for hierarchy \"qsys_system:inst6\|qsys_system_hour0:hour0\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "hour0" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331246203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_0 qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"qsys_system_jtag_uart_0\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "jtag_uart_0" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331246247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_0_scfifo_w qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w " "Elaborating entity \"qsys_system_jtag_uart_0_scfifo_w\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "the_qsys_system_jtag_uart_0_scfifo_w" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331246279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331246901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331246916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331246916 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614331246916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331247072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331247072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331247082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331247168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331247168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331247182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331247272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331247272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331247302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331247445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331247445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331247472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331247630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331247630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331247652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331247796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331247796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_w:the_qsys_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331247816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_jtag_uart_0_scfifo_r qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r " "Elaborating entity \"qsys_system_jtag_uart_0_scfifo_r\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|qsys_system_jtag_uart_0_scfifo_r:the_qsys_system_jtag_uart_0_scfifo_r\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "the_qsys_system_jtag_uart_0_scfifo_r" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331247918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "qsys_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331248815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331248869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331248869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331248869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331248869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331248869 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614331248869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331248962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_system:inst6\|qsys_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_led_alarm qsys_system:inst6\|qsys_system_led_alarm:led_alarm " "Elaborating entity \"qsys_system_led_alarm\" for hierarchy \"qsys_system:inst6\|qsys_system_led_alarm:led_alarm\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "led_alarm" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_led_piano qsys_system:inst6\|qsys_system_led_piano:led_piano " "Elaborating entity \"qsys_system_led_piano\" for hierarchy \"qsys_system:inst6\|qsys_system_led_piano:led_piano\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "led_piano" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_led_status qsys_system:inst6\|qsys_system_led_status:led_status " "Elaborating entity \"qsys_system_led_status\" for hierarchy \"qsys_system:inst6\|qsys_system_led_status:led_status\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "led_status" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_onchip_memory qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory " "Elaborating entity \"qsys_system_onchip_memory\" for hierarchy \"qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "onchip_memory" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" "the_altsyncram" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40960 " "Parameter \"maximum_depth\" = \"40960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40960 " "Parameter \"numwords_a\" = \"40960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331249540 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614331249540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qoc1 " "Found entity 1: altsyncram_qoc1" {  } { { "db/altsyncram_qoc1.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altsyncram_qoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331249714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331249714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qoc1 qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qoc1:auto_generated " "Elaborating entity \"altsyncram_qoc1\" for hierarchy \"qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e7a " "Found entity 1: decode_e7a" {  } { { "db/decode_e7a.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/decode_e7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331249950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331249950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e7a qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qoc1:auto_generated\|decode_e7a:decode3 " "Elaborating entity \"decode_e7a\" for hierarchy \"qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qoc1:auto_generated\|decode_e7a:decode3\"" {  } { { "db/altsyncram_qoc1.tdf" "decode3" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altsyncram_qoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331249965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/mux_b3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331250107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331250107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b3b qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qoc1:auto_generated\|mux_b3b:mux2 " "Elaborating entity \"mux_b3b\" for hierarchy \"qsys_system:inst6\|qsys_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qoc1:auto_generated\|mux_b3b:mux2\"" {  } { { "db/altsyncram_qoc1.tdf" "mux2" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/altsyncram_qoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331250120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_switches qsys_system:inst6\|qsys_system_switches:switches " "Elaborating entity \"qsys_system_switches\" for hierarchy \"qsys_system:inst6\|qsys_system_switches:switches\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "switches" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331250236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_sysid_qsys_0 qsys_system:inst6\|qsys_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"qsys_system_sysid_qsys_0\" for hierarchy \"qsys_system:inst6\|qsys_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "sysid_qsys_0" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331250279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_timer_second qsys_system:inst6\|qsys_system_timer_second:timer_second " "Elaborating entity \"qsys_system_timer_second\" for hierarchy \"qsys_system:inst6\|qsys_system_timer_second:timer_second\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "timer_second" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331250306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_system_mm_interconnect_0\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "mm_interconnect_0" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331250349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_cpu_data_master_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "niosii_cpu_data_master_translator" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_cpu_instruction_master_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "niosii_cpu_instruction_master_translator" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_cpu_debug_mem_slave_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "niosii_cpu_debug_mem_slave_translator" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "switches_s1_translator" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_cpu_data_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "niosii_cpu_data_master_agent" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_cpu_instruction_master_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "niosii_cpu_instruction_master_agent" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331251947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"qsys_system_mm_interconnect_0_router\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331252725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_default_decode qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router:router\|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331252815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331252840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_001_default_decode qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_001:router_001\|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331252884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 4971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331252911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_002_default_decode qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_002:router_002\|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331252942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "router_004" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 5003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331252990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_router_004_default_decode qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_router_004:router_004\|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosii_cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosii_cpu_instruction_master_limiter\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "niosii_cpu_instruction_master_limiter" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 5293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 5412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_demux_001 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 5435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 5452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_cmd_mux_002 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 5492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 5770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_demux_002 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 5810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331253896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 6190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_rsp_mux_001 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 6213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" 6242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_system:inst6\|qsys_system_mm_interconnect_0:mm_interconnect_0\|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_irq_mapper qsys_system:inst6\|qsys_system_irq_mapper:irq_mapper " "Elaborating entity \"qsys_system_irq_mapper\" for hierarchy \"qsys_system:inst6\|qsys_system_irq_mapper:irq_mapper\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "irq_mapper" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_rst_controller qsys_system:inst6\|qsys_system_rst_controller:rst_controller " "Elaborating entity \"qsys_system_rst_controller\" for hierarchy \"qsys_system:inst6\|qsys_system_rst_controller:rst_controller\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "rst_controller" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "qsys_system/synthesis/qsys_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331254982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_system_rst_controller_001 qsys_system:inst6\|qsys_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"qsys_system_rst_controller_001\" for hierarchy \"qsys_system:inst6\|qsys_system_rst_controller_001:rst_controller_001\"" {  } { { "qsys_system/synthesis/qsys_system.vhd" "rst_controller_001" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system.vhd" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331255005 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req qsys_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at qsys_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys_system/synthesis/qsys_system_rst_controller_001.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614331255007 "|system_block|qsys_system:inst6|qsys_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_system:inst6\|qsys_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_system:inst6\|qsys_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys_system/synthesis/qsys_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/qsys_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331255029 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_qsys_system_NiosII_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_qsys_system_NiosII_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "the_qsys_system_NiosII_CPU_cpu_nios2_oci_itrace" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2944 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1614331258297 "|system_block|qsys_system:inst6|qsys_system_NiosII_CPU:niosii_cpu|qsys_system_NiosII_CPU_cpu:cpu|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci|qsys_system_NiosII_CPU_cpu_nios2_oci_itrace:the_qsys_system_NiosII_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1614331260201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.02.26.10:21:09 Progress: Loading sld2cea6211/alt_sld_fab_wrapper_hw.tcl " "2021.02.26.10:21:09 Progress: Loading sld2cea6211/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331269418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331275908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331276285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331284208 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331284496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331284797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331285137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331285186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331285188 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1614331285974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cea6211/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cea6211/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2cea6211/alt_sld_fab.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/ip/sld2cea6211/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331286525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331286525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331286752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331286752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331286785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331286785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331286946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331286946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331287141 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331287141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331287141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/ip/sld2cea6211/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331287315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331287315 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1614331296900 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1614331296900 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1614331296900 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1614331296900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331297195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297195 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614331297195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331297349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331297349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331297475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_mult_cell:the_qsys_system_NiosII_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614331297475 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614331297475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614331297618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331297618 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1614331300157 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1614331300157 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1614331300236 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1614331300236 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1614331300236 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1614331300237 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1614331300237 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614331300275 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_system/synthesis/submodules/qsys_system_hour0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_hour0.v" 58 -1 0 } } { "qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 6963 -1 0 } } { "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_jtag_uart_0.v" 398 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 2346 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 3634 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 5339 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 6972 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_SYS_CLK_timer.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_SYS_CLK_timer.v" 167 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_timer_second.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_timer_second.v" 167 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_timer_second.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_timer_second.v" 176 -1 0 } } { "qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 5292 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1614331300634 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1614331300635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331304468 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "182 " "182 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1614331309105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331309664 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1614331310349 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1614331310349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331310790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/output_files/system_block.map.smsg " "Generated suppressed messages file C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/output_files/system_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331313894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614331321300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614331321300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4613 " "Implemented 4613 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614331322351 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614331322351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4215 " "Implemented 4215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614331322351 ""} { "Info" "ICUT_CUT_TM_RAMS" "321 " "Implemented 321 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1614331322351 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1614331322351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614331322351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614331322492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 10:22:02 2021 " "Processing ended: Fri Feb 26 10:22:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614331322492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614331322492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614331322492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614331322492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1614331325722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614331325734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 10:22:04 2021 " "Processing started: Fri Feb 26 10:22:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614331325734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614331325734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alarm_clock_jukebox -c system_block " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alarm_clock_jukebox -c system_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614331325735 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1614331326348 ""}
{ "Info" "0" "" "Project  = alarm_clock_jukebox" {  } {  } 0 0 "Project  = alarm_clock_jukebox" 0 0 "Fitter" 0 0 1614331326349 ""}
{ "Info" "0" "" "Revision = system_block" {  } {  } 0 0 "Revision = system_block" 0 0 "Fitter" 0 0 1614331326349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1614331326779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614331326780 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "system_block 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"system_block\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614331326872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614331326961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614331326961 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614331327506 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614331327537 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614331328904 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 14395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614331328942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 14397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614331328942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 14399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614331328942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 14401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614331328942 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614331328942 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1614331328946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1614331328946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1614331328946 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1614331328946 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1614331328957 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1614331329771 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331332062 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1614331332062 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1614331332210 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.sdc " "Reading SDC File: 'qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1614331332239 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1614331332317 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1614331332317 "|system_block|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614331332318 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1614331332318 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331332441 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331332441 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331332441 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1614331332441 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1614331332441 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1614331332441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1614331332441 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1614331332441 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1614331332441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614331333229 ""}  } { { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 448 -72 152 464 "MAX10_CLK1_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 14371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614331333229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614331333229 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 13548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614331333229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614331333230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 13794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614331333230 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614331333230 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 13633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614331333230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614331333230 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 13655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614331333230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614331333230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 2252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614331333230 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614331333230 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 4840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614331333230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_system:inst6\|qsys_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node qsys_system:inst6\|qsys_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614331333231 ""}  } { { "qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 4230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614331333231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614331333231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 4840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614331333231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node qsys_system:inst6\|qsys_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 5488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614331333231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614331333231 ""}  } { { "qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614331333231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614331333232 ""}  } { { "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" "" { Text "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.v" 325 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 2257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614331333232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614331334978 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614331334990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614331334991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614331335006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614331335028 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614331335049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614331335316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1614331335328 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1614331335328 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1614331335328 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1614331335328 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614331335328 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1614331336235 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1614331336235 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614331336243 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614331336272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614331340315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614331342202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614331342342 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614331345636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614331345636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614331348088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614331354082 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614331354082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614331355439 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1614331355439 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614331355439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614331355442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614331356017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614331356118 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1614331356118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614331367701 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614331367709 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1614331367709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614331376683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614331378960 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1614331380287 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 448 -72 152 464 "MAX10_CLK1_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 928 -24 144 944 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 408 -24 152 424 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "system_block.bdf" "" { Schematic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/system_block.bdf" { { 408 -24 152 424 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614331380366 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1614331380366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/output_files/system_block.fit.smsg " "Generated suppressed messages file C:/Users/idontseeit/Desktop/Justins_Files/school/Master_MNE/M1S2/sys_embarque/alarm_clock_jukebox/output_files/system_block.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614331380957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 132 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5450 " "Peak virtual memory: 5450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614331383607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 10:23:03 2021 " "Processing ended: Fri Feb 26 10:23:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614331383607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614331383607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614331383607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614331383607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614331385583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614331385596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 10:23:05 2021 " "Processing started: Fri Feb 26 10:23:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614331385596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614331385596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alarm_clock_jukebox -c system_block " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alarm_clock_jukebox -c system_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614331385596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1614331386840 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614331391569 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614331391828 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1614331392034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614331392628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 10:23:12 2021 " "Processing ended: Fri Feb 26 10:23:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614331392628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614331392628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614331392628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614331392628 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614331393637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614331395463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614331395476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 10:23:14 2021 " "Processing started: Fri Feb 26 10:23:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614331395476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1614331395476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alarm_clock_jukebox -c system_block " "Command: quartus_sta alarm_clock_jukebox -c system_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1614331395476 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1614331396010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1614331397993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1614331397993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331398081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331398081 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614331399141 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1614331399141 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1614331399289 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.sdc " "Reading SDC File: 'qsys_system/synthesis/submodules/qsys_system_NiosII_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1614331399321 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1614331399392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1614331399392 "|system_block|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614331399394 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614331399394 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331399499 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331399499 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331399499 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1614331399499 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1614331399500 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1614331399545 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1614331399565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.340 " "Worst-case setup slack is 45.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.340               0.000 altera_reserved_tck  " "   45.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331399575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 altera_reserved_tck  " "    0.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331399585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.934 " "Worst-case recovery slack is 47.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.934               0.000 altera_reserved_tck  " "   47.934               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331399594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.007 " "Worst-case removal slack is 1.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 altera_reserved_tck  " "    1.007               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331399603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.577 " "Worst-case minimum pulse width slack is 49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331399608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331399608 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.604 ns " "Worst Case Available Settling Time: 197.604 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331399660 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614331399660 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1614331399671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1614331399743 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1614331399743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1614331411770 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1614331412384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1614331412384 "|system_block|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614331412386 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614331412386 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331412402 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331412402 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331412402 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1614331412402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.774 " "Worst-case setup slack is 45.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.774               0.000 altera_reserved_tck  " "   45.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331412440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 altera_reserved_tck  " "    0.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331412453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.128 " "Worst-case recovery slack is 48.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.128               0.000 altera_reserved_tck  " "   48.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331412461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.926 " "Worst-case removal slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 altera_reserved_tck  " "    0.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331412471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.598 " "Worst-case minimum pulse width slack is 49.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.598               0.000 altera_reserved_tck  " "   49.598               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331412478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331412478 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.806 ns " "Worst Case Available Settling Time: 197.806 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331412557 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614331412557 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1614331412577 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register qsys_system:inst6\|qsys_system_NiosII_CPU:niosii_cpu\|qsys_system_NiosII_CPU_cpu:cpu\|qsys_system_NiosII_CPU_cpu_nios2_oci:the_qsys_system_NiosII_CPU_cpu_nios2_oci\|qsys_system_NiosII_CPU_cpu_nios2_oci_debug:the_qsys_system_NiosII_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1614331413444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1614331413444 "|system_block|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614331413445 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614331413445 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331413460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331413460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1614331413460 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1614331413460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.983 " "Worst-case setup slack is 47.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.983               0.000 altera_reserved_tck  " "   47.983               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331413478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331413488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.239 " "Worst-case recovery slack is 49.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.239               0.000 altera_reserved_tck  " "   49.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331413495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 altera_reserved_tck  " "    0.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331413502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.417 " "Worst-case minimum pulse width slack is 49.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614331413508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614331413508 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.891 ns " "Worst Case Available Settling Time: 198.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614331413574 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614331413574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614331416378 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614331416381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614331417033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 10:23:37 2021 " "Processing ended: Fri Feb 26 10:23:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614331417033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614331417033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614331417033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614331417033 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 160 s " "Quartus Prime Full Compilation was successful. 0 errors, 160 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614331419316 ""}
