// Seed: 1892199132
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign #id_5 id_3 = 1 == id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_4;
  assign id_3 = 1'b0;
  wand id_6 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6
  );
endmodule
module module_2 (
    input tri1 id_0,
    input tri  id_1,
    input tri0 id_2
);
  assign id_4 = 1'd0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
endmodule
