<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>V8: v8/src/codegen/arm64/assembler-arm64-inl.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">V8
   </div>
   <div id="projectbrief">V8 API Reference, 12.6</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(1); });
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('d1/d50/assembler-arm64-inl_8h_source.html','../../'); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">assembler-arm64-inl.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// Copyright 2013 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// found in the LICENSE file.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="preprocessor">#ifndef V8_CODEGEN_ARM64_ASSEMBLER_ARM64_INL_H_</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#define V8_CODEGEN_ARM64_ASSEMBLER_ARM64_INL_H_</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#include &lt;type_traits&gt;</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &quot;src/base/memory.h&quot;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &quot;src/codegen/arm64/assembler-arm64.h&quot;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;src/codegen/assembler.h&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;src/codegen/flush-instruction-cache.h&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;src/debug/debug.h&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;src/objects/objects-inl.h&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;src/objects/smi.h&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;src/objects/tagged.h&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="keyword">namespace </span><a class="code hl_namespace" href="../../d2/dc3/namespacev8.html">v8</a> {</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="keyword">namespace </span>internal {</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keywordtype">bool</span> CpuFeatures::SupportsOptimizer() { <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keywordtype">void</span> WritableRelocInfo::apply(intptr_t delta) {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>  <span class="comment">// On arm64 only internal references and immediate branches need extra work.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>  <span class="keywordflow">if</span> (RelocInfo::IsInternalReference(rmode_)) {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <span class="comment">// Absolute code pointer inside code object moves with the code object.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    intptr_t internal_ref = ReadUnalignedValue&lt;intptr_t&gt;(pc_);</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    internal_ref += delta;  <span class="comment">// Relocate entry.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    WriteUnalignedValue&lt;intptr_t&gt;(pc_, internal_ref);</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc_);</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    <span class="keywordflow">if</span> (instr-&gt;IsBranchAndLink() || instr-&gt;IsUnconditionalBranch()) {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>      Address old_target =</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>          <span class="keyword">reinterpret_cast&lt;</span>Address<span class="keyword">&gt;</span>(instr-&gt;ImmPCOffsetTarget());</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>      Address new_target = old_target - delta;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>      instr-&gt;SetBranchImmTarget&lt;UncondBranchType&gt;(</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>          <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(new_target));</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    }</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  }</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>}</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">inline</span> <span class="keywordtype">bool</span> CPURegister::IsSameSizeAndType(<span class="keyword">const</span> CPURegister&amp; other)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <span class="keywordflow">return</span> (reg_size_ == other.reg_size_) &amp;&amp; (reg_type_ == other.reg_type_);</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>}</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">inline</span> <span class="keywordtype">bool</span> CPURegister::IsZero()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  DCHECK(is_valid());</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <span class="keywordflow">return</span> IsRegister() &amp;&amp; (code() == kZeroRegCode);</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>}</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="keyword">inline</span> <span class="keywordtype">bool</span> CPURegister::IsSP()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  DCHECK(is_valid());</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordflow">return</span> IsRegister() &amp;&amp; (code() == kSPRegInternalCode);</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>}</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">inline</span> <span class="keywordtype">void</span> CPURegList::Combine(<span class="keyword">const</span> CPURegList&amp; other) {</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  DCHECK(other.type() == type_);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  DCHECK(other.RegisterSizeInBits() == size_);</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  list_ |= other.list_;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>}</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="keyword">inline</span> <span class="keywordtype">void</span> CPURegList::Remove(<span class="keyword">const</span> CPURegList&amp; other) {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keywordflow">if</span> (other.type() == type_) {</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    list_ &amp;= ~other.list_;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  }</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>}</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="keyword">inline</span> <span class="keywordtype">void</span> CPURegList::Combine(<span class="keyword">const</span> CPURegister&amp; other) {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  DCHECK(other.type() == type_);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  DCHECK(other.SizeInBits() == size_);</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  Combine(other.code());</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>}</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="keyword">inline</span> <span class="keywordtype">void</span> CPURegList::Remove(<span class="keyword">const</span> CPURegister&amp; other1,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                               <span class="keyword">const</span> CPURegister&amp; other2,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                               <span class="keyword">const</span> CPURegister&amp; other3,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                               <span class="keyword">const</span> CPURegister&amp; other4) {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keywordflow">if</span> (!other1.IsNone() &amp;&amp; (other1.type() == type_)) Remove(other1.code());</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordflow">if</span> (!other2.IsNone() &amp;&amp; (other2.type() == type_)) Remove(other2.code());</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordflow">if</span> (!other3.IsNone() &amp;&amp; (other3.type() == type_)) Remove(other3.code());</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="keywordflow">if</span> (!other4.IsNone() &amp;&amp; (other4.type() == type_)) Remove(other4.code());</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>}</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="keyword">inline</span> <span class="keywordtype">void</span> CPURegList::Combine(<span class="keywordtype">int</span> code) {</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  DCHECK(CPURegister::Create(code, size_, type_).is_valid());</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  list_ |= (1ULL &lt;&lt; code);</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  DCHECK(is_valid());</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>}</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="keyword">inline</span> <span class="keywordtype">void</span> CPURegList::Remove(<span class="keywordtype">int</span> code) {</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  DCHECK(CPURegister::Create(code, size_, type_).is_valid());</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  list_ &amp;= ~(1ULL &lt;&lt; code);</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>}</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="keyword">inline</span> Register Register::XRegFromCode(<span class="keywordtype">unsigned</span> code) {</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordflow">if</span> (code == kSPRegInternalCode) {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="keywordflow">return</span> sp;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    DCHECK_LT(code, <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(kNumberOfRegisters));</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="keywordflow">return</span> Register::Create(code, kXRegSizeInBits);</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  }</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>}</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="keyword">inline</span> Register Register::WRegFromCode(<span class="keywordtype">unsigned</span> code) {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordflow">if</span> (code == kSPRegInternalCode) {</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="keywordflow">return</span> wsp;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    DCHECK_LT(code, <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(kNumberOfRegisters));</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordflow">return</span> Register::Create(code, kWRegSizeInBits);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>}</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="keyword">inline</span> VRegister VRegister::BRegFromCode(<span class="keywordtype">unsigned</span> code) {</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  DCHECK_LT(code, <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(kNumberOfVRegisters));</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordflow">return</span> VRegister::Create(code, kBRegSizeInBits);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>}</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="keyword">inline</span> VRegister VRegister::HRegFromCode(<span class="keywordtype">unsigned</span> code) {</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  DCHECK_LT(code, <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(kNumberOfVRegisters));</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keywordflow">return</span> VRegister::Create(code, kHRegSizeInBits);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>}</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="keyword">inline</span> VRegister VRegister::SRegFromCode(<span class="keywordtype">unsigned</span> code) {</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  DCHECK_LT(code, <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(kNumberOfVRegisters));</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="keywordflow">return</span> VRegister::Create(code, kSRegSizeInBits);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>}</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="keyword">inline</span> VRegister VRegister::DRegFromCode(<span class="keywordtype">unsigned</span> code) {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  DCHECK_LT(code, <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(kNumberOfVRegisters));</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="keywordflow">return</span> VRegister::Create(code, kDRegSizeInBits);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>}</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="keyword">inline</span> VRegister VRegister::QRegFromCode(<span class="keywordtype">unsigned</span> code) {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  DCHECK_LT(code, <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(kNumberOfVRegisters));</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keywordflow">return</span> VRegister::Create(code, kQRegSizeInBits);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>}</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="keyword">inline</span> VRegister VRegister::VRegFromCode(<span class="keywordtype">unsigned</span> code) {</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  DCHECK_LT(code, <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(kNumberOfVRegisters));</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="keywordflow">return</span> VRegister::Create(code, kVRegSizeInBits);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>}</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="keyword">inline</span> Register CPURegister::W()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  DCHECK(IsRegister());</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keywordflow">return</span> Register::WRegFromCode(code());</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>}</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="keyword">inline</span> Register CPURegister::Reg()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  DCHECK(IsRegister());</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keywordflow">return</span> Register::Create(code(), reg_size_);</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>}</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="keyword">inline</span> VRegister CPURegister::VReg()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  DCHECK(IsVRegister());</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keywordflow">return</span> VRegister::Create(code(), reg_size_);</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>}</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="keyword">inline</span> Register CPURegister::X()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  DCHECK(IsRegister());</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordflow">return</span> Register::XRegFromCode(code());</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>}</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="keyword">inline</span> VRegister CPURegister::V()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  DCHECK(IsVRegister());</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordflow">return</span> VRegister::VRegFromCode(code());</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>}</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="keyword">inline</span> VRegister CPURegister::B()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  DCHECK(IsVRegister());</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordflow">return</span> VRegister::BRegFromCode(code());</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>}</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="keyword">inline</span> VRegister CPURegister::H()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  DCHECK(IsVRegister());</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="keywordflow">return</span> VRegister::HRegFromCode(code());</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>}</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="keyword">inline</span> VRegister CPURegister::S()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  DCHECK(IsVRegister());</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordflow">return</span> VRegister::SRegFromCode(code());</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>}</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="keyword">inline</span> VRegister CPURegister::D()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  DCHECK(IsVRegister());</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keywordflow">return</span> VRegister::DRegFromCode(code());</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>}</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="keyword">inline</span> VRegister CPURegister::Q()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  DCHECK(IsVRegister());</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordflow">return</span> VRegister::QRegFromCode(code());</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>}</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Immediate.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">// Default initializer is for int types</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="foldopen" id="foldopen00197" data-start="{" data-end="};">
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="../../d0/df8/structv8_1_1internal_1_1ImmediateInitializer.html">  197</a></span><span class="keyword">struct </span><a class="code hl_struct" href="../../d0/df8/structv8_1_1internal_1_1ImmediateInitializer.html">ImmediateInitializer</a> {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="keyword">static</span> <span class="keyword">inline</span> RelocInfo::Mode rmode_for(T) { <span class="keywordflow">return</span> RelocInfo::NO_INFO; }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="../../d8/d3f/classint64__t.html">int64_t</a> immediate_for(T t) {</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(T) &lt;= 8);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="keyword">static_assert</span>(std::is_integral&lt;T&gt;::value || std::is_enum&lt;T&gt;::value);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <span class="keywordflow">return</span> t;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  }</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>};</div>
</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="keyword">template</span> &lt;&gt;</div>
<div class="foldopen" id="foldopen00207" data-start="{" data-end="};">
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="../../de/d46/structv8_1_1internal_1_1ImmediateInitializer_3_01Tagged_3_01Smi_01_4_01_4.html">  207</a></span><span class="keyword">struct </span><a class="code hl_struct" href="../../d0/df8/structv8_1_1internal_1_1ImmediateInitializer.html">ImmediateInitializer</a>&lt;<a class="code hl_class" href="../../d7/d4b/classv8_1_1internal_1_1Tagged.html">Tagged</a>&lt;<a class="code hl_class" href="../../da/d29/classv8_1_1internal_1_1Smi.html">Smi</a>&gt;&gt; {</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="keyword">static</span> <span class="keyword">inline</span> RelocInfo::Mode rmode_for(<a class="code hl_class" href="../../d7/d4b/classv8_1_1internal_1_1Tagged.html">Tagged&lt;Smi&gt;</a> t) {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="keywordflow">return</span> RelocInfo::NO_INFO;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  }</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="../../d8/d3f/classint64__t.html">int64_t</a> immediate_for(<a class="code hl_class" href="../../d7/d4b/classv8_1_1internal_1_1Tagged.html">Tagged&lt;Smi&gt;</a> t) {</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code hl_class" href="../../d8/d3f/classint64__t.html">int64_t</a><span class="keyword">&gt;</span>(t.ptr());</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  }</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>};</div>
</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="keyword">template</span> &lt;&gt;</div>
<div class="foldopen" id="foldopen00217" data-start="{" data-end="};">
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="../../d6/d84/structv8_1_1internal_1_1ImmediateInitializer_3_01ExternalReference_01_4.html">  217</a></span><span class="keyword">struct </span><a class="code hl_struct" href="../../d0/df8/structv8_1_1internal_1_1ImmediateInitializer.html">ImmediateInitializer</a>&lt;<a class="code hl_class" href="../../d1/dde/classv8_1_1internal_1_1ExternalReference.html">ExternalReference</a>&gt; {</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keyword">static</span> <span class="keyword">inline</span> RelocInfo::Mode rmode_for(<a class="code hl_class" href="../../d1/dde/classv8_1_1internal_1_1ExternalReference.html">ExternalReference</a> t) {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">return</span> RelocInfo::EXTERNAL_REFERENCE;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  }</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="../../d8/d3f/classint64__t.html">int64_t</a> immediate_for(<a class="code hl_class" href="../../d1/dde/classv8_1_1internal_1_1ExternalReference.html">ExternalReference</a> t) {</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code hl_class" href="../../d8/d3f/classint64__t.html">int64_t</a><span class="keyword">&gt;</span>(t.address());</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  }</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>};</div>
</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>Immediate::Immediate(<a class="code hl_class" href="../../d6/d22/classv8_1_1internal_1_1Handle.html">Handle&lt;T&gt;</a> handle, RelocInfo::Mode mode)</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    : value_(static_cast&lt;intptr_t&gt;(handle.address())), rmode_(mode) {</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  DCHECK(RelocInfo::IsEmbeddedObjectMode(mode));</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>}</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>Immediate::Immediate(T t)</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    : value_(ImmediateInitializer&lt;T&gt;::immediate_for(t)),</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>      rmode_(ImmediateInitializer&lt;T&gt;::rmode_for(t)) {}</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>Immediate::Immediate(T t, RelocInfo::Mode rmode)</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    : value_(ImmediateInitializer&lt;T&gt;::immediate_for(t)), rmode_(rmode) {</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="keyword">static_assert</span>(std::is_integral&lt;T&gt;::value);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>}</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>Operand::Operand(T t) : immediate_(t), reg_(NoReg) {}</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>Operand::Operand(T t, RelocInfo::Mode rmode)</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    : immediate_(t, rmode), reg_(NoReg) {}</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>Operand::Operand(Register reg, Shift shift, <span class="keywordtype">unsigned</span> shift_amount)</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    : immediate_(0),</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>      reg_(reg),</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>      shift_(shift),</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>      extend_(NO_EXTEND),</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>      shift_amount_(shift_amount) {</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  DCHECK(reg.Is64Bits() || (shift_amount &lt; kWRegSizeInBits));</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  DCHECK(reg.Is32Bits() || (shift_amount &lt; kXRegSizeInBits));</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  DCHECK_IMPLIES(reg.IsSP(), shift_amount == 0);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>}</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>Operand::Operand(Register reg, Extend extend, <span class="keywordtype">unsigned</span> shift_amount)</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    : immediate_(0),</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      reg_(reg),</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      shift_(NO_SHIFT),</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>      extend_(extend),</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>      shift_amount_(shift_amount) {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  DCHECK(reg.is_valid());</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  DCHECK_LE(shift_amount, 4);</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  DCHECK(!reg.IsSP());</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">// Extend modes SXTX and UXTX require a 64-bit register.</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  DCHECK(reg.Is64Bits() || ((extend != SXTX) &amp;&amp; (extend != UXTX)));</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>}</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="keywordtype">bool</span> Operand::IsHeapNumberRequest()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  DCHECK_IMPLIES(heap_number_request_.has_value(), reg_ == NoReg);</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  DCHECK_IMPLIES(heap_number_request_.has_value(),</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                 immediate_.rmode() == RelocInfo::FULL_EMBEDDED_OBJECT ||</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                     immediate_.rmode() == RelocInfo::CODE_TARGET);</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keywordflow">return</span> heap_number_request_.has_value();</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>}</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>HeapNumberRequest Operand::heap_number_request()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  DCHECK(IsHeapNumberRequest());</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordflow">return</span> *heap_number_request_;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>}</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="keywordtype">bool</span> Operand::IsImmediate()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="keywordflow">return</span> reg_ == NoReg &amp;&amp; !IsHeapNumberRequest();</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>}</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="keywordtype">bool</span> Operand::IsShiftedRegister()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keywordflow">return</span> reg_.is_valid() &amp;&amp; (shift_ != NO_SHIFT);</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>}</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="keywordtype">bool</span> Operand::IsExtendedRegister()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keywordflow">return</span> reg_.is_valid() &amp;&amp; (extend_ != NO_EXTEND);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>}</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="keywordtype">bool</span> Operand::IsZero()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="keywordflow">if</span> (IsImmediate()) {</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <span class="keywordflow">return</span> ImmediateValue() == 0;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <span class="keywordflow">return</span> reg().IsZero();</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  }</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>}</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>Operand Operand::ToExtendedRegister()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  DCHECK(IsShiftedRegister());</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  DCHECK((shift_ == LSL) &amp;&amp; (shift_amount_ &lt;= 4));</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keywordflow">return</span> Operand(reg_, reg_.Is64Bits() ? UXTX : UXTW, shift_amount_);</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>}</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>Operand Operand::ToW()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="keywordflow">if</span> (IsShiftedRegister()) {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    DCHECK(reg_.Is64Bits());</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="keywordflow">return</span> Operand(reg_.W(), shift(), shift_amount());</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsExtendedRegister()) {</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    DCHECK(reg_.Is64Bits());</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="keywordflow">return</span> Operand(reg_.W(), extend(), shift_amount());</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  }</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  DCHECK(IsImmediate());</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>}</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>Immediate Operand::immediate_for_heap_number_request()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  DCHECK(immediate_.rmode() == RelocInfo::FULL_EMBEDDED_OBJECT);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="keywordflow">return</span> immediate_;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>}</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>Immediate Operand::immediate()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  DCHECK(IsImmediate());</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keywordflow">return</span> immediate_;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>}</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><a class="code hl_class" href="../../d8/d3f/classint64__t.html">int64_t</a> Operand::ImmediateValue()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  DCHECK(IsImmediate());</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordflow">return</span> immediate_.value();</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>}</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>RelocInfo::Mode Operand::ImmediateRMode()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  DCHECK(IsImmediate() || IsHeapNumberRequest());</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="keywordflow">return</span> immediate_.rmode();</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>}</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>Register Operand::reg()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  DCHECK(IsShiftedRegister() || IsExtendedRegister());</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="keywordflow">return</span> reg_;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>}</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>Shift Operand::shift()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  DCHECK(IsShiftedRegister());</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordflow">return</span> shift_;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>}</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>Extend Operand::extend()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  DCHECK(IsExtendedRegister());</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="keywordflow">return</span> extend_;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>}</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="keywordtype">unsigned</span> Operand::shift_amount()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  DCHECK(IsShiftedRegister() || IsExtendedRegister());</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keywordflow">return</span> shift_amount_;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>}</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>MemOperand::MemOperand()</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    : base_(NoReg),</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>      regoffset_(NoReg),</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>      offset_(0),</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>      addrmode_(Offset),</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>      shift_(NO_SHIFT),</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>      extend_(NO_EXTEND),</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>      shift_amount_(0) {}</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>MemOperand::MemOperand(Register base, <a class="code hl_class" href="../../d8/d3f/classint64__t.html">int64_t</a> offset, AddrMode addrmode)</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    : base_(base),</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>      regoffset_(NoReg),</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>      offset_(offset),</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>      addrmode_(addrmode),</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>      shift_(NO_SHIFT),</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>      extend_(NO_EXTEND),</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>      shift_amount_(0) {</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  DCHECK(base.Is64Bits() &amp;&amp; !base.IsZero());</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>}</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>MemOperand::MemOperand(Register base, Register regoffset, Extend extend,</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>                       <span class="keywordtype">unsigned</span> shift_amount)</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    : base_(base),</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>      regoffset_(regoffset),</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>      offset_(0),</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>      addrmode_(Offset),</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>      shift_(NO_SHIFT),</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>      extend_(extend),</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>      shift_amount_(shift_amount) {</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  DCHECK(base.Is64Bits() &amp;&amp; !base.IsZero());</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  DCHECK(!regoffset.IsSP());</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  DCHECK((extend == UXTW) || (extend == SXTW) || (extend == SXTX));</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="comment">// SXTX extend mode requires a 64-bit offset register.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  DCHECK(regoffset.Is64Bits() || (extend != SXTX));</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>}</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>MemOperand::MemOperand(Register base, Register regoffset, Shift shift,</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                       <span class="keywordtype">unsigned</span> shift_amount)</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    : base_(base),</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>      regoffset_(regoffset),</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      offset_(0),</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>      addrmode_(Offset),</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>      shift_(shift),</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>      extend_(NO_EXTEND),</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>      shift_amount_(shift_amount) {</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  DCHECK(base.Is64Bits() &amp;&amp; !base.IsZero());</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  DCHECK(regoffset.Is64Bits() &amp;&amp; !regoffset.IsSP());</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  DCHECK(shift == LSL);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>}</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>MemOperand::MemOperand(Register base, <span class="keyword">const</span> Operand&amp; offset, AddrMode addrmode)</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    : base_(base), regoffset_(NoReg), addrmode_(addrmode) {</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  DCHECK(base.Is64Bits() &amp;&amp; !base.IsZero());</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keywordflow">if</span> (offset.IsImmediate()) {</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    offset_ = offset.ImmediateValue();</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (offset.IsShiftedRegister()) {</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    DCHECK((addrmode == Offset) || (addrmode == PostIndex));</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    regoffset_ = offset.reg();</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    shift_ = offset.shift();</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    shift_amount_ = offset.shift_amount();</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    extend_ = NO_EXTEND;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    offset_ = 0;</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    <span class="comment">// These assertions match those in the shifted-register constructor.</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    DCHECK(regoffset_.Is64Bits() &amp;&amp; !regoffset_.IsSP());</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    DCHECK(shift_ == LSL);</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    DCHECK(offset.IsExtendedRegister());</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    DCHECK(addrmode == Offset);</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    regoffset_ = offset.reg();</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    extend_ = offset.extend();</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    shift_amount_ = offset.shift_amount();</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    shift_ = NO_SHIFT;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    offset_ = 0;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <span class="comment">// These assertions match those in the extended-register constructor.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    DCHECK(!regoffset_.IsSP());</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    DCHECK((extend_ == UXTW) || (extend_ == SXTW) || (extend_ == SXTX));</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    DCHECK((regoffset_.Is64Bits() || (extend_ != SXTX)));</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  }</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>}</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="keywordtype">bool</span> MemOperand::IsImmediateOffset()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <span class="keywordflow">return</span> (addrmode_ == Offset) &amp;&amp; regoffset_ == NoReg;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>}</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="keywordtype">bool</span> MemOperand::IsRegisterOffset()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <span class="keywordflow">return</span> (addrmode_ == Offset) &amp;&amp; regoffset_ != NoReg;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>}</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="keywordtype">bool</span> MemOperand::IsPreIndex()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> addrmode_ == PreIndex; }</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="keywordtype">bool</span> MemOperand::IsPostIndex()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> addrmode_ == PostIndex; }</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="keywordtype">void</span> Assembler::Unreachable() { debug(<span class="stringliteral">&quot;UNREACHABLE&quot;</span>, __LINE__, BREAK); }</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>Address Assembler::target_pointer_address_at(Address pc) {</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  DCHECK(instr-&gt;IsLdrLiteralX() || instr-&gt;IsLdrLiteralW());</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordflow">return</span> <span class="keyword">reinterpret_cast&lt;</span>Address<span class="keyword">&gt;</span>(instr-&gt;ImmPCOffsetTarget());</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>}</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">// Read/Modify the code target address in the branch/call instruction at pc.</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>Address Assembler::target_address_at(Address pc, Address constant_pool) {</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keywordflow">if</span> (instr-&gt;IsLdrLiteralX()) {</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    <span class="keywordflow">return</span> Memory&lt;Address&gt;(target_pointer_address_at(pc));</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    DCHECK(instr-&gt;IsBranchAndLink() || instr-&gt;IsUnconditionalBranch());</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    <span class="keywordflow">return</span> <span class="keyword">reinterpret_cast&lt;</span>Address<span class="keyword">&gt;</span>(instr-&gt;ImmPCOffsetTarget());</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  }</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>}</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>Tagged_t Assembler::target_compressed_address_at(Address pc,</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>                                                 Address constant_pool) {</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  CHECK(instr-&gt;IsLdrLiteralW());</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <span class="keywordflow">return</span> Memory&lt;Tagged_t&gt;(target_pointer_address_at(pc));</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>}</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>Handle&lt;Code&gt; Assembler::code_target_object_handle_at(Address pc) {</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <span class="keywordflow">if</span> (instr-&gt;IsLdrLiteralX()) {</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keywordflow">return</span> Handle&lt;Code&gt;(<span class="keyword">reinterpret_cast&lt;</span>Address*<span class="keyword">&gt;</span>(</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>        Assembler::target_address_at(pc, 0 <span class="comment">/* unused */</span>)));</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    DCHECK(instr-&gt;IsBranchAndLink() || instr-&gt;IsUnconditionalBranch());</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>    DCHECK_EQ(instr-&gt;ImmPCOffset() % kInstrSize, 0);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <span class="keywordflow">return</span> Handle&lt;Code&gt;::cast(</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>        GetEmbeddedObject(instr-&gt;ImmPCOffset() &gt;&gt; kInstrSizeLog2));</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  }</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>}</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>AssemblerBase::EmbeddedObjectIndex</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>Assembler::embedded_object_index_referenced_from(Address pc) {</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <span class="keywordflow">if</span> (instr-&gt;IsLdrLiteralX()) {</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    <span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(EmbeddedObjectIndex) == <span class="keyword">sizeof</span>(intptr_t));</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="keywordflow">return</span> Memory&lt;EmbeddedObjectIndex&gt;(target_pointer_address_at(pc));</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    DCHECK(instr-&gt;IsLdrLiteralW());</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    <span class="keywordflow">return</span> Memory&lt;uint32_t&gt;(target_pointer_address_at(pc));</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  }</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>}</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="keywordtype">void</span> Assembler::set_embedded_object_index_referenced_from(</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>    Address pc, EmbeddedObjectIndex data) {</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <span class="keywordflow">if</span> (instr-&gt;IsLdrLiteralX()) {</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    Memory&lt;EmbeddedObjectIndex&gt;(target_pointer_address_at(pc)) = data;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    DCHECK(instr-&gt;IsLdrLiteralW());</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>    DCHECK(is_uint32(data));</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    WriteUnalignedValue&lt;uint32_t&gt;(target_pointer_address_at(pc),</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>                                  <span class="keyword">static_cast&lt;</span><a class="code hl_class" href="../../d3/d87/classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(data));</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  }</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>}</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>Handle&lt;HeapObject&gt; Assembler::target_object_handle_at(Address pc) {</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="keywordflow">return</span> GetEmbeddedObject(</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>      Assembler::embedded_object_index_referenced_from(pc));</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>}</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>Builtin Assembler::target_builtin_at(Address pc) {</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  DCHECK(instr-&gt;IsBranchAndLink() || instr-&gt;IsUnconditionalBranch());</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  DCHECK_EQ(instr-&gt;ImmPCOffset() % kInstrSize, 0);</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="keywordtype">int</span> builtin_id = <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(instr-&gt;ImmPCOffset() / kInstrSize);</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  DCHECK(Builtins::IsBuiltinId(builtin_id));</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>Builtin<span class="keyword">&gt;</span>(builtin_id);</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>}</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="keywordtype">int</span> Assembler::deserialization_special_target_size(Address location) {</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(location);</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="keywordflow">if</span> (instr-&gt;IsBranchAndLink() || instr-&gt;IsUnconditionalBranch()) {</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    <span class="keywordflow">return</span> kSpecialTargetSize;</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    DCHECK_EQ(instr-&gt;InstructionBits(), 0);</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    <span class="keywordflow">return</span> kSystemPointerSize;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  }</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>}</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="keywordtype">void</span> Assembler::deserialization_set_special_target_at(Address location,</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>                                                      Tagged&lt;Code&gt; code,</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>                                                      Address target) {</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(location);</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="keywordflow">if</span> (instr-&gt;IsBranchAndLink() || instr-&gt;IsUnconditionalBranch()) {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="keywordflow">if</span> (target == 0) {</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>      <span class="comment">// We are simply wiping the target out for serialization. Set the offset</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      <span class="comment">// to zero instead.</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      target = location;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    }</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    instr-&gt;SetBranchImmTarget&lt;UncondBranchType&gt;(</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>        <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(target));</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    FlushInstructionCache(location, kInstrSize);</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    DCHECK_EQ(instr-&gt;InstructionBits(), 0);</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    Memory&lt;Address&gt;(location) = target;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    <span class="comment">// Intuitively, we would think it is necessary to always flush the</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    <span class="comment">// instruction cache after patching a target address in the code. However,</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>    <span class="comment">// in this case, only the constant pool contents change. The instruction</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <span class="comment">// accessing the constant pool remains unchanged, so a flush is not</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>    <span class="comment">// required.</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  }</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>}</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="keywordtype">void</span> Assembler::deserialization_set_target_internal_reference_at(</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    Address pc, Address target, RelocInfo::Mode mode) {</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  WriteUnalignedValue&lt;Address&gt;(pc, target);</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>}</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="keywordtype">void</span> Assembler::set_target_address_at(Address pc, Address constant_pool,</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>                                      Address target,</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>                                      ICacheFlushMode icache_flush_mode) {</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <span class="keywordflow">if</span> (instr-&gt;IsLdrLiteralX()) {</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    Memory&lt;Address&gt;(target_pointer_address_at(pc)) = target;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    <span class="comment">// Intuitively, we would think it is necessary to always flush the</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    <span class="comment">// instruction cache after patching a target address in the code. However,</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    <span class="comment">// in this case, only the constant pool contents change. The instruction</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    <span class="comment">// accessing the constant pool remains unchanged, so a flush is not</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <span class="comment">// required.</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    DCHECK(instr-&gt;IsBranchAndLink() || instr-&gt;IsUnconditionalBranch());</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="keywordflow">if</span> (target == 0) {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>      <span class="comment">// We are simply wiping the target out for serialization. Set the offset</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>      <span class="comment">// to zero instead.</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>      target = pc;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    }</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    instr-&gt;SetBranchImmTarget&lt;UncondBranchType&gt;(</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>        <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(target));</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="keywordflow">if</span> (icache_flush_mode != SKIP_ICACHE_FLUSH) {</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>      FlushInstructionCache(pc, kInstrSize);</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    }</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  }</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>}</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="keywordtype">void</span> Assembler::set_target_compressed_address_at(</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>    Address pc, Address constant_pool, Tagged_t target,</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    ICacheFlushMode icache_flush_mode) {</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc);</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  CHECK(instr-&gt;IsLdrLiteralW());</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  Memory&lt;Tagged_t&gt;(target_pointer_address_at(pc)) = target;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>}</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="keywordtype">int</span> RelocInfo::target_address_size() {</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <span class="keywordflow">if</span> (IsCodedSpecially()) {</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    <span class="keywordflow">return</span> Assembler::kSpecialTargetSize;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc_);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    DCHECK(instr-&gt;IsLdrLiteralX() || instr-&gt;IsLdrLiteralW());</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>    <span class="keywordflow">return</span> instr-&gt;IsLdrLiteralW() ? kTaggedSize : kSystemPointerSize;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  }</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>}</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>Address RelocInfo::target_address() {</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  DCHECK(IsCodeTarget(rmode_) || IsNearBuiltinEntry(rmode_) ||</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>         IsWasmCall(rmode_) || IsWasmStubCall(rmode_));</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="keywordflow">return</span> Assembler::target_address_at(pc_, constant_pool_);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>}</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>Address RelocInfo::target_address_address() {</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  DCHECK(HasTargetAddressAddress());</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  Instruction* instr = <span class="keyword">reinterpret_cast&lt;</span>Instruction*<span class="keyword">&gt;</span>(pc_);</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="comment">// Read the address of the word containing the target_address in an</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="comment">// instruction stream.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="comment">// The only architecture-independent user of this function is the serializer.</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="comment">// The serializer uses it to find out how many raw bytes of instruction to</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <span class="comment">// output before the next target.</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <span class="comment">// For an instruction like B/BL, where the target bits are mixed into the</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="comment">// instruction bits, the size of the target will be zero, indicating that the</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="comment">// serializer should not step forward in memory after a target is resolved</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="comment">// and written.</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="comment">// For LDR literal instructions, we can skip up to the constant pool entry</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <span class="comment">// address. We make sure that RelocInfo is ordered by the</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <span class="comment">// target_address_address so that we do not skip over any relocatable</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="comment">// instruction sequences.</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="keywordflow">if</span> (instr-&gt;IsLdrLiteralX()) {</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <span class="keywordflow">return</span> constant_pool_entry_address();</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    DCHECK(instr-&gt;IsBranchAndLink() || instr-&gt;IsUnconditionalBranch());</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="keywordflow">return</span> pc_;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  }</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>}</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>Address RelocInfo::constant_pool_entry_address() {</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  DCHECK(IsInConstantPool());</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="keywordflow">return</span> Assembler::target_pointer_address_at(pc_);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>}</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>Tagged&lt;HeapObject&gt; RelocInfo::target_object(PtrComprCageBase cage_base) {</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  DCHECK(IsCodeTarget(rmode_) || IsEmbeddedObjectMode(rmode_));</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <span class="keywordflow">if</span> (IsCompressedEmbeddedObject(rmode_)) {</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>    Tagged_t compressed =</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        Assembler::target_compressed_address_at(pc_, constant_pool_);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    DCHECK(!HAS_SMI_TAG(compressed));</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    Tagged&lt;Object&gt; obj(</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>        V8HeapCompressionScheme::DecompressTagged(cage_base, compressed));</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    <span class="keywordflow">return</span> HeapObject::cast(obj);</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <span class="keywordflow">return</span> HeapObject::cast(</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>        Tagged&lt;Object&gt;(Assembler::target_address_at(pc_, constant_pool_)));</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  }</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>}</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>Handle&lt;HeapObject&gt; RelocInfo::target_object_handle(Assembler* origin) {</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="keywordflow">if</span> (IsEmbeddedObjectMode(rmode_)) {</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <span class="keywordflow">return</span> origin-&gt;target_object_handle_at(pc_);</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    DCHECK(IsCodeTarget(rmode_));</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <span class="keywordflow">return</span> origin-&gt;code_target_object_handle_at(pc_);</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  }</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>}</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="keywordtype">void</span> WritableRelocInfo::set_target_object(Tagged&lt;HeapObject&gt; target,</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>                                          ICacheFlushMode icache_flush_mode) {</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  DCHECK(IsCodeTarget(rmode_) || IsEmbeddedObjectMode(rmode_));</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordflow">if</span> (IsCompressedEmbeddedObject(rmode_)) {</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    DCHECK(COMPRESS_POINTERS_BOOL);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>    <span class="comment">// We must not compress pointers to objects outside of the main pointer</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <span class="comment">// compression cage as we wouldn&#39;t be able to decompress them with the</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    <span class="comment">// correct cage base.</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>    DCHECK_IMPLIES(V8_ENABLE_SANDBOX_BOOL, !IsTrustedSpaceObject(target));</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    DCHECK_IMPLIES(V8_EXTERNAL_CODE_SPACE_BOOL, !IsCodeSpaceObject(target));</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    Assembler::set_target_compressed_address_at(</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>        pc_, constant_pool_,</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>        V8HeapCompressionScheme::CompressObject(target.ptr()),</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>        icache_flush_mode);</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    DCHECK(IsFullEmbeddedObject(rmode_));</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    Assembler::set_target_address_at(pc_, constant_pool_, target.ptr(),</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>                                     icache_flush_mode);</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  }</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>}</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>Address RelocInfo::target_external_reference() {</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  DCHECK(rmode_ == EXTERNAL_REFERENCE);</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="keywordflow">return</span> Assembler::target_address_at(pc_, constant_pool_);</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>}</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="keywordtype">void</span> WritableRelocInfo::set_target_external_reference(</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    Address target, ICacheFlushMode icache_flush_mode) {</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  DCHECK(rmode_ == RelocInfo::EXTERNAL_REFERENCE);</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  Assembler::set_target_address_at(pc_, constant_pool_, target,</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>                                   icache_flush_mode);</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>}</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>Address RelocInfo::target_internal_reference() {</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  DCHECK(rmode_ == INTERNAL_REFERENCE);</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <span class="keywordflow">return</span> ReadUnalignedValue&lt;Address&gt;(pc_);</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>}</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>Address RelocInfo::target_internal_reference_address() {</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  DCHECK(rmode_ == INTERNAL_REFERENCE);</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <span class="keywordflow">return</span> pc_;</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>}</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>Builtin RelocInfo::target_builtin_at(Assembler* origin) {</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  DCHECK(IsNearBuiltinEntry(rmode_));</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <span class="keywordflow">return</span> Assembler::target_builtin_at(pc_);</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>}</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>Address RelocInfo::target_off_heap_target() {</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  DCHECK(IsOffHeapTarget(rmode_));</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  <span class="keywordflow">return</span> Assembler::target_address_at(pc_, constant_pool_);</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>}</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>LoadStoreOp Assembler::LoadOpFor(<span class="keyword">const</span> CPURegister&amp; rt) {</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  DCHECK(rt.is_valid());</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="keywordflow">if</span> (rt.IsRegister()) {</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <span class="keywordflow">return</span> rt.Is64Bits() ? LDR_x : LDR_w;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>    DCHECK(rt.IsVRegister());</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>    <span class="keywordflow">switch</span> (rt.SizeInBits()) {</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>      <span class="keywordflow">case</span> kBRegSizeInBits:</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>        <span class="keywordflow">return</span> LDR_b;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>      <span class="keywordflow">case</span> kHRegSizeInBits:</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>        <span class="keywordflow">return</span> LDR_h;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>      <span class="keywordflow">case</span> kSRegSizeInBits:</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>        <span class="keywordflow">return</span> LDR_s;</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>      <span class="keywordflow">case</span> kDRegSizeInBits:</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>        <span class="keywordflow">return</span> LDR_d;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>        DCHECK(rt.IsQ());</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>        <span class="keywordflow">return</span> LDR_q;</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    }</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  }</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>}</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>LoadStoreOp Assembler::StoreOpFor(<span class="keyword">const</span> CPURegister&amp; rt) {</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  DCHECK(rt.is_valid());</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <span class="keywordflow">if</span> (rt.IsRegister()) {</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>    <span class="keywordflow">return</span> rt.Is64Bits() ? STR_x : STR_w;</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>    DCHECK(rt.IsVRegister());</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>    <span class="keywordflow">switch</span> (rt.SizeInBits()) {</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>      <span class="keywordflow">case</span> kBRegSizeInBits:</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>        <span class="keywordflow">return</span> STR_b;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>      <span class="keywordflow">case</span> kHRegSizeInBits:</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>        <span class="keywordflow">return</span> STR_h;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>      <span class="keywordflow">case</span> kSRegSizeInBits:</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>        <span class="keywordflow">return</span> STR_s;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>      <span class="keywordflow">case</span> kDRegSizeInBits:</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>        <span class="keywordflow">return</span> STR_d;</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>        DCHECK(rt.IsQ());</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>        <span class="keywordflow">return</span> STR_q;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    }</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  }</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>}</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>LoadStorePairOp Assembler::LoadPairOpFor(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                                         <span class="keyword">const</span> CPURegister&amp; rt2) {</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  DCHECK_EQ(STP_w | LoadStorePairLBit, LDP_w);</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>LoadStorePairOp<span class="keyword">&gt;</span>(StorePairOpFor(rt, rt2) |</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>                                      LoadStorePairLBit);</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>}</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>LoadStorePairOp Assembler::StorePairOpFor(<span class="keyword">const</span> CPURegister&amp; rt,</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>                                          <span class="keyword">const</span> CPURegister&amp; rt2) {</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  DCHECK(AreSameSizeAndType(rt, rt2));</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  USE(rt2);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <span class="keywordflow">if</span> (rt.IsRegister()) {</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <span class="keywordflow">return</span> rt.Is64Bits() ? STP_x : STP_w;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    DCHECK(rt.IsVRegister());</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>    <span class="keywordflow">switch</span> (rt.SizeInBits()) {</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>      <span class="keywordflow">case</span> kSRegSizeInBits:</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>        <span class="keywordflow">return</span> STP_s;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>      <span class="keywordflow">case</span> kDRegSizeInBits:</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>        <span class="keywordflow">return</span> STP_d;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>        DCHECK(rt.IsQ());</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>        <span class="keywordflow">return</span> STP_q;</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>    }</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  }</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>}</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>LoadLiteralOp Assembler::LoadLiteralOpFor(<span class="keyword">const</span> CPURegister&amp; rt) {</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <span class="keywordflow">if</span> (rt.IsRegister()) {</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    <span class="keywordflow">return</span> rt.Is64Bits() ? LDR_x_lit : LDR_w_lit;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>    DCHECK(rt.IsVRegister());</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>    <span class="keywordflow">return</span> rt.Is64Bits() ? LDR_d_lit : LDR_s_lit;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  }</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>}</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="keyword">inline</span> <span class="keywordtype">void</span> Assembler::LoadStoreScaledImmOffset(Instr memop, <span class="keywordtype">int</span> offset,</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>                                                <span class="keywordtype">unsigned</span> size) {</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  Emit(LoadStoreUnsignedOffsetFixed | memop | ImmLSUnsigned(offset &gt;&gt; size));</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>}</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="keyword">inline</span> <span class="keywordtype">void</span> Assembler::LoadStoreUnscaledImmOffset(Instr memop, <span class="keywordtype">int</span> offset) {</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  Emit(LoadStoreUnscaledOffsetFixed | memop | ImmLS(offset));</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>}</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="keyword">inline</span> <span class="keywordtype">void</span> Assembler::LoadStoreWRegOffset(Instr memop,</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>                                           <span class="keyword">const</span> Register&amp; regoffset) {</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  Emit(LoadStoreRegisterOffsetFixed | memop | Rm(regoffset) | ExtendMode(UXTW));</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>}</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="keyword">inline</span> <span class="keywordtype">void</span> Assembler::DataProcPlainRegister(<span class="keyword">const</span> Register&amp; rd,</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>                                             <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>                                             <span class="keyword">const</span> Register&amp; rm, Instr op) {</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  DCHECK(AreSameSizeAndType(rd, rn, rm));</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  Emit(SF(rd) | AddSubShiftedFixed | op | Rm(rm) | Rn(rn) | Rd(rd));</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>}</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="keyword">inline</span> <span class="keywordtype">void</span> Assembler::CmpPlainRegister(<span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>                                        <span class="keyword">const</span> Register&amp; rm) {</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  DCHECK(AreSameSizeAndType(rn, rm));</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  Emit(SF(rn) | AddSubShiftedFixed | SUB | Flags(SetFlags) | Rm(rm) | Rn(rn) |</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>       Rd(xzr));</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>}</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="keyword">inline</span> <span class="keywordtype">void</span> Assembler::DataProcImmediate(<span class="keyword">const</span> Register&amp; rd, <span class="keyword">const</span> Register&amp; rn,</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>                                         <span class="keywordtype">int</span> immediate, Instr op) {</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  DCHECK(AreSameSizeAndType(rd, rn));</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  DCHECK(IsImmAddSub(immediate));</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  Emit(SF(rd) | AddSubImmediateFixed | op | ImmAddSub(immediate) | RdSP(rd) |</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>       RnSP(rn));</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>}</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="keywordtype">int</span> Assembler::LinkAndGetBranchInstructionOffsetTo(Label* label) {</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  DCHECK_EQ(kStartOfLabelLinkChain, 0);</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  <span class="keywordtype">int</span> offset = LinkAndGetByteOffsetTo(label);</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  DCHECK(IsAligned(offset, kInstrSize));</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  <span class="keywordflow">if</span> (label-&gt;is_linked() &amp;&amp; (offset != kStartOfLabelLinkChain)) {</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>    branch_link_chain_back_edge_.emplace(</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>        std::pair&lt;int, int&gt;(pc_offset() + offset, pc_offset()));</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  }</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <span class="keywordflow">return</span> offset &gt;&gt; kInstrSizeLog2;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>}</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>Instr Assembler::Flags(FlagsUpdate S) {</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  <span class="keywordflow">if</span> (S == SetFlags) {</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <span class="keywordflow">return</span> 1 &lt;&lt; FlagsUpdate_offset;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (S == LeaveFlags) {</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>    <span class="keywordflow">return</span> 0 &lt;&lt; FlagsUpdate_offset;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  }</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  UNREACHABLE();</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>}</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>Instr Assembler::Cond(Condition cond) { <span class="keywordflow">return</span> cond &lt;&lt; Condition_offset; }</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>Instr Assembler::ImmPCRelAddress(<span class="keywordtype">int</span> imm21) {</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  Instr imm = <span class="keyword">static_cast&lt;</span>Instr<span class="keyword">&gt;</span>(checked_truncate_to_int21(imm21));</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  Instr immhi = (imm &gt;&gt; ImmPCRelLo_width) &lt;&lt; ImmPCRelHi_offset;</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  Instr immlo = imm &lt;&lt; ImmPCRelLo_offset;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  <span class="keywordflow">return</span> (immhi &amp; ImmPCRelHi_mask) | (immlo &amp; ImmPCRelLo_mask);</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>}</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>Instr Assembler::ImmUncondBranch(<span class="keywordtype">int</span> imm26) {</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  <span class="keywordflow">return</span> checked_truncate_to_int26(imm26) &lt;&lt; ImmUncondBranch_offset;</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>}</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span> </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>Instr Assembler::ImmCondBranch(<span class="keywordtype">int</span> imm19) {</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <span class="keywordflow">return</span> checked_truncate_to_int19(imm19) &lt;&lt; ImmCondBranch_offset;</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>}</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>Instr Assembler::ImmCmpBranch(<span class="keywordtype">int</span> imm19) {</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  <span class="keywordflow">return</span> checked_truncate_to_int19(imm19) &lt;&lt; ImmCmpBranch_offset;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>}</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>Instr Assembler::ImmTestBranch(<span class="keywordtype">int</span> imm14) {</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="keywordflow">return</span> checked_truncate_to_int14(imm14) &lt;&lt; ImmTestBranch_offset;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>}</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>Instr Assembler::ImmTestBranchBit(<span class="keywordtype">unsigned</span> bit_pos) {</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  DCHECK(is_uint6(bit_pos));</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <span class="comment">// Subtract five from the shift offset, as we need bit 5 from bit_pos.</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <span class="keywordtype">unsigned</span> b5 = bit_pos &lt;&lt; (ImmTestBranchBit5_offset - 5);</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <span class="keywordtype">unsigned</span> b40 = bit_pos &lt;&lt; ImmTestBranchBit40_offset;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  b5 &amp;= ImmTestBranchBit5_mask;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  b40 &amp;= ImmTestBranchBit40_mask;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <span class="keywordflow">return</span> b5 | b40;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>}</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>Instr Assembler::SF(Register rd) {</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  <span class="keywordflow">return</span> rd.Is64Bits() ? SixtyFourBits : ThirtyTwoBits;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>}</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>Instr Assembler::ImmAddSub(<span class="keywordtype">int</span> imm) {</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  DCHECK(IsImmAddSub(imm));</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>  <span class="keywordflow">if</span> (is_uint12(imm)) {  <span class="comment">// No shift required.</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>    imm &lt;&lt;= ImmAddSub_offset;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>    imm = ((imm &gt;&gt; 12) &lt;&lt; ImmAddSub_offset) | (1 &lt;&lt; ShiftAddSub_offset);</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  }</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  <span class="keywordflow">return</span> imm;</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>}</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>Instr Assembler::ImmS(<span class="keywordtype">unsigned</span> imms, <span class="keywordtype">unsigned</span> reg_size) {</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  DCHECK(((reg_size == kXRegSizeInBits) &amp;&amp; is_uint6(imms)) ||</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>         ((reg_size == kWRegSizeInBits) &amp;&amp; is_uint5(imms)));</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  USE(reg_size);</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <span class="keywordflow">return</span> imms &lt;&lt; ImmS_offset;</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>}</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>Instr Assembler::ImmR(<span class="keywordtype">unsigned</span> immr, <span class="keywordtype">unsigned</span> reg_size) {</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  DCHECK(((reg_size == kXRegSizeInBits) &amp;&amp; is_uint6(immr)) ||</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>         ((reg_size == kWRegSizeInBits) &amp;&amp; is_uint5(immr)));</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  USE(reg_size);</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  DCHECK(is_uint6(immr));</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="keywordflow">return</span> immr &lt;&lt; ImmR_offset;</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>}</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span> </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>Instr Assembler::ImmSetBits(<span class="keywordtype">unsigned</span> imms, <span class="keywordtype">unsigned</span> reg_size) {</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  DCHECK((reg_size == kWRegSizeInBits) || (reg_size == kXRegSizeInBits));</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  DCHECK(is_uint6(imms));</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  DCHECK((reg_size == kXRegSizeInBits) || is_uint6(imms + 3));</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  USE(reg_size);</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <span class="keywordflow">return</span> imms &lt;&lt; ImmSetBits_offset;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>}</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>Instr Assembler::ImmRotate(<span class="keywordtype">unsigned</span> immr, <span class="keywordtype">unsigned</span> reg_size) {</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  DCHECK((reg_size == kWRegSizeInBits) || (reg_size == kXRegSizeInBits));</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  DCHECK(((reg_size == kXRegSizeInBits) &amp;&amp; is_uint6(immr)) ||</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>         ((reg_size == kWRegSizeInBits) &amp;&amp; is_uint5(immr)));</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  USE(reg_size);</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="keywordflow">return</span> immr &lt;&lt; ImmRotate_offset;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>}</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>Instr Assembler::ImmLLiteral(<span class="keywordtype">int</span> imm19) {</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  <span class="keywordflow">return</span> checked_truncate_to_int19(imm19) &lt;&lt; ImmLLiteral_offset;</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>}</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>Instr Assembler::BitN(<span class="keywordtype">unsigned</span> bitn, <span class="keywordtype">unsigned</span> reg_size) {</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  DCHECK((reg_size == kWRegSizeInBits) || (reg_size == kXRegSizeInBits));</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  DCHECK((reg_size == kXRegSizeInBits) || (bitn == 0));</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  USE(reg_size);</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <span class="keywordflow">return</span> bitn &lt;&lt; BitN_offset;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>}</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>Instr Assembler::ShiftDP(Shift shift) {</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  DCHECK(shift == LSL || shift == LSR || shift == ASR || shift == ROR);</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="keywordflow">return</span> shift &lt;&lt; ShiftDP_offset;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>}</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>Instr Assembler::ImmDPShift(<span class="keywordtype">unsigned</span> amount) {</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  DCHECK(is_uint6(amount));</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="keywordflow">return</span> amount &lt;&lt; ImmDPShift_offset;</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>}</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>Instr Assembler::ExtendMode(Extend extend) {</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <span class="keywordflow">return</span> extend &lt;&lt; ExtendMode_offset;</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>}</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>Instr Assembler::ImmExtendShift(<span class="keywordtype">unsigned</span> left_shift) {</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  DCHECK_LE(left_shift, 4);</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="keywordflow">return</span> left_shift &lt;&lt; ImmExtendShift_offset;</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>}</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>Instr Assembler::ImmCondCmp(<span class="keywordtype">unsigned</span> imm) {</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  DCHECK(is_uint5(imm));</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordflow">return</span> imm &lt;&lt; ImmCondCmp_offset;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>}</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>Instr Assembler::Nzcv(StatusFlags nzcv) {</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <span class="keywordflow">return</span> ((nzcv &gt;&gt; Flags_offset) &amp; 0xf) &lt;&lt; Nzcv_offset;</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>}</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>Instr Assembler::ImmLSUnsigned(<span class="keywordtype">int</span> imm12) {</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  DCHECK(is_uint12(imm12));</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <span class="keywordflow">return</span> imm12 &lt;&lt; ImmLSUnsigned_offset;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>}</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>Instr Assembler::ImmLS(<span class="keywordtype">int</span> imm9) {</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <span class="keywordflow">return</span> checked_truncate_to_int9(imm9) &lt;&lt; ImmLS_offset;</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>}</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>Instr Assembler::ImmLSPair(<span class="keywordtype">int</span> imm7, <span class="keywordtype">unsigned</span> size) {</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  DCHECK_EQ(imm7,</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>            <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="../../d3/d87/classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(imm7 &gt;&gt; size) &lt;&lt; size));</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <span class="keywordtype">int</span> scaled_imm7 = imm7 &gt;&gt; size;</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordflow">return</span> checked_truncate_to_int7(scaled_imm7) &lt;&lt; ImmLSPair_offset;</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>}</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>Instr Assembler::ImmShiftLS(<span class="keywordtype">unsigned</span> shift_amount) {</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  DCHECK(is_uint1(shift_amount));</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <span class="keywordflow">return</span> shift_amount &lt;&lt; ImmShiftLS_offset;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>}</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>Instr Assembler::ImmException(<span class="keywordtype">int</span> imm16) {</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  DCHECK(is_uint16(imm16));</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <span class="keywordflow">return</span> imm16 &lt;&lt; ImmException_offset;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>}</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>Instr Assembler::ImmSystemRegister(<span class="keywordtype">int</span> imm15) {</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  DCHECK(is_uint15(imm15));</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  <span class="keywordflow">return</span> imm15 &lt;&lt; ImmSystemRegister_offset;</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>}</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>Instr Assembler::ImmHint(<span class="keywordtype">int</span> imm7) {</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  DCHECK(is_uint7(imm7));</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="keywordflow">return</span> imm7 &lt;&lt; ImmHint_offset;</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>}</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>Instr Assembler::ImmBarrierDomain(<span class="keywordtype">int</span> imm2) {</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  DCHECK(is_uint2(imm2));</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  <span class="keywordflow">return</span> imm2 &lt;&lt; ImmBarrierDomain_offset;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>}</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span> </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>Instr Assembler::ImmBarrierType(<span class="keywordtype">int</span> imm2) {</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  DCHECK(is_uint2(imm2));</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <span class="keywordflow">return</span> imm2 &lt;&lt; ImmBarrierType_offset;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>}</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="keywordtype">unsigned</span> Assembler::CalcLSDataSizeLog2(LoadStoreOp op) {</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  DCHECK((LSSize_offset + LSSize_width) == (kInstrSize * 8));</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  <span class="keywordtype">unsigned</span> size_log2 = <span class="keyword">static_cast&lt;</span>Instr<span class="keyword">&gt;</span>(op &gt;&gt; LSSize_offset);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <span class="keywordflow">if</span> ((op &amp; LSVector_mask) != 0) {</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    <span class="comment">// Vector register memory operations encode the access size in the &quot;size&quot;</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>    <span class="comment">// and &quot;opc&quot; fields.</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="keywordflow">if</span> (size_log2 == 0 &amp;&amp; ((op &amp; LSOpc_mask) &gt;&gt; LSOpc_offset) &gt;= 2) {</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>      size_log2 = kQRegSizeLog2;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>    }</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  }</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  <span class="keywordflow">return</span> size_log2;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>}</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>Instr Assembler::ImmMoveWide(<span class="keywordtype">int</span> imm) {</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  DCHECK(is_uint16(imm));</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <span class="keywordflow">return</span> imm &lt;&lt; ImmMoveWide_offset;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>}</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>Instr Assembler::ShiftMoveWide(<span class="keywordtype">int</span> shift) {</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  DCHECK(is_uint2(shift));</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  <span class="keywordflow">return</span> shift &lt;&lt; ShiftMoveWide_offset;</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>}</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>Instr Assembler::FPType(VRegister fd) { <span class="keywordflow">return</span> fd.Is64Bits() ? FP64 : FP32; }</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>Instr Assembler::FPScale(<span class="keywordtype">unsigned</span> scale) {</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  DCHECK(is_uint6(scale));</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <span class="keywordflow">return</span> scale &lt;&lt; FPScale_offset;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>}</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="keyword">const</span> Register&amp; Assembler::AppropriateZeroRegFor(<span class="keyword">const</span> CPURegister&amp; reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>  <span class="keywordflow">return</span> reg.Is64Bits() ? xzr : wzr;</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>}</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span> </div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>EnsureSpace::EnsureSpace(Assembler* assembler) : block_pools_scope_(assembler) {</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  assembler-&gt;CheckBufferSpace();</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>}</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>}  <span class="comment">// namespace internal</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>}  <span class="comment">// namespace v8</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#endif  </span><span class="comment">// V8_CODEGEN_ARM64_ASSEMBLER_ARM64_INL_H_</span></div>
<div class="ttc" id="aclassint64__t_html"><div class="ttname"><a href="../../d8/d3f/classint64__t.html">int64_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="../../d3/d87/classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1ExternalReference_html"><div class="ttname"><a href="../../d1/dde/classv8_1_1internal_1_1ExternalReference.html">v8::internal::ExternalReference</a></div><div class="ttdef"><b>Definition</b> <a href="../../da/ddf/external-reference_8h_source.html#l00454">external-reference.h:454</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Handle_html"><div class="ttname"><a href="../../d6/d22/classv8_1_1internal_1_1Handle.html">v8::internal::Handle</a></div><div class="ttdef"><b>Definition</b> <a href="../../d0/d23/handles_8h_source.html#l00112">handles.h:112</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Smi_html"><div class="ttname"><a href="../../da/d29/classv8_1_1internal_1_1Smi.html">v8::internal::Smi</a></div><div class="ttdef"><b>Definition</b> <a href="../../d3/d06/smi_8h_source.html#l00023">smi.h:23</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Tagged_html"><div class="ttname"><a href="../../d7/d4b/classv8_1_1internal_1_1Tagged.html">v8::internal::Tagged</a></div><div class="ttdef"><b>Definition</b> <a href="../../d8/d89/waiter-queue-node_8h_source.html#l00022">waiter-queue-node.h:22</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="../../d2/dc3/namespacev8.html">v8</a></div><div class="ttdef"><b>Definition</b> <a href="../../d2/d3a/libplatform_8h_source.html#l00015">libplatform.h:15</a></div></div>
<div class="ttc" id="astructv8_1_1internal_1_1ImmediateInitializer_html"><div class="ttname"><a href="../../d0/df8/structv8_1_1internal_1_1ImmediateInitializer.html">v8::internal::ImmediateInitializer</a></div><div class="ttdef"><b>Definition</b> <a href="#l00197">assembler-arm64-inl.h:197</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_3781060c2281b06b6f451f73ab8b8c52.html">v8</a></li><li class="navelem"><a class="el" href="../../dir_f9eb3fc84e0914cf7a95ca5a8cc73e85.html">src</a></li><li class="navelem"><a class="el" href="../../dir_19da995c4247f2ce035c030c56845ca3.html">codegen</a></li><li class="navelem"><a class="el" href="../../dir_8e53bfcae716ff4dd95504e31f5fd2c3.html">arm64</a></li><li class="navelem"><b>assembler-arm64-inl.h</b></li>
    <li class="footer">Generated on Sat Jun 22 2024 13:54:09 for V8 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
