Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: serialCOMM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serialCOMM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serialCOMM"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : serialCOMM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\serialcomm\Sensor_Data_Display.v" into library work
Parsing module <SevenDisplay>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\serialcomm\serialCOMM.v" into library work
Parsing module <serialCOMM>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <serialCOMM>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\serialcomm\serialCOMM.v" Line 51: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\serialcomm\serialCOMM.v" Line 59: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <SevenDisplay>.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\serialcomm\serialCOMM.v" Line 68: Size mismatch in connection of port <DISPLAY>. Formal port size is 16-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\serialcomm\serialCOMM.v" Line 70: Size mismatch in connection of port <SSEG_AN>. Formal port size is 4-bit while actual signal size is 5-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serialCOMM>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\serialcomm\serialCOMM.v".
    Found 3-bit register for signal <bitCounter>.
    Found 1-bit register for signal <DATA<7>>.
    Found 1-bit register for signal <DATA<6>>.
    Found 1-bit register for signal <DATA<5>>.
    Found 1-bit register for signal <DATA<4>>.
    Found 1-bit register for signal <DATA<3>>.
    Found 1-bit register for signal <DATA<2>>.
    Found 1-bit register for signal <DATA<1>>.
    Found 1-bit register for signal <DATA<0>>.
    Found 27-bit register for signal <count>.
    Found 3-bit adder for signal <bitCounter[2]_GND_1_o_add_4_OUT> created at line 51.
    Found 27-bit adder for signal <count[26]_GND_1_o_add_8_OUT> created at line 59.
    Found 27-bit comparator greater for signal <n0032> created at line 56
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <serialCOMM> synthesized.

Synthesizing Unit <SevenDisplay>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\serialcomm\Sensor_Data_Display.v".
WARNING:Xst:2999 - Signal 'SSEG_DISPLAY', unconnected in block 'SevenDisplay', is tied to its initial value.
WARNING:Xst:2999 - Signal 'SSEG_LED', unconnected in block 'SevenDisplay', is tied to its initial value.
    Found 16x8-bit single-port Read Only RAM <Mram_SSEG_DISPLAY> for signal <SSEG_DISPLAY>.
    Found 4x4-bit single-port Read Only RAM <Mram_SSEG_LED> for signal <SSEG_LED>.
    Found 8-bit register for signal <SSEG_CA>.
    Found 4-bit register for signal <SSEG_AN>.
    Found 4-bit 4-to-1 multiplexer for signal <_n0026> created at line 30.
    Summary:
	inferred   2 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SevenDisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 27-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 8
 27-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 27-bit comparator greater                             : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SevenDisplay>.
INFO:Xst:3231 - The small RAM <Mram_SSEG_DISPLAY> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0026>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_SSEG_LED> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SCLK>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SevenDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <serialCOMM>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <bitCounter>: 1 register on signal <bitCounter>.
Unit <serialCOMM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 2
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 1
 27-bit comparator greater                             : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SSEG_CA_7> (without init value) has a constant value of 1 in block <SevenDisplay>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <serialCOMM> ...

Optimizing unit <SevenDisplay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serialCOMM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : serialCOMM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 148
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 26
#      LUT2                        : 32
#      LUT3                        : 1
#      LUT4                        : 12
#      LUT5                        : 6
#      LUT6                        : 8
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 49
#      FD                          : 46
#      FDC                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 3
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  18224     0%  
 Number of Slice LUTs:                   88  out of   9112     0%  
    Number used as Logic:                88  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:      39  out of     88    44%  
   Number with an unused LUT:             0  out of     88     0%  
   Number of fully used LUT-FF pairs:    49  out of     88    55%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
RCLK                               | IBUF+BUFG              | 11    |
CLK                                | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.615ns (Maximum Frequency: 276.597MHz)
   Minimum input arrival time before clock: 2.780ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 4.701ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'RCLK'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 38 / 11
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            bitCounter_0 (FF)
  Destination:       bitCounter_0 (FF)
  Source Clock:      RCLK rising
  Destination Clock: RCLK rising

  Data Path: bitCounter_0 to bitCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   0.882  bitCounter_0 (bitCounter_0)
     INV:I->O              1   0.206   0.579  Mcount_bitCounter_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          bitCounter_0
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.615ns (frequency: 276.597MHz)
  Total number of paths / destination ports: 1441 / 38
-------------------------------------------------------------------------
Delay:               3.615ns (Levels of Logic = 7)
  Source:            count_7 (FF)
  Destination:       count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: count_7 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  count_7 (count_7)
     LUT5:I0->O            1   0.203   0.000  Mcompar_n0032_lut<0> (Mcompar_n0032_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0032_cy<0> (Mcompar_n0032_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0032_cy<1> (Mcompar_n0032_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0032_cy<2> (Mcompar_n0032_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0032_cy<3> (Mcompar_n0032_cy<3>)
     MUXCY:CI->O          27   0.213   1.221  Mcompar_n0032_cy<4> (Mcompar_n0032_cy<4>)
     LUT2:I1->O            1   0.205   0.000  count_0_rstpot (count_0_rstpot)
     FD:D                      0.102          count_0
    ----------------------------------------
    Total                      3.615ns (1.399ns logic, 2.216ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RCLK'
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Offset:              2.780ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       DATA_7 (FF)
  Destination Clock: RCLK rising

  Data Path: RESET to DATA_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.253  RESET_IBUF (LED_0_OBUF)
     LUT6:I1->O            1   0.203   0.000  DATA_7_rstpot (DATA_7_rstpot)
     FD:D                      0.102          DATA_7
    ----------------------------------------
    Total                      2.780ns (1.527ns logic, 1.253ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            display/SSEG_AN_3 (FF)
  Destination:       SSEG_AN<3> (PAD)
  Source Clock:      CLK rising

  Data Path: display/SSEG_AN_3 to SSEG_AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  display/SSEG_AN_3 (display/SSEG_AN_3)
     OBUF:I->O                 2.571          SSEG_AN_3_OBUF (SSEG_AN<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               4.701ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       LED<0> (PAD)

  Data Path: RESET to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.908  RESET_IBUF (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.701ns (3.793ns logic, 0.908ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.615|         |         |         |
RCLK           |    2.840|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RCLK           |    2.216|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.53 secs
 
--> 

Total memory usage is 254352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

