$date
	Sun Jan 29 01:12:11 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_clock $end
$var reg 1 ! clk $end
$var reg 1 " clk2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#10
1!
#20
0!
1"
#30
1!
#40
0!
0"
#50
1!
#60
0!
1"
#70
1!
#80
0!
0"
#90
1!
#100
0!
1"
