INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/initial setup/initial setup.srcs/sources_1/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
