[14:08:26.202] <TB1>     INFO: *** Welcome to pxar ***
[14:08:26.202] <TB1>     INFO: *** Today: 2016/08/08
[14:08:26.209] <TB1>     INFO: *** Version: b2a7-dirty
[14:08:26.209] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:26.210] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:26.210] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//defaultMaskFile.dat
[14:08:26.210] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters_C15.dat
[14:08:26.287] <TB1>     INFO:         clk: 4
[14:08:26.287] <TB1>     INFO:         ctr: 4
[14:08:26.287] <TB1>     INFO:         sda: 19
[14:08:26.288] <TB1>     INFO:         tin: 9
[14:08:26.288] <TB1>     INFO:         level: 15
[14:08:26.288] <TB1>     INFO:         triggerdelay: 0
[14:08:26.288] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:08:26.288] <TB1>     INFO: Log level: DEBUG
[14:08:26.298] <TB1>     INFO: Found DTB DTB_WRECOM
[14:08:26.310] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:08:26.313] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:08:26.316] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:08:27.875] <TB1>     INFO: DUT info: 
[14:08:27.875] <TB1>     INFO: The DUT currently contains the following objects:
[14:08:27.875] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:08:27.875] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:08:27.875] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:08:27.875] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:08:27.875] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.875] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.875] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.875] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.875] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.875] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.875] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.875] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:08:27.876] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:27.877] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:08:27.878] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:08:27.879] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:08:27.879] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:08:27.879] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:08:27.879] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:08:27.879] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:08:27.879] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:08:27.879] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:27.879] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:27.886] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29835264
[14:08:27.886] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1d0ef90
[14:08:27.886] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1c85770
[14:08:27.886] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd509d94010
[14:08:27.886] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd50ffff510
[14:08:27.886] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29900800 fPxarMemory = 0x7fd509d94010
[14:08:27.888] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[14:08:27.889] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[14:08:27.889] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[14:08:27.889] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:08:28.289] <TB1>     INFO: enter 'restricted' command line mode
[14:08:28.289] <TB1>     INFO: enter test to run
[14:08:28.289] <TB1>     INFO:   test: FPIXTest no parameter change
[14:08:28.289] <TB1>     INFO:   running: fpixtest
[14:08:28.289] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:08:28.293] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:08:28.293] <TB1>     INFO: ######################################################################
[14:08:28.293] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:08:28.293] <TB1>     INFO: ######################################################################
[14:08:28.296] <TB1>     INFO: ######################################################################
[14:08:28.296] <TB1>     INFO: PixTestPretest::doTest()
[14:08:28.296] <TB1>     INFO: ######################################################################
[14:08:28.299] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:28.299] <TB1>     INFO:    PixTestPretest::programROC() 
[14:08:28.299] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:46.317] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:08:46.317] <TB1>     INFO: IA differences per ROC:  18.5 19.3 18.5 19.3 18.5 19.3 18.5 19.3 18.5 19.3 17.7 20.1 22.5 20.9 18.5 19.3
[14:08:46.385] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:46.385] <TB1>     INFO:    PixTestPretest::checkIdig() 
[14:08:46.385] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:47.638] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:08:48.140] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:08:48.641] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:08:49.143] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:08:49.645] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:08:50.147] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:08:50.649] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:08:51.151] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:08:51.652] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:08:52.154] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:08:52.656] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:08:53.158] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:08:53.659] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:08:54.161] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[14:08:54.663] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:08:55.164] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:08:55.418] <TB1>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 
[14:08:55.418] <TB1>     INFO: Test took 9035 ms.
[14:08:55.418] <TB1>     INFO: PixTestPretest::checkIdig() done.
[14:08:55.453] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:55.453] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:08:55.453] <TB1>     INFO:    ----------------------------------------------------------------------
[14:08:55.558] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:08:55.659] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[14:08:55.760] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[14:08:55.861] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 24.6688 mA
[14:08:55.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  78 Ia 23.0687 mA
[14:08:56.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  84 Ia 25.4688 mA
[14:08:56.163] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  76 Ia 23.0687 mA
[14:08:56.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  82 Ia 25.4688 mA
[14:08:56.365] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  74 Ia 23.0687 mA
[14:08:56.465] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  80 Ia 24.6688 mA
[14:08:56.566] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  77 Ia 23.0687 mA
[14:08:56.667] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 24.6688 mA
[14:08:56.768] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  80 Ia 24.6688 mA
[14:08:56.871] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.6688 mA
[14:08:56.972] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  75 Ia 24.6688 mA
[14:08:57.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  72 Ia 22.2688 mA
[14:08:57.173] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 25.4688 mA
[14:08:57.274] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  74 Ia 23.0687 mA
[14:08:57.374] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  80 Ia 25.4688 mA
[14:08:57.476] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  72 Ia 22.2688 mA
[14:08:57.576] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 26.2687 mA
[14:08:57.676] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  69 Ia 23.0687 mA
[14:08:57.777] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  75 Ia 23.8687 mA
[14:08:57.878] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[14:08:57.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[14:08:58.080] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8687 mA
[14:08:58.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 25.4688 mA
[14:08:58.285] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  70 Ia 23.0687 mA
[14:08:58.386] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  76 Ia 23.0687 mA
[14:08:58.487] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  82 Ia 25.4688 mA
[14:08:58.587] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  74 Ia 23.8687 mA
[14:08:58.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[14:08:58.789] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 25.4688 mA
[14:08:58.890] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 23.0687 mA
[14:08:58.991] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 25.4688 mA
[14:08:59.092] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  74 Ia 23.0687 mA
[14:08:59.192] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 23.8687 mA
[14:08:59.294] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.6688 mA
[14:08:59.395] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.0687 mA
[14:08:59.495] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 24.6688 mA
[14:08:59.596] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 24.6688 mA
[14:08:59.698] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  75 Ia 23.8687 mA
[14:08:59.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8687 mA
[14:08:59.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[14:08:59.003] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[14:09:00.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 25.4688 mA
[14:09:00.205] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 22.2688 mA
[14:09:00.305] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  86 Ia 25.4688 mA
[14:09:00.406] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  78 Ia 23.0687 mA
[14:09:00.506] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  84 Ia 25.4688 mA
[14:09:00.607] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  76 Ia 23.0687 mA
[14:09:00.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  82 Ia 25.4688 mA
[14:09:00.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  74 Ia 23.0687 mA
[14:09:00.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  80 Ia 23.8687 mA
[14:09:01.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.4688 mA
[14:09:01.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  70 Ia 23.0687 mA
[14:09:01.215] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  76 Ia 24.6688 mA
[14:09:01.316] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  73 Ia 23.0687 mA
[14:09:01.417] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 23.8687 mA
[14:09:01.519] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[14:09:01.619] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 23.0687 mA
[14:09:01.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  94 Ia 26.2687 mA
[14:09:01.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  81 Ia 23.0687 mA
[14:09:01.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  87 Ia 23.8687 mA
[14:09:02.023] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.6688 mA
[14:09:02.126] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  75 Ia 23.8687 mA
[14:09:02.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 27.0688 mA
[14:09:02.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  61 Ia 23.0687 mA
[14:09:02.429] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  67 Ia 24.6688 mA
[14:09:02.529] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  64 Ia 23.8687 mA
[14:09:02.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[14:09:02.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 24.6688 mA
[14:09:02.832] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  72 Ia 23.8687 mA
[14:09:02.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.4688 mA
[14:09:03.034] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  93 Ia 25.4688 mA
[14:09:03.135] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 24.6688 mA
[14:09:03.236] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 23.0687 mA
[14:09:03.337] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  88 Ia 24.6688 mA
[14:09:03.438] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 23.8687 mA
[14:09:03.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[14:09:03.569] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  80
[14:09:03.569] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  75
[14:09:03.570] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[14:09:03.570] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  74
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  87
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  75
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  64
[14:09:03.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  72
[14:09:03.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  85
[14:09:03.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[14:09:05.397] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[14:09:05.397] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  19.3  20.1  19.3  19.3  19.3  20.1  20.1  19.3  19.3  19.3  20.1  19.3
[14:09:05.433] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:05.433] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:09:05.433] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:05.569] <TB1>     INFO: Expecting 231680 events.
[14:09:13.789] <TB1>     INFO: 231680 events read in total (7503ms).
[14:09:13.946] <TB1>     INFO: Test took 8510ms.
[14:09:14.147] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 85 and Delta(CalDel) = 61
[14:09:14.151] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 97 and Delta(CalDel) = 65
[14:09:14.155] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 67 and Delta(CalDel) = 64
[14:09:14.158] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:09:14.162] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 81 and Delta(CalDel) = 61
[14:09:14.170] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 81 and Delta(CalDel) = 62
[14:09:14.175] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 74 and Delta(CalDel) = 63
[14:09:14.178] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 88 and Delta(CalDel) = 59
[14:09:14.182] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 85 and Delta(CalDel) = 61
[14:09:14.186] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 59
[14:09:14.190] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 105 and Delta(CalDel) = 61
[14:09:14.194] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 79 and Delta(CalDel) = 61
[14:09:14.200] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 80 and Delta(CalDel) = 59
[14:09:14.203] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 59
[14:09:14.207] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 81 and Delta(CalDel) = 63
[14:09:14.211] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 62
[14:09:14.254] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:09:14.289] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:14.289] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:09:14.289] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:14.425] <TB1>     INFO: Expecting 231680 events.
[14:09:22.568] <TB1>     INFO: 231680 events read in total (7428ms).
[14:09:22.573] <TB1>     INFO: Test took 8281ms.
[14:09:22.597] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[14:09:22.915] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[14:09:22.919] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[14:09:22.923] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[14:09:22.927] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30.5
[14:09:22.932] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:09:22.936] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:09:22.940] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[14:09:22.943] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[14:09:22.947] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[14:09:22.951] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[14:09:22.954] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[14:09:22.958] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[14:09:22.962] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 29.5
[14:09:22.966] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[14:09:22.969] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[14:09:23.012] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:09:23.012] <TB1>     INFO: CalDel:      134   156   144   134   123   133   133   130   129   124   121   132   131   140   138   135
[14:09:23.012] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:09:23.016] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C0.dat
[14:09:23.016] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C1.dat
[14:09:23.016] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C2.dat
[14:09:23.016] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C3.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C4.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C5.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C6.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C7.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C8.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C9.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C10.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C11.dat
[14:09:23.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C12.dat
[14:09:23.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C13.dat
[14:09:23.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C14.dat
[14:09:23.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters_C15.dat
[14:09:23.018] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:09:23.018] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:09:23.018] <TB1>     INFO: PixTestPretest::doTest() done, duration: 54 seconds
[14:09:23.018] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:09:23.106] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:09:23.106] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:09:23.106] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:09:23.106] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:09:23.110] <TB1>     INFO: ######################################################################
[14:09:23.110] <TB1>     INFO: PixTestTiming::doTest()
[14:09:23.110] <TB1>     INFO: ######################################################################
[14:09:23.110] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:23.110] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:09:23.110] <TB1>     INFO:    ----------------------------------------------------------------------
[14:09:23.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:09:35.211] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:09:37.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:09:39.757] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:09:42.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:09:44.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:09:46.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:09:48.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:09:51.123] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:09:55.193] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:09:57.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:09:59.741] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:10:02.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:10:04.288] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:10:06.562] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:10:08.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:10:11.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:10:28.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:10:29.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:10:31.380] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:10:32.899] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:10:34.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:10:35.938] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:10:37.457] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:10:38.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:10:43.246] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:10:46.646] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:10:50.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:10:53.449] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:10:56.849] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:11:00.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:11:03.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:11:07.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:11:13.375] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:11:14.897] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:11:16.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:11:17.944] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:11:19.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:11:20.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:11:22.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:11:24.032] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:11:31.284] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:11:33.557] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:11:35.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:11:38.105] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:11:40.378] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:11:42.651] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:11:44.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:11:47.199] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:11:54.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:11:56.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:11:58.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:12:01.104] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:12:03.378] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:12:05.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:12:07.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:12:10.201] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:12:18.213] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:12:20.489] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:12:22.765] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:12:25.042] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:12:27.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:12:29.589] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:12:31.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:12:34.136] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:12:35.657] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:12:37.930] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:12:40.204] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:12:42.478] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:12:44.751] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:12:47.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:12:49.299] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:12:51.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:56.103] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:58.377] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:13:00.651] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:13:02.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:13:05.200] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:13:07.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:13:09.747] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:13:12.021] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:13:18.514] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:13:20.033] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:13:22.308] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:13:24.580] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:13:26.854] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:13:28.375] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:13:30.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:13:32.923] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:13:45.806] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:13:47.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:13:48.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:13:50.377] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:13:51.901] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:13:53.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:13:54.945] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:13:56.469] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:14:08.039] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:14:09.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:14:11.081] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:14:12.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:14:14.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:14:15.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:14:17.162] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:14:18.684] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:14:27.242] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:14:29.515] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:14:31.788] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:14:34.064] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:14:36.337] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:14:38.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:14:40.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:14:43.159] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:14:52.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:14:54.666] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:14:56.942] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:14:59.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:15:01.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:15:03.764] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:15:06.038] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:15:08.312] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:15:19.324] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:15:21.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:15:23.870] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:15:26.143] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:15:28.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:15:30.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:15:32.965] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:15:35.628] <TB1>     INFO: TBM Phase Settings: 240
[14:15:35.628] <TB1>     INFO: 400MHz Phase: 4
[14:15:35.628] <TB1>     INFO: 160MHz Phase: 7
[14:15:35.628] <TB1>     INFO: Functional Phase Area: 5
[14:15:35.631] <TB1>     INFO: Test took 372521 ms.
[14:15:35.631] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:15:35.631] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:35.631] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:15:35.631] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:35.631] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:15:36.773] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:15:39.609] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:15:41.693] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:15:44.152] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:15:46.424] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:15:49.071] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:15:51.531] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:15:53.427] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:15:54.947] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:15:56.468] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:15:57.988] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:15:59.509] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:16:01.029] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:16:02.550] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:16:04.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:16:05.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:16:07.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:16:08.631] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:16:10.903] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:16:13.177] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:16:15.450] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:16:17.723] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:16:19.997] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:16:21.518] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:16:23.037] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:16:24.557] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:16:26.830] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:16:29.103] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:16:31.377] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:16:33.651] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:16:35.925] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:16:37.446] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:16:38.965] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:16:40.485] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:16:42.758] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:16:45.033] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:16:47.308] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:16:49.581] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:16:51.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:16:53.375] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:16:54.894] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:16:56.415] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:16:58.688] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:17:00.961] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:17:03.234] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:17:05.507] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:17:07.782] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:17:09.302] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:17:10.821] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:17:12.341] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:17:14.617] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:17:16.892] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:17:19.166] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:17:21.440] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:17:23.714] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:17:25.235] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:17:26.755] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:17:28.278] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:17:29.798] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:17:31.318] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:17:32.837] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:17:34.357] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:17:35.877] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:17:37.780] <TB1>     INFO: ROC Delay Settings: 228
[14:17:37.780] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:17:37.780] <TB1>     INFO: ROC Port 0 Delay: 4
[14:17:37.780] <TB1>     INFO: ROC Port 1 Delay: 4
[14:17:37.780] <TB1>     INFO: Functional ROC Area: 5
[14:17:37.785] <TB1>     INFO: Test took 122154 ms.
[14:17:37.785] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:17:37.785] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:37.785] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:17:37.785] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:38.924] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4838 4838 4838 4838 4838 4838 4838 4839 e062 c000 a101 8000 4839 483b 483b 4839 4839 4838 4839 4839 e062 c000 
[14:17:38.924] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4839 4839 4839 4839 4838 4839 4839 483b e022 c000 a102 8040 483b 4839 4839 483b 483b 4838 483b 483b e022 c000 
[14:17:38.924] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 483b 483b 483b 483b 4839 483b 4839 4838 e022 c000 a103 80b1 4839 4838 4838 4839 4839 4839 4839 4839 e022 c000 
[14:17:38.924] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:17:53.031] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:53.031] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:18:07.089] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:07.089] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:18:21.211] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:21.211] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:18:35.365] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:35.366] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:18:49.652] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:49.652] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:19:03.823] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:03.823] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:19:18.101] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:18.101] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:19:32.256] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:32.256] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:19:46.397] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:46.397] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:20:00.718] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:01.101] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:01.116] <TB1>     INFO: Decoding statistics:
[14:20:01.117] <TB1>     INFO:   General information:
[14:20:01.117] <TB1>     INFO: 	 16bit words read:         240000000
[14:20:01.117] <TB1>     INFO: 	 valid events total:       20000000
[14:20:01.117] <TB1>     INFO: 	 empty events:             20000000
[14:20:01.117] <TB1>     INFO: 	 valid events with pixels: 0
[14:20:01.117] <TB1>     INFO: 	 valid pixel hits:         0
[14:20:01.117] <TB1>     INFO:   Event errors: 	           0
[14:20:01.117] <TB1>     INFO: 	 start marker:             0
[14:20:01.117] <TB1>     INFO: 	 stop marker:              0
[14:20:01.117] <TB1>     INFO: 	 overflow:                 0
[14:20:01.117] <TB1>     INFO: 	 invalid 5bit words:       0
[14:20:01.117] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:20:01.117] <TB1>     INFO:   TBM errors: 		           0
[14:20:01.117] <TB1>     INFO: 	 flawed TBM headers:       0
[14:20:01.117] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:20:01.117] <TB1>     INFO: 	 event ID mismatches:      0
[14:20:01.117] <TB1>     INFO:   ROC errors: 		           0
[14:20:01.117] <TB1>     INFO: 	 missing ROC header(s):    0
[14:20:01.117] <TB1>     INFO: 	 misplaced readback start: 0
[14:20:01.117] <TB1>     INFO:   Pixel decoding errors:	   0
[14:20:01.117] <TB1>     INFO: 	 pixel data incomplete:    0
[14:20:01.117] <TB1>     INFO: 	 pixel address:            0
[14:20:01.117] <TB1>     INFO: 	 pulse height fill bit:    0
[14:20:01.117] <TB1>     INFO: 	 buffer corruption:        0
[14:20:01.117] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:01.117] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:20:01.117] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:01.117] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:01.117] <TB1>     INFO:    Read back bit status: 1
[14:20:01.117] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:01.117] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:01.117] <TB1>     INFO:    Timings are good!
[14:20:01.117] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:01.117] <TB1>     INFO: Test took 143332 ms.
[14:20:01.117] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:20:01.117] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:20:01.118] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:20:01.118] <TB1>     INFO: PixTestTiming::doTest took 638012 ms.
[14:20:01.118] <TB1>     INFO: PixTestTiming::doTest() done
[14:20:01.118] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:20:01.118] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:20:01.118] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:20:01.118] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:20:01.118] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:20:01.119] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:20:01.119] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:20:01.469] <TB1>     INFO: ######################################################################
[14:20:01.469] <TB1>     INFO: PixTestAlive::doTest()
[14:20:01.469] <TB1>     INFO: ######################################################################
[14:20:01.473] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:01.473] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:20:01.473] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:01.474] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:20:01.825] <TB1>     INFO: Expecting 41600 events.
[14:20:05.918] <TB1>     INFO: 41600 events read in total (3377ms).
[14:20:05.919] <TB1>     INFO: Test took 4445ms.
[14:20:05.928] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:05.928] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:20:05.929] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:20:06.300] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:20:06.301] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    1    0    0    0    0    0    0    0
[14:20:06.301] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    1    0    0    0    0    0    0    0
[14:20:06.303] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:06.303] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:20:06.303] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:06.305] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:20:06.649] <TB1>     INFO: Expecting 41600 events.
[14:20:09.610] <TB1>     INFO: 41600 events read in total (2246ms).
[14:20:09.611] <TB1>     INFO: Test took 3306ms.
[14:20:09.611] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:09.611] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:20:09.611] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:20:09.611] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:20:10.021] <TB1>     INFO: PixTestAlive::maskTest() done
[14:20:10.021] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:20:10.025] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:10.025] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:20:10.025] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:10.026] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:20:10.369] <TB1>     INFO: Expecting 41600 events.
[14:20:14.449] <TB1>     INFO: 41600 events read in total (3365ms).
[14:20:14.449] <TB1>     INFO: Test took 4422ms.
[14:20:14.457] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:14.457] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:20:14.457] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:20:14.836] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:20:14.837] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:20:14.837] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:20:14.837] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:20:14.849] <TB1>     INFO: ######################################################################
[14:20:14.849] <TB1>     INFO: PixTestTrim::doTest()
[14:20:14.849] <TB1>     INFO: ######################################################################
[14:20:14.854] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:14.854] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:20:14.854] <TB1>     INFO:    ----------------------------------------------------------------------
[14:20:14.933] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:20:14.933] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:20:14.973] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:14.974] <TB1>     INFO:     run 1 of 1
[14:20:14.974] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:15.324] <TB1>     INFO: Expecting 5025280 events.
[14:21:01.213] <TB1>     INFO: 1438512 events read in total (45174ms).
[14:21:45.811] <TB1>     INFO: 2859208 events read in total (89773ms).
[14:22:30.311] <TB1>     INFO: 4288688 events read in total (134273ms).
[14:22:53.525] <TB1>     INFO: 5025280 events read in total (157486ms).
[14:22:53.560] <TB1>     INFO: Test took 158586ms.
[14:22:53.614] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:53.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:55.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:56.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:57.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:58.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:00.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:01.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:02.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:04.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:05.521] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:06.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:08.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:09.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:10.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:12.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:13.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:14.798] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224657408
[14:23:14.802] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4343 minThrLimit = 86.3788 minThrNLimit = 106.99 -> result = 86.4343 -> 86
[14:23:14.802] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3793 minThrLimit = 95.3748 minThrNLimit = 112.556 -> result = 95.3793 -> 95
[14:23:14.803] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7395 minThrLimit = 81.7372 minThrNLimit = 102.019 -> result = 81.7395 -> 81
[14:23:14.803] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6882 minThrLimit = 90.6732 minThrNLimit = 112.122 -> result = 90.6882 -> 90
[14:23:14.804] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7706 minThrLimit = 89.7497 minThrNLimit = 109.537 -> result = 89.7706 -> 89
[14:23:14.804] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9641 minThrLimit = 90.9559 minThrNLimit = 111.584 -> result = 90.9641 -> 90
[14:23:14.804] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4276 minThrLimit = 85.42 minThrNLimit = 104.919 -> result = 85.4276 -> 85
[14:23:14.805] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8342 minThrLimit = 87.8271 minThrNLimit = 107.777 -> result = 87.8342 -> 87
[14:23:14.805] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6468 minThrLimit = 97.6286 minThrNLimit = 113.994 -> result = 97.6468 -> 97
[14:23:14.806] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.448 minThrLimit = 91.3822 minThrNLimit = 112.052 -> result = 91.448 -> 91
[14:23:14.806] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.139 minThrLimit = 101.828 minThrNLimit = 124.118 -> result = 102.139 -> 102
[14:23:14.807] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.457 minThrLimit = 86.438 minThrNLimit = 107.471 -> result = 86.457 -> 86
[14:23:14.807] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4017 minThrLimit = 92.3605 minThrNLimit = 115.236 -> result = 92.4017 -> 92
[14:23:14.807] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2036 minThrLimit = 86.2009 minThrNLimit = 104.532 -> result = 86.2036 -> 86
[14:23:14.808] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6928 minThrLimit = 93.6851 minThrNLimit = 110.248 -> result = 93.6928 -> 93
[14:23:14.808] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3807 minThrLimit = 96.3753 minThrNLimit = 116.948 -> result = 96.3807 -> 96
[14:23:14.808] <TB1>     INFO: ROC 0 VthrComp = 86
[14:23:14.808] <TB1>     INFO: ROC 1 VthrComp = 95
[14:23:14.809] <TB1>     INFO: ROC 2 VthrComp = 81
[14:23:14.809] <TB1>     INFO: ROC 3 VthrComp = 90
[14:23:14.809] <TB1>     INFO: ROC 4 VthrComp = 89
[14:23:14.809] <TB1>     INFO: ROC 5 VthrComp = 90
[14:23:14.809] <TB1>     INFO: ROC 6 VthrComp = 85
[14:23:14.809] <TB1>     INFO: ROC 7 VthrComp = 87
[14:23:14.809] <TB1>     INFO: ROC 8 VthrComp = 97
[14:23:14.809] <TB1>     INFO: ROC 9 VthrComp = 91
[14:23:14.809] <TB1>     INFO: ROC 10 VthrComp = 102
[14:23:14.809] <TB1>     INFO: ROC 11 VthrComp = 86
[14:23:14.810] <TB1>     INFO: ROC 12 VthrComp = 92
[14:23:14.810] <TB1>     INFO: ROC 13 VthrComp = 86
[14:23:14.810] <TB1>     INFO: ROC 14 VthrComp = 93
[14:23:14.810] <TB1>     INFO: ROC 15 VthrComp = 96
[14:23:14.810] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:23:14.810] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:23:14.825] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:14.825] <TB1>     INFO:     run 1 of 1
[14:23:14.825] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:15.169] <TB1>     INFO: Expecting 5025280 events.
[14:23:51.545] <TB1>     INFO: 889072 events read in total (35662ms).
[14:24:27.725] <TB1>     INFO: 1775328 events read in total (71841ms).
[14:25:03.689] <TB1>     INFO: 2660576 events read in total (107805ms).
[14:25:39.436] <TB1>     INFO: 3536280 events read in total (143552ms).
[14:26:16.971] <TB1>     INFO: 4406608 events read in total (181087ms).
[14:26:42.581] <TB1>     INFO: 5025280 events read in total (206697ms).
[14:26:42.654] <TB1>     INFO: Test took 207830ms.
[14:26:42.824] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:43.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:44.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:46.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:48.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:49.871] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:51.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:53.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:54.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:56.507] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:58.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:59.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:01.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:03.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:04.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:06.373] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:08.047] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:09.717] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379899904
[14:27:09.722] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.9571 for pixel 13/79 mean/min/max = 44.9668/31.8292/58.1045
[14:27:09.722] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.0002 for pixel 21/2 mean/min/max = 46.249/33.4255/59.0724
[14:27:09.722] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.0505 for pixel 3/11 mean/min/max = 45.7557/32.4076/59.1038
[14:27:09.723] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9723 for pixel 19/79 mean/min/max = 45.3491/34.5938/56.1043
[14:27:09.723] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.3827 for pixel 12/0 mean/min/max = 46.2247/34.046/58.4033
[14:27:09.723] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 61.2577 for pixel 24/11 mean/min/max = 47.2967/33.2464/61.347
[14:27:09.724] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.7468 for pixel 20/1 mean/min/max = 45.9074/31.7878/60.0269
[14:27:09.724] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.8975 for pixel 51/47 mean/min/max = 45.6361/31.3626/59.9097
[14:27:09.724] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.8406 for pixel 15/79 mean/min/max = 45.5236/31.7836/59.2636
[14:27:09.725] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.3479 for pixel 0/36 mean/min/max = 46.8032/32.1556/61.4507
[14:27:09.725] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.9744 for pixel 3/1 mean/min/max = 45.3494/31.7055/58.9933
[14:27:09.725] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.2349 for pixel 0/24 mean/min/max = 44.7491/32.2039/57.2943
[14:27:09.726] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.1274 for pixel 8/9 mean/min/max = 45.1859/33.2307/57.141
[14:27:09.726] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.5592 for pixel 0/1 mean/min/max = 44.8002/31.7415/57.8589
[14:27:09.726] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.1236 for pixel 4/9 mean/min/max = 46.221/33.2786/59.1633
[14:27:09.727] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.4042 for pixel 0/77 mean/min/max = 44.22/32.585/55.8549
[14:27:09.727] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:27:09.859] <TB1>     INFO: Expecting 411648 events.
[14:27:17.649] <TB1>     INFO: 411648 events read in total (7066ms).
[14:27:17.655] <TB1>     INFO: Expecting 411648 events.
[14:27:25.497] <TB1>     INFO: 411648 events read in total (7179ms).
[14:27:25.506] <TB1>     INFO: Expecting 411648 events.
[14:27:33.188] <TB1>     INFO: 411648 events read in total (7022ms).
[14:27:33.199] <TB1>     INFO: Expecting 411648 events.
[14:27:40.839] <TB1>     INFO: 411648 events read in total (6982ms).
[14:27:40.852] <TB1>     INFO: Expecting 411648 events.
[14:27:48.527] <TB1>     INFO: 411648 events read in total (7015ms).
[14:27:48.543] <TB1>     INFO: Expecting 411648 events.
[14:27:56.354] <TB1>     INFO: 411648 events read in total (7158ms).
[14:27:56.375] <TB1>     INFO: Expecting 411648 events.
[14:28:03.002] <TB1>     INFO: 411648 events read in total (6973ms).
[14:28:04.024] <TB1>     INFO: Expecting 411648 events.
[14:28:11.719] <TB1>     INFO: 411648 events read in total (7046ms).
[14:28:11.742] <TB1>     INFO: Expecting 411648 events.
[14:28:19.350] <TB1>     INFO: 411648 events read in total (6947ms).
[14:28:19.375] <TB1>     INFO: Expecting 411648 events.
[14:28:27.065] <TB1>     INFO: 411648 events read in total (7036ms).
[14:28:27.093] <TB1>     INFO: Expecting 411648 events.
[14:28:34.766] <TB1>     INFO: 411648 events read in total (7026ms).
[14:28:34.795] <TB1>     INFO: Expecting 411648 events.
[14:28:42.386] <TB1>     INFO: 411648 events read in total (6950ms).
[14:28:42.416] <TB1>     INFO: Expecting 411648 events.
[14:28:50.098] <TB1>     INFO: 411648 events read in total (7035ms).
[14:28:50.130] <TB1>     INFO: Expecting 411648 events.
[14:28:57.718] <TB1>     INFO: 411648 events read in total (6951ms).
[14:28:57.753] <TB1>     INFO: Expecting 411648 events.
[14:29:05.402] <TB1>     INFO: 411648 events read in total (7006ms).
[14:29:05.440] <TB1>     INFO: Expecting 411648 events.
[14:29:13.086] <TB1>     INFO: 411648 events read in total (7009ms).
[14:29:13.124] <TB1>     INFO: Test took 123397ms.
[14:29:13.610] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2413 < 35 for itrim = 101; old thr = 34.2807 ... break
[14:29:13.641] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3783 < 35 for itrim = 111; old thr = 34.1068 ... break
[14:29:13.673] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1944 < 35 for itrim+1 = 105; old thr = 34.9908 ... break
[14:29:13.703] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1898 < 35 for itrim = 96; old thr = 34.2204 ... break
[14:29:13.732] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3495 < 35 for itrim = 99; old thr = 33.9746 ... break
[14:29:13.765] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5831 < 35 for itrim+1 = 106; old thr = 34.5296 ... break
[14:29:13.799] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5984 < 35 for itrim = 99; old thr = 33.5167 ... break
[14:29:13.813] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3834 < 35 for itrim = 86; old thr = 34.0641 ... break
[14:29:13.833] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8271 < 35 for itrim+1 = 93; old thr = 34.5433 ... break
[14:29:13.860] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0978 < 35 for itrim = 105; old thr = 34.5387 ... break
[14:29:13.895] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2374 < 35 for itrim = 102; old thr = 34.3775 ... break
[14:29:13.920] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0979 < 35 for itrim = 86; old thr = 33.4995 ... break
[14:29:13.961] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0898 < 35 for itrim = 98; old thr = 34.0261 ... break
[14:29:13.986] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5537 < 35 for itrim+1 = 89; old thr = 34.58 ... break
[14:29:14.011] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1263 < 35 for itrim = 92; old thr = 34.2774 ... break
[14:29:14.035] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0143 < 35 for itrim = 86; old thr = 34.5322 ... break
[14:29:14.112] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:29:14.122] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:14.122] <TB1>     INFO:     run 1 of 1
[14:29:14.122] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:14.467] <TB1>     INFO: Expecting 5025280 events.
[14:29:50.927] <TB1>     INFO: 872192 events read in total (35744ms).
[14:30:26.562] <TB1>     INFO: 1742448 events read in total (71379ms).
[14:31:01.812] <TB1>     INFO: 2612128 events read in total (106629ms).
[14:31:37.108] <TB1>     INFO: 3471344 events read in total (141925ms).
[14:32:12.128] <TB1>     INFO: 4325440 events read in total (176945ms).
[14:32:41.119] <TB1>     INFO: 5025280 events read in total (205936ms).
[14:32:41.201] <TB1>     INFO: Test took 207079ms.
[14:32:41.387] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:41.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:43.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:44.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:46.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:47.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:49.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:51.061] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:52.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:54.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:55.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:57.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:58.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:00.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:01.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:03.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:05.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:06.632] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251936768
[14:33:06.633] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 89.134087
[14:33:06.710] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 99 (-1/-1) hits flags = 528 (plus default)
[14:33:06.721] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:06.721] <TB1>     INFO:     run 1 of 1
[14:33:06.721] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:07.069] <TB1>     INFO: Expecting 3294720 events.
[14:33:44.719] <TB1>     INFO: 958104 events read in total (36935ms).
[14:34:21.284] <TB1>     INFO: 1917048 events read in total (73500ms).
[14:34:58.144] <TB1>     INFO: 2866856 events read in total (110360ms).
[14:35:15.157] <TB1>     INFO: 3294720 events read in total (127373ms).
[14:35:15.198] <TB1>     INFO: Test took 128477ms.
[14:35:15.292] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:15.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:16.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:18.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:19.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:20.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:22.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:23.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:24.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:25.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:27.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:28.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:29.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:31.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:32.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:33.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:35.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:36.353] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239853568
[14:35:36.439] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.389659 .. 72.140579
[14:35:36.513] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 82 (-1/-1) hits flags = 528 (plus default)
[14:35:36.524] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:36.524] <TB1>     INFO:     run 1 of 1
[14:35:36.524] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:36.871] <TB1>     INFO: Expecting 2562560 events.
[14:36:15.119] <TB1>     INFO: 978000 events read in total (37533ms).
[14:36:52.690] <TB1>     INFO: 1955432 events read in total (75104ms).
[14:37:16.255] <TB1>     INFO: 2562560 events read in total (98670ms).
[14:37:16.299] <TB1>     INFO: Test took 99776ms.
[14:37:16.387] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:16.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:17.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:18.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:20.111] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:21.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:22.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:23.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:24.875] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:26.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:27.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:28.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:29.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:30.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:32.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:33.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:34.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:35.580] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239853568
[14:37:35.661] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.364262 .. 64.274996
[14:37:35.736] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 74 (-1/-1) hits flags = 528 (plus default)
[14:37:35.746] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:35.746] <TB1>     INFO:     run 1 of 1
[14:37:35.746] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:36.090] <TB1>     INFO: Expecting 2129920 events.
[14:38:14.314] <TB1>     INFO: 978872 events read in total (37509ms).
[14:38:51.692] <TB1>     INFO: 1956720 events read in total (74887ms).
[14:38:58.705] <TB1>     INFO: 2129920 events read in total (81901ms).
[14:38:58.737] <TB1>     INFO: Test took 82992ms.
[14:38:58.808] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:58.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:00.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:01.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:02.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:03.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:04.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:05.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:06.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:07.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:09.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:10.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:11.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:12.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:13.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:14.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:15.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:17.095] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256253952
[14:39:17.183] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.646282 .. 64.274996
[14:39:17.257] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 74 (-1/-1) hits flags = 528 (plus default)
[14:39:17.268] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:17.268] <TB1>     INFO:     run 1 of 1
[14:39:17.268] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:17.612] <TB1>     INFO: Expecting 2063360 events.
[14:39:55.577] <TB1>     INFO: 966096 events read in total (37250ms).
[14:40:32.551] <TB1>     INFO: 1931216 events read in total (74225ms).
[14:40:37.950] <TB1>     INFO: 2063360 events read in total (79624ms).
[14:40:37.980] <TB1>     INFO: Test took 80713ms.
[14:40:38.044] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:38.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:39.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:40.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:41.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:42.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:43.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:44.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:46.060] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:47.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:48.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:49.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:50.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:51.691] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:52.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:53.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:55.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:56.209] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388751360
[14:40:56.296] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:40:56.296] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:40:56.308] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:56.308] <TB1>     INFO:     run 1 of 1
[14:40:56.308] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:56.657] <TB1>     INFO: Expecting 1364480 events.
[14:41:36.747] <TB1>     INFO: 1075816 events read in total (39375ms).
[14:41:47.893] <TB1>     INFO: 1364480 events read in total (50521ms).
[14:41:47.910] <TB1>     INFO: Test took 51603ms.
[14:41:47.945] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:48.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:49.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:50.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:51.115] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:52.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:53.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:54.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:55.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:56.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:57.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:58.242] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:59.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:00.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:01.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:02.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:03.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:04.315] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388755456
[14:42:04.358] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C0.dat
[14:42:04.358] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C1.dat
[14:42:04.359] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C2.dat
[14:42:04.359] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C3.dat
[14:42:04.359] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C4.dat
[14:42:04.359] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C5.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C6.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C7.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C8.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C9.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C10.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C11.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C12.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C13.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C14.dat
[14:42:04.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C15.dat
[14:42:04.361] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C0.dat
[14:42:04.368] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C1.dat
[14:42:04.375] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C2.dat
[14:42:04.382] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C3.dat
[14:42:04.389] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C4.dat
[14:42:04.395] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C5.dat
[14:42:04.403] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C6.dat
[14:42:04.410] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C7.dat
[14:42:04.417] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C8.dat
[14:42:04.424] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C9.dat
[14:42:04.431] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C10.dat
[14:42:04.438] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C11.dat
[14:42:04.445] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C12.dat
[14:42:04.452] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C13.dat
[14:42:04.459] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C14.dat
[14:42:04.465] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//trimParameters35_C15.dat
[14:42:04.472] <TB1>     INFO: PixTestTrim::trimTest() done
[14:42:04.472] <TB1>     INFO: vtrim:     101 111 105  96  99 106  99  86  93 105 102  86  98  89  92  86 
[14:42:04.472] <TB1>     INFO: vthrcomp:   86  95  81  90  89  90  85  87  97  91 102  86  92  86  93  96 
[14:42:04.472] <TB1>     INFO: vcal mean:  35.01  34.99  35.02  35.00  35.00  34.97  34.97  35.04  34.92  34.97  34.94  34.97  34.99  34.98  34.99  35.01 
[14:42:04.472] <TB1>     INFO: vcal RMS:    0.83   0.89   0.85   0.80   0.82   0.88   0.84   0.95   1.05   0.86   0.87   0.83   0.78   0.84   0.88   0.84 
[14:42:04.472] <TB1>     INFO: bits mean:   9.63   9.43   9.69   9.28   9.18   9.25   9.41   8.23   9.67   9.20   9.51   9.79   9.22   9.52   9.29   9.84 
[14:42:04.472] <TB1>     INFO: bits RMS:    2.71   2.55   2.55   2.45   2.49   2.52   2.76   3.17   2.58   2.74   2.81   2.63   2.69   2.80   2.64   2.58 
[14:42:04.482] <TB1>     INFO:    ----------------------------------------------------------------------
[14:42:04.483] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:42:04.483] <TB1>     INFO:    ----------------------------------------------------------------------
[14:42:04.485] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:42:04.485] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:42:04.496] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:04.496] <TB1>     INFO:     run 1 of 1
[14:42:04.496] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:04.845] <TB1>     INFO: Expecting 4160000 events.
[14:42:51.285] <TB1>     INFO: 1134695 events read in total (45725ms).
[14:43:37.816] <TB1>     INFO: 2256080 events read in total (92256ms).
[14:44:23.431] <TB1>     INFO: 3364055 events read in total (137871ms).
[14:44:56.237] <TB1>     INFO: 4160000 events read in total (170677ms).
[14:44:56.300] <TB1>     INFO: Test took 171804ms.
[14:44:56.432] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:56.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:58.631] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:00.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:02.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:04.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:06.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:08.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:10.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:12.393] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:14.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:16.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:18.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:20.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:22.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:23.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:25.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:27.731] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279015424
[14:45:27.732] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:45:27.807] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:45:27.807] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:45:27.817] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:27.817] <TB1>     INFO:     run 1 of 1
[14:45:27.817] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:28.160] <TB1>     INFO: Expecting 4160000 events.
[14:46:13.521] <TB1>     INFO: 1092150 events read in total (44646ms).
[14:46:59.527] <TB1>     INFO: 2173860 events read in total (90652ms).
[14:47:44.131] <TB1>     INFO: 3241770 events read in total (135256ms).
[14:48:22.261] <TB1>     INFO: 4160000 events read in total (173386ms).
[14:48:22.330] <TB1>     INFO: Test took 174513ms.
[14:48:22.475] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:22.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:24.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:26.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:28.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:30.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:32.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:34.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:36.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:38.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:40.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:42.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:44.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:46.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:48.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:49.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:51.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:53.813] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260304896
[14:48:53.814] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:48:53.888] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:48:53.888] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[14:48:53.899] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:53.899] <TB1>     INFO:     run 1 of 1
[14:48:53.899] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:54.245] <TB1>     INFO: Expecting 3827200 events.
[14:49:40.656] <TB1>     INFO: 1134975 events read in total (45696ms).
[14:50:26.356] <TB1>     INFO: 2254450 events read in total (91397ms).
[14:51:11.401] <TB1>     INFO: 3360730 events read in total (136441ms).
[14:51:30.690] <TB1>     INFO: 3827200 events read in total (155730ms).
[14:51:30.749] <TB1>     INFO: Test took 156850ms.
[14:51:30.874] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:31.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:33.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:34.953] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:36.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:38.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:40.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:42.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:44.646] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:46.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:48.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:50.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:52.421] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:54.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:56.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:58.351] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:00.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:02.170] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310620160
[14:52:02.171] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:52:02.304] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:52:02.304] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[14:52:02.324] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:02.324] <TB1>     INFO:     run 1 of 1
[14:52:02.326] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:02.717] <TB1>     INFO: Expecting 3848000 events.
[14:52:49.275] <TB1>     INFO: 1131865 events read in total (45843ms).
[14:53:35.174] <TB1>     INFO: 2249090 events read in total (91742ms).
[14:54:20.400] <TB1>     INFO: 3352405 events read in total (136969ms).
[14:54:41.082] <TB1>     INFO: 3848000 events read in total (157650ms).
[14:54:41.141] <TB1>     INFO: Test took 158815ms.
[14:54:41.263] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:41.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:43.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:45.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:47.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:48.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:50.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:52.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:54.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:56.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:58.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:00.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:02.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:04.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:06.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:08.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:10.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:12.194] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318799872
[14:55:12.195] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:55:12.280] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:55:12.280] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[14:55:12.290] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:55:12.290] <TB1>     INFO:     run 1 of 1
[14:55:12.290] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:12.741] <TB1>     INFO: Expecting 3827200 events.
[14:55:59.400] <TB1>     INFO: 1135070 events read in total (45944ms).
[14:56:44.916] <TB1>     INFO: 2254600 events read in total (91461ms).
[14:57:30.669] <TB1>     INFO: 3360615 events read in total (137213ms).
[14:57:49.530] <TB1>     INFO: 3827200 events read in total (156074ms).
[14:57:49.583] <TB1>     INFO: Test took 157293ms.
[14:57:49.698] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:49.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:51.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:53.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:55.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:57.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:59.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:01.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:03.432] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:05.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:07.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:09.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:11.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:13.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:15.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:16.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:18.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:20.762] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364994560
[14:58:20.763] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.02437, thr difference RMS: 1.35596
[14:58:20.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.23483, thr difference RMS: 1.78868
[14:58:20.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.90095, thr difference RMS: 1.23004
[14:58:20.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.74385, thr difference RMS: 1.56414
[14:58:20.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.79978, thr difference RMS: 1.46866
[14:58:20.764] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.71403, thr difference RMS: 1.68048
[14:58:20.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.39473, thr difference RMS: 1.5522
[14:58:20.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.95548, thr difference RMS: 1.52791
[14:58:20.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 11.1796, thr difference RMS: 1.40394
[14:58:20.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.06347, thr difference RMS: 1.6527
[14:58:20.765] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.8155, thr difference RMS: 1.34819
[14:58:20.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.059, thr difference RMS: 1.51483
[14:58:20.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.11715, thr difference RMS: 1.54364
[14:58:20.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.15447, thr difference RMS: 1.5235
[14:58:20.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.7212, thr difference RMS: 1.41269
[14:58:20.766] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.21824, thr difference RMS: 1.77229
[14:58:20.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.04569, thr difference RMS: 1.35751
[14:58:20.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.12396, thr difference RMS: 1.78171
[14:58:20.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.83893, thr difference RMS: 1.27287
[14:58:20.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.7186, thr difference RMS: 1.52594
[14:58:20.767] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.78405, thr difference RMS: 1.46919
[14:58:20.768] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.64156, thr difference RMS: 1.66528
[14:58:20.768] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.27817, thr difference RMS: 1.53842
[14:58:20.768] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.91381, thr difference RMS: 1.49973
[14:58:20.768] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 11.1921, thr difference RMS: 1.39774
[14:58:20.769] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.12511, thr difference RMS: 1.61392
[14:58:20.769] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.8471, thr difference RMS: 1.3345
[14:58:20.769] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.1606, thr difference RMS: 1.48127
[14:58:20.769] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.1028, thr difference RMS: 1.51754
[14:58:20.769] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.189, thr difference RMS: 1.49691
[14:58:20.769] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.8496, thr difference RMS: 1.4142
[14:58:20.770] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.24259, thr difference RMS: 1.75443
[14:58:20.770] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.09164, thr difference RMS: 1.35354
[14:58:20.770] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.10993, thr difference RMS: 1.80838
[14:58:20.770] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.79097, thr difference RMS: 1.25836
[14:58:20.770] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.80163, thr difference RMS: 1.55569
[14:58:20.771] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.89106, thr difference RMS: 1.44906
[14:58:20.771] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.58331, thr difference RMS: 1.68862
[14:58:20.771] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.25102, thr difference RMS: 1.5366
[14:58:20.771] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.93808, thr difference RMS: 1.51279
[14:58:20.771] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.3655, thr difference RMS: 1.40414
[14:58:20.772] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.20793, thr difference RMS: 1.64074
[14:58:20.772] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.0805, thr difference RMS: 1.33672
[14:58:20.772] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.2674, thr difference RMS: 1.47937
[14:58:20.772] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.27122, thr difference RMS: 1.53434
[14:58:20.772] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.23351, thr difference RMS: 2.29515
[14:58:20.773] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.9627, thr difference RMS: 1.41106
[14:58:20.773] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.39141, thr difference RMS: 1.74754
[14:58:20.773] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.10896, thr difference RMS: 1.33516
[14:58:20.773] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.17787, thr difference RMS: 1.79783
[14:58:20.773] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.82172, thr difference RMS: 1.24451
[14:58:20.774] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.80417, thr difference RMS: 1.55217
[14:58:20.774] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.90008, thr difference RMS: 1.45871
[14:58:20.774] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.60385, thr difference RMS: 1.67085
[14:58:20.774] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.13287, thr difference RMS: 1.52465
[14:58:20.775] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.88348, thr difference RMS: 1.49667
[14:58:20.775] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.4684, thr difference RMS: 1.39776
[14:58:20.775] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.26171, thr difference RMS: 1.6165
[14:58:20.775] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.1718, thr difference RMS: 1.34836
[14:58:20.775] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.3999, thr difference RMS: 1.47261
[14:58:20.776] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.32261, thr difference RMS: 1.52193
[14:58:20.776] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.30253, thr difference RMS: 1.48615
[14:58:20.776] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.146, thr difference RMS: 1.42174
[14:58:20.776] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.46371, thr difference RMS: 1.7458
[14:58:20.883] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:58:20.887] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2286 seconds
[14:58:20.887] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:58:21.598] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:58:21.598] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:58:21.603] <TB1>     INFO: ######################################################################
[14:58:21.603] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:58:21.603] <TB1>     INFO: ######################################################################
[14:58:21.603] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:21.603] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:58:21.603] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:21.603] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:58:21.613] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:58:21.613] <TB1>     INFO:     run 1 of 1
[14:58:21.613] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:21.957] <TB1>     INFO: Expecting 59072000 events.
[14:58:51.306] <TB1>     INFO: 1072600 events read in total (28634ms).
[14:59:20.694] <TB1>     INFO: 2141000 events read in total (58022ms).
[14:59:47.907] <TB1>     INFO: 3210600 events read in total (85235ms).
[15:00:16.249] <TB1>     INFO: 4282600 events read in total (113577ms).
[15:00:44.687] <TB1>     INFO: 5351400 events read in total (142015ms).
[15:01:13.110] <TB1>     INFO: 6421800 events read in total (170438ms).
[15:01:41.815] <TB1>     INFO: 7492600 events read in total (199143ms).
[15:02:09.574] <TB1>     INFO: 8561200 events read in total (226902ms).
[15:02:40.701] <TB1>     INFO: 9632800 events read in total (258029ms).
[15:03:09.103] <TB1>     INFO: 10702400 events read in total (286431ms).
[15:03:37.375] <TB1>     INFO: 11771000 events read in total (314703ms).
[15:04:04.248] <TB1>     INFO: 12842400 events read in total (341576ms).
[15:04:32.604] <TB1>     INFO: 13912000 events read in total (369932ms).
[15:05:00.953] <TB1>     INFO: 14980400 events read in total (398281ms).
[15:05:29.377] <TB1>     INFO: 16052800 events read in total (426705ms).
[15:05:57.741] <TB1>     INFO: 17122000 events read in total (455069ms).
[15:06:25.332] <TB1>     INFO: 18192000 events read in total (482660ms).
[15:06:53.007] <TB1>     INFO: 19264000 events read in total (510335ms).
[15:07:21.477] <TB1>     INFO: 20333000 events read in total (538805ms).
[15:07:49.775] <TB1>     INFO: 21404000 events read in total (567103ms).
[15:08:17.520] <TB1>     INFO: 22474000 events read in total (594848ms).
[15:08:46.105] <TB1>     INFO: 23542800 events read in total (623433ms).
[15:10:08.675] <TB1>     INFO: 24615200 events read in total (706008ms).
[15:10:37.035] <TB1>     INFO: 25684200 events read in total (734363ms).
[15:11:04.667] <TB1>     INFO: 26752600 events read in total (761995ms).
[15:11:34.274] <TB1>     INFO: 27825800 events read in total (791602ms).
[15:12:03.597] <TB1>     INFO: 28894600 events read in total (820925ms).
[15:12:33.248] <TB1>     INFO: 29965200 events read in total (850576ms).
[15:13:02.021] <TB1>     INFO: 31036000 events read in total (879349ms).
[15:13:30.295] <TB1>     INFO: 32104600 events read in total (907623ms).
[15:14:00.802] <TB1>     INFO: 33176000 events read in total (938130ms).
[15:14:31.185] <TB1>     INFO: 34246200 events read in total (968513ms).
[15:14:59.808] <TB1>     INFO: 35315000 events read in total (997136ms).
[15:15:29.140] <TB1>     INFO: 36386200 events read in total (1026468ms).
[15:15:58.123] <TB1>     INFO: 37455400 events read in total (1055451ms).
[15:16:27.138] <TB1>     INFO: 38524000 events read in total (1084466ms).
[15:16:55.078] <TB1>     INFO: 39595800 events read in total (1112406ms).
[15:17:23.794] <TB1>     INFO: 40665000 events read in total (1141122ms).
[15:17:52.893] <TB1>     INFO: 41733200 events read in total (1170221ms).
[15:18:21.642] <TB1>     INFO: 42805200 events read in total (1198970ms).
[15:18:50.516] <TB1>     INFO: 43874400 events read in total (1227844ms).
[15:19:19.255] <TB1>     INFO: 44943200 events read in total (1256583ms).
[15:19:47.794] <TB1>     INFO: 46015400 events read in total (1285122ms).
[15:20:16.485] <TB1>     INFO: 47083400 events read in total (1313813ms).
[15:20:45.162] <TB1>     INFO: 48151800 events read in total (1342490ms).
[15:21:13.998] <TB1>     INFO: 49224400 events read in total (1371326ms).
[15:21:42.831] <TB1>     INFO: 50292600 events read in total (1400159ms).
[15:22:11.662] <TB1>     INFO: 51361200 events read in total (1428990ms).
[15:22:40.454] <TB1>     INFO: 52432400 events read in total (1457782ms).
[15:23:10.805] <TB1>     INFO: 53501600 events read in total (1488133ms).
[15:23:41.916] <TB1>     INFO: 54569600 events read in total (1519244ms).
[15:24:10.752] <TB1>     INFO: 55641000 events read in total (1548080ms).
[15:24:24.827] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:24:24.827] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d2 8000 4e78 4e79 819 22a8 4e78 4e79 4e78 4e78 819 228f 4e79 819 228e 4e79 e022 c000 
[15:24:24.827] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cc 80b1 4e78 819 2281 4e78 819 22a7 4e78 4e78 4e78 4e78 819 228f 4e78 4e78 e022 c000 
[15:24:24.827] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cd 80c0 4e78 4e79 819 22a7 4e79 819 2281 4e78 819 228c 4e78 819 2269 4e78 4e78 4e78 819 226a e022 c000 
[15:24:24.827] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ce 8000 4e79 819 2280 4e7b 819 22a7 4e7b 819 2280 4e79 4e79 4e78 4e79 4e79 819 2269 e022 c000 
[15:24:24.827] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1cf 8040 4e7b 4e79 819 22a7 4e79 4e7b 4e7b 819 2269 4e78 4e7b 4e7b 1819 2269 e022 c000 
[15:24:24.827] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d0 80b1 4e79 4e78 819 22a7 4e78 819 226f 4e79 4e79 819 2269 4e79 4e79 4e79 819 2269 e022 c000 
[15:24:24.827] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d1 80c0 4e78 4e78 819 22a8 4e79 4e78 4e79 4e78 4e79 4e79 819 2269 e022 c000 
[15:24:39.287] <TB1>     INFO: 56710200 events read in total (1576615ms).
[15:25:08.144] <TB1>     INFO: 57778600 events read in total (1605472ms).
[15:25:29.409] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 9 ROCs were found
[15:25:29.409] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:25:29.409] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04d 80b1 4e78 852 26a0 4e78 852 266d 4e78 4e78 852 2688 4e78 852 266f 4e78 852 26a7 4e7b 852 2667 4e79 852 264c e022 c000 
[15:25:29.409] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a047 8000 4e78 4e78 852 266d 4e78 852 2689 4e78 852 2688 4e79 4e78 852 26a9 4e78 852 2667 4e78 e022 c000 
[15:25:29.409] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a048 8040 4e78 4e78 852 266d 4e78 852 268b 4e78 852 2688 4e78 4e78 4e79 852 2666 4e78 852 264c e022 c000 
[15:25:29.409] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a049 80b1 4e78 852 26a2 4e78 852 266e 4e78 852 268c 4e78 852 2689 4e78 852 2681 4e78 852 26a8 4e78 4e78 852 264c e022 c000 
[15:25:29.409] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a04a 80c0 4e78 852 26a0 4e78 4e78 852 268a 4e78 852 2688 4e78 852 266f 4e78 852 26a9 4e78 4e79 852 264d 4e78 2620 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:25:29.425] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04b 8000 4e79 852 26a2 4e79 852 266f 4e79 852 268a 4e79 852 2688 4e78 852 266f 4e79 4e79 852 2666 4e78 852 264d e022 c000 
[15:25:29.425] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04c 8040 4e78 852 26a2 4e78 852 266d 4e78 852 268a 4e78 852 2688 4e78 852 266f 4e78 852 26a9 4e78 4e78 852 264c e022 c000 
[15:25:37.473] <TB1>     INFO: 58850200 events read in total (1634801ms).
[15:25:43.801] <TB1>     INFO: 59072000 events read in total (1641129ms).
[15:25:43.847] <TB1>     INFO: Test took 1642234ms.
[15:25:44.013] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:48.362] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:48.363] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:49.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:49.838] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:51.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:51.007] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:52.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:52.167] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:53.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:53.344] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:54.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:54.515] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:55.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:55.673] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:56.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:56.853] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:58.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:58.033] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:59.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:59.206] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:00.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:00.359] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:01.524] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:01.525] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:02.696] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:02.696] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:03.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:03.850] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:05.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:05.031] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:06.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:06.203] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:07.565] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372006912
[15:26:07.593] <TB1>     INFO: PixTestScurves::scurves() done 
[15:26:07.593] <TB1>     INFO: Vcal mean:  35.07  35.13  35.12  35.10  35.19  35.10  35.09  35.13  35.19  35.11  35.05  35.07  35.13  35.06  35.18  35.10 
[15:26:07.593] <TB1>     INFO: Vcal RMS:    0.71   0.77   0.72   0.67   0.69   0.76   0.72   0.92   0.87   0.73   0.76   0.71   0.65   0.71   0.76   0.71 
[15:26:07.594] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:26:07.795] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:26:07.795] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:26:07.795] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:26:07.795] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:26:07.795] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:26:07.799] <TB1>     INFO: ######################################################################
[15:26:07.799] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:26:07.799] <TB1>     INFO: ######################################################################
[15:26:07.878] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:26:08.242] <TB1>     INFO: Expecting 41600 events.
[15:26:12.365] <TB1>     INFO: 41600 events read in total (3397ms).
[15:26:12.366] <TB1>     INFO: Test took 4487ms.
[15:26:12.374] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:12.374] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:26:12.374] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:26:12.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:26:12.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:26:12.383] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:26:12.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:26:12.719] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:26:13.063] <TB1>     INFO: Expecting 41600 events.
[15:26:17.232] <TB1>     INFO: 41600 events read in total (3451ms).
[15:26:17.233] <TB1>     INFO: Test took 4514ms.
[15:26:17.242] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:17.242] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:26:17.242] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.982
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.983
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.528
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.579
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 188
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.102
[15:26:17.265] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:26:17.266] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.684
[15:26:17.266] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:26:17.266] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.077
[15:26:17.266] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[15:26:17.266] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.295
[15:26:17.266] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 168
[15:26:17.266] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.37
[15:26:17.266] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 187
[15:26:17.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.017
[15:26:17.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 195
[15:26:17.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.122
[15:26:17.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:26:17.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.504
[15:26:17.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[15:26:17.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.019
[15:26:17.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 173
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.376
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 195
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.862
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.986
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 173
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:26:17.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:26:17.326] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:26:17.682] <TB1>     INFO: Expecting 41600 events.
[15:26:21.838] <TB1>     INFO: 41600 events read in total (3441ms).
[15:26:21.839] <TB1>     INFO: Test took 4513ms.
[15:26:21.850] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:21.850] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:26:21.850] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:26:21.854] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:26:21.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 7
[15:26:21.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.426
[15:26:21.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[15:26:21.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7308
[15:26:21.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 73
[15:26:21.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0854
[15:26:21.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 88
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.235
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,42] phvalue 83
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.6096
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 76
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.6088
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 91
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5765
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 70
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.8035
[15:26:21.856] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.015
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 78
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.864
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 95
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9699
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 76
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0107
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 84
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8832
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 73
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.5747
[15:26:21.857] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,7] phvalue 92
[15:26:21.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2494
[15:26:21.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,7] phvalue 83
[15:26:21.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.964
[15:26:21.858] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 66
[15:26:21.861] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[15:26:22.260] <TB1>     INFO: Expecting 2560 events.
[15:26:23.218] <TB1>     INFO: 2560 events read in total (241ms).
[15:26:23.218] <TB1>     INFO: Test took 1357ms.
[15:26:23.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:23.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 1 1
[15:26:23.727] <TB1>     INFO: Expecting 2560 events.
[15:26:24.684] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:24.684] <TB1>     INFO: Test took 1452ms.
[15:26:24.685] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:24.687] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 2 2
[15:26:25.197] <TB1>     INFO: Expecting 2560 events.
[15:26:26.156] <TB1>     INFO: 2560 events read in total (244ms).
[15:26:26.157] <TB1>     INFO: Test took 1470ms.
[15:26:26.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:26.157] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 42, 3 3
[15:26:26.665] <TB1>     INFO: Expecting 2560 events.
[15:26:27.622] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:27.622] <TB1>     INFO: Test took 1465ms.
[15:26:27.622] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:27.623] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 4 4
[15:26:28.133] <TB1>     INFO: Expecting 2560 events.
[15:26:29.090] <TB1>     INFO: 2560 events read in total (242ms).
[15:26:29.091] <TB1>     INFO: Test took 1468ms.
[15:26:29.091] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:29.091] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 5 5
[15:26:29.598] <TB1>     INFO: Expecting 2560 events.
[15:26:30.557] <TB1>     INFO: 2560 events read in total (244ms).
[15:26:30.558] <TB1>     INFO: Test took 1467ms.
[15:26:30.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:30.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 6 6
[15:26:31.066] <TB1>     INFO: Expecting 2560 events.
[15:26:32.025] <TB1>     INFO: 2560 events read in total (244ms).
[15:26:32.025] <TB1>     INFO: Test took 1467ms.
[15:26:32.025] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:32.026] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[15:26:32.533] <TB1>     INFO: Expecting 2560 events.
[15:26:33.492] <TB1>     INFO: 2560 events read in total (245ms).
[15:26:33.492] <TB1>     INFO: Test took 1466ms.
[15:26:33.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:33.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 8 8
[15:26:33.000] <TB1>     INFO: Expecting 2560 events.
[15:26:34.958] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:34.958] <TB1>     INFO: Test took 1465ms.
[15:26:34.959] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:34.959] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[15:26:35.465] <TB1>     INFO: Expecting 2560 events.
[15:26:36.423] <TB1>     INFO: 2560 events read in total (242ms).
[15:26:36.423] <TB1>     INFO: Test took 1464ms.
[15:26:36.424] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:36.424] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 10 10
[15:26:36.931] <TB1>     INFO: Expecting 2560 events.
[15:26:37.889] <TB1>     INFO: 2560 events read in total (244ms).
[15:26:37.889] <TB1>     INFO: Test took 1465ms.
[15:26:37.889] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:37.890] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 11 11
[15:26:38.397] <TB1>     INFO: Expecting 2560 events.
[15:26:39.359] <TB1>     INFO: 2560 events read in total (247ms).
[15:26:39.360] <TB1>     INFO: Test took 1470ms.
[15:26:39.360] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:39.360] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 12 12
[15:26:39.867] <TB1>     INFO: Expecting 2560 events.
[15:26:40.828] <TB1>     INFO: 2560 events read in total (246ms).
[15:26:40.828] <TB1>     INFO: Test took 1468ms.
[15:26:40.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:40.829] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 7, 13 13
[15:26:41.335] <TB1>     INFO: Expecting 2560 events.
[15:26:42.295] <TB1>     INFO: 2560 events read in total (245ms).
[15:26:42.295] <TB1>     INFO: Test took 1466ms.
[15:26:42.295] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:42.296] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 7, 14 14
[15:26:42.803] <TB1>     INFO: Expecting 2560 events.
[15:26:43.762] <TB1>     INFO: 2560 events read in total (244ms).
[15:26:43.763] <TB1>     INFO: Test took 1467ms.
[15:26:43.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:43.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 15 15
[15:26:44.270] <TB1>     INFO: Expecting 2560 events.
[15:26:45.229] <TB1>     INFO: 2560 events read in total (244ms).
[15:26:45.229] <TB1>     INFO: Test took 1465ms.
[15:26:45.231] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:45.231] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC8
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:26:45.232] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:26:45.239] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:45.743] <TB1>     INFO: Expecting 655360 events.
[15:26:57.601] <TB1>     INFO: 655360 events read in total (11143ms).
[15:26:57.612] <TB1>     INFO: Expecting 655360 events.
[15:27:09.394] <TB1>     INFO: 655360 events read in total (11226ms).
[15:27:09.409] <TB1>     INFO: Expecting 655360 events.
[15:27:21.113] <TB1>     INFO: 655360 events read in total (11147ms).
[15:27:21.132] <TB1>     INFO: Expecting 655360 events.
[15:27:32.806] <TB1>     INFO: 655360 events read in total (11119ms).
[15:27:32.830] <TB1>     INFO: Expecting 655360 events.
[15:27:44.589] <TB1>     INFO: 655360 events read in total (11209ms).
[15:27:44.618] <TB1>     INFO: Expecting 655360 events.
[15:27:56.303] <TB1>     INFO: 655360 events read in total (11139ms).
[15:27:56.335] <TB1>     INFO: Expecting 655360 events.
[15:28:08.116] <TB1>     INFO: 655360 events read in total (11241ms).
[15:28:08.151] <TB1>     INFO: Expecting 655360 events.
[15:28:19.833] <TB1>     INFO: 655360 events read in total (11147ms).
[15:28:19.877] <TB1>     INFO: Expecting 655360 events.
[15:28:31.624] <TB1>     INFO: 655360 events read in total (11220ms).
[15:28:31.669] <TB1>     INFO: Expecting 655360 events.
[15:28:43.385] <TB1>     INFO: 655360 events read in total (11190ms).
[15:28:43.433] <TB1>     INFO: Expecting 655360 events.
[15:28:55.191] <TB1>     INFO: 655360 events read in total (11231ms).
[15:28:55.245] <TB1>     INFO: Expecting 655360 events.
[15:29:07.071] <TB1>     INFO: 655360 events read in total (11300ms).
[15:29:07.131] <TB1>     INFO: Expecting 655360 events.
[15:29:18.773] <TB1>     INFO: 655360 events read in total (11115ms).
[15:29:18.835] <TB1>     INFO: Expecting 655360 events.
[15:29:30.601] <TB1>     INFO: 655360 events read in total (11240ms).
[15:29:30.667] <TB1>     INFO: Expecting 655360 events.
[15:29:42.365] <TB1>     INFO: 655360 events read in total (11171ms).
[15:29:42.436] <TB1>     INFO: Expecting 655360 events.
[15:29:54.190] <TB1>     INFO: 655360 events read in total (11228ms).
[15:29:54.273] <TB1>     INFO: Test took 189034ms.
[15:29:54.371] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:54.678] <TB1>     INFO: Expecting 655360 events.
[15:30:06.572] <TB1>     INFO: 655360 events read in total (11179ms).
[15:30:06.583] <TB1>     INFO: Expecting 655360 events.
[15:30:18.213] <TB1>     INFO: 655360 events read in total (11071ms).
[15:30:18.228] <TB1>     INFO: Expecting 655360 events.
[15:30:29.921] <TB1>     INFO: 655360 events read in total (11134ms).
[15:30:29.942] <TB1>     INFO: Expecting 655360 events.
[15:30:41.590] <TB1>     INFO: 655360 events read in total (11096ms).
[15:30:41.614] <TB1>     INFO: Expecting 655360 events.
[15:30:53.308] <TB1>     INFO: 655360 events read in total (11142ms).
[15:30:53.336] <TB1>     INFO: Expecting 655360 events.
[15:31:04.962] <TB1>     INFO: 655360 events read in total (11085ms).
[15:31:04.994] <TB1>     INFO: Expecting 655360 events.
[15:31:16.752] <TB1>     INFO: 655360 events read in total (11216ms).
[15:31:16.788] <TB1>     INFO: Expecting 655360 events.
[15:31:28.621] <TB1>     INFO: 655360 events read in total (11293ms).
[15:31:28.663] <TB1>     INFO: Expecting 655360 events.
[15:31:40.326] <TB1>     INFO: 655360 events read in total (11135ms).
[15:31:40.371] <TB1>     INFO: Expecting 655360 events.
[15:31:52.058] <TB1>     INFO: 655360 events read in total (11153ms).
[15:31:52.106] <TB1>     INFO: Expecting 655360 events.
[15:32:03.837] <TB1>     INFO: 655360 events read in total (11204ms).
[15:32:03.892] <TB1>     INFO: Expecting 655360 events.
[15:32:15.654] <TB1>     INFO: 655360 events read in total (11235ms).
[15:32:15.711] <TB1>     INFO: Expecting 655360 events.
[15:32:27.435] <TB1>     INFO: 655360 events read in total (11198ms).
[15:32:27.496] <TB1>     INFO: Expecting 655360 events.
[15:32:39.243] <TB1>     INFO: 655360 events read in total (11220ms).
[15:32:39.309] <TB1>     INFO: Expecting 655360 events.
[15:32:51.030] <TB1>     INFO: 655360 events read in total (11194ms).
[15:32:51.099] <TB1>     INFO: Expecting 655360 events.
[15:33:02.809] <TB1>     INFO: 655360 events read in total (11183ms).
[15:33:02.888] <TB1>     INFO: Test took 188518ms.
[15:33:03.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.126] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:33:03.127] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.127] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:33:03.127] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.127] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:33:03.127] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:33:03.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:33:03.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:33:03.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:33:03.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:33:03.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:33:03.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:33:03.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.131] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:33:03.131] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.131] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:33:03.131] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.132] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:33:03.132] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.132] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:33:03.132] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.133] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:33:03.133] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:33:03.133] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:33:03.133] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.141] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.149] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.156] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.164] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.171] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.179] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.186] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.193] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.200] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.208] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.215] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:33:03.222] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.230] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.237] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.244] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:33:03.251] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:33:03.259] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:33:03.266] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.273] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:33:03.281] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:33:03.338] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C0.dat
[15:33:03.339] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C1.dat
[15:33:03.339] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C2.dat
[15:33:03.339] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C3.dat
[15:33:03.339] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C4.dat
[15:33:03.339] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C5.dat
[15:33:03.339] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C6.dat
[15:33:03.340] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C7.dat
[15:33:03.340] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C8.dat
[15:33:03.340] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C9.dat
[15:33:03.340] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C10.dat
[15:33:03.340] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C11.dat
[15:33:03.340] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C12.dat
[15:33:03.340] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C13.dat
[15:33:03.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C14.dat
[15:33:03.341] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//dacParameters35_C15.dat
[15:33:03.686] <TB1>     INFO: Expecting 41600 events.
[15:33:07.536] <TB1>     INFO: 41600 events read in total (3135ms).
[15:33:07.537] <TB1>     INFO: Test took 4194ms.
[15:33:08.189] <TB1>     INFO: Expecting 41600 events.
[15:33:12.031] <TB1>     INFO: 41600 events read in total (3127ms).
[15:33:12.031] <TB1>     INFO: Test took 4187ms.
[15:33:12.685] <TB1>     INFO: Expecting 41600 events.
[15:33:16.535] <TB1>     INFO: 41600 events read in total (3134ms).
[15:33:16.536] <TB1>     INFO: Test took 4201ms.
[15:33:16.840] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:16.973] <TB1>     INFO: Expecting 2560 events.
[15:33:17.931] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:17.932] <TB1>     INFO: Test took 1092ms.
[15:33:17.933] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:18.440] <TB1>     INFO: Expecting 2560 events.
[15:33:19.403] <TB1>     INFO: 2560 events read in total (248ms).
[15:33:19.404] <TB1>     INFO: Test took 1471ms.
[15:33:19.406] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:19.912] <TB1>     INFO: Expecting 2560 events.
[15:33:20.870] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:20.870] <TB1>     INFO: Test took 1464ms.
[15:33:20.872] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:21.378] <TB1>     INFO: Expecting 2560 events.
[15:33:22.336] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:22.336] <TB1>     INFO: Test took 1464ms.
[15:33:22.338] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:22.845] <TB1>     INFO: Expecting 2560 events.
[15:33:23.801] <TB1>     INFO: 2560 events read in total (242ms).
[15:33:23.802] <TB1>     INFO: Test took 1464ms.
[15:33:23.803] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:24.310] <TB1>     INFO: Expecting 2560 events.
[15:33:25.268] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:25.268] <TB1>     INFO: Test took 1465ms.
[15:33:25.270] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:25.777] <TB1>     INFO: Expecting 2560 events.
[15:33:26.735] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:26.735] <TB1>     INFO: Test took 1465ms.
[15:33:26.737] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:27.244] <TB1>     INFO: Expecting 2560 events.
[15:33:28.205] <TB1>     INFO: 2560 events read in total (246ms).
[15:33:28.205] <TB1>     INFO: Test took 1468ms.
[15:33:28.210] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:28.714] <TB1>     INFO: Expecting 2560 events.
[15:33:29.675] <TB1>     INFO: 2560 events read in total (246ms).
[15:33:29.675] <TB1>     INFO: Test took 1465ms.
[15:33:29.677] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:30.183] <TB1>     INFO: Expecting 2560 events.
[15:33:31.141] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:31.141] <TB1>     INFO: Test took 1464ms.
[15:33:31.143] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:31.650] <TB1>     INFO: Expecting 2560 events.
[15:33:32.609] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:32.609] <TB1>     INFO: Test took 1466ms.
[15:33:32.611] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:33.118] <TB1>     INFO: Expecting 2560 events.
[15:33:34.076] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:34.077] <TB1>     INFO: Test took 1466ms.
[15:33:34.079] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:34.585] <TB1>     INFO: Expecting 2560 events.
[15:33:35.543] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:35.543] <TB1>     INFO: Test took 1465ms.
[15:33:35.545] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:36.052] <TB1>     INFO: Expecting 2560 events.
[15:33:37.010] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:37.010] <TB1>     INFO: Test took 1465ms.
[15:33:37.014] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:37.523] <TB1>     INFO: Expecting 2560 events.
[15:33:38.481] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:38.481] <TB1>     INFO: Test took 1467ms.
[15:33:38.486] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:38.990] <TB1>     INFO: Expecting 2560 events.
[15:33:39.947] <TB1>     INFO: 2560 events read in total (242ms).
[15:33:39.948] <TB1>     INFO: Test took 1462ms.
[15:33:39.951] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:40.456] <TB1>     INFO: Expecting 2560 events.
[15:33:41.413] <TB1>     INFO: 2560 events read in total (242ms).
[15:33:41.414] <TB1>     INFO: Test took 1463ms.
[15:33:41.418] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:41.922] <TB1>     INFO: Expecting 2560 events.
[15:33:42.881] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:42.881] <TB1>     INFO: Test took 1464ms.
[15:33:42.885] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:43.390] <TB1>     INFO: Expecting 2560 events.
[15:33:44.350] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:44.350] <TB1>     INFO: Test took 1465ms.
[15:33:44.352] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:44.859] <TB1>     INFO: Expecting 2560 events.
[15:33:45.819] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:45.819] <TB1>     INFO: Test took 1467ms.
[15:33:45.821] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:46.328] <TB1>     INFO: Expecting 2560 events.
[15:33:47.288] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:47.289] <TB1>     INFO: Test took 1468ms.
[15:33:47.291] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:47.799] <TB1>     INFO: Expecting 2560 events.
[15:33:48.758] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:48.759] <TB1>     INFO: Test took 1468ms.
[15:33:48.762] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:49.267] <TB1>     INFO: Expecting 2560 events.
[15:33:50.226] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:50.227] <TB1>     INFO: Test took 1465ms.
[15:33:50.229] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:50.736] <TB1>     INFO: Expecting 2560 events.
[15:33:51.698] <TB1>     INFO: 2560 events read in total (247ms).
[15:33:51.699] <TB1>     INFO: Test took 1470ms.
[15:33:51.701] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:52.207] <TB1>     INFO: Expecting 2560 events.
[15:33:53.165] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:53.165] <TB1>     INFO: Test took 1464ms.
[15:33:53.168] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:53.673] <TB1>     INFO: Expecting 2560 events.
[15:33:54.631] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:54.632] <TB1>     INFO: Test took 1465ms.
[15:33:54.634] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:55.140] <TB1>     INFO: Expecting 2560 events.
[15:33:56.096] <TB1>     INFO: 2560 events read in total (241ms).
[15:33:56.096] <TB1>     INFO: Test took 1463ms.
[15:33:56.099] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:56.605] <TB1>     INFO: Expecting 2560 events.
[15:33:57.564] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:57.564] <TB1>     INFO: Test took 1466ms.
[15:33:57.566] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:58.075] <TB1>     INFO: Expecting 2560 events.
[15:33:59.032] <TB1>     INFO: 2560 events read in total (242ms).
[15:33:59.032] <TB1>     INFO: Test took 1466ms.
[15:33:59.036] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:59.541] <TB1>     INFO: Expecting 2560 events.
[15:34:00.500] <TB1>     INFO: 2560 events read in total (244ms).
[15:34:00.501] <TB1>     INFO: Test took 1465ms.
[15:34:00.505] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:01.009] <TB1>     INFO: Expecting 2560 events.
[15:34:01.966] <TB1>     INFO: 2560 events read in total (242ms).
[15:34:01.966] <TB1>     INFO: Test took 1461ms.
[15:34:01.968] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:34:02.474] <TB1>     INFO: Expecting 2560 events.
[15:34:03.431] <TB1>     INFO: 2560 events read in total (242ms).
[15:34:03.432] <TB1>     INFO: Test took 1464ms.
[15:34:04.449] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[15:34:04.449] <TB1>     INFO: PH scale (per ROC):    69  67  78  80  77  70  77  80  69  72  70  78  70  78  70  72
[15:34:04.449] <TB1>     INFO: PH offset (per ROC):  166 177 163 164 175 162 177 184 174 159 176 165 178 163 173 184
[15:34:04.623] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:34:04.626] <TB1>     INFO: ######################################################################
[15:34:04.626] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:34:04.626] <TB1>     INFO: ######################################################################
[15:34:04.627] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:34:04.641] <TB1>     INFO: scanning low vcal = 10
[15:34:04.989] <TB1>     INFO: Expecting 41600 events.
[15:34:08.720] <TB1>     INFO: 41600 events read in total (3016ms).
[15:34:08.720] <TB1>     INFO: Test took 4079ms.
[15:34:08.722] <TB1>     INFO: scanning low vcal = 20
[15:34:09.229] <TB1>     INFO: Expecting 41600 events.
[15:34:12.950] <TB1>     INFO: 41600 events read in total (3007ms).
[15:34:12.951] <TB1>     INFO: Test took 4229ms.
[15:34:12.952] <TB1>     INFO: scanning low vcal = 30
[15:34:13.458] <TB1>     INFO: Expecting 41600 events.
[15:34:17.180] <TB1>     INFO: 41600 events read in total (3007ms).
[15:34:17.181] <TB1>     INFO: Test took 4229ms.
[15:34:17.183] <TB1>     INFO: scanning low vcal = 40
[15:34:17.686] <TB1>     INFO: Expecting 41600 events.
[15:34:21.907] <TB1>     INFO: 41600 events read in total (3506ms).
[15:34:21.907] <TB1>     INFO: Test took 4724ms.
[15:34:21.911] <TB1>     INFO: scanning low vcal = 50
[15:34:22.328] <TB1>     INFO: Expecting 41600 events.
[15:34:26.678] <TB1>     INFO: 41600 events read in total (3636ms).
[15:34:26.679] <TB1>     INFO: Test took 4768ms.
[15:34:26.682] <TB1>     INFO: scanning low vcal = 60
[15:34:27.122] <TB1>     INFO: Expecting 41600 events.
[15:34:31.350] <TB1>     INFO: 41600 events read in total (3513ms).
[15:34:31.350] <TB1>     INFO: Test took 4667ms.
[15:34:31.353] <TB1>     INFO: scanning low vcal = 70
[15:34:31.775] <TB1>     INFO: Expecting 41600 events.
[15:34:35.999] <TB1>     INFO: 41600 events read in total (3509ms).
[15:34:35.999] <TB1>     INFO: Test took 4646ms.
[15:34:35.004] <TB1>     INFO: scanning low vcal = 80
[15:34:36.422] <TB1>     INFO: Expecting 41600 events.
[15:34:40.702] <TB1>     INFO: 41600 events read in total (3563ms).
[15:34:40.702] <TB1>     INFO: Test took 4698ms.
[15:34:40.706] <TB1>     INFO: scanning low vcal = 90
[15:34:41.123] <TB1>     INFO: Expecting 41600 events.
[15:34:45.418] <TB1>     INFO: 41600 events read in total (3580ms).
[15:34:45.419] <TB1>     INFO: Test took 4712ms.
[15:34:45.422] <TB1>     INFO: scanning low vcal = 100
[15:34:45.838] <TB1>     INFO: Expecting 41600 events.
[15:34:50.231] <TB1>     INFO: 41600 events read in total (3678ms).
[15:34:50.231] <TB1>     INFO: Test took 4809ms.
[15:34:50.235] <TB1>     INFO: scanning low vcal = 110
[15:34:50.651] <TB1>     INFO: Expecting 41600 events.
[15:34:54.926] <TB1>     INFO: 41600 events read in total (3560ms).
[15:34:54.926] <TB1>     INFO: Test took 4691ms.
[15:34:54.929] <TB1>     INFO: scanning low vcal = 120
[15:34:55.349] <TB1>     INFO: Expecting 41600 events.
[15:34:59.616] <TB1>     INFO: 41600 events read in total (3553ms).
[15:34:59.617] <TB1>     INFO: Test took 4688ms.
[15:34:59.620] <TB1>     INFO: scanning low vcal = 130
[15:35:00.038] <TB1>     INFO: Expecting 41600 events.
[15:35:04.298] <TB1>     INFO: 41600 events read in total (3545ms).
[15:35:04.298] <TB1>     INFO: Test took 4678ms.
[15:35:04.302] <TB1>     INFO: scanning low vcal = 140
[15:35:04.716] <TB1>     INFO: Expecting 41600 events.
[15:35:08.984] <TB1>     INFO: 41600 events read in total (3553ms).
[15:35:08.984] <TB1>     INFO: Test took 4683ms.
[15:35:08.988] <TB1>     INFO: scanning low vcal = 150
[15:35:09.402] <TB1>     INFO: Expecting 41600 events.
[15:35:13.682] <TB1>     INFO: 41600 events read in total (3565ms).
[15:35:13.682] <TB1>     INFO: Test took 4694ms.
[15:35:13.685] <TB1>     INFO: scanning low vcal = 160
[15:35:14.101] <TB1>     INFO: Expecting 41600 events.
[15:35:18.373] <TB1>     INFO: 41600 events read in total (3557ms).
[15:35:18.374] <TB1>     INFO: Test took 4688ms.
[15:35:18.378] <TB1>     INFO: scanning low vcal = 170
[15:35:18.794] <TB1>     INFO: Expecting 41600 events.
[15:35:23.066] <TB1>     INFO: 41600 events read in total (3557ms).
[15:35:23.066] <TB1>     INFO: Test took 4688ms.
[15:35:23.071] <TB1>     INFO: scanning low vcal = 180
[15:35:23.489] <TB1>     INFO: Expecting 41600 events.
[15:35:27.753] <TB1>     INFO: 41600 events read in total (3549ms).
[15:35:27.754] <TB1>     INFO: Test took 4683ms.
[15:35:27.757] <TB1>     INFO: scanning low vcal = 190
[15:35:28.176] <TB1>     INFO: Expecting 41600 events.
[15:35:32.439] <TB1>     INFO: 41600 events read in total (3548ms).
[15:35:32.439] <TB1>     INFO: Test took 4682ms.
[15:35:32.443] <TB1>     INFO: scanning low vcal = 200
[15:35:32.862] <TB1>     INFO: Expecting 41600 events.
[15:35:37.124] <TB1>     INFO: 41600 events read in total (3547ms).
[15:35:37.125] <TB1>     INFO: Test took 4681ms.
[15:35:37.128] <TB1>     INFO: scanning low vcal = 210
[15:35:37.547] <TB1>     INFO: Expecting 41600 events.
[15:35:41.829] <TB1>     INFO: 41600 events read in total (3567ms).
[15:35:41.830] <TB1>     INFO: Test took 4702ms.
[15:35:41.833] <TB1>     INFO: scanning low vcal = 220
[15:35:42.249] <TB1>     INFO: Expecting 41600 events.
[15:35:46.537] <TB1>     INFO: 41600 events read in total (3573ms).
[15:35:46.538] <TB1>     INFO: Test took 4705ms.
[15:35:46.541] <TB1>     INFO: scanning low vcal = 230
[15:35:46.957] <TB1>     INFO: Expecting 41600 events.
[15:35:51.254] <TB1>     INFO: 41600 events read in total (3582ms).
[15:35:51.255] <TB1>     INFO: Test took 4714ms.
[15:35:51.259] <TB1>     INFO: scanning low vcal = 240
[15:35:51.673] <TB1>     INFO: Expecting 41600 events.
[15:35:55.939] <TB1>     INFO: 41600 events read in total (3552ms).
[15:35:55.940] <TB1>     INFO: Test took 4681ms.
[15:35:55.943] <TB1>     INFO: scanning low vcal = 250
[15:35:56.359] <TB1>     INFO: Expecting 41600 events.
[15:36:00.631] <TB1>     INFO: 41600 events read in total (3557ms).
[15:36:00.632] <TB1>     INFO: Test took 4689ms.
[15:36:00.636] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:36:01.052] <TB1>     INFO: Expecting 41600 events.
[15:36:05.312] <TB1>     INFO: 41600 events read in total (3544ms).
[15:36:05.312] <TB1>     INFO: Test took 4676ms.
[15:36:05.316] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:36:05.733] <TB1>     INFO: Expecting 41600 events.
[15:36:10.013] <TB1>     INFO: 41600 events read in total (3565ms).
[15:36:10.014] <TB1>     INFO: Test took 4698ms.
[15:36:10.018] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:36:10.433] <TB1>     INFO: Expecting 41600 events.
[15:36:14.703] <TB1>     INFO: 41600 events read in total (3555ms).
[15:36:14.704] <TB1>     INFO: Test took 4686ms.
[15:36:14.707] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:36:15.126] <TB1>     INFO: Expecting 41600 events.
[15:36:19.397] <TB1>     INFO: 41600 events read in total (3556ms).
[15:36:19.398] <TB1>     INFO: Test took 4691ms.
[15:36:19.401] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:36:19.818] <TB1>     INFO: Expecting 41600 events.
[15:36:24.082] <TB1>     INFO: 41600 events read in total (3549ms).
[15:36:24.083] <TB1>     INFO: Test took 4682ms.
[15:36:24.628] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:36:24.633] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:36:24.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:36:24.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:36:24.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:36:24.634] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:36:24.635] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:36:24.635] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:36:24.635] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:36:24.635] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:36:24.635] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:36:24.636] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:36:24.636] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:36:24.636] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:36:24.636] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:36:24.636] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:36:24.636] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:37:03.146] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:37:03.146] <TB1>     INFO: non-linearity mean:  0.951 0.954 0.950 0.952 0.956 0.952 0.952 0.951 0.948 0.947 0.958 0.951 0.951 0.958 0.959 0.950
[15:37:03.146] <TB1>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.006 0.006 0.007 0.006 0.008 0.009 0.007 0.005 0.006 0.008 0.006 0.006 0.008
[15:37:03.146] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:37:03.169] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:37:03.192] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:37:03.214] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:37:03.237] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:37:03.270] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:37:03.292] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:37:03.315] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:37:03.337] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:37:03.359] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:37:03.381] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:37:03.403] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:37:03.425] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:37:03.447] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:37:03.469] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:37:03.491] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-33_FPIXTest-17C-Nebraska-160808-1406_2016-08-08_14h06m_1470683190//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:37:03.513] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:37:03.513] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:37:03.529] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:37:03.530] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:37:03.537] <TB1>     INFO: ######################################################################
[15:37:03.537] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:37:03.537] <TB1>     INFO: ######################################################################
[15:37:03.540] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:37:03.551] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:37:03.551] <TB1>     INFO:     run 1 of 1
[15:37:03.551] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:37:03.894] <TB1>     INFO: Expecting 3120000 events.
[15:37:55.377] <TB1>     INFO: 1330655 events read in total (50769ms).
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0db 8000 4e79 4e79 4c4 222d 4e79 4e79 4e78 4e79 4e78 4e79 e022 c000 
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d5 80b1 4e78 4e78 4c4 222d 4e78 4e78 4c4 222c 4e7b 4e78 4e78 4e78 e022 c000 
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d6 80c0 4e78 4e78 4c4 222c 4e78 4e78 4c4 222a 4e78 4e78 4e78 4e78 e022 c000 
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d7 8000 4e78 4e78 4c4 222a 4e78 4e78 4c4 222a 4e79 4e78 4e79 4e78 e022 c000 
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0d8 8040 4e78 4e78 4c4 222e 4e78 4e78 4e78 4e78 4e79 4e78 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d9 80b1 4e78 4e78 4c4 222c 4e78 4e78 4c4 222a 4e78 4e78 4e79 4e79 e022 c000 
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0da 80c0 4e79 4e79 4c4 222c 4e79 4e79 4e78 4e79 4e78 4e79 e022 c000 
[15:38:33.902] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:38:33.903] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1db 8040 4e79 4c4 222e 4e78 4e78 4c4 2244 4e79 4e79 4c4 2229 4e78 4e79 4e79 4c4 2227 e022 c000 
[15:38:33.903] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d5 80c0 4e78 4c4 222e 4e78 4e78 4c4 2242 4e78 4c4 2222 4e78 4c4 2228 4e7b 4e78 4e78 4c4 2229 e022 c000 
[15:38:33.903] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d6 8000 4e78 4c4 222c 4e78 4e78 4c4 2245 4e78 4e78 4c4 2227 4e79 4e78 4e78 4c4 222a e022 c000 
[15:38:33.903] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d7 8040 4e78 4c4 222c 4e78 4e78 4c4 2245 4e78 4e78 4c4 2225 4e79 4e78 4e78 4c4 2228 e022 c000 
[15:38:33.903] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d8 80b1 4e78 4c4 222e 4e79 4e79 4c4 2247 5e78 4e78 4c4 222a 4e78 4e78 4e78 4c4 2228 e022 c000 
[15:38:33.903] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d9 80c0 4e79 4c4 222e 4e79 4e79 4c4 2245 4e79 4e79 4c4 2226 4e79 4e79 4e79 4c4 222a e022 c000 
[15:38:33.903] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1da 8000 4e79 4c4 222e 4e79 4e79 4c4 2244 4e79 4e79 4c4 2229 4e78 4e79 4e79 4c4 222a e022 c000 
[15:38:46.439] <TB1>     INFO: 2657550 events read in total (101831ms).
[15:39:04.491] <TB1>     INFO: 3120000 events read in total (119884ms).
[15:39:04.534] <TB1>     INFO: Test took 120983ms.
[15:39:04.603] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:04.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:06.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:07.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:09.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:10.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:39:11.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:13.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:14.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:16.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:17.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:19.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:20.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:22.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:23.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:25.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:26.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:27.950] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331091968
[15:39:28.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:39:28.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1154, RMS = 1.45296
[15:39:28.068] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:28.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:39:28.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5076, RMS = 1.8315
[15:39:28.076] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:39:28.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:39:28.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.631, RMS = 1.03459
[15:39:28.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:28.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:39:28.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5706, RMS = 1.44468
[15:39:28.077] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:28.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:39:28.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8565, RMS = 1.71893
[15:39:28.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:39:28.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:39:28.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.5931, RMS = 1.66483
[15:39:28.078] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:39:28.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:39:28.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.14, RMS = 0.947007
[15:39:28.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:28.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:39:28.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4051, RMS = 0.994273
[15:39:28.079] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:28.080] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:39:28.080] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1317, RMS = 0.729432
[15:39:28.080] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:28.080] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:39:28.080] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.547, RMS = 0.816615
[15:39:28.080] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:39:28.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:39:28.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3552, RMS = 0.875291
[15:39:28.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:28.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:39:28.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8698, RMS = 1.06661
[15:39:28.081] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:28.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:39:28.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7288, RMS = 1.53407
[15:39:28.082] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:39:28.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:39:28.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.4932, RMS = 1.92933
[15:39:28.083] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:39:28.084] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:39:28.084] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0657, RMS = 1.35677
[15:39:28.084] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:39:28.084] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:39:28.084] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5706, RMS = 2.02527
[15:39:28.084] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:28.085] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:39:28.085] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9082, RMS = 1.36746
[15:39:28.085] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:39:28.085] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:39:28.085] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9367, RMS = 1.17279
[15:39:28.085] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:39:28.086] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:39:28.086] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6509, RMS = 1.04547
[15:39:28.086] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:39:28.086] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:39:28.086] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1819, RMS = 1.32393
[15:39:28.086] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:28.087] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:39:28.087] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7905, RMS = 1.57523
[15:39:28.087] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:39:28.087] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:39:28.087] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2527, RMS = 2.13597
[15:39:28.087] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:39:28.088] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:39:28.088] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6279, RMS = 0.988693
[15:39:28.088] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:39:28.088] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:39:28.089] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5803, RMS = 1.19289
[15:39:28.089] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:28.090] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:39:28.090] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6814, RMS = 1.32423
[15:39:28.090] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:39:28.090] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:39:28.090] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.761, RMS = 1.22339
[15:39:28.090] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:39:28.091] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:39:28.091] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3735, RMS = 0.753481
[15:39:28.091] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:28.091] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:39:28.091] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6696, RMS = 1.18468
[15:39:28.091] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:39:28.092] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:39:28.092] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8552, RMS = 1.06871
[15:39:28.092] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:39:28.092] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:39:28.092] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2768, RMS = 1.19158
[15:39:28.092] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:39:28.093] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:39:28.093] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8722, RMS = 1.67659
[15:39:28.093] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:39:28.093] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:39:28.093] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6704, RMS = 1.34598
[15:39:28.093] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:39:28.098] <TB1>     INFO: PixTestBB3Map::doTest() done with 33 decoding errors: , duration: 144 seconds
[15:39:28.098] <TB1>     INFO: number of dead bumps (per ROC):     2    1    0    0    0    0    0    3    1    0    0    2    0    0    1    0
[15:39:28.098] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:39:28.598] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:39:28.598] <TB1>     INFO: enter test to run
[15:39:28.598] <TB1>     INFO:   test:  no parameter change
[15:39:28.598] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[15:39:28.599] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[15:39:28.599] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:39:28.599] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:39:29.604] <TB1>    QUIET: Connection to board 26 closed.
[15:39:29.608] <TB1>     INFO: pXar: this is the end, my friend
[15:39:29.608] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
