<dec f='llvm/build/lib/Target/AMDGPU/R600GenRegisterInfo.inc' l='8884' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='276' u='m' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer22isCompatibleWithClauseERKN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='281' u='a' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer22isCompatibleWithClauseERKN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='285' u='m' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer22isCompatibleWithClauseERKN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='290' u='a' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer22isCompatibleWithClauseERKN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='35' u='a' c='_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='36' u='a' c='_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1583' u='a' c='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='43' u='m' c='_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='45' u='m' c='_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='278' u='a' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='195' u='a' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE'/>
