{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357613999700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357613999700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 20:59:59 2013 " "Processing started: Mon Jan 07 20:59:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357613999700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357613999700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_debounce -c de0_debounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_debounce -c de0_debounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357613999700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1357613999994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_debounce-RTL " "Found design unit 1: de0_debounce-RTL" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357614000545 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_debounce " "Found entity 1: de0_debounce" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357614000545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357614000545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_debouncer-RTL " "Found design unit 1: de0_debouncer-RTL" {  } { { "de0_Debouncer.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_Debouncer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357614000548 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_Debouncer " "Found entity 1: de0_Debouncer" {  } { { "de0_Debouncer.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_Debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357614000548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357614000548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttondebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttondebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonDebounce-RTL " "Found design unit 1: buttonDebounce-RTL" {  } { { "buttonDebounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/buttonDebounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357614000550 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonDebounce " "Found entity 1: buttonDebounce" {  } { { "buttonDebounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/buttonDebounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357614000550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357614000550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7/seg7_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7/seg7_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_4-behavior " "Found design unit 1: seg7_4-behavior" {  } { { "SEG7/SEG7_4.vhd" "" { Text "A:/GitHub/School/de0_debounce/SEG7/SEG7_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357614000552 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_4 " "Found entity 1: seg7_4" {  } { { "SEG7/SEG7_4.vhd" "" { Text "A:/GitHub/School/de0_debounce/SEG7/SEG7_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357614000552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357614000552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7/seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7/seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behavior " "Found design unit 1: seg7-behavior" {  } { { "SEG7/SEG7.vhd" "" { Text "A:/GitHub/School/de0_debounce/SEG7/SEG7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357614000554 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "SEG7/SEG7.vhd" "" { Text "A:/GitHub/School/de0_debounce/SEG7/SEG7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357614000554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357614000554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_debounce " "Elaborating entity \"de0_debounce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1357614000581 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count de0_debounce.vhd(61) " "VHDL Process Statement warning at de0_debounce.vhd(61): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1357614000583 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[0\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[0\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000590 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[0\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[0\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000590 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[1\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[1\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000590 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[1\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[1\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000590 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[2\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[2\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000590 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[2\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[2\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000590 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[3\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[3\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000590 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[3\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[3\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000591 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[4\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[4\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000591 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[4\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[4\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000591 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[5\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[5\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000591 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[5\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[5\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000591 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[6\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[6\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000591 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[6\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[6\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000591 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[7\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[7\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000591 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[7\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[7\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000591 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[8\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[8\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000591 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[8\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[8\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000591 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[9\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[9\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000592 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[9\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[9\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000592 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[10\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[10\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000592 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[10\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[10\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000592 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[11\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[11\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000592 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[11\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[11\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000592 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[12\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[12\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000592 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[12\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[12\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000592 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[13\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[13\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000592 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[13\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[13\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000592 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[14\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[14\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000593 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[14\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[14\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000593 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count_reg\[15\] de0_debounce.vhd(68) " "Can't infer register for \"count_reg\[15\]\" at de0_debounce.vhd(68) because it does not hold its value outside the clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1357614000593 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_reg\[15\] de0_debounce.vhd(61) " "Inferred latch for \"count_reg\[15\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000593 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] de0_debounce.vhd(61) " "Inferred latch for \"count\[0\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000593 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] de0_debounce.vhd(61) " "Inferred latch for \"count\[1\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000593 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] de0_debounce.vhd(61) " "Inferred latch for \"count\[2\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000593 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] de0_debounce.vhd(61) " "Inferred latch for \"count\[3\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000593 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] de0_debounce.vhd(61) " "Inferred latch for \"count\[4\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000593 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] de0_debounce.vhd(61) " "Inferred latch for \"count\[5\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] de0_debounce.vhd(61) " "Inferred latch for \"count\[6\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] de0_debounce.vhd(61) " "Inferred latch for \"count\[7\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] de0_debounce.vhd(61) " "Inferred latch for \"count\[8\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] de0_debounce.vhd(61) " "Inferred latch for \"count\[9\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] de0_debounce.vhd(61) " "Inferred latch for \"count\[10\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] de0_debounce.vhd(61) " "Inferred latch for \"count\[11\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] de0_debounce.vhd(61) " "Inferred latch for \"count\[12\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] de0_debounce.vhd(61) " "Inferred latch for \"count\[13\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000594 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] de0_debounce.vhd(61) " "Inferred latch for \"count\[14\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000595 "|de0_debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] de0_debounce.vhd(61) " "Inferred latch for \"count\[15\]\" at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000595 "|de0_debounce"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "de0_debounce.vhd(68) " "HDL error at de0_debounce.vhd(68): couldn't implement registers for assignments on this clock edge" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 68 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1 1357614000595 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "count\[15\] de0_debounce.vhd(76) " "Can't resolve multiple constant drivers for net \"count\[15\]\" at de0_debounce.vhd(76)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 76 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357614000595 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "de0_debounce.vhd(61) " "Constant driver at de0_debounce.vhd(61)" {  } { { "de0_debounce.vhd" "" { Text "A:/GitHub/School/de0_debounce/de0_debounce.vhd" 61 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 -1 1357614000595 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1357614000603 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357614000722 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 07 21:00:00 2013 " "Processing ended: Mon Jan 07 21:00:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357614000722 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357614000722 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357614000722 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357614000722 ""}
