# 1 "arch/arm64/boot/dts/kungfu_m.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/kungfu_m.dts"

/dts-v1/;

# 1 "arch/arm64/boot/dts/mt6755.dtsi" 1
# 9 "arch/arm64/boot/dts/mt6755.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/mt6755-clk.h" 1
# 10 "arch/arm64/boot/dts/mt6755.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/mt6755.dtsi" 2

# 1 "./arch/arm64/boot/dts/include/dt-bindings/mmc/mt6755-msdc.h" 1
# 13 "arch/arm64/boot/dts/mt6755.dtsi" 2
# 1 "arch/arm64/boot/dts/mt6755-pinfunc.h" 1
# 14 "arch/arm64/boot/dts/mt6755-pinfunc.h"
# 1 "arch/arm64/boot/dts/mt65xx.h" 1
# 15 "arch/arm64/boot/dts/mt6755-pinfunc.h" 2
# 14 "arch/arm64/boot/dts/mt6755.dtsi" 2
# 1 "./include/generated/autoconf.h" 1
# 15 "arch/arm64/boot/dts/mt6755.dtsi" 2
/ {
 model = "MT6755";
 compatible = "mediatek,MT6755";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;


 chosen {
  bootargs = "console=tty0 console=ttyMT0,921600n1 root=/dev/ram initrd=0x44000000,0x4b434e loglevel=8";
 };


 mtk-msdc.0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  mmc0: msdc0@11230000 {
   compatible = "mediatek,mt6755-mmc";
   reg = <0x11230000 0x10000>;
   interrupts = <0 79 8>;
   clocks = <&infrasys 30>;
   clock-names = "MSDC0-CLOCK";
  };

  mmc1: msdc1@11240000 {
   compatible = "mediatek,mt6755-mmc";
   reg = <0x11240000 0x10000>;
   interrupts = <0 80 8>;
   clocks = <&infrasys 32>;
   clock-names = "MSDC1-CLOCK";
  };

  mmc2: msdc2@11250000 {
   compatible = "mediatek,mt6755-mmc";
   reg = <0x11250000 0x10000>;
   interrupts = <0 81 8>;
   clocks = <&infrasys 33>;
   clock-names = "MSDC2-CLOCK";
  };
# 66 "arch/arm64/boot/dts/mt6755.dtsi"
 };

 psci {
  compatible = "arm,psci";
  method = "smc";
  cpu_suspend = <0x84000001>;
  cpu_off = <0x84000002>;
  cpu_on = <0x84000003>;
  affinity_info = <0x84000004>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@000 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x000>;
   enable-method = "mt-boot";
   cpu-idle-states = <&cluster_sleep_0 &cluster_sleep_0 &cluster_sleep_0>,
       <&cpu_sleep_0_0 &cpu_sleep_0_0 &cpu_sleep_0_0>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1144000000>;
  };

  cpu1: cpu@001 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x001>;
   enable-method = "mt-boot";
   cpu-idle-states = <&cluster_sleep_0 &cluster_sleep_0 &cluster_sleep_0>,
       <&cpu_sleep_0_0 &cpu_sleep_0_0 &cpu_sleep_0_0>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1144000000>;
  };

  cpu2: cpu@002 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x002>;
   enable-method = "mt-boot";
   cpu-idle-states = <&cluster_sleep_0 &cluster_sleep_0 &cluster_sleep_0>,
       <&cpu_sleep_0_0 &cpu_sleep_0_0 &cpu_sleep_0_0>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1144000000>;
  };

  cpu3: cpu@003 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x003>;
   enable-method = "mt-boot";
   cpu-idle-states = <&cluster_sleep_0 &cluster_sleep_0 &cluster_sleep_0>,
       <&cpu_sleep_0_0 &cpu_sleep_0_0 &cpu_sleep_0_0>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1144000000>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   enable-method = "mt-boot";
   cpu-idle-states = <&cluster_sleep_0 &cluster_sleep_0 &cluster_sleep_0>,
       <&cpu_sleep_0_0 &cpu_sleep_0_0 &cpu_sleep_0_0>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1950000000>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   enable-method = "mt-boot";
   cpu-idle-states = <&cluster_sleep_0 &cluster_sleep_0 &cluster_sleep_0>,
       <&cpu_sleep_0_0 &cpu_sleep_0_0 &cpu_sleep_0_0>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1950000000>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   enable-method = "mt-boot";
   cpu-idle-states = <&cluster_sleep_0 &cluster_sleep_0 &cluster_sleep_0>,
       <&cpu_sleep_0_0 &cpu_sleep_0_0 &cpu_sleep_0_0>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1950000000>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   enable-method = "mt-boot";
   cpu-idle-states = <&cluster_sleep_0 &cluster_sleep_0 &cluster_sleep_0>,
       <&cpu_sleep_0_0 &cpu_sleep_0_0 &cpu_sleep_0_0>;
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1950000000>;

  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu4>;
    };
    core1 {
     cpu = <&cpu5>;
    };
    core2 {
     cpu = <&cpu6>;
    };
    core3 {
     cpu = <&cpu7>;
    };
   };
  };

  idle-states {
   entry-method = "arm,psci";

   cpu_sleep_0_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   cluster_sleep_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1010000>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
   };
  };
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x20000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  atf-reserved-memory@44600000 {
   compatible = "mediatek,mt6755-atf-reserved-memory";
   no-map;
   reg = <0 0x44600000 0 0x40000>;
  };

  reserve-memory-ccci_md1 {
   compatible = "mediatek,reserve-memory-ccci_md1";
   no-map;
   size = <0 0xa100000>;
   alignment = <0 0x2000000>;
   alloc-ranges = <0 0x40000000 0 0xc0000000>;
  };

  reserve-memory-ccci_share {
   compatible = "mediatek,reserve-memory-ccci_share";
   no-map;
   size = <0 0x600000>;
   alignment = <0 0x4000000>;
   alloc-ranges = <0 0x40000000 0 0xc0000000>;
  };

  consys-reserve-memory {
   compatible = "mediatek,consys-reserve-memory";
   no-map;
   size = <0 0x100000>;
   alignment = <0 0x200000>;
  };

  spm-reserve-memory {
   compatible = "mediatek,spm-reserve-memory";
   no-map;
   size = <0 0xe000>;
   alignment = <0 0x10000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };

  ram_console-reserved-memory@44400000 {
   compatible = "mediatek,ram_console";
   reg = <0 0x44400000 0 0x10000>;
  };

  preloader-reserved-memory@44800000 {
   compatible = "mediatek,preloader";
   reg = <0 0x44800000 0 0x100000>;
  };

  lk-reserved-memory@46000000 {
   compatible = "mediatek,lk";
   reg = <0 0x46000000 0 0x400000>;
  };

  minirdump-reserved-memory@444f0000 {
   compatible = "mediatek, minirdump";
   reg = <0 0x444f0000 0 0x10000>;
  };

  pstore-reserved-memory@44410000 {
   compatible = "mediatek,pstore";
   reg = <0 0x44410000 0 0xe0000>;
  };

 };

 gic: interrupt-controller@10230000 {
  compatible = "mediatek,mt6735-gic";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0 0x10231000 0 0x1000>,
        <0 0x10232000 0 0x1000>,
        <0 0x10200620 0 0x1000>;
 };

 cpuxgpt@10200000 {
  compatible = "mediatek,cpuxgpt";
  reg = <0 0x10200000 0 0x1000>;
  interrupts = <0 64 4>,
    <0 65 4>,
    <0 66 4>,
    <0 67 4>,
    <0 68 4>,
    <0 69 4>,
    <0 70 4>,
    <0 71 4>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
    <1 14 8>,
    <1 11 8>,
    <1 10 8>;
  clock-frequency = <13000000>;
  };

 clocks {
  clk_null: clk_null {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  clk26m: clk26m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <26000000>;
  };

  clk32k: clk32k {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32000>;
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  vcore_dvfs@0011cf80 {
   compatible = "mediatek,mt6755-vcorefs";
   reg = <0x0011cf80 0x80>;
   eint_spm_vcorefs_end@154 {
    compatible = "mediatek,spm_vcorefs_err_eint";
    interrupt-parent = <&eintc>;
    interrupts = <154 4>;
    debounce = <154 0>;
   };
  };

  chipid@08000000 {
   compatible = "mediatek,chipid";
   reg = <0x08000000 0x0004>,
     <0x08000004 0x0004>,
     <0x08000008 0x0004>,
     <0x0800000C 0x0004>;
  };

  topckgen: topckgen@10000000 {
   compatible = "mediatek,mt6755-topckgen", "mediatek,topckgen";
   reg = <0x10000000 0x1000>;
   #clock-cells = <1>;
  };

  infracfg_ao@10001000 {
   compatible = "mediatek,infracfg_ao";
   reg = <0x10001000 0x1000>;
   interrupts = <0 136 1>;
  };

  scpsys: scpsys@10001000 {
   compatible = "mediatek,mt6755-scpsys";
   reg = <0x10001000 0x1000>, <0x10006000 0x1000>;
   #clock-cells = <1>;
  };

  infrasys: infrasys@10001000 {
   compatible = "mediatek,mt6755-infrasys";
   reg = <0x10001000 0x1000>;
   #clock-cells = <1>;
  };

  btcvsd@10001000 {
   compatible = "mediatek,audio_bt_cvsd";
   offset =<0xf00 0x800 0xfd0 0xfd4 0xfd8>;

   reg=<0x10001000 0x1000>,
         <0x18000000 0x10000>,
         <0x18080000 0x8000>;
   interrupts = <0 236 8>;
  };

  mt_soc_btcvsd_rx_pcm@10001000 {
   compatible = "mediatek,mt_soc_btcvsd_rx_pcm";
  };

  mt_soc_btcvsd_tx_pcm@10001000 {
   compatible = "mediatek,mt_soc_btcvsd_tx_pcm";
  };

  iocfg_0@10002000 {
   compatible = "mediatek,iocfg_0";
   reg = <0x10002000 0x1000>;
  };

  syscfg_pctl_a: syscfg_pctl_a@10002000 {
   compatible = "mediatek,mt6755-pctl-a-syscfg", "syscon";
   reg = <0x10002000 0x1000>;
  };

  iocfg_1@10002200 {
   compatible = "mediatek,iocfg_1";
   reg = <0x10002200 0x200>;
  };

  iocfg_2@10002400 {
   compatible = "mediatek,iocfg_2";
   reg = <0x10002400 0x200>;
  };

  iocfg_3@10002600 {
   compatible = "mediatek,iocfg_3";
   reg = <0x10002600 0x200>;
  };

  iocfg_4@10002800 {
   compatible = "mediatek,iocfg_4";
   reg = <0x10002800 0x200>;
  };

  iocfg_5@10002a00 {
   compatible = "mediatek,iocfg_5";
   reg = <0x10002a00 0x200>;
  };

  perisys: perisys@10003000 {
   compatible = "mediatek,mt6755-perisys";
   reg = <0x10003000 0x1000>;
   #clock-cells = <1>;
  };

  dramc@10004000 {
   compatible = "mediatek,dramc";
   reg = <0x10004000 0x1000>;
   interrupts = <0 149 2>;
  };

  pio: pinctrl@10005000 {
   compatible = "mediatek,mt6755-pinctrl";
   reg = <0x10005000 0x1000>;
   mediatek,pctl-regmap = <&syscfg_pctl_a>;
   pins-are-numbered;
   gpio-controller;
   #gpio-cells = <2>;
  };

  gpio_usage_mapping:gpio {
   compatible = "mediatek,gpio_usage_mapping";
  };

  gpio@10005000 {
   compatible = "mediatek,gpio";
   reg = <0x10005000 0x1000>;
  };

  sleep: sleep@10006000 {
   compatible = "mediatek,sleep";
   reg = <0x10006000 0x1000>;
   interrupts = <0 165 8>,
         <0 166 8>,
         <0 167 8>,
         <0 168 8>,
         <0 169 8>,
         <0 170 8>,
         <0 171 8>,
         <0 172 8>;
   clocks = <&infrasys 13>;
   clock-names = "i2c3-main";
   clock-div = <10>;
   #address-cells = <1>;
   #size-cells = <0>;
   eint_spm_vcorefs_start@152 {
    compatible = "mediatek,spm_vcorefs_start_eint";
    interrupt-parent = <&eintc>;
    interrupts = <152 4>;
    debounce = <152 0>;
   };

   eint_spm_vcorefs_end@153 {
    compatible = "mediatek,spm_vcorefs_end_eint";
    interrupt-parent = <&eintc>;
    interrupts = <153 4>;
    debounce = <153 0>;
   };

  };

  toprgu@10007000 {
   compatible = "mediatek,toprgu";
   reg = <0x10007000 0x1000>;
   interrupts = <0 128 2>;
  };

  apxgpt@10008000 {
   compatible = "mediatek,apxgpt";
   reg = <0x10008000 0x1000>;
   interrupts = <0 154 8>;
   clocks = <&topckgen 60>,
    <&clk32k>;
  };

  rsvd@10009000 {
   compatible = "mediatek,rsvd";
   reg = <0x10009000 0x1000>;
  };

  hacc@1000a000 {
   compatible = "mediatek,hacc";
   reg = <0x1000a000 0x1000>;
   interrupts = <0 173 8>;
   clocks = <&infrasys 5>;
   clock-names = "sej-main";

  };

  eintc: eintc@1000b000 {
   compatible = "mediatek,mt-eic";
   reg = <0x1000b000 0x1000>;
   interrupts = <0 155 4>;
   mediatek,max_hw_deb_cnt = <16>;
   mediatek,max_deint_cnt = <4>;
   mediatek,deint_possible_irq = <191 192 193 194>;
   #interrupt-cells = <2>;
   interrupt-controller;
   mediatek,max_eint_num = <160>;
   mediatek,mapping_table_entry = <0>;
   mediatek,debtime_setting_entry = <10>;
   mediatek,debtime_setting_array = <0 128>,
       <1 256>,
       <2 512>,
       <3 1024>,
       <4 16384>,
       <5 32768>,
       <6 65536>,
       <7 131072>,
       <8 262144>,
       <9 524288>;
  };

  apmixedsys: apmixedsys@1000c000 {
   compatible = "mediatek,mt6755-apmixedsys", "mediatek,apmixed";
   reg = <0x1000c000 0x1000>, <0x10006000 0x1000>;
   #clock-cells = <1>;
  };

  fhctl@1000cf00 {
   compatible = "mediatek,fhctl";
   reg = <0x1000cf00 0x100>;
  };

  pwrap: pwrap@1000d000 {
   compatible = "mediatek,pwrap";
   reg = <0x1000d000 0x1000>;
   interrupts = <0 163 4>;

   pmic: mt6351 {
    compatible = "mediatek,mt6351-pmic",
      "mediatek,mt6353-pmic";
    interrupt-parent = <&eintc>;
    interrupts = <150 4>;
    debounce = <150 1000>;
    interrupt-controller;
   };
  };

  devapc_ao@1000e000 {
   compatible = "mediatek,devapc_ao";
   reg = <0x1000e000 0x1000>;
  };

  ddrphy@1000f000 {
   compatible = "mediatek,ddrphy";
   reg = <0x1000f000 0x1000>;
  };

  keypad: keypad@10010000 {
   compatible = "mediatek,mt6755-keypad", "mediatek,kp";
   reg = <0x10010000 0x1000>;
   interrupts = <0 164 2>;
  };

  topmisc@10011000 {
   compatible = "mediatek,topmisc";
   reg = <0x10011000 0x1000>;
  };

  mdcldma:mdcldma@10014000 {
   compatible = "mediatek,mdcldma";
   reg = <0x10014000 0x1e00>,
    <0x10015000 0x1e00>,
    <0x1021b000 0x1e00>,
    <0x1021c000 0x1e00>,
    <0x10209000 0x1000>,
    <0x1020a000 0x1000>;
   interrupts = <0 222 4>,
         <0 139 8>,
         <0 223 2>;
   mediatek,md_id = <0>;
   mediatek,cldma_capability = <6>;
   mediatek,md_smem_size = <0x100000>;
   clocks = <&scpsys 1>;
   clock-names = "scp-sys-md1-main";
  };

  cpu_dbgapb: cpu_dbgapb {
   compatible = "mediatek,hw_dbg";
   num = <8>;
   reg = <0x10810000 0x1000
    0x10910000 0x1000
    0x10a10000 0x1000
    0x10b10000 0x1000
    0x10c10000 0x1000
    0x10d10000 0x1000
    0x10e10000 0x1000
    0x10f10000 0x1000>;
  };

  aes_top0@10016000 {
   compatible = "mediatek,aes_top0";
   reg = <0x10016000 0x1000>;
  };

  aes_top1@10017000 {
   compatible = "mediatek,aes_top1";
   reg = <0x10017000 0x1000>;
  };

  modem_temp_share@10018000 {
   compatible = "mediatek,modem_temp_share";
   reg = <0x10018000 0x1000>;
  };

  scp_sram@10020000 {
   compatible = "mediatek,scp_sram";
   reg = <0x10020000 0x60000>;
  };

  dbgapb_base@1011a000{
   compatible = "mediatek,dbgapb_base";
   reg = <0x1011a000 0x100>;
  };

  lastbus@10200000 {
   compatible = "mediatek,lastbus";
   reg = <0x10200000 0x1000>,
    <0x10003000 0x1000>;
  };

  mcucfg@10200000 {
   compatible = "mediatek,mcucfg";
   reg = <0x10200000 0x1000>;
   interrupts = <0 0 8>;
  };

  lastpc: lastpc@10200000 {
   compatible = "mediatek,lastpc-v1";
   reg = <0x10200000 0x200>;
  };

  infracfg@10201000 {
   compatible = "mediatek,infracfg";
   reg = <0x10201000 0x1000>;
  };

  sramrom@10202000 {
   compatible = "mediatek,sramrom";
   reg = <0x10202000 0x1000>;
  };

  emi@10203000 {
   compatible = "mediatek,emi";
   reg = <0x10203000 0x1000>;
   interrupts = <0 135 2>;
  };

  met_emi: met_emi@10203000 {
   compatible = "mediatek,met_emi";
   reg = <0x10203000 0x1000>;
  };

  sys_cirq: sys_cirq@10204000 {
   compatible = "mediatek,mt6755-sys_cirq", "mediatek,mt6735-sys_cirq";
   reg = <0x10204000 0x1000>;
   interrupts = <0 240 8>;
   mediatek,cirq_num = <168>;
   mediatek,spi_start_offset = <72>;
  };

  m4u@10205000 {
   cell-index = <0>;
   compatible = "mediatek,m4u";
   reg = <0x10205000 0x1000>;
   interrupts = <0 147 8>;
   clocks = <&mmsys 1>,
    <&mmsys 12>,
    <&vdecsys 1>,
    <&vdecsys 2>,
    <&imgsys 1>,
    <&vencsys 7>,
    <&vencsys 1>;
   clock-names = "smi_common",
    "m4u_disp0_smi_larb0",
    "m4u_vdec0_vdec",
    "m4u_vdec1_larb",
    "m4u_img_image_larb2_smi",
    "m4u_venc_venc",
    "m4u_venc_larb";
  };

  efusec@10206000 {
   compatible = "mediatek,efusec";
   reg = <0x10206000 0x1000>;
  };

  devapc@10207000 {
   compatible = "mediatek,devapc";
   reg = <0x10207000 0x1000>;
   interrupts = <0 133 8>;
   clocks = <&infrasys 44>;
   clock-names = "devapc-main";
  };

  bus_dbg@10208000 {
   compatible = "mediatek,bus_dbg-v2";
   reg = <0x10208000 0x1000>;
   interrupts = <0 132 8>;
  };

  ap_ccif0@10209000 {
   compatible = "mediatek,ap_ccif0";
   reg = <0x10209000 0x1000>;
   interrupts = <0 139 8>;
  };

  md_ccif0@1020a000 {
   compatible = "mediatek,md_ccif0";
   reg = <0x1020a000 0x1000>;
  };

  ap_ccif1@1020b000 {
   compatible = "mediatek,ap_ccif1";
   reg = <0x1020b000 0x1000>;
   interrupts = <0 141 8>;
  };

  ap2c2k_ccif@1020b000 {
   compatible = "mediatek,ap2c2k_ccif";
   reg = <0x1020b000 0x1000>,
   <0x10211000 0x300>,
   <0x10213000 0x300>;
   interrupts = <0 141 8>,
     <0 220 2>;
   cell-index = <2>;
   ccif,major = <169>;
   ccif,minor_base = <0>;
   ccif,capability = <0>;
   mediatek,md_smem_size = <0x400000>;
   clocks = <&scpsys 2>;
   clock-names = "scp-sys-md2-main";
  };

  md_ccif1@1020c000 {
   compatible = "mediatek,md_ccif1";
   reg = <0x1020c000 0x1000>;
  };

  infra_mbist@1020d000 {
   compatible = "mediatek,infra_mbist";
   reg = <0x1020d000 0x1000>;
  };

  dramc_nao@1020e000 {
   compatible = "mediatek,dramc_nao";
   reg = <0x1020e000 0x1000>;
  };

  met_dramc_nao: met_dramc_nao@1020e000 {
   compatible = "mediatek,met_dramc_nao";
   reg = <0x1020e000 0x1000>;
  };

  trng@1020f000 {
   compatible = "mediatek,trng";
   reg = <0x1020f000 0x1000>;
   interrupts = <0 140 8>;
  };

  gcpu@10210000 {
   compatible = "mediatek,gcpu";
   reg = <0x10210000 0x1000>;
   interrupts = <0 150 8>;
  };

  md2md_md1_ccif0@10211000 {
   compatible = "mediatek,md2md_md1_ccif0";
   reg = <0x10211000 0x1000>;
  };

  gce@10212000 {
   compatible = "mediatek,gce";
   reg = <0x10212000 0x1000>;
   interrupts = <0 143 8>,
     <0 144 8>;
   disp_mutex_reg = <0x14014000 0x1000>;
   g3d_config_base = <0x13000000 0 0xffff0000>;
   mmsys_config_base = <0x14000000 1 0xffff0000>;
   disp_dither_base = <0x14010000 2 0xffff0000>;
   mm_na_base = <0x14020000 3 0xffff0000>;
   imgsys_base = <0x15000000 4 0xffff0000>;
   vdec_gcon_base = <0x16000000 5 0xffff0000>;
   venc_gcon_base = <0x17000000 6 0xffff0000>;
   conn_peri_base = <0x18000000 7 0xffff0000>;
   topckgen_base = <0x10000000 8 0xffff0000>;
   kp_base = <0x10010000 9 0xffff0000>;
   scp_sram_base = <0x10020000 10 0xffff0000>;
   infra_na3_base = <0x10030000 11 0xffff0000>;
   infra_na4_base = <0x10040000 12 0xffff0000>;
   scp_base = <0x10050000 13 0xffff0000>;
   mcucfg_base = <0x10200000 14 0xffff0000>;
   gcpu_base = <0x10210000 15 0xffff0000>;
   usb0_base = <0x11200000 16 0xffff0000>;
   usb_sif_base = <0x11210000 17 0xffff0000>;
   audio_base = <0x11220000 18 0xffff0000>;
   msdc0_base = <0x11230000 19 0xffff0000>;
   msdc1_base = <0x11240000 20 0xffff0000>;
   msdc2_base = <0x11250000 21 0xffff0000>;
   msdc3_base = <0x11260000 22 0xffff0000>;
   ap_dma_base = <0x11000000 23 0xffff0000>;
   mdp_rdma0_sof = <0>;
   mdp_rsz0_sof = <1>;
   mdp_rsz1_sof = <2>;
   mdp_tdshp_sof = <3>;
   mdp_wdma_sof = <4>;
   mdp_wrot_sof = <5>;
   mdp_color_sof = <6>;
   disp_ovl0_sof = <7>;
   disp_ovl1_sof = <8>;
   disp_rdma0_sof = <9>;
   disp_rdma1_sof = <10>;
   disp_wdma0_sof = <11>;
   disp_color_sof = <12>;
   disp_ccorr_sof = <13>;
   disp_aal_sof = <14>;
   disp_gamma_sof = <15>;
   disp_dither_sof = <16>;
   disp_wdma1_sof = <17>;
   disp_pwm0_sof = <18>;
   disp_2l_ovl0_sof = <19>;
   disp_2l_ovl1_sof = <20>;
   mdp_rdma0_frame_done = <21>;
   mdp_rsz0_frame_done = <22>;
   mdp_rsz1_frame_done = <23>;
   mdp_tdshp_frame_done = <24>;
   mdp_wdma_frame_done = <25>;
   mdp_wrot_write_frame_done = <26>;
   mdp_wrot_read_frame_done = <27>;
   mdp_color_frame_done = <28>;
   disp_ovl0_frame_done = <29>;
   disp_ovl1_frame_done = <30>;
   disp_rdma0_frame_done = <31>;
   disp_rdma1_frame_done = <32>;
   disp_wdma0_frame_done = <33>;
   disp_color_frame_done = <34>;
   disp_ccorr_frame_done = <35>;
   disp_aal_frame_done = <36>;
   disp_gamma_frame_done = <37>;
   disp_dither_frame_done = <38>;
   disp_dpi0_frame_done = <39>;
   disp_wdma1_frame_done = <40>;
   disp_dsi0_frame_done = <41>;
   disp_2l_ovl0_frame_done = <42>;
   disp_2l_ovl1_frame_done = <43>;
   stream_done_0 = <44>;
   stream_done_1 = <45>;
   stream_done_2 = <46>;
   stream_done_3 = <47>;
   stream_done_4 = <48>;
   stream_done_5 = <49>;
   stream_done_6 = <50>;
   stream_done_7 = <51>;
   stream_done_8 = <52>;
   stream_done_9 = <53>;
   buf_underrun_event_0 = <54>;
   buf_underrun_event_1 = <55>;
   dsi0_te_event = <56>;
   isp_frame_done_p2_2 = <129>;
   isp_frame_done_p2_1 = <130>;
   isp_frame_done_p2_0 = <131>;
   isp_frame_done_p1_1 = <132>;
   isp_frame_done_p1_0 = <133>;
   camsv_2_pass1_done = <134>;
   camsv_1_pass1_done = <135>;
   seninf_cam1_2_3_fifo_full = <136>;
   seninf_cam0_fifo_full = <137>;
   venc_done = <257>;
   jpgenc_done = <258>;
   jpgdec_done = <259>;
   venc_mb_done = <260>;
   venc_128byte_cnt_done = <261>;
   apxgpt2_count = <0x10008028>;
   clocks = <&infrasys 8>;
   clock-names = "GCE";
   max_prefetch_cnt = <4>;
   prefetch_size = <160 32 32 32>;
   sram_share_cnt = <1>;
   sram_share_engine = <8>;
   sram_share_event = <460>;
  };

  cqdma: cqdma@10212c00 {
   compatible = "mediatek,mt-cqdma-v1";
   reg = <0x10212c00 0x100>,
         <0x10212d00 0x100>;
   interrupts = <0 113 8>,
         <0 114 8>;
   nr_channel = <2>;
   clocks = <&infrasys 8>;
   clock-names = "cqdma";
  };

  md2md_md2_ccif0@10213000 {
   compatible = "mediatek,md2md_md2_ccif0";
   reg = <0x10213000 0x1000>;
  };

  mipi_tx0@10215000 {
   compatible = "mediatek,mipi_tx0";
   reg = <0x10215000 0x1000>;
  };

  mipi_rx_ana_csi0@10217000 {
   compatible = "mediatek,mipi_rx_ana_csi0";
   reg = <0x10217000 0x1000>;
  };

  mipi_rx_ana_csi1@10218000 {
   compatible = "mediatek,mipi_rx_ana_csi1";
   reg = <0x10218000 0x1000>;
  };

  gcpu_rsa@1021a000 {
   compatible = "mediatek,gcpu_rsa";
   reg = <0x1021a000 0x1000>;
  };

  infra_md@1021d000 {
   compatible = "mediatek,infra_md";
   reg = <0x1021d000 0x1000>;
  };

  bpi_bsi_slv0@1021e000 {
   compatible = "mediatek,bpi_bsi_slv0";
   reg = <0x1021e000 0x1000>;
  };

  bpi_bsi_slv1@1021f000 {
   compatible = "mediatek,bpi_bsi_slv1";
   reg = <0x1021f000 0x6000>;
  };

  bpi_bsi_slv2@10225000 {
   compatible = "mediatek,bpi_bsi_slv2";
   reg = <0x10225000 0x1000>;
  };

  emi_mpu@10226000 {
   compatible = "mediatek,emi_mpu";
   reg = <0x10226000 0x1000>;
   interrupts = <0 117 4>;
  };

  dvfsp@10227000 {
   compatible = "mediatek,mt6755-dvfsp";
   reg = <0x10227000 0x1000>,
         <0x0011c000 0xf80>;
   interrupts = <0 152 8>;
   clocks = <&infrasys 13>;
   clock-names = "i2c";
  };

  met_cci400@10390000 {
   compatible = "mediatek,met_cci400";
   reg = <0x10390000 0x10000>;
  };

  dbgapb@10400000 {
   compatible = "mediatek,dbgapb";
   reg = <0x10400000 0xc00000>;
   interrupts = <0 131 8>;
  };

  ap_dma@11000000 {
   compatible = "mediatek,ap_dma";
   reg = <0x11000000 0x1000>;
   interrupts = <0 97 8>;
  };

  btif_tx: btif_tx@11000780 {
   compatible = "mediatek,btif_tx";
   reg = <0x11000780 0x80>;
   interrupts = <0 111 8>;
  };

  btif_rx: btif_rx@11000800 {
   compatible = "mediatek,btif_rx";
   reg = <0x11000800 0x80>;
   interrupts = <0 116 8>;
  };

  auxadc: adc_hw@11001000 {
   compatible = "mediatek,mt6755-auxadc";
   reg = <0x11001000 0x1000>;
   interrupts = <0 74 2>;
   clocks = <&infrasys 38>;
   clock-names = "auxadc-main";
  };

  apuart0: apuart0@11002000 {
   cell-index = <0>;
   compatible = "mediatek,mt6755-uart";
   reg = <0x11002000 0x1000>,
      <0x11000380 0x1000>,
      <0x11000400 0x80>;
   interrupts = <0 91 8>,
       <0 103 8>,
       <0 104 8>;

   clock-frequency = <26000000>;
   clock-div = <1>;
   clocks = <&infrasys 20>, <&infrasys 42>;
   clock-names = "uart0-main", "uart-apdma";
  };

  apuart1: apuart1@11003000 {
   cell-index = <1>;
   compatible = "mediatek,mt6755-uart";
   reg = <0x11003000 0x1000>,
      <0x11000480 0x80>,
      <0x11000500 0x80>;
   interrupts = <0 92 8>,
       <0 105 8>,
       <0 106 8>;

   clock-frequency = <26000000>;
   clock-div = <1>;
   clocks = <&infrasys 21>;
   clock-names = "uart1-main";
  };

  pwm: pwm@11006000 {
   compatible = "mediatek,pwm";
   reg = <0x11006000 0x1000>;
   interrupts = <0 77 8>;
   clocks = <&infrasys 15>,
      <&infrasys 16>,
      <&infrasys 17>,
      <&infrasys 18>,
      <&infrasys 14>,
      <&infrasys 19>;
   clock-names = "PWM1-main",
        "PWM2-main",
        "PWM3-main",
        "PWM4-main",
        "PWM-HCLK-main",
        "PWM-main";
  };

  i2c0: i2c@11007000 {
   compatible = "mediatek,mt6755-i2c", "mediatek,i2c0";
   cell-index = <0>;
   reg = <0x11007000 0x1000>,
         <0x11000100 0x80>;
   interrupts = <0 84 8>;
   clock-div = <10>;
   clocks = <&infrasys 10>, <&infrasys 42>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c1: i2c@11008000 {
   compatible = "mediatek,mt6755-i2c", "mediatek,i2c1";
   cell-index = <1>;
   reg = <0x11008000 0x1000>,
         <0x11000180 0x80>;
   interrupts = <0 85 8>;
   clock-div = <10>;
   clocks = <&infrasys 11>, <&infrasys 42>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  i2c2: i2c@11009000 {
   compatible = "mediatek,mt6755-i2c", "mediatek,i2c2";
   cell-index = <2>;
   reg = <0x11009000 0x1000>,
         <0x11000200 0x80>;
   interrupts = <0 86 8>;
   clock-div = <10>;
   clocks = <&infrasys 12>, <&infrasys 42>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  spi0: spi@1100a000 {
   compatible = "mediatek,mt6755-spi";
   cell-index = <0>;
   spi-padmacro = <0>;
   reg = <0x1100a000 0x1000>;
   interrupts = <0 118 8>;
   clocks = <&infrasys 29>;
   clock-names = "main";
   clock-frequency = <109000000>;
   clock-div = <1>;
  };

  therm_ctrl@1100b000 {
   compatible = "mediatek,mt6755-therm_ctrl";
   reg = <0x1100b000 0x1000>;
   interrupts = <0 78 8>;
   clocks = <&infrasys 9>, <&infrasys 38>;
   clock-names = "therm-main", "therm-auxadc";
  };

  ptp_fsm@1100b000 {
   compatible = "mediatek,mt6755-ptp_fsm";
   reg = <0x1100b000 0x1000>;
   interrupts = <0 125 8>;
   clocks = <&mfgsys 1>, <&scpsys 5>, <&infrasys 9>;
   clock-names = "mfg-main", "mtcmos-mfg", "therm-eem";
  };

  btif: btif@1100c000 {
   compatible = "mediatek,btif";
   reg = <0x1100c000 0x1000>;
   interrupts = <0 112 8>;
   clocks = <&infrasys 27>,<&infrasys 42>;
   clock-names = "btifc","apdmac";
  };

  apirtx:irtx@1100d000 {
   compatible = "mediatek,irtx";
   reg = <0x1100d000 0x1000>;
   interrupts = <0 127 8>;
   pwm_ch = <3>;

   clock-frequency = <26000000>;
   clock-div = <1>;
   clocks = <&infrasys 51>;
   clock-names = "clk-irtx-main";
  };

  irtx_pwm:irtx_pwm {
   compatible = "mediatek,irtx-pwm";
   pwm_ch = <2>;
   pwm_data_invert = <0>;
  };

  disp_pwm@1100e000 {
   compatible = "mediatek,disp_pwm";
   reg = <0x1100e000 0x1000>;
  };

  i2c4: i2c@1100f000 {
   compatible = "mediatek,mt6755-i2c", "mediatek,i2c3";
   cell-index = <3>;
   reg = <0x1100f000 0x1000>,
         <0x11000280 0x80>;
   interrupts = <0 87 8>;
   clock-div = <10>;
   clocks = <&infrasys 13>, <&infrasys 42>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;

   mt6311@6b {
    compatible = "mediatek,ext_buck";
    reg = <0x6b>;
   };
  };

  spi1: spi@11010000 {
   compatible = "mediatek,mt6755-spi";
   cell-index = <1>;
   spi-padmacro = <0>;
   reg = <0x11010000 0x1000>;
   interrupts = <0 122 8>;
   clocks = <&infrasys 57>;
   clock-names = "main";
   clock-frequency = <109000000>;
   clock-div = <1>;
  };

  i2c3: i2c@11011000 {
   compatible = "mediatek,mt6755-i2c", "mediatek,i2c4";
   cell-index = <4>;
   reg = <0x11011000 0x1000>,
         <0x11000300 0x80>;
   interrupts = <0 88 8>;
   clock-div = <10>;
   clocks = <&infrasys 58>, <&infrasys 42>;
   clock-names = "main", "dma";
   #address-cells = <1>;
   #size-cells = <0>;
  };

  usb1p@11200000 {
   compatible = "mediatek,usb1p";
   reg = <0x11200000 0x10000>;
   interrupts = <0 73 8>;
  };

  usb1p_sif@11210000 {
   compatible = "mediatek,usb1p_sif";
   reg = <0x11210000 0x10000>;
  };

  audiosys: audiosys@11220000 {
   compatible = "mediatek,mt6755-audiosys";
   reg = <0x11220000 0x10000>;
   #clock-cells = <1>;
  };

  audgpio: mt_soc_dl1_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1";
   reg = <0x11220000 0x1000>;
   interrupts = <0 142 8>;
   clocks = <&audiosys 1>,
    <&audiosys 2>,
    <&audiosys 8>,
    <&audiosys 9>,
    <&audiosys 7>,
    <&audiosys 3>,
    <&audiosys 4>,
    <&audiosys 6>,
    <&audiosys 5>,
    <&audiosys 10>,
    <&audiosys 11>,
    <&audiosys 12>,
    <&scpsys 9>,
    <&infrasys 48>,
    <&infrasys 55>,
    <&topckgen 24>,
    <&topckgen 25>,
    <&topckgen 33>,
    <&topckgen 34>,
    <&topckgen 18>,
    <&topckgen 52>,
    <&apmixedsys 9>,
    <&apmixedsys 10>,
    <&clk26m>;
   clock-names = "aud_afe_clk",
    "aud_i2s_clk",
    "aud_dac_clk",
    "aud_dac_predis_clk",
    "aud_adc_clk",
    "aud_apll22m_clk",
    "aud_apll24m_clk",
    "aud_apll1_tuner_clk",
    "aud_apll2_tuner_clk",
    "aud_tml_clk",
    "aud_apll1_div0_clk",
    "aud_apll2_div0_clk",
    "scp_sys_aud",
    "aud_infra_clk",
    "aud_peri_26m_clk",
    "aud_mux1_clk",
    "aud_mux2_clk",
    "top_ad_apll1_clk",
    "top_ad_apll2_clk",
    "top_mux_audio_int",
    "top_sys_pll1_d4",
    "apmixed_apll1_clk",
    "apmixed_apll2_clk",
    "top_clk26m_clk";
  };

  mt_soc_ul1_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_capture";
  };

  mt_soc_voice_md1@11220000 {
   compatible = "mediatek,mt_soc_pcm_voice_md1";
  };

  mt_soc_hdmi_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_hdmi";
  };

  mt_soc_uldlloopback_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_uldlloopback";
  };

  mt_soc_i2s0_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
  };

  mt_soc_mrgrx_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_mrgrx";
  };

  mt_soc_mrgrx_awb_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
  };

  mt_soc_fm_i2s_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_fm_i2s";
  };

  mt_soc_fm_i2s_awb_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
  };

  mt_soc_i2s0dl1_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1_i2s0Dl1";
  };

  mt_soc_dl1_awb_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1_awb";
  };

  mt_soc_voice_md1_bt@11220000 {
   compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
  };

  mt_soc_voip_bt_out@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1_bt";
  };

  mt_soc_voip_bt_in@11220000 {
   compatible = "mediatek,mt_soc_pcm_bt_dai";
  };

  mt_soc_tdmrx_pcm@11220000 {
   compatible = "mediatek,mt_soc_tdm_capture";
  };

  mt_soc_fm_mrgtx_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_fmtx";
  };

  mt_soc_ul2_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_capture2";
  };

  mt_soc_i2s0_awb_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_i2s0_awb";
  };

  mt_soc_voice_md2@11220000 {
   compatible = "mediatek,mt_soc_pcm_voice_md2";
  };

  mt_soc_routing_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_routing";
   i2s1clk-gpio = <7 6>;
   i2s1dat-gpio = <5 6>;
   i2s1mclk-gpio = <9 6>;
   i2s1ws-gpio = <6 6>;
  };

  mt_soc_voice_md2_bt@11220000 {
   compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
  };

  mt_soc_hp_impedance_pcm@11220000 {
   compatible = "mediatek,Mt_soc_pcm_hp_impedance";
  };

  mt_soc_codec_name@11220000 {
   compatible = "mediatek,mt_soc_codec_63xx";
  };

  mt_soc_dummy_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dummy";
  };

  mt_soc_codec_dummy_name@11220000 {
   compatible = "mediatek,mt_soc_codec_dummy";
  };

  mt_soc_routing_dai_name@11220000 {
   compatible = "mediatek,mt_soc_dai_routing";
  };

  mt_soc_dai_name@11220000 {
   compatible = "mediatek,mt_soc_dai_stub";
  };

  mt_soc_offload_gdma@11220000 {
   compatible = "mediatek,mt_soc_pcm_offload_gdma";
  };

  mt_soc_dl2_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl2";
  };

  icusb@11270000 {
   compatible = "mediatek,icusb";
   reg = <0x11270000 0x10000>;
  };

  usb0p@11270000 {
   compatible = "mediatek,usb0p";
   reg = <0x11270000 0x10000>;
   interrupts = <0 72 8>;
  };

  usbphy0:usbphy@0 {
    compatible = "usb-nop-xceiv";
  };

  usb0:usb3@11270000 {
   compatible = "mediatek,usb3";
   reg = <0x11270000 0x10000>, <0x11280000 0x10000>, <0x11290000 0x10000>;
   reg-names = "ssusb_base", "ssusb_sif", "ssusb_sif2";
   interrupts = <0 72 8>,
     <0 73 8>;
   interrupt-names = "musb-hdrc", "xhci";
  };

  usb_c_pinctrl:usb_c_pinctrl@0 {
   compatible = "mediatek,usb_c_pinctrl";
  };

  xhci0:usb3_xhci@11270000 {
   compatible = "mediatek,usb3_xhci";
   reg = <0x11270000 0x10000>, <0x11280000 0x10000>, <0x11290000 0x10000>;
   reg-names = "ssusb_base", "ssusb_sif", "ssusb_sif2";
   interrupts = <0 123 8>;
   interrupt-names = "xhci";
   eint_usb_iddig@23 {
    compatible = "mediatek,usb_iddig_bi_eint";
    interrupt-parent = <&eintc>;
    interrupts = <23 8>;
    debounce = <23 0>;
   };
  };

  usb0p_sif@11280000 {
   compatible = "mediatek,usb0p_sif";
   reg = <0x11280000 0x10000>;
  };

  usb3_phy {
   compatible = "mediatek,usb3_phy";
   clocks = <&infrasys 52>;
   clock-names = "sssub_clk";
  };

  usb3_sif@11280000 {
   compatible = "mediatek,usb3_sif";
   reg = <0x11280000 0x10000>;
  };

  usb0p_sif2@11290000 {
   compatible = "mediatek,usb0p_sif2";
   reg = <0x11290000 0x10000>;
  };

  usb3_sif2@11290000 {
   compatible = "mediatek,usb3_sif2";
   reg = <0x11290000 0x10000>;
  };

  mfgsys: mfgsys@13000000 {
   compatible = "mediatek,mt6755-mfgsys";
   reg = <0x13000000 0x1000>;
   #clock-cells = <1>;
  };

  mfgcfg@13000000 {
   compatible = "mediatek,mfgcfg";
   reg = <0x13000000 0x1000>;
  };

  mfg_vad@13001000 {
   compatible = "mediatek,mfg_vad";
   reg = <0x13001000 0x1000>;
  };

  mfg_dfp@13020000 {
   compatible = "mediatek,mfg_dfp";
   reg = <0x13020000 0x1000>;
  };

  mali:mali@13040000 {
   compatible = "arm,malit860", "arm,mali-t86x", "arm,malit8xx", "arm,mali-midgard";
   reg = <0x13040000 0x4000>;
   interrupts = <0 218 8>,
     <0 217 8>,
     <0 216 8>;
   interrupt-names = "JOB", "MMU", "GPU";
   clock-frequency = <700000000>;
   clocks = <&mfgsys 1>, <&mmsys 1>,
    <&scpsys 5>, <&scpsys 4>;
   clock-names = "mfg-main", "mfg-smi-common", "mtcmos-mfg", "mtcmos-display";
  };


  mmsys: mmsys_config@14000000 {
   compatible = "mediatek,mmsys_config", "mediatek,mt6755-mmsys";
   reg = <0x14000000 0x1000>;
   interrupts = <0 196 8>;
   clocks = <&mmsys 17>;
   clock-names = "CAM_MDP";
   #clock-cells = <1>;
  };

  mdp_rdma@14001000 {
   compatible = "mediatek,mdp_rdma";
   reg = <0x14001000 0x1000>;
   interrupts = <0 178 8>;
   clocks = <&mmsys 18>;
   clock-names = "MDP_RDMA";
  };

  mdp_rsz0@14002000 {
   compatible = "mediatek,mdp_rsz0";
   reg = <0x14002000 0x1000>;
   interrupts = <0 179 8>;
   clocks = <&mmsys 19>;
   clock-names = "MDP_RSZ0";
  };

  mdp_rsz1@14003000 {
   compatible = "mediatek,mdp_rsz1";
   reg = <0x14003000 0x1000>;
   interrupts = <0 180 8>;
   clocks = <&mmsys 20>;
   clock-names = "MDP_RSZ1";
  };

  mdp_wdma@14004000 {
   compatible = "mediatek,mdp_wdma";
   reg = <0x14004000 0x1000>;
   interrupts = <0 182 8>;
   clocks = <&mmsys 22>;
   clock-names = "MDP_WDMA";
  };

  mdp_wrot@14005000 {
   compatible = "mediatek,mdp_wrot";
   reg = <0x14005000 0x1000>;
   interrupts = <0 183 8>;
   clocks = <&mmsys 23>;
   clock-names = "MDP_WROT";
  };

  mdp_tdshp@14006000 {
   compatible = "mediatek,mdp_tdshp";
   reg = <0x14006000 0x1000>;
   interrupts = <0 181 8>;
   clocks = <&mmsys 21>;
   clock-names = "MDP_TDSHP";
  };

  mdp_color@14007000 {
   compatible = "mediatek,mdp_color";
   reg = <0x14007000 0x1000>;
   interrupts = <0 198 8>;
   clocks = <&mmsys 35>;
   clock-names = "MDP_COLOR";
  };

  dispsys@14008000 {
   compatible = "mediatek,dispsys";
   reg = <0x14000000 0x1000>,
         <0x14008000 0x1000>,
         <0x14009000 0x1000>,
         <0x1400A000 0x1000>,
         <0x1400B000 0x1000>,
         <0x1400C000 0x1000>,
         <0x1400D000 0x1000>,
         <0x1400E000 0x1000>,
         <0x1400F000 0x1000>,
         <0x14010000 0x1000>,
         <0x14011000 0x1000>,
         <0x14012000 0x1000>,
         <0x14013000 0x1000>,
         <0x1100E000 0x1000>,
         <0x14014000 0x1000>,
         <0x14015000 0x1000>,
         <0x14016000 0x1000>,
         <0x14017000 0x1000>,
         <0x14018000 0x1000>,
         <0x14019000 0x1000>,
         <0x10215000 0x1000>;


   interrupts = <0 0 8>,
     <0 184 8>,
     <0 185 8>,
     <0 186 8>,
     <0 187 8>,
     <0 188 8>,
     <0 189 8>,
     <0 190 8>,
     <0 191 8>,
     <0 192 8>,
     <0 193 8>,
     <0 194 8>,
     <0 195 8>,
     <0 0 8>,
     <0 177 8>,
     <0 0 8>,
     <0 0 8>,
     <0 197 8>,
     <0 199 8>,
     <0 200 8>,
     <0 0 8>;

      clocks = <&mmsys 1>,
     <&mmsys 12>,
     <&mmsys 25>,
     <&mmsys 26>,
     <&mmsys 27>,
     <&mmsys 28>,
     <&mmsys 29>,
     <&mmsys 30>,
     <&mmsys 31>,
     <&mmsys 32>,
     <&mmsys 33>,
     <&mmsys 34>,
     <&mmsys 36>,
     <&mmsys 37>,
     <&mmsys 38>,
     <&mmsys 39>,
     <&mmsys 40>,
     <&mmsys 41>,
     <&mmsys 42>,
     <&mmsys 43>,
     <&mmsys 44>,
     <&infrasys 53>,
     <&scpsys 4>,
     <&topckgen 21>,
     <&topckgen 61>,
     <&topckgen 62>,
     <&topckgen 63>,
     <&topckgen 64>,
     <&topckgen 81>,
     <&topckgen 26>,
     <&topckgen 74>,
     <&topckgen 44>,
     <&topckgen 46>,
     <&topckgen 4>,
     <&topckgen 78>,
     <&topckgen 55>;

  clock-names = "DISP0_SMI_COMMON",
     "DISP0_SMI_LARB0",
     "DISP0_DISP_OVL0",
     "DISP0_DISP_OVL1",
     "DISP0_DISP_RDMA0",
     "DISP0_DISP_RDMA1",
     "DISP0_DISP_WDMA0",
     "DISP0_DISP_COLOR",
     "DISP0_DISP_CCORR",
     "DISP0_DISP_AAL",
     "DISP0_DISP_GAMMA",
     "DISP0_DISP_DITHER",
     "DISP0_DISP_UFOE_MOUT",
     "DISP0_DISP_WDMA1",
     "DISP0_DISP_2L_OVL0",
     "DISP0_DISP_2L_OVL1",
     "DISP0_DISP_OVL0_MOUT",
     "DISP1_DSI_ENGINE",
     "DISP1_DSI_DIGITAL",
     "DISP1_DPI_ENGINE",
     "DISP1_DPI_PIXEL",
     "DISP_PWM",
     "DISP_MTCMOS_CLK",
     "MUX_DPI0",
     "TVDPLL_D2",
     "TVDPLL_D4",
     "TVDPLL_D8",
     "TVDPLL_D16",
     "DPI_CK",
     "MUX_PWM",
     "UNIVPLL2_D4",
     "OSC_D2",
     "OSC_D8",
     "MUX_MM",
     "MM_VENCPLL",
     "SYSPLL2_D2";
  };

  mhl:mhl@0 {
   compatible = "mediatek,extd_dev";
  };

  disp_ovl0@14008000 {
   compatible = "mediatek,disp_ovl0";
   reg = <0x14008000 0x1000>;
   interrupts = <0 184 8>;
  };

  disp_ovl1@14009000 {
   compatible = "mediatek,disp_ovl1";
   reg = <0x14009000 0x1000>;
   interrupts = <0 185 8>;
  };

  disp_rdma0@1400a000 {
   compatible = "mediatek,disp_rdma0";
   reg = <0x1400a000 0x1000>;
   interrupts = <0 186 8>;
  };

  disp_rdma1@1400b000 {
   compatible = "mediatek,disp_rdma1";
   reg = <0x1400B000 0x1000>;
   interrupts = <0 187 8>;
  };

  disp_wdma0@1400c000 {
   compatible = "mediatek,disp_wdma0";
   reg = <0x1400c000 0x1000>;
   interrupts = <0 188 8>;
  };

  disp_color@1400d000 {
   compatible = "mediatek,disp_color";
   reg = <0x1400d000 0x1000>;
   interrupts = <0 189 8>;
  };

  disp_ccorr@1400e000 {
   compatible = "mediatek,disp_ccorr";
   reg = <0x1400e000 0x1000>;
   interrupts = <0 190 8>;
  };

  disp_aal@1400f000 {
   compatible = "mediatek,disp_aal";
   reg = <0x1400f000 0x1000>;
   interrupts = <0 191 8>;
  };

  disp_gamma@14010000 {
   compatible = "mediatek,disp_gamma";
   reg = <0x14010000 0x1000>;
   interrupts = <0 192 8>;
  };

  disp_dither@14011000 {
   compatible = "mediatek,disp_dither";
   reg = <0x14011000 0x1000>;
   interrupts = <0 193 8>;
  };

  dsi0@14012000 {
   compatible = "mediatek,dsi0";
   reg = <0x14012000 0x1000>;
   interrupts = <0 194 8>;
  };

  dpi0@14013000 {
   compatible = "mediatek,dpi0";
   reg = <0x14013000 0x1000>;
   interrupts = <0 195 8>;
  };

  mm_mutex@14014000 {
   compatible = "mediatek,mm_mutex";
   reg = <0x14014000 0x1000>;
   interrupts = <0 177 8>;
  };


  disp_wdma1@14017000 {
   compatible = "mediatek,disp_wdma1";
   reg = <0x14017000 0x1000>;
  };

  disp_ovl0_2l@14018000 {
   compatible = "mediatek,disp_ovl0_2l";
   reg = <0x14018000 0x1000>;
   interrupts = <0 199 8>;
  };

  disp_ovl1_2l@14019000 {
   compatible = "mediatek,disp_ovl1_2l";
   reg = <0x14019000 0x1000>;
   interrupts = <0 200 8>;
  };

  smi_larb0@14015000 {
   compatible = "mediatek,smi_larb0";
   reg = <0x14015000 0x1000>;
   interrupts = <0 201 8>;
  };

  met_smi: met_smi@14016000 {
   compatible = "mediatek,met_smi";
   reg = <0x14016000 0x1000>,
       <0x14015000 0x1000>,
       <0x16010000 0x10000>,
       <0x15001000 0x1000>,
       <0x17001000 0x1000>;

   clocks = <&mmsys 1>,
    <&mmsys 12>,
    <&imgsys 1>,
    <&vdecsys 2>,
    <&vencsys 7>,
    <&vencsys 1>,
    <&scpsys 8>,
    <&scpsys 7>,
    <&scpsys 6>,
    <&scpsys 4>;
   clock-names = "smi-common", "smi-larb0", "img-larb2", "vdec1-larb", "venc-venc", "venc-larb",
   "mtcmos-ven", "mtcmos-vde", "mtcmos-isp", "mtcmos-dis";
  };

  smi_common@14016000 {
   compatible = "mediatek,smi_common";
   reg = <0x14016000 0x1000>,
    <0x14015000 0x1000>,
    <0x16010000 0x10000>,
    <0x15001000 0x1000>,
    <0x17001000 0x1000>;
   clocks = <&mmsys 1>,
    <&mmsys 12>,
    <&imgsys 1>,
    <&vdecsys 2>,
    <&vencsys 7>,
    <&vencsys 1>,
    <&scpsys 8>,
    <&scpsys 7>,
    <&scpsys 6>,
    <&scpsys 4>;
   clock-names = "smi-common", "smi-larb0", "img-larb2", "vdec1-larb", "venc-venc", "venc-larb",
   "mtcmos-ven", "mtcmos-vde", "mtcmos-isp", "mtcmos-dis";
  };

  imgsys: imgsys@15000000 {
   compatible = "mediatek,mt6755-imgsys";
   reg = <0x15000000 0x1000>;
   #clock-cells = <1>;
  };

  ispsys@15004000 {
   compatible = "mediatek,ispsys";
   reg = <0x15004000 0x9000>,
    <0x1500d000 0x1000>,
    <0x15000000 0x10000>,
    <0x10217000 0x3000>,
    <0x10002000 0x1000>;

   interrupts = <0 210 8>,
    <0 211 8>,
    <0 212 8>,
    <0 213 8>,
    <0 214 8>;

   clocks = <&scpsys 4>,
    <&scpsys 6>,
    <&mmsys 1>,
    <&imgsys 6>,
    <&imgsys 7>,
    <&imgsys 8>,
    <&imgsys 9>,
    <&imgsys 10>,
    <&imgsys 1>;

   clock-names = "CG_SCP_SYS_DIS",
    "CG_SCP_SYS_ISP",
    "CG_DISP0_SMI_COMMON",
    "CG_IMAGE_CAM_SMI",
    "CG_IMAGE_CAM_CAM",
    "CG_IMAGE_SEN_TG",
    "CG_IMAGE_SEN_CAM",
    "CG_IMAGE_CAM_SV",
    "CG_IMAGE_LARB2_SMI";
  };

  smi_larb2@15001000 {
   compatible = "mediatek,smi_larb2";
   reg = <0x15001000 0x1000>;
   interrupts = <0 208 8>;
  };

  cam0@15004000 {
   compatible = "mediatek,cam0";
   reg = <0x15004000 0x1000>;
  };

  cam1@15005000 {
   compatible = "mediatek,cam1";
   reg = <0x15005000 0x1000>;
   interrupts = <0 210 8>;
  };

  cam2@15006000 {
   compatible = "mediatek,cam2";
   reg = <0x15006000 0x1000>;
   interrupts = <0 211 8>;
  };

  cam3@15007000 {
   compatible = "mediatek,cam3";
   reg = <0x15007000 0x1000>;
   interrupts = <0 212 8>;
  };

  kd_camera_hw1:kd_camera_hw1@15008000 {
   compatible = "mediatek,camera_hw";
   reg = <0x15008000 0x1000>;


   clocks = <&topckgen 8>,
   <&topckgen 22>,
   <&topckgen 69>,
   <&topckgen 73>;
   clock-names = "TOP_CAMTG_SEL","TOP_MUX_SCAM","TOP_UNIVPLL_D26","TOP_UNIVPLL2_D2";
   vcama-supply = <&mt_pmic_vcama_ldo_reg>;
   vcamd-supply = <&mt_pmic_vcamd_ldo_reg>;
   vcamvldo-supply = <&mt_pmic_vldo28_ldo_reg>;
   vcamio-supply = <&mt_pmic_vcamio_ldo_reg>;
  };

  kd_camera_hw2:kd_camera_hw2@15008000 {
   compatible = "mediatek,camera_hw2";
   reg = <0x15008000 0x1000>;
  };

  seninf@15008000 {
   compatible = "mediatek,seninf";
   reg = <0x15008000 0x1000>;
   interrupts = <0 209 8>;
  };

  camsv@15009000 {
   compatible = "mediatek,camsv";
   reg = <0x15009000 0x1000>;
   interrupts = <0 213 8>;
  };

  fdvt@1500b000 {
   compatible = "mediatek,fdvt";
   reg = <0x1500b000 0x1000>;
   interrupts = <0 215 8>;
   clocks = <&scpsys 4>,
     <&scpsys 6>,
     <&mmsys 1>,
     <&imgsys 12>;
   clock-names = "FD-SCP_SYS_DIS",
      "FD-SCP_SYS_ISP",
      "FD-MM_DISP0_SMI_COMMON",
      "FD-IMG_IMAGE_FD";
  };

  mipi_rx@1500c000 {
   compatible = "mediatek,mipi_rx";
   reg = <0x1500c000 0x1000>;
  };

  cam0_inner@1500d000 {
   compatible = "mediatek,cam0_inner";
   reg = <0x1500d000 0x1000>;
  };

  cam2_inner@1500e000 {
   compatible = "mediatek,cam2_inner";
   reg = <0x1500e000 0x1000>;
  };

  cam3_inner@1500f000 {
   compatible = "mediatek,cam3_inner";
   reg = <0x1500f000 0x1000>;
  };

  vdecsys: vdec_gcon@16000000 {
   compatible = "mediatek,mt6755-vdec_gcon", "mediatek,mt6755-vdecsys";
   reg = <0x16000000 0x1000>;
   interrupts = <0 206 8>;
   clocks = <&mmsys 1>, <&vdecsys 1>,
     <&vdecsys 2>, <&vencsys 7>,
     <&vencsys 1>, <&topckgen 6>,
     <&topckgen 51>, <&topckgen 52>,
     <&scpsys 7>, <&scpsys 8>, <&scpsys 4>;
   clock-names = "MT_CG_DISP0_SMI_COMMON", "MT_CG_VDEC0_VDEC",
     "MT_CG_VDEC1_LARB", "MT_CG_VENC_VENC",
     "MT_CG_VENC_LARB", "MT_CG_TOP_MUX_VDEC",
     "MT_CG_TOP_SYSPLL1_D2", "MT_CG_TOP_SYSPLL1_D4",
     "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_SCP_SYS_DIS";
   #clock-cells = <1>;
  };

  smi_larb1@16010000 {
   compatible = "mediatek,smi_larb1";
   reg = <0x16010000 0x10000>;
   interrupts = <0 207 8>;
  };

  vdec_full_top: vdec_full_top@16020000 {
   compatible = "mediatek,mt6755-vdec_full_top";
   reg = <0x16020000 0x10000>;
   interrupts = <0 206 8>;
  };

  vencsys: venc_gcon@17000000 {
   compatible = "mediatek,mt6755-venc_gcon", "mediatek,mt6755-vencsys";
   reg = <0x17000000 0x1000>;
   interrupts = <0 202 8>;
   #clock-cells = <1>;
  };

  smi_larb3@17001000 {
   compatible = "mediatek,smi_larb3";
   reg = <0x17001000 0x1000>;
   interrupts = <0 203 8>;
  };

  venc: venc@17002000 {
   compatible = "mediatek,mt6755-venc";
   reg = <0x17002000 0x1000>;
   interrupts = <0 202 8>;
  };

  jpgenc@17003000 {
   compatible = "mediatek,jpgenc";
   reg = <0x17003000 0x1000>;
   interrupts = <0 204 8>;
   clocks = <&scpsys 4>,
    <&mmsys 1>,
    <&scpsys 8>,
    <&vencsys 1>,
    <&vencsys 8>;

   clock-names = "disp-mtcmos",
    "disp-smi",
    "venc-mtcmos",
    "venc-larb",
    "venc-jpgenc";
  };

  jpgdec@17004000 {
   compatible = "mediatek,jpgdec";
   reg = <0x17004000 0x1000>;
   interrupts = <0 205 8>;
   clocks = <&scpsys 4>,
    <&mmsys 1>,
    <&scpsys 8>,
    <&vencsys 1>,
    <&vencsys 9>;

   clock-names = "disp-mtcmos",
     "disp-smi",
     "venc-mtcmos",
     "venc-larb",
     "venc-jpgdec";
  };

  consys:consys@18070000 {
   compatible = "mediatek,mt6755-consys";
   reg = <0x18070000 0x0200>,
         <0x10007000 0x0100>,
         <0x10000000 0x2000>,
         <0x10006000 0x1000>;
   interrupts = <0 237 8>,
     <0 239 8>;
   clocks = <&scpsys 3>;
   clock-names = "conn";




  };

  wifi@180f0000 {
   compatible = "mediatek,wifi";
   reg = <0x180f0000 0x005c>;
   interrupts = <0 238 8>;
   clocks = <&infrasys 42>;
   clock-names = "wifi-dma";
  };

  connectivity:mediatek,connectivity-combo{
   compatible = "mediatek,connectivity-combo";


   gpio_combo_pmu_en_pin = <&pio 22 0>;
   gpio_combo_rst_pin = <&pio 21 0>;

   gpio_wifi_eint_pin = <&pio 18 0>;

   gpio_combo_urxd_pin = <&pio 118 0>;
   gpio_combo_utxd_pin = <&pio 117 0>;
   gpio_pcm_daiclk_pin = <&pio 14 0>;
   gpio_pcm_daipcmin_pin = <&pio 16 0>;
   gpio_pcm_daipcmout_pin = <&pio 15 0>;
   gpio_pcm_daisync_pin = <&pio 13 0>;



   gpio_gps_sync_pin = <&pio 121 0>;
   gpio_gps_lna_pin = <&pio 114 0>;
   interrupt-parent = <&eintc>;
   interrupts = <18 8>;
   debounce = <18 0>;
   status = "okay";
  };
  ccci_off@0 {
   compatible = "mediatek,ccci_off";
   clocks = <&scpsys 1>;
   clock-names = "scp-sys-md1-main";
  };

  ccci_util_cfg {
   compatible = "mediatek,ccci_util_cfg";
   mediatek,md1-smem-size = <0x200000>;
   mediatek,md3-smem-size = <0x200000>;
   mediatek,md1md3-smem-size = <0x200000>;
   mediatek,version = <0x1>;
  };

  nfc:nfcC@0 {
   compatible = "mediatek,nfc-gpio-v2";
   gpio-ven = <28>;
   gpio-rst = <25>;
   gpio-eint = <27>;
   gpio-irq = <26>;
  };

  gps {
   compatible = "mediatek,gps";
  };

  accdet: accdet@ {
   compatible = "mediatek,mt6755-accdet";
  };

  bat_notify {
   compatible = "mediatek,bat_notify";
  };

  battery {
   compatible = "mediatek,battery";
  };

  flashlight: flashlight {
   compatible = "mediatek,mt6755-flashlight";
  };

  bat_metter {
   compatible = "mediatek,bat_meter";


   stop_charging_in_takling = <1 >;
   talking_recharge_voltage = <3800 >;
   talking_sync_time = <60 >;


   mtk_temperature_recharge_support = <1 >;
   max_charge_temperature = <50 >;
   max_charge_temperature_minus_x_degree = <47 >;
   min_charge_temperature = <0 >;
   min_charge_temperature_plus_x_degree = <6 >;
   err_charge_temperature = <0xff >;


   v_pre2cc_thres = <3400 >;
   v_cc2topoff_thres = <4050 >;
   recharging_voltage = <4110 >;
   charging_full_current = <100 >;


   config_usb_if = <0 >;
   usb_charger_current_suspend = <0 >;
   usb_charger_current_unconfigured = <7000 >;
   usb_charger_current_configured = <50000 >;
   usb_charger_current = <50000 >;
   ac_charger_current = <80000 >;
   non_std_ac_charger_current = <50000 >;
   charging_host_charger_current = <65000 >;
   apple_0_5a_charger_current = <50000 >;
   apple_1_0a_charger_current = <65000 >;
   apple_2_1a_charger_current = <80000 >;



   bat_low_temp_protect_enable = <0 >;
   v_charger_enable = <0 >;
   v_charger_max = <6500 >;
   v_charger_min = <4400 >;


   onehundred_percent_tracking_time = <10 >;
   npercent_tracking_time = <20 >;
   sync_to_real_tracking_time = <60 >;
   v_0percent_tracking = <3450 >;


   high_battery_voltage_support = <0 >;



   r_bat_sense = <4 >;
   r_i_sense = <4 >;
   r_charger_1 = <330 >;
   r_charger_2 = <39 >;
   temperature_t0 = <110 >;
   temperature_t1 = <0 >;
   temperature_t2 = <25 >;
   temperature_t3 = <50 >;
   temperature_t = <255 >;
   fg_meter_resistance = <0 >;


   q_max_pos_50 = <2743 >;
   q_max_pos_25 = <2707 >;
   q_max_pos_0 = <840 >;
   q_max_neg_10 = <807 >;

   q_max_pos_50_h_current = <2688 >;
   q_max_pos_25_h_current = <2653 >;
   q_max_pos_0_h_current = <823 >;
   q_max_neg_10_h_current = <791 >;

   oam_d5 = <1 >;

   change_tracking_point = <1 >;

   cust_tracking_point = <0 >;
   cust_r_sense = <56 >;
   cust_hw_cc = <0 >;
   aging_tuning_value = <103 >;
   cust_r_fg_offset = <0 >;
   ocv_board_compesate = <0 >;
   r_fg_board_base = <1000 >;
   r_fg_board_slope = <1000 >;
   car_tune_value = <118 >;


   current_detect_r_fg = <10 >;
   minerroroffset = <1000 >;
   fg_vbat_average_size = <18 >;
   r_fg_value = <10 >;


   difference_hwocv_rtc = <30 >;
   difference_hwocv_swocv = <10>;
   difference_swocv_rtc = <10>;
   max_swocv = <3>;

   difference_voltage_update = <20>;
   aging1_load_soc = <70>;
   aging1_update_soc = <30>;
   batterypseudo100 = <95>;
   batterypseudo1 = <11>;

   q_max_by_sys = <1>;
   q_max_sys_voltage = <3350>;
   shutdown_gauge0 = <1>;
   shutdown_gauge1_xmins = <1>;
   shutdown_gauge1_mins = <60>;

   shutdown_system_voltage = <3400>;
   charge_tracking_time = <60>;
   discharge_tracking_time = <10>;

   recharge_tolerance = <10>;

   sync_ui_soc_imm =<0>;
   mtk_enable_aging_algorithm = <1>;
   md_sleep_current_check = <1>;
   q_max_by_current = <0>;


   cust_poweron_delta_capacity_tolrance = <40 >;
   cust_poweron_low_capacity_tolrance = <5 >;
   cust_poweron_max_vbat_tolrance = <90 >;
   cust_poweron_delta_vbat_tolrance = <30 >;
   cust_poweron_delta_hw_sw_ocv_capacity_tolrance = <10 >;


   fixed_tbat_25 = <0 >;

   vbat_normal_wakeup = <3600 >;
   vbat_low_power_wakeup = <3500 >;
   normal_wakeup_period = <5400 >;
   low_power_wakeup_period = <300 >;
   close_poweroff_wakeup_period = <30 >;

   rbat_pull_up_r = <24000 >;
   rbat_pull_up_volt = <1800 >;


   batt_temperature_table_num = <17 >;
   batt_temperature_table = <
       (-20) 68237
       (-15) 53650
       (-10) 42506
       (-5) 33892
       0 27219
       5 22021
       10 17926
       15 14674
       20 12081
       25 10000 30 8315 35 6948 40 5834 45 4917 50 4161 55 3535 60 3014 >;
   battery_profile_t0_num = <82 >;
   battery_profile_t0 = <0 4303
     6 4281
     13 4261
     18 4240
     25 4217
     31 4194
     38 4169
     44 4145
     51 4117
     56 4088
     62 4068
     69 4047
     75 4019
     82 3997
     87 3981
     94 3967
     100 3956
     107 3942
     113 3929
     118 3913
     125 3895
     128 3880
     135 3869
     141 3857
     147 3848
     154 3839
     159 3830
     166 3823
     172 3818
     179 3811
     185 3806
     192 3800
     197 3796
     203 3791
     210 3787
     216 3781
     223 3775
     228 3770
     235 3760
     241 3752
     248 3742
     254 3731
     259 3721
     266 3713
     272 3704
     279 3698
     285 3688
     292 3665
     297 3613
     304 3526
     307 3466
     310 3444
     313 3424
     313 3404>;
   battery_profile_t1_num = <82 >;
   battery_profile_t1 = <0 4316
     7 4283
     12 4244
     20 4210
     22 4185
     29 4164
     34 4144
     41 4128
     49 4109
     54 4093
     61 4080
     63 4069
     71 4047
     78 4023
     83 4003
     90 3989
     95 3977
     100 3967
     105 3955
     112 3940
     120 3923
     124 3907
     132 3891
     139 3877
     141 3864
     149 3855
     154 3846
     161 3837
     166 3831
     173 3823
     181 3815
     183 3811
     190 3804
     195 3799
     202 3794
     210 3790
     215 3785
     222 3782
     224 3778
     232 3773
     237 3768
     244 3761
     251 3753
     256 3742
     261 3727
     266 3712
     273 3704
     278 3701
     285 3698
     293 3692
     298 3680
     302 3625
     307 3528
     315 3472
     322 3403
     324 3323
     324 3267
     324 3230
     327 3203
     327 3180
     327 3157
     327 3141
     327 3124
     327 3109
     327 3096
     327 3084
     327 3079
     327 3067
     327 3058
     327 3047
     327 3041
     327 3032
     327 3029
     327 3018
     327 3008
     327 3002
     327 3003
     327 2995
     327 2985
     327 2983
     327 2979
     327 2967>;
   battery_profile_t2_num = <82 >;
   battery_profile_t2 = <0 4328
   2 4303
   4 4283
   5 4263
   7 4245
   9 4227
   11 4209
   13 4189
   14 4173
   16 4155
     19 4138
     21 4121
     22 4104
     24 4087
     26 4072
     28 4058
     30 4041
     31 4025
     33 4011
     35 3996
     37 3983
     39 3972
     40 3958
     42 3945
     44 3926
     46 3907
     48 3889
     49 3876
     52 3865
     54 3854
     56 3846
     57 3840
     59 3832
     61 3824
     63 3818
     65 3813
     66 3805
     68 3801
     70 3794
     72 3789
     74 3784
     75 3778
     77 3772
     79 3765
     81 3753
     84 3745
     85 3733
     87 3717
     89 3699
     91 3692
     92 3691
     94 3689
     96 3687
     98 3668
     100 3597
     101 3497
     103 3391
     104 3157
     105 3073
     105 3022
     105 2992
     105 2969
     105 2958
     105 2946
     105 2934
     105 2925
     105 2913
     105 2910
     105 2900
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891
     105 2891>;
   battery_profile_t3_num = <82 >;
   battery_profile_t3 = <0 4331
   2 4305
   3 4284
   5 4265
   7 4244
     10 4225
     11 4206
     13 4188
     15 4170
     16 4153
     18 4135
     20 4119
     22 4102
     23 4085
     26 4069
     28 4054
     29 4038
     31 4023
     33 4010
     35 3996
     36 3984
     38 3970
     40 3958
     41 3947
     44 3934
     46 3921
     47 3904
     49 3884
     51 3868
     53 3857
     54 3848
     56 3838
     59 3832
     60 3824
     62 3817
     64 3811
     66 3806
     67 3800
     69 3794
     71 3790
     72 3784
     74 3777
     77 3763
     79 3758
     80 3750
     82 3742
     84 3733
     85 3723
     87 3709
     89 3694
     91 3678
     93 3676
     95 3675
     97 3674
     98 3669
     100 3625
     102 3547
     104 3495
     105 3458
     107 3331
     109 3140
     109 3078
     109 3033
     109 3001
     109 2980
     110 2960
     110 2944
     110 2932
     110 2921
     110 2913
     110 2903
     110 2899
     110 2889
     110 2889
     110 2889
     110 2889
     110 2889
     110 2889
     110 2889
     110 2889
     110 2889
     110 2889>;

   r_profile_t0_num = <82 >;
   r_profile_t0 = <408 4303
   408 4281
   415 4261
   425 4240
   430 4217
   440 4194
   463 4169
   490 4145
   525 4117
   573 4088
   615 4068
   650 4047
   675 4019
   685 3997
   705 3981
   713 3967
   720 3956
   733 3942
   728 3929
   738 3913
   725 3895
   735 3880
   745 3869
   748 3857
   760 3848
   773 3839
   783 3830
   803 3823
   820 3818
   835 3811
   863 3806
   888 3800
   903 3796
   925 3791
   955 3787
   975 3781
   1000 3775
   1035 3770
   1058 3760
   1090 3752
   1105 3742
   1135 3731
   1168 3721
   1210 3713
   1255 3704
   1345 3698
   1430 3688
   1518 3665
   1570 3613
   1618 3526
   1668 3466
   1613 3444
   1563 3424
   1510 3404
   1460 3381
   1400 3357
   1333 3332
   1283 3310
   1233 3291
   1198 3274
   1155 3259
   1128 3245
   1093 3234
   1075 3221
   1053 3212
   1023 3204
   1018 3193
   1005 3186
   978 3179
   960 3168
   940 3162
   895 3157
   890 3151
   863 3143
   925 3133
   893 3125
   893 3125
   893 3125
   893 3125
   893 3125
   893 3125
   893 3125>;
   r_profile_t1_num = <82 >;
   r_profile_t1 = <258 4316
   258 4283
   278 4244
   303 4210
   333 4185
   343 4164
   350 4144
   365 4128
   370 4109
   370 4093
   380 4080
   403 4069
   395 4047
   403 4023
   403 4003
   413 3989
   418 3977
   420 3967
   423 3955
   415 3940
   410 3923
   400 3907
   393 3891
   393 3877
   388 3864
   395 3855
   403 3846
   405 3837
   415 3831
   425 3823
   430 3815
   443 3811
   450 3804
   465 3799
   475 3794
   483 3790
   490 3785
   503 3782
   520 3778
   533 3773
   545 3768
   563 3761
   588 3753
   600 3742
   608 3727
   615 3712
   635 3704
   670 3701
   710 3698
   765 3692
   840 3680
   880 3625
   915 3528
   1080 3472
   1323 3403
   1315 3323
   1180 3267
   1080 3230
   1010 3203
   958 3180
   925 3157
   888 3141
   860 3124
   810 3109
   788 3096
   765 3084
   700 3079
   745 3067
   680 3058
   685 3047
   650 3041
   683 3032
   615 3029
   643 3018
   660 3008
   635 3002
   530 3003
   640 2995
   595 2985
   535 2983
   463 2979
   600 2967>;
   r_profile_t2_num = <82 >;
   r_profile_t2 = <155 4328
   155 4303
   155 4283
   158 4263
   158 4245
   163 4227
   165 4209
   165 4189
   170 4173
   170 4155
   173 4138
   173 4121
   173 4104
   178 4087
   180 4072
   185 4058
   188 4041
   190 4025
   200 4011
   200 3996
   205 3983
   218 3972
   215 3958
   215 3945
   200 3926
   188 3907
   173 3889
   168 3876
   163 3865
   160 3854
   163 3846
   168 3840
   170 3832
   170 3824
   170 3818
   178 3813
   175 3805
   183 3801
   180 3794
   183 3789
   185 3784
   183 3778
   185 3772
   183 3765
   173 3753
   173 3745
   173 3733
   173 3717
   173 3699
   170 3692
   175 3691
   185 3689
   198 3687
   205 3668
   208 3597
   240 3497
   273 3391
   908 3157
   705 3073
   595 3022
   513 2992
   465 2969
   413 2958
   380 2946
   368 2934
   360 2925
   335 2913
   275 2910
   315 2900
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891
   283 2891>;
   r_profile_t3_num = <82 >;
   r_profile_t3 = <123 4331
   123 4305
   128 4284
   130 4265
   130 4244
   130 4225
   128 4206
   125 4188
   130 4170
   133 4153
   133 4135
   138 4119
   138 4102
   140 4085
   140 4069
   143 4054
   140 4038
   143 4023
   148 4010
   153 3996
   155 3984
   155 3970
   165 3958
   175 3947
   175 3934
   178 3921
   170 3904
   148 3884
   135 3868
   135 3857
   133 3848
   133 3838
   135 3832
   135 3824
   135 3817
   143 3811
   145 3806
   148 3800
   145 3794
   153 3790
   150 3784
   150 3777
   133 3763
   143 3758
   140 3750
   138 3742
   135 3733
   135 3723
   133 3709
   133 3694
   130 3678
   130 3676
   138 3675
   148 3674
   160 3669
   158 3625
   170 3547
   208 3495
   220 3458
   265 3331
   855 3140
   725 3078
   600 3033
   528 3001
   460 2980
   400 2960
   380 2944
   355 2932
   315 2921
   303 2913
   308 2903
   255 2899
   273 2889
   273 2889
   273 2889
   273 2889
   273 2889
   273 2889
   273 2889
   273 2889
   273 2889
   273 2889>;
 };

  mt3326-gps@ffffffff {
   compatible = "mediatek,mt3326-gps";
  };

  gsensor@0 {
   compatible = "mediatek,gsensor";

  };

  alsps:als_ps@0 {
   compatible = "mediatek,als_ps";

  };

  gyroscope:gyroscope@0 {
   compatible = "mediatek,gyroscope";

  };

  barometer@0 {
   compatible = "mediatek,barometer";

  };

  m_baro_pl@0 {
   compatible = "mediatek,m_baro_pl";

  };

  msensor@0 {
   compatible = "mediatek,msensor";

  };

  mtkfb: mtkfb {
   compatible = "mediatek,mtkfb";
  };

  touch: touch {
   compatible = "mediatek,mt6755-touch";

  };

  psci {
   compatible = "arm,psci";
   method = "smc";
   cpu_suspend = <0x84000001>;
   cpu_off = <0x84000002>;
   cpu_on = <0x84000003>;
   affinity_info = <0x84000004>;
  };

  gpufreq {
   compatible = "mediatek,mt6755-gpufreq";
   clocks =
    <&topckgen 7>,
    <&topckgen 35>,
    <&topckgen 47>;
   clock-names =
    "clk_mux",
    "clk_main_parent",
    "clk_sub_parent";
  };
 };

 mobicore {
  compatible = "trustonic,mobicore";
  interrupts = <0 248 1>;
 };

 utos {
 compatible = "microtrust,utos";
 interrupts = <0 244 1>,
  <0 245 1>,
  <0 246 1>,
  <0 250 1>,
  <0 251 1>,
  <0 252 1>,
  <0 253 1>,
  <0 255 1>;
 };


 als: als {
  compatible = "mediatek, als-eint";
  status = "disabled";
 };

 gse_1: gse_1 {
  compatible = "mediatek, gse_1-eint";
  status = "disabled";
 };

 ext_buck_oc: ext_buck_oc {
  compatible = "mediatek, ext_buck_oc-eint";
  status = "disabled";
 };

 msdc1_ins: msdc1_ins {
  compatible = "mediatek, msdc1_ins-eint";
 };

 gyro: gyro {
  compatible = "mediatek, gyro-eint";
  status = "disabled";
 };

 mse: mse {
  compatible = "mediatek, mse-eint";
  status = "disabled";
 };

 mrdump_ext_rst: mrdump_ext_rst {
  compatible = "mediatek, mrdump_ext_rst-eint";
  status = "disabled";
 };

 irq_nfc: irq_nfc {
  compatible = "mediatek, irq_nfc-eint";
  status = "disabled";
 };

 eint_wpc: eint_wpc {
  compatible = "mediatek, eint_wpc-eint";
  status = "disabled";
 };

 dsi_te: dsi_te {
  compatible = "mediatek, dsi_te-eint";
  status = "disabled";
 };

 usb_typec: usb_typec {
  compatible = "mediatek,fusb300-eint";
  status = "disabled";
 };

 swtp: swtp {
  compatible = "mediatek, swtp-eint";
 };

 rf_clock_buffer_ctrl:rf_clock_buffer {
  compatible = "mediatek,rf_clock_buffer";
  mediatek,clkbuf-quantity = <4>;
  mediatek,clkbuf-config = <2 0 1 1>;
  mediatek,clkbuf-driving-current = <2 2 2 2>;
 };

 pmic_clock_buffer_ctrl:pmic_clock_buffer {
  compatible = "mediatek,pmic_clock_buffer";
  mediatek,clkbuf-quantity = <4>;
  mediatek,clkbuf-config = <2 1 1 2>;
  mediatek,clkbuf-driving-current = <2 2 2 2>;
 };



 accel_gyro_int1: accel_gyro_int1{
  compatible = "mediatek, accel_gyro_int1-eint";
 };

 accel_gyro_int2: accel_gyro_int2{
  compatible = "mediatek, accel_gyro_int2-eint";
 };

 step_counter@0 {
  compatible = "mediatek,step_counter";
 };

 m_step_c_pl@0 {
  compatible = "mediatek,m_step_c_pl";
 };

 gsensor:accel@0 {
  compatible = "mediatek,gsensor";
 };


 fpc_int:fpc_int {
  compatible = "mediatek, fpc_int-eint";
 };
 ext_buck_vmd1:ext_buck_vmd1 {
  compatible = "mediatek,ext_buck_vmd1";

 };
};


# 1 "arch/arm64/boot/dts/cust_mt6755_msdc.dtsi" 1




&mmc0 {
 clk_src = /bits/ 8 <(1)>;
 bus-width = <8>;
 max-frequency = <200000000>;
 cap-mmc-highspeed;
 msdc-sys-suspend;

 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 non-removable;
 pinctl = <&mmc0_pins_default>;
 register_setting = <&mmc0_register_setting_default>;
 host_function = /bits/ 8 <(0)>;
 bootable;
 status = "okay";
 vmmc-supply = <&mt_pmic_vemc_ldo_reg>;
};

&mmc1 {
 clk_src = /bits/ 8 <(7)>;
 bus-width = <4>;
 max-frequency = <200000000>;
 msdc-sys-suspend;
 cap-sd-highspeed;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;

 pinctl = <&mmc1_pins_default>;
 pinctl_sdr104 = <&mmc1_pins_sdr104>;
 pinctl_sdr50 = <&mmc1_pins_sdr50>;
 pinctl_ddr50 = <&mmc1_pins_ddr50>;
 register_setting = <&mmc1_register_setting_default>;
 host_function = /bits/ 8 <(1)>;
 cd_level = /bits/ 8 <(1)>;
 cd-gpios = <&pio 3 0>;
 status = "okay";
 vmmc-supply = <&mt_pmic_vmch_ldo_reg>;
 vqmmc-supply = <&mt_pmic_vmc_ldo_reg>;
};

&mmc2 {
 clk_src = /bits/ 8 <(7)>;
 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 keep-power-in-suspend;
 sd-uhs-ddr50;
 keep-power-in-suspend;
 non-removable;
 pinctl = <&mmc2_pins_default>;
 register_setting = <&mmc2_register_setting_default>;
 host_function = /bits/ 8 <(2)>;
 status = "disable";
};

&pio {
 mmc0_pins_default: mmc0@default {
  pins_cmd {
   drive-strength = /bits/ 8 <2>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <2>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <2>;
  };
  pins_rst {
   drive-strength = /bits/ 8 <2>;
  };
  pins_ds {
   drive-strength = /bits/ 8 <2>;
  };
 };

 mmc0_register_setting_default: mmc0@register_default {
  datrddly = /bits/ 8 <0 0 0 0 0 0 0 0>;
  datwrddly = /bits/ 8 <0>;
  cmdrrddly = /bits/ 8 <0>;
  cmdrddly = /bits/ 8 <0>;
  cmd_edge = /bits/ 8 <(1)>;
  rdata_edge = /bits/ 8 <(1)>;
  wdata_edge = /bits/ 8 <(1)>;
 };

 mmc1_pins_default: mmc1@default {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 mmc1_pins_sdr104: mmc1@sdr104 {
  pins_cmd {
   drive-strength = /bits/ 8 <2>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <2>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 mmc1_pins_sdr50: mmc1@sdr50 {
  pins_cmd {
   drive-strength = /bits/ 8 <2>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <2>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 mmc1_pins_ddr50: mmc1@ddr50 {
  pins_cmd {
   drive-strength = /bits/ 8 <2>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <2>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 mmc1_register_setting_default: mmc1@register_default {
  datrddly = /bits/ 8 <0 0 0 0 0 0 0 0>;
  datwrddly = /bits/ 8 <0>;
  cmdrrddly = /bits/ 8 <0>;
  cmdrddly = /bits/ 8 <0>;
  cmd_edge = /bits/ 8 <(1)>;
  rdata_edge = /bits/ 8 <(1)>;
  wdata_edge = /bits/ 8 <(1)>;
 };

 mmc2_pins_default: mmc2@default {
  pins_cmd {
   drive-strength = /bits/ 8 <1>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <1>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <1>;
  };
 };

 mmc2_register_setting_default: mmc2@register_default {
  datrddly = /bits/ 8 <0 0 0 0 0 0 0 0>;
  datwrddly = /bits/ 8 <0>;
  cmdrrddly = /bits/ 8 <0>;
  cmdrddly = /bits/ 8 <0>;
  cmd_edge = /bits/ 8 <(1)>;
  rdata_edge = /bits/ 8 <(1)>;
  wdata_edge = /bits/ 8 <(1)>;
 };
};
# 3159 "arch/arm64/boot/dts/mt6755.dtsi" 2

# 1 "./arch/arm64/boot/dts/trusty.dtsi" 1
/ {
 trusty {
  compatible = "android,trusty-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;

  irq {
   compatible = "android,trusty-irq-v1";
   ppi-interrupt-parent = <&gic>;
  };

  log {
   compatible = "android,trusty-log-v1";
  };

  virtio {
   compatible = "android,trusty-virtio-v1";
  };

  mtee {
   compatible = "mediatek,trusty-mtee-v1";
  };

 };
};
# 3161 "arch/arm64/boot/dts/mt6755.dtsi" 2




# 1 "arch/arm64/boot/dts/mt6351.dtsi" 1
# 9 "arch/arm64/boot/dts/mt6351.dtsi"
/ {
mt_pmic_regulator {
 compatible = "mediatek,mt_pmic";


 buck_regulators {
  compatible = "mediatek,mt_pmic_buck_regulators";
  mt_pmic_vcore_buck_reg: buck_vcore {
   regulator-name = "vcore";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
  };
  mt_pmic_vgpu_buck_reg: buck_vgpu {
   regulator-name = "vgpu";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
   regulator-always-on;
   regulator-boot-on;
  };
  mt_pmic_vmodem_buck_reg: buck_vmodem {
   regulator-name = "vmodem";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
   regulator-always-on;
   regulator-boot-on;
  };
  mt_pmic_vmd1_buck_reg: buck_vmd1 {
   regulator-name = "vmd1";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
   regulator-always-on;
   regulator-boot-on;
  };
  mt_pmic_vsram_md_buck_reg: buck_vsram_md {
   regulator-name = "vsram_md";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
   regulator-always-on;
   regulator-boot-on;
  };
  mt_pmic_vs1_buck_reg: buck_vs1 {
   regulator-name = "vs1";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
   regulator-always-on;
   regulator-boot-on;
  };
  mt_pmic_vs2_buck_reg: buck_vs2 {
   regulator-name = "vs2";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
   regulator-always-on;
   regulator-boot-on;
  };
  mt_pmic_vpa_buck_reg: buck_vpa {
   regulator-name = "vpa";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
   regulator-always-on;
   regulator-boot-on;
  };
  mt_pmic_vsram_proc_buck_reg: buck_vsram_proc {
   regulator-name = "vsram_proc";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-ramp-delay = <6250>;
   regulator-enable-ramp-delay = <180>;
   regulator-always-on;
   regulator-boot-on;
  };
 };
 ldo_regulators {
  compatible = "mediatek,mt_pmic_ldo_regulators";
  mt_pmic_va18_ldo_reg: ldo_va18 {
   regulator-name = "va18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
   regulator-boot-on;
  };
  mt_pmic_vtcxo24_ldo_reg: ldo_vtcxo24 {
   regulator-name = "vtcxo24";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <110>;
   regulator-boot-on;
  };
  mt_pmic_vtcxo28_ldo_reg: ldo_vtcxo28 {
   regulator-name = "vtcxo28";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <110>;
  };
  mt_pmic_vcn28_ldo_reg: ldo_vcn28 {
   regulator-name = "vcn28";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcama_ldo_reg: ldo_vcama {
   regulator-name = "vcama";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vusb33_ldo_reg: ldo_vusb33 {
   regulator-name = "vusb33";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <264>;
   regulator-boot-on;
  };
  mt_pmic_vsim1_ldo_reg: ldo_vsim1 {
   regulator-name = "vsim1";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vsim2_ldo_reg: ldo_vsim2 {
   regulator-name = "vsim2";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vemc_ldo_reg: ldo_vemc {
   regulator-name = "vemc_3v3";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <44>;
   regulator-boot-on;
  };
  mt_pmic_vmch_ldo_reg: ldo_vmch {
   regulator-name = "vmch";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <44>;
   regulator-boot-on;
  };
  mt_pmic_vio28_ldo_reg: ldo_vio28 {
   regulator-name = "vio28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
   regulator-boot-on;
  };
  mt_pmic_vibr_ldo_reg: ldo_vibr {
   regulator-name = "vibr";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <44>;
  };
  mt_pmic_vcamd_ldo_reg: ldo_vcamd {
   regulator-name = "vcamd";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1210000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vrf18_ldo_reg: ldo_vrf18 {
   regulator-name = "vrf18";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1810000>;
   regulator-enable-ramp-delay = <220>;
  };
  mt_pmic_vio18_ldo_reg: ldo_vio18 {
   regulator-name = "vio18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
   regulator-boot-on;
  };
  mt_pmic_vcn18_ldo_reg: ldo_vcn18 {
   regulator-name = "vcn18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <44>;
  };
  mt_pmic_vcamio_ldo_reg: ldo_vcamio {
   regulator-name = "vcamio";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <220>;
  };
  mt_pmic_vsram_proc_ldo_reg: ldo_vsram_proc {
   regulator-name = "vsram_proc";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1393750>;
   regulator-enable-ramp-delay = <220>;
   regulator-boot-on;
  };
  mt_pmic_vxo22_ldo_reg: ldo_vxo22 {
   regulator-name = "vxo22";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <110>;
   regulator-boot-on;
  };
  mt_pmic_vrf12_ldo_reg: ldo_vrf12 {
   regulator-name = "vrf12";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <220>;
  };
  mt_pmic_va10_ldo_reg: ldo_va10 {
   regulator-name = "va10";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
   regulator-boot-on;
  };
  mt_pmic_vdram_ldo_reg: ldo_vdram {
   regulator-name = "vdram";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1210000>;
   regulator-enable-ramp-delay = <264>;
   regulator-boot-on;
  };
  mt_pmic_vmipi_ldo_reg: ldo_vmipi {
   regulator-name = "vmipi";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vgp3_ldo_reg: ldo_vgp3 {
   regulator-name = "vgp3";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1810000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vbif28_ldo_reg: ldo_vbif28 {
   regulator-name = "vbif28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vefuse_ldo_reg: ldo_vefuse {
   regulator-name = "vefuse";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <2200000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcn33_bt_ldo_reg: ldo_vcn33_bt {
   regulator-name = "vcn33_bt";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3600000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vcn33_wifi_ldo_reg: ldo_vcn33_wifi {
   regulator-name = "vcn33_wifi";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3600000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vldo28_ldo_reg: ldo_vldo28 {
   regulator-name = "vldo28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vmc_ldo_reg: ldo_vmc {
   regulator-name = "vmc";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <44>;
   regulator-boot-on;
  };
  mt_pmic_vldo28_0_ldo_reg: ldo_vldo28_0 {
   regulator-name = "vldo28_0";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
  mt_pmic_vldo28_1_ldo_reg: ldo_vldo28_1 {
   regulator-name = "vldo28_1";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <264>;
  };
 };
  regulators_supply {
  compatible = "mediatek,mt_pmic_regulator_supply";
  va18-supply = <&mt_pmic_va18_ldo_reg>;
  vtcxo24-supply = <&mt_pmic_vtcxo24_ldo_reg>;
  vtcxo28-supply = <&mt_pmic_vtcxo28_ldo_reg>;
  vsim1-supply = <&mt_pmic_vsim1_ldo_reg>;
  vsim2-supply = <&mt_pmic_vsim2_ldo_reg>;
  vemc-supply = <&mt_pmic_vemc_ldo_reg>;
  vmch-supply = <&mt_pmic_vmch_ldo_reg>;
  vmc-supply = <&mt_pmic_vmc_ldo_reg>;
  vio28-supply = <&mt_pmic_vio28_ldo_reg>;
  vibr-supply = <&mt_pmic_vibr_ldo_reg>;
  vrf18-supply = <&mt_pmic_vrf18_ldo_reg>;
  vio18-supply = <&mt_pmic_vio18_ldo_reg>;
  vsram_proc-supply = <&mt_pmic_vsram_proc_ldo_reg>;
  vxo22-supply = <&mt_pmic_vxo22_ldo_reg>;
  vrf12-supply = <&mt_pmic_vrf12_ldo_reg>;
  vdram-supply = <&mt_pmic_vdram_ldo_reg>;
  vmipi-supply = <&mt_pmic_vmipi_ldo_reg>;
  vbif28-supply = <&mt_pmic_vbif28_ldo_reg>;
  vefuse-supply = <&mt_pmic_vefuse_ldo_reg>;
 };
};
};
# 3166 "arch/arm64/boot/dts/mt6755.dtsi" 2
# 5 "arch/arm64/boot/dts/kungfu_m.dts" 2
# 1 "arch/arm64/boot/dts/cust.dtsi" 1
# 14 "arch/arm64/boot/dts/cust.dtsi"
&ext_buck_oc {
 interrupt-parent = <&eintc>;
 interrupts = <0 4>;
 debounce = <0 0>;
 status = "okay";
};
&touch {
 interrupt-parent = <&eintc>;
 interrupts = <1 8>;
 debounce = <1 0>;
 status = "okay";
};
&accel_gyro_int1 {
 interrupt-parent = <&eintc>;
 interrupts = <2 8>;
 debounce = <2 0>;
 status = "okay";
};
&msdc1_ins {
 interrupt-parent = <&eintc>;
 interrupts = <3 4>;
 debounce = <3 1000>;
 status = "okay";
};
&accel_gyro_int2 {
 interrupt-parent = <&eintc>;
 interrupts = <4 8>;
 debounce = <4 0>;
 status = "okay";
};
&mse {
 interrupt-parent = <&eintc>;
 interrupts = <5 4>;
 debounce = <5 0>;
 status = "okay";
};
&als {
 interrupt-parent = <&eintc>;
 interrupts = <6 8>;
 debounce = <6 0>;
 status = "okay";
};
&mrdump_ext_rst {
 interrupt-parent = <&eintc>;
 interrupts = <7 8>;
 debounce = <7 512000>;
 status = "okay";
};
&fpc_int {
 interrupt-parent = <&eintc>;
 interrupts = <12 1>;
 debounce = <12 0>;
 status = "okay";
};
&irq_nfc {
 interrupt-parent = <&eintc>;
 interrupts = <26 4>;
 debounce = <26 0>;
 status = "okay";
};
&dsi_te {
 interrupt-parent = <&eintc>;
 interrupts = <44 1>;
 debounce = <44 0>;
 status = "okay";
};






&gpio_usage_mapping {
 GPIO_SIM2_SIO = <36>;
 GPIO_SIM2_SRST = <37>;
 GPIO_SIM2_SCLK = <38>;
 GPIO_SIM1_SCLK = <39>;
 GPIO_SIM1_SRST = <40>;
 GPIO_SIM1_SIO = <41>;
};


&eintc {
 MD1_SIM1_HOT_PLUG_EINT@0 {
  compatible = "mediatek,MD1_SIM1_HOT_PLUG_EINT-eint";
  interrupts = <0 8>;
  debounce = <0 100000>;
  dedicated = <0 0>;
  src_pin = <0 1>;
  sockettype=<0 0>;
  status = "okay";
 };
};






&mt_pmic_vcama_ldo_reg {
 regulator-name = "vcama";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vsim1_ldo_reg {
 regulator-name = "vsim1";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vsim2_ldo_reg {
 regulator-name = "vsim2";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vldo28_ldo_reg {
 regulator-name = "vldo28";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vgp3_ldo_reg {
 regulator-name = "vgp3";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vibr_ldo_reg {
 regulator-name = "vibr";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vcamd_ldo_reg {
 regulator-name = "vcamd";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vcamio_ldo_reg {
 regulator-name = "vcamio";
 regulator-default-on = <0>;
 status = "okay";
};

&kd_camera_hw1 {
 vcama-supply = <&mt_pmic_vcama_ldo_reg>;
 vcama_main2-supply = <&mt_pmic_vcama_ldo_reg>;
 vcama_sub-supply = <&mt_pmic_vcama_ldo_reg>;

 vcamaf-supply = <&mt_pmic_vldo28_ldo_reg>;
 vcamaf_main2-supply = <&mt_pmic_vldo28_ldo_reg>;
 vcamaf_sub-supply = <&mt_pmic_vldo28_ldo_reg>;

 vcamd_main2-supply = <&mt_pmic_vgp3_ldo_reg>;
 vcamd_sub-supply = <&mt_pmic_vgp3_ldo_reg>;

 vcamd-supply = <&mt_pmic_vcamd_ldo_reg>;

 vcamio-supply = <&mt_pmic_vcamio_ldo_reg>;
 vcamio_main2-supply = <&mt_pmic_vcamio_ldo_reg>;
 vcamio_sub-supply = <&mt_pmic_vcamio_ldo_reg>;

 status = "okay";
};

&touch {
 vtouch-supply = <&mt_pmic_vldo28_ldo_reg>;
 status = "okay";
};






&auxadc {
 adc_channel@ {
  compatible = "mediatek,adc_channel";
  mediatek,temperature0 = <0>;
  mediatek,temperature1 = <1>;
  mediatek,adc_fdd_rf_params_dynamic_custom_ch = <12>;
  status = "okay";
 };
};






&rf_clock_buffer_ctrl {
 mediatek,clkbuf-quantity = <4>;
 mediatek,clkbuf-config = <2 0 1 1>;
 mediatek,clkbuf-driving-current = <2 2 2 2>;
 status = "okay";
};

&pmic_clock_buffer_ctrl {
 mediatek,clkbuf-quantity = <4>;
 mediatek,clkbuf-config = <2 1 1 2>;
 mediatek,clkbuf-driving-current = <2 2 2 2>;
 status = "okay";
};






&keypad{
 mediatek,kpd-key-debounce = <1024>;
 mediatek,kpd-sw-pwrkey = <116>;
 mediatek,kpd-hw-pwrkey = <8>;
 mediatek,kpd-sw-rstkey = <115>;
 mediatek,kpd-hw-rstkey = <17>;
 mediatek,kpd-use-extend-type = <0>;

 mediatek,kpd-hw-map-num = <72>;
 mediatek,kpd-hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 >;
 mediatek,kpd-pwrkey-eint-gpio = <0>;
 mediatek,kpd-pwkey-gpio-din = <0>;
 mediatek,kpd-hw-dl-key0 = <17>;
 mediatek,kpd-hw-dl-key1 = <0>;
 mediatek,kpd-hw-dl-key2 = <8>;
 mediatek,kpd-hw-factory-key = <0>;
 status = "okay";
};






&i2c0 {
 #address-cells = <1>;
 #size-cells = <0>;
 cap_touch@5d {
  compatible = "mediatek,cap_touch";
  reg = <0x5d>;
  status = "okay";
 };
 i2c_lcd_bias@3e {
  compatible = "mediatek,i2c_lcd_bias";
  reg = <0x3e>;
  status = "okay";
 };
};

&i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 ext_vbat_boost@75 {
  compatible = "mediatek,ext_vbat_boost";
  reg = <0x75>;
  status = "okay";
 };
 gyro@68 {
  compatible = "mediatek,gyro";
  reg = <0x68>;
  status = "okay";
 };
 pressure@77 {
  compatible = "mediatek,pressure";
  reg = <0x77>;
  status = "okay";
 };
 strobe_main@63 {
  compatible = "mediatek,strobe_main";
  reg = <0x63>;
  status = "okay";
 };
 camera_sub@10 {
  compatible = "mediatek,camera_sub";
  reg = <0x10>;
  status = "okay";
 };
};

&i2c2 {
 #address-cells = <1>;
 #size-cells = <0>;
 camera_main@10 {
  compatible = "mediatek,camera_main";
  reg = <0x10>;
  status = "okay";
 };
 camera_main_af@0c {
  compatible = "mediatek,camera_main_af";
  reg = <0x0c>;
  status = "okay";
 };
};

&i2c3 {
 #address-cells = <1>;
 #size-cells = <0>;
 nfc@28 {
  compatible = "mediatek,nfc";
  reg = <0x28>;
  status = "okay";
 };
};
# 6 "arch/arm64/boot/dts/kungfu_m.dts" 2

/ {
 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x3e800000>;
 };
 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  reserve-memory-ccci_md3_ccif {
   compatible = "mediatek,reserve-memory-ccci_md3_ccif";
   no-map;
   size = <0 0x01000000>;
   alignment = <0 0x2000000>;
   alloc-ranges = <0 0x40000000 0 0xc0000000>;
  };
 };


 chosen {
  bootargs = "console=tty0 console=ttyMT0,921600n1 root=/dev/ram initrd=0x44000000,0x4B434E loglevel=8";



  atag,videolfb-fb_base_h = <0x0>;
  atag,videolfb-fb_base_l = <0x7E800000>;
  atag,videolfb-islcmfound = <1>;

  atag,videolfb-islcm_inited = <0>;
  atag,videolfb-fps= <6000>;
  atag,videolfb-vramSize= <0x01800000>;
  atag,videolfb-lcmname= "nt35695_fhd_dsi_cmd_truly_nt50358_drv";
 };
 led0:led@0 {
  compatible = "mediatek,red";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led1:led@1 {
  compatible = "mediatek,test-led";
  led_mode = <3>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led2:led@2 {
  compatible = "mediatek,blue";
  led_mode = <3>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led3:led@3 {
  compatible = "mediatek,jogball-backlight";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led4:led@4 {
  compatible = "mediatek,keyboard-backlight";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led5:led@5 {
  compatible = "mediatek,button-backlight";
  led_mode = <0>;
  data = <3>;
  pwm_config = <0 0 0 0 0>;
 };
 led6:led@6 {
  compatible = "mediatek,lcd-backlight";
  led_mode = <4>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 vibrator0:vibrator@0 {
  compatible = "mediatek,vibrator";
  vib_timer = <25>;
  vib_limit = <9>;
  vib_vol= <6>;
 };


 cust_accel@0 {
  compatible = "mediatek,bmi120_new";
  i2c_num = <1>;
  i2c_addr = <0x6A 0 0 0>;
  direction = <2>;
  power_id = <0xffff>;
  power_vol = <0>;
  firlen = <0>;
  is_batch_supported = <0>;
 };



 cust_alsps@0 {
  compatible = "mediatek,ltr579-new";
  i2c_num = <1>;
  i2c_addr = <0x53 0 0 0>;
  polling_mode_ps = <0>;
  polling_mode_als = <1>;
  power_id = <0xffff>;
  power_vol = <0>;

              als_level = <0 3 10 30 100 200 350 500 800 1200 2000 4000 10000 30000 57937>;

             als_value = <0 8 25 65 110 170 320 450 730 1020 1800 3600 8500 26000 40000 40000>;
  ps_threshold_high = <200>;
  ps_threshold_low = <120>;
  is_batch_supported_ps = <1>;
  is_batch_supported_als = <1>;
 };



 cust_mag@0 {
  compatible = "mediatek,mmc3524x";
  i2c_num = <1>;
  i2c_addr = <0x30 0 0 0>;
  direction = <4>;
  power_id = <0xffff>;
  power_vol = <0>;

 };



 cust_gyro@0 {
  compatible = "mediatek,bmi120gy_new";
  i2c_num = <1>;
  i2c_addr = <0x68 0 0 0>;
  direction = <2>;
  power_id = <0xffff>;
  power_vol = <0>;
  firlen = <0>;
  is_batch_supported = <0>;
 };


 cust_baro {
  compatible = "mediatek,bmp280new";
  i2c_num = <1>;

  direction = <0>;
  power_id = <0xffff>;
  power_vol = <0>;
  firlen = <32>;
  is_batch_supported = <0>;
 };


 tfa9890@0 {
   compatible = "mediatek,mtksmartpa";

  };
 ts3a225e:mediatek,audio_switch {
   compatible = "mediatek,audio_switch";
  };



};
&accdet {
  accdet-mic-vol = <7>;
  headset-mode-setting = <0x500 0x500 1 0x3F0 0x800 0x800 0x2000>;
  accdet-plugout-debounce = <20>;

  accdet-mic-mode = <1>;

  headset-three-key-threshold = <0 80 190 500>;

  headset-four-key-threshold = <0 58 121 192 450>;
};


&touch {
 tpd-resolution = <1080 1920>;
 interrupt-parent = <&eintc>;
 interrupts = <1 2>;
 debounce = <1 0>;
 use-tpd-button = <1>;
 tpd-key-num = <3>;
 tpd-key-local= <139 172 158 0>;
 tpd-key-dim-local = <90 883 100 40 230 883 100 40 370 883 100 40 0 0 0 0>;
 tpd-max-touch-num = <5>;
 tpd-filter-enable = <1>;
 tpd-filter-pixel-density = <146>;
 tpd-filter-custom-prameters = <0 0 0 0 0 0 0 0 0 0 0 0>;
 tpd-filter-custom-speed = <0 0 0>;
 pinctrl-names = "default", "state_eint_as_int", "state_eint_output0", "state_eint_output1",
  "state_rst_output0", "state_rst_output1";
 pinctrl-0 = <&ctp_pins_default>;
 pinctrl-1 = <&ctp_pins_eint_as_int>;
 pinctrl-2 = <&ctp_pins_eint_output0>;
 pinctrl-3 = <&ctp_pins_eint_output1>;
 pinctrl-4 = <&ctp_pins_rst_output0>;
 pinctrl-5 = <&ctp_pins_rst_output1>;
 status = "okay";
};
&pio {
 ctp_pins_default: eint0default {
 };
 ctp_pins_eint_as_int: eint@0 {
  pins_cmd_dat {
   pins = <(((1) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
  };
 };
 ctp_pins_eint_output0: eintoutput0 {
  pins_cmd_dat {
   pins = <(((1) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 ctp_pins_eint_output1: eintoutput1 {
  pins_cmd_dat {
   pins = <(((1) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 ctp_pins_rst_output0: rstoutput0 {
  pins_cmd_dat {
   pins = <(((10) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 ctp_pins_rst_output1: rstoutput1 {
  pins_cmd_dat {
   pins = <(((10) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
};



&pio {
 camera_pins_cam0_rst0: cam0@0 {
     pins_cmd_dat {
   pins = <(((107) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam0_rst1: cam0@1 {
     pins_cmd_dat {
   pins = <(((107) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_cam0_pnd0: cam0@2 {
     pins_cmd_dat {
   pins = <(((110) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam0_pnd1: cam0@3 {
     pins_cmd_dat {
   pins = <(((110) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_cam1_rst0: cam1@0 {
     pins_cmd_dat {
   pins = <(((108) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam1_rst1: cam1@1 {
     pins_cmd_dat {
   pins = <(((108) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_cam1_pnd0: cam1@2 {
     pins_cmd_dat {
   pins = <(((111) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam1_pnd1: cam1@3 {
     pins_cmd_dat {
   pins = <(((111) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 main_camera_flash_ENT_0: cam@0 {
  pins_cmd_dat {
   pins = <(((8) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 main_camera_flash_ENT_1: cam@1 {
  pins_cmd_dat {
   pins = <(((8) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 main_camera_flash_ENT_2: cam@2 {
  pins_cmd_dat {
   pins = <(((9) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
                };
 };
 main_camera_flash_ENT_3: cam@3 {
  pins_cmd_dat {
   pins = <(((9) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
                };
 };
 main_camera_flash_ENF_0: cam@4{
  pins_cmd_dat {
   pins = <(((19) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 main_camera_flash_ENF_1: cam@5 {
  pins_cmd_dat {
   pins = <(((19) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 main_camera_flash_ENF_2: cam@6 {
  pins_cmd_dat {
   pins = <(((9) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 main_camera_flash_ENF_3: cam@7{
  pins_cmd_dat {
   pins = <(((9) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
camera_pins_cam_ldo_vcama_0: cam0@0 {
     pins_cmd_dat {
   pins = <(((83) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam_ldo_vcama_1: cam0@1 {
     pins_cmd_dat {
   pins = <(((83) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_default: camdefault {
 };

};

&kd_camera_hw1 {
 pinctrl-names = "default",
   "cam0_rst0", "cam0_rst1", "cam0_pnd0", "cam0_pnd1",
   "cam1_rst0", "cam1_rst1", "cam1_pnd0", "cam1_pnd1",
   "flash_ENT0", "flash_ENT1", "flash_ENT2", "flash_ENT3","flash_ENF0", "flash_ENF1","flash_ENF2", "flash_ENF3","cam_ldo_vcama_0", "cam_ldo_vcama_1";


 pinctrl-0 = <&camera_pins_default>;
 pinctrl-1 = <&camera_pins_cam0_rst0>;
 pinctrl-2 = <&camera_pins_cam0_rst1>;
 pinctrl-3 = <&camera_pins_cam0_pnd0>;
 pinctrl-4 = <&camera_pins_cam0_pnd1>;
 pinctrl-5 = <&camera_pins_cam1_rst0>;
 pinctrl-6 = <&camera_pins_cam1_rst1>;
 pinctrl-7 = <&camera_pins_cam1_pnd0>;
 pinctrl-8 = <&camera_pins_cam1_pnd1>;
 pinctrl-9 = <&main_camera_flash_ENT_0>;
 pinctrl-10 = <&main_camera_flash_ENT_1>;
 pinctrl-11 = <&main_camera_flash_ENT_2>;
 pinctrl-12 = <&main_camera_flash_ENT_3>;
 pinctrl-13 = <&main_camera_flash_ENF_0>;
 pinctrl-14 = <&main_camera_flash_ENF_1>;
 pinctrl-15 = <&main_camera_flash_ENF_2>;
 pinctrl-16 = <&main_camera_flash_ENF_3>;
 pinctrl-17 = <&camera_pins_cam_ldo_vcama_0>;
 pinctrl-18 = <&camera_pins_cam_ldo_vcama_1>;
 status = "okay";

};


&pio {
 alsps_intpin_cfg: alspspincfg {

  pins_cmd_dat {
   pins = <(((6) << 8) | 0)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };

 alsps_intpin_default: alspsdefaultcfg {
  pins_cmd_dat {
   pins = <(((6) << 8) | 0)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };

 gyro_intpin_cfg: gyropincfg {

  pins_cmd_dat {
   pins = <(((4) << 8) | 0)>;
   slew-rate = <0>;
   bias-pull-down = <00>;
  };
 };

 gyro_intpin_default: gyrodefaultcfg {

 };
};

&alsps {
 pinctrl-names = "pin_default", "pin_cfg";
 pinctrl-0 = <&alsps_intpin_default>;
 pinctrl-1 = <&alsps_intpin_cfg>;
 status = "okay";
};

&gyroscope {
 pinctrl-names = "pin_default", "pin_cfg";
 pinctrl-0 = <&gyro_intpin_default>;
 pinctrl-1 = <&gyro_intpin_cfg>;
 status = "okay";
};


&pio {

 mtkfb_pins_mode_te_gpio: mode_te_gpio {
  pins_cmd_dat {
   pins = <(((44) << 8) | 0)>;
  };
 };

 mtkfb_pins_mode_te_te: mode_te_te {
  pins_cmd_dat {
   pins = <(((44) << 8) | 1)>;
  };
 };

 mtkfb_pins_lcm_reset0: lcm_rst_out0_gpio {
  pins_cmd_dat {
   pins = <(((158) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 mtkfb_pins_lcm_reset1: lcm_rst_out1_gpio {
  pins_cmd_dat {
   pins = <(((158) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 mtkfb_pins_lcd_bias_enp0: lcd_bias_enp0_gpio {
  pins_cmd_dat {
   pins = <(((53) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 mtkfb_pins_lcd_bias_enp1: lcd_bias_enp1_gpio {
  pins_cmd_dat {
   pins = <(((53) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };


 mtkfb_pins_lcd_bias_enn0: lcd_bias_enn0_gpio {
  pins_cmd_dat {
   pins = <(((104) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 mtkfb_pins_lcd_bias_enn1: lcd_bias_enn1_gpio {
  pins_cmd_dat {
   pins = <(((104) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 mtkfb_pins_lcd_vddi_en0: lcd_vddi_en0_gpio {
  pins_cmd_dat {
   pins = <(((61) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 mtkfb_pins_lcd_vddi_en1: lcd_vddi_en1_gpio {
  pins_cmd_dat {
   pins = <(((61) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };


 mtkfb_pins_default: default {
 };
};

&mtkfb {
 pinctrl-names = "default", "mode_te_gpio", "mode_te_te", "lcm_rst_out0_gpio",

 "lcm_rst_out1_gpio", "lcd_bias_enp0_gpio", "lcd_bias_enp1_gpio",
 "lcd_bias_enn0_gpio", "lcd_bias_enn1_gpio", "lcd_vddi_en0_gpio", "lcd_vddi_en1_gpio";
 pinctrl-0 = <&mtkfb_pins_default>;
 pinctrl-1 = <&mtkfb_pins_mode_te_gpio>;
 pinctrl-2 = <&mtkfb_pins_mode_te_te>;
 pinctrl-3 = <&mtkfb_pins_lcm_reset0>;
 pinctrl-4 = <&mtkfb_pins_lcm_reset1>;
 pinctrl-5 = <&mtkfb_pins_lcd_bias_enp0>;
 pinctrl-6 = <&mtkfb_pins_lcd_bias_enp1>;
 pinctrl-7 = <&mtkfb_pins_lcd_bias_enn0>;
 pinctrl-8 = <&mtkfb_pins_lcd_bias_enn1>;
 pinctrl-9 = <&mtkfb_pins_lcd_vddi_en0>;
 pinctrl-10 = <&mtkfb_pins_lcd_vddi_en1>;

 status = "okay";
};

&pio {
 consys_pins_default: default {
 };

 gpslna_pins_init: gpslna@0 {
  pins_cmd_dat {
   pins = <(((114) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
   output-low;
  };
 };

 gpslna_pins_oh: gpslna@1 {
  pins_cmd_dat {
   pins = <(((114) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 gpslna_pins_ol: gpslna@2 {
  pins_cmd_dat {
   pins = <(((114) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
};

&consys {
 pinctrl-names = "default", "gps_lna_state_init", "gps_lna_state_oh", "gps_lna_state_ol";
 pinctrl-0 = <&consys_pins_default>;
 pinctrl-1 = <&gpslna_pins_init>;
 pinctrl-2 = <&gpslna_pins_oh>;
 pinctrl-3 = <&gpslna_pins_ol>;
 status = "okay";
};



&pio {
 pcfg_combo_pmu_en_pull_dis_cfgs:cfg_gpio22_model_pull_dis {
  combo_pins {
   pins = <(((22) << 8) | 0)>;
   bias-disable;
  };
 };
 pcfg_combo_pmu_en_in_pulldown_cfgs:cfg_gpio22_model_in_pulldown {
  combo_pins {
   pins = <(((22) << 8) | 0)>;
   bias-pull-down;
  };
 };
 pcfg_combo_rst_pull_dis_cfgs:cfg_gpio21_model_in_pull_dis {
  combo_pins {
   pins = <(((21) << 8) | 0)>;
   bias-disable;
  };
 };
 pcfg_combo_wifi_eint_in_pull_dis_cfgs:cfg_gpio18_model_in_pull_dis {
  combo_pins {
   pins = <(((18) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
  };
 };
 pcfg_combo_wifi_eint_in_pullup_cfgs:cfg_gpio18_model_in_pullup {
  combo_pins {
   pins = <(((18) << 8) | 0)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };
 pcfg_combo_urxd_uart_pull_dis_cfgs:cfg_gpio118_model_pull_dis {
  combo_pins {
   pins = <(((118) << 8) | 2)>;
   bias-disable;
  };
 };
 pcfg_combo_urxd_gpio_in_pullup_cfgs:cfg_gpio118_model_in_pullup {
  combo_pins {
   pins = <(((118) << 8) | 2)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };
 pcfg_combo_urxd_gpio_in_pull_dis_cfgs:cfg_gpio118_model_in_pull_dis {
  combo_pins {
   pins = <(((118) << 8) | 2)>;
   slew-rate = <0>;
   bias-disable;
  };
 };
 pcfg_combo_utxd_uart_pull_dis_cfgs:cfg_gpio117_model_pull_dis {
  combo_pins {
   pins = <(((117) << 8) | 2)>;
   bias-disable;
  };
 };
 pcfg_combo_pcm_daiclk_pull_dis_cfgs:cfg_gpio14_mode5_pull_dis {
  combo_pins {
   pins = <(((14) << 8) | 2)>;
   bias-disable;
  };
 };
 pcfg_combo_pcm_daipcmin_pull_dis_cfgs:cfg_gpio16_mode5_pull_dis {
  combo_pins {
   pins = <(((16) << 8) | 2)>;
   bias-disable;
  };
 };
 pcfg_combo_pcm_daipcmout_pull_dis_cfgs:cfg_gpio15_mode4_pull_dis {
  combo_pins {
   pins = <(((15) << 8) | 2)>;
   bias-disable;
  };
 };
 pcfg_combo_pcm_daisync_pull_dis_cfgs:cfg_gpio13_mode4_pull_dis {
  combo_pins {
   pins = <(((13) << 8) | 2)>;
   bias-disable;
  };
 };
 pcfg_combo_gps_lna_pull_dis_cfgs:cfg_gpio114_model_in_pull_dis {
  combo_pins {
   pins = <(((114) << 8) | 0)>;
   bias-disable;
  };
 };
 pcfg_combo_gps_sync_pull_dis_cfgs:cfg_gpio121_mode6_pull_dis {
  combo_pins {
   pins = <(((121) << 8) | 2)>;
   bias-disable;
  };
 };
};
&connectivity{
 pinctrl-names = "gpio_pmu_en_pull_dis",
  "gpio_pmu_en_in_pulldown",
  "gpio_rst_pull_dis",
  "gpio_wifi_eint_in_pull_dis",
  "gpio_wifi_eint_in_pullup",
  "gpio_urxd_uart_pull_dis",
  "gpio_urxd_gpio_in_pullup",
  "gpio_urxd_gpio_in_pull_dis",
  "gpio_utxd_uart_pull_dis",
  "gpio_pcm_daiclk_pull_dis",
  "gpio_pcm_daipcmin_pull_dis",
  "gpio_pcm_daipcmout_pull_dis",
  "gpio_pcm_daisync_pull_dis",
  "gpio_gps_lna_pull_dis",
  "gpio_gps_sync_pull_dis";
 pinctrl-0 = <&pcfg_combo_pmu_en_pull_dis_cfgs>;
 pinctrl-1 = <&pcfg_combo_pmu_en_in_pulldown_cfgs>;
 pinctrl-2 = <&pcfg_combo_rst_pull_dis_cfgs>;
 pinctrl-3 = <&pcfg_combo_wifi_eint_in_pull_dis_cfgs>;
 pinctrl-4 = <&pcfg_combo_wifi_eint_in_pullup_cfgs>;
 pinctrl-5 = <&pcfg_combo_urxd_uart_pull_dis_cfgs>;
 pinctrl-6 = <&pcfg_combo_urxd_gpio_in_pullup_cfgs>;
 pinctrl-7 = <&pcfg_combo_urxd_gpio_in_pull_dis_cfgs>;
 pinctrl-8 = <&pcfg_combo_utxd_uart_pull_dis_cfgs>;
 pinctrl-9 = <&pcfg_combo_pcm_daiclk_pull_dis_cfgs>;
 pinctrl-10 = <&pcfg_combo_pcm_daipcmin_pull_dis_cfgs>;
 pinctrl-11 = <&pcfg_combo_pcm_daipcmout_pull_dis_cfgs>;
 pinctrl-12 = <&pcfg_combo_pcm_daisync_pull_dis_cfgs>;
 pinctrl-13 = <&pcfg_combo_gps_lna_pull_dis_cfgs>;
 pinctrl-14 = <&pcfg_combo_gps_sync_pull_dis_cfgs>;
};

&mmc2 {
  status = "okay";
};


&audgpio {
 pinctrl-names = "default", "audpmicclk-mode0", "audpmicclk-mode1",
  "audi2s1-mode0", "audi2s1-mode1", "extamp-pullhigh", "extamp-pulllow",
  "extamp2-pullhigh", "extamp2-pulllow", "rcvspk-pullhigh",
  "rcvspk-pulllow","hpdepop-pullhigh","hpdepop-pulllow";
 pinctrl-0 = <&aud_pins_default>;
 pinctrl-1 = <&aud_pins_pmicclk_mode0>;
 pinctrl-2 = <&aud_pins_pmicclk_mode1>;
 pinctrl-3 = <&aud_pins_i2s1_mode0>;
 pinctrl-4 = <&aud_pins_i2s1_mode1>;
 pinctrl-5 = <&aud_pins_extamp_high>;
 pinctrl-6 = <&aud_pins_extamp_low>;
 pinctrl-7 = <&aud_pins_extamp2_high>;
 pinctrl-8 = <&aud_pins_extamp2_low>;
 pinctrl-9 = <&aud_pins_rcvspk_high>;
 pinctrl-10 = <&aud_pins_rcvspk_low>;
 pinctrl-11 = <&aud_pins_hpdepop_high>;
 pinctrl-12 = <&aud_pins_hpdepop_low>;
 status = "okay";
};

&pio {
 aud_pins_default: audiodefault {
 };

 aud_pins_pmicclk_mode0: pmicclkmode0 {
  pins_cmd0_dat {
   pins = <(((149) << 8) | 0)>;
  };
  pins_cmd1_dat {
   pins = <(((150) << 8) | 0)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
  pins_cmd2_dat {
   pins = <(((151) << 8) | 0)>;
  };
 };

 aud_pins_pmicclk_mode1: pmicclkmode1 {
  pins_cmd0_dat {
   pins = <(((149) << 8) | 1)>;
  };
  pins_cmd1_dat {
   pins = <(((150) << 8) | 1)>;
  };
  pins_cmd2_dat {
   pins = <(((151) << 8) | 1)>;
  };
 };

 aud_pins_i2s1_mode0: audi2s1mode0 {
  pins_cmd0_dat {
   pins = <(((7) << 8) | 0)>;
  };
  pins_cmd1_dat {
   pins = <(((6) << 8) | 0)>;
  };
  pins_cmd2_dat {
   pins = <(((5) << 8) | 0)>;
  };
 };

 aud_pins_i2s1_mode1: audi2s1mode1 {
  pins_cmd0_dat {
   pins = <(((7) << 8) | 2)>;
  };
  pins_cmd1_dat {
   pins = <(((6) << 8) | 2)>;
  };
  pins_cmd2_dat {
   pins = <(((5) << 8) | 2)>;
  };
 };

 aud_pins_extamp_high: audexamphigh {
  pins_cmd_dat {
   pins = <(((115) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 aud_pins_extamp_low: audexamplow {
  pins_cmd_dat {
   pins = <(((115) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 aud_pins_extamp2_high: audexam2phigh {
  pins_cmd_dat {
   pins = <(((54) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 aud_pins_extamp2_low: audexamp2low {
  pins_cmd_dat {
   pins = <(((54) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 aud_pins_rcvspk_high: audrcvspkhigh {
  pins_cmd_dat {
   pins = <(((120) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 aud_pins_rcvspk_low: audrcvspklow {
  pins_cmd_dat {
   pins = <(((120) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 aud_pins_hpdepop_high: audhpdepophigh {
  pins_cmd_dat {
   pins = <(((24) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 aud_pins_hpdepop_low: audhpdepoplow {
  pins_cmd_dat {
   pins = <(((24) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
};



&apuart0 {
 pinctrl-names = "uart0_gpio_default",
   "uart0_rx_set",
   "uart0_rx_clear",
   "uart0_tx_set",
   "uart0_tx_clear";
 pinctrl-0 = <&uart0_gpio_def_cfg>;
 pinctrl-1 = <&uart0_rx_set_cfg>;
 pinctrl-2 = <&uart0_rx_clr_cfg>;
 pinctrl-3 = <&uart0_tx_set_cfg>;
 pinctrl-4 = <&uart0_tx_clr_cfg>;
 status = "okay";
};

&pio {


 uart0_gpio_def_cfg:uart0gpiodefault {

 };
 uart0_rx_set_cfg:uart0_rx_set@gpio105 {
  pins_cmd_dat {
   pins = <(((105) << 8) | 1)>;
  };
 };
 uart0_rx_clr_cfg:uart0_rx_clear@gpio105 {
  pins_cmd_dat {
   pins = <(((105) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 uart0_tx_set_cfg:uart0_tx_set@gpio106 {
  pins_cmd_dat {
   pins = <(((106) << 8) | 1)>;
  };
 };
 uart0_tx_clr_cfg:uart0_tx_clear@gpio106 {
  pins_cmd_dat {
   pins = <(((106) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
};
# 1004 "arch/arm64/boot/dts/kungfu_m.dts"
&pio {
 iddig_default: iddig_default {
 };

 gpio23_mode1_iddig: iddig_init {
  pins_cmd_dat {
   pins = <(((23) << 8) | 2)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };
};

&pio {
 drvvbus_default: drvvbus_default {
 };

 gpio43_mode1_drvvbus_low: drvvbus_low {
  pins_cmd_dat {
   pins = <(((43) << 8) | 1)>;
   slew-rate = <1>;
   output-low;
  };
 };

 gpio43_mode1_drvvbus_high: drvvbus_high {
  pins_cmd_dat {
   pins = <(((43) << 8) | 1)>;
   slew-rate = <1>;
   output-high;
  };
 };
};

&usb0 {
 pinctrl-names = "iddig_default", "iddig_init";
 pinctrl-0 = <&iddig_default>;
 pinctrl-1 = <&gpio23_mode1_iddig>;
 status = "okay";
};

&xhci0 {
 pinctrl-names = "drvvbus_default", "drvvbus_low", "drvvbus_high";
 pinctrl-0 = <&drvvbus_default>;
 pinctrl-1 = <&gpio43_mode1_drvvbus_low>;
 pinctrl-2 = <&gpio43_mode1_drvvbus_high>;
 status = "okay";
};

&i2c1 {

 gyro@68 {
  compatible = "mediatek,gyro";
  reg = <0x69>;
  status = "okay";
 };

 gsensor@68 {
  compatible = "mediatek,gsensor";
  reg = <0x68>;
  status = "okay";
 };


 gyro_m@6A {
  compatible = "mediatek,bmi120gy_new";
  i2c_num = <1>;
  reg = <0x68>;
  direction = <2>;
  status = "okay";
 };

 gensor_m@68 {
  compatible = "mediatek,bmi120_new";
  i2c_num = <1>;
  reg = <0x6A>;
  direction = <2>;
  status = "okay";
 };



 msensor@30 {
  compatible = "mediatek,msensor";
  i2c_num = <1>;
  reg = <0x30>;
  status = "okay";
 };



 ALSPS@53 {
  compatible = "mediatek,alsps";
  reg = <0x53>;
  status = "okay";
 };


 strobe_main1@6f{
  compatible = "mediatek,strobe_main1";
  reg = <0x6f>;
 };

};


&i2c2 {

GT24c64a@50 {
   compatible = "mediatek,GT24c64a";
   reg = <0x50>;
   status = "okay";
  };
};

&i2c1{
  camera_sub_lenovo@7f {
   compatible = "mediatek,camera_sub_lenovo";
   reg = <0x7f>;
   status = "okay";
  };


};
# 1188 "arch/arm64/boot/dts/kungfu_m.dts"
&i2c0 {
 cap_touch@38 {
  compatible = "mediatek,cap_touch_cust";
  reg = <0x38>;
 };

 i2c_lcd_bias@3e {
  compatible = "mediatek,i2c_lcd_bias";
  reg = <0x3e>;
 };

};


&i2c3 {
 fusb301@25 {
  status = "okay";
  compatible = "fc,fusb301";
  reg = <0x25>;
  vusb-supply = <&mt_pmic_vusb33_ldo_reg>;
  interrupt-parent = <&eintc>;
  interrupts = <24 0x2>;
  debounce = <24 0>;
  fusb301,int-gpio = <&pio 24 0>;
  fusb301,init-mode = /bits/ 8 <32>;
  fusb301,drp-toggle-time = /bits/ 8 <0>;
  fusb301,host-current = /bits/ 8 <1>;
  fusb301,use-try-snk-emulation;
  fusb301,ttry-timer-value = <250 600>;
  fusb301,ccdebounce-timer-value = <20 200>;
 };

 tusb301@67 {
  status = "okay";
  compatible = "tusb320";
  reg = <0x67>;
  interrupt-parent = <&eintc>;
  interrupts = <24 0x2>;
  debounce = <24 0>;
  tusb320,int-gpio = <&pio 24 0>;
 };
};



&spi0 {
 fpc1020@0 {
  status = "ok";
  compatible = "fpc,fpc1020";
  reg = <1>;
  spi-max-frequency = <4800000>;
  input-device-name = "fpc1020";
  fpc,gpio_rst = <116>;
  fpc,gpio_irq = <12>;
  fpc,use_fpc2050 = <1>;
  fpc,enable-on-boot;
  fpc,enable-wakeup;

  fpc,event-type = <4>;
  fpc,event-code = <4>;
 };
};

&eintc {
 fpc_int@12 {
  compatible = "mediatek, fpc_int-eint";
  interrupt-parent = <&eintc>;
  interrupts = <12 1>;
  debounce = <12 1000>;
 };
};
