{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668000731163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668000731163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 08:32:11 2022 " "Processing started: Wed Nov 09 08:32:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668000731163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668000731163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory_Test -c Memory_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory_Test -c Memory_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668000731163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668000731523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitales_2/proyecto_ram-rom/outputs_ports/outputs_ports1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitales_2/proyecto_ram-rom/outputs_ports/outputs_ports1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Outputs_Ports1-Outputs_Ports1_arch " "Found design unit 1: Outputs_Ports1-Outputs_Ports1_arch" {  } { { "Digitales_2/Proyecto_RAM-ROM/Outputs_Ports/Outputs_Ports1.vhd" "" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Digitales_2/Proyecto_RAM-ROM/Outputs_Ports/Outputs_Ports1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668000731913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Outputs_Ports1 " "Found entity 1: Outputs_Ports1" {  } { { "Digitales_2/Proyecto_RAM-ROM/Outputs_Ports/Outputs_Ports1.vhd" "" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Digitales_2/Proyecto_RAM-ROM/Outputs_Ports/Outputs_Ports1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668000731913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668000731913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitales_2/proyecto_ram-rom/memoriarom/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitales_2/proyecto_ram-rom/memoriarom/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaROM-MemoriaROM_arch " "Found design unit 1: MemoriaROM-MemoriaROM_arch" {  } { { "Digitales_2/Proyecto_RAM-ROM/MEMORIAROM/MemoriaROM.vhd" "" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Digitales_2/Proyecto_RAM-ROM/MEMORIAROM/MemoriaROM.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668000731913 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaROM " "Found entity 1: MemoriaROM" {  } { { "Digitales_2/Proyecto_RAM-ROM/MEMORIAROM/MemoriaROM.vhd" "" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Digitales_2/Proyecto_RAM-ROM/MEMORIAROM/MemoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668000731913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668000731913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitales_2/proyecto_ram-rom/memoria_ram/ram_16x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitales_2/proyecto_ram-rom/memoria_ram/ram_16x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_16x8_sync-RAM_16x8_arch " "Found design unit 1: RAM_16x8_sync-RAM_16x8_arch" {  } { { "Digitales_2/Proyecto_RAM-ROM/Memoria_Ram/RAM_16x8_sync.vhd" "" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Digitales_2/Proyecto_RAM-ROM/Memoria_Ram/RAM_16x8_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668000731929 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_16x8_sync " "Found entity 1: RAM_16x8_sync" {  } { { "Digitales_2/Proyecto_RAM-ROM/Memoria_Ram/RAM_16x8_sync.vhd" "" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Digitales_2/Proyecto_RAM-ROM/Memoria_Ram/RAM_16x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668000731929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668000731929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Test-Memory_Test_arch " "Found design unit 1: Memory_Test-Memory_Test_arch" {  } { { "Memory_Test.vhd" "" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Memory_Test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668000731929 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Test " "Found entity 1: Memory_Test" {  } { { "Memory_Test.vhd" "" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Memory_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668000731929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668000731929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memory_Test " "Elaborating entity \"Memory_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668000731960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaROM MemoriaROM:U1 " "Elaborating entity \"MemoriaROM\" for hierarchy \"MemoriaROM:U1\"" {  } { { "Memory_Test.vhd" "U1" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Memory_Test.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668000731976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_16x8_sync RAM_16x8_sync:U2 " "Elaborating entity \"RAM_16x8_sync\" for hierarchy \"RAM_16x8_sync:U2\"" {  } { { "Memory_Test.vhd" "U2" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Memory_Test.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668000731976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Outputs_Ports1 Outputs_Ports1:U3 " "Elaborating entity \"Outputs_Ports1\" for hierarchy \"Outputs_Ports1:U3\"" {  } { { "Memory_Test.vhd" "U3" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Memory_Test.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668000731992 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_16x8_sync:U2\|RW " "RAM logic \"RAM_16x8_sync:U2\|RW\" is uninferred due to asynchronous read logic" {  } { { "Digitales_2/Proyecto_RAM-ROM/Memoria_Ram/RAM_16x8_sync.vhd" "RW" { Text "C:/Users/Logicos/Documents/Digitales_2_CJ/Digitales_2/Proyecto_RAM-ROM/Memoria_Ram/RAM_16x8_sync.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1668000732195 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1668000732195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668000733685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668000737729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668000737729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3873 " "Implemented 3873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668000738104 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668000738104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3782 " "Implemented 3782 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668000738104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668000738104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668000738135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 09 08:32:18 2022 " "Processing ended: Wed Nov 09 08:32:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668000738135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668000738135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668000738135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668000738135 ""}
