\hypertarget{struct__hw__mcm}{}\section{\+\_\+hw\+\_\+mcm Struct Reference}
\label{struct__hw__mcm}\index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}


All M\+CM module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcm.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}8\mbox{]}\hypertarget{struct__hw__mcm_a92787da0997688914100f35aac366728}{}\label{struct__hw__mcm_a92787da0997688914100f35aac366728}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__mcm__plasc}{hw\+\_\+mcm\+\_\+plasc\+\_\+t} \hyperlink{struct__hw__mcm_ab2a19c143794d39a2229b3df90b540ac}{P\+L\+A\+SC}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__mcm__plamc}{hw\+\_\+mcm\+\_\+plamc\+\_\+t} \hyperlink{struct__hw__mcm_a4e079f3fd83c37f73d324e6ff6dcde17}{P\+L\+A\+MC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__mcm__cr}{hw\+\_\+mcm\+\_\+cr\+\_\+t} \hyperlink{struct__hw__mcm_a8d7d6eab73eb82ceaa97e4e45111b141}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__mcm__iscr}{hw\+\_\+mcm\+\_\+iscr\+\_\+t} \hyperlink{struct__hw__mcm_a310f77d82632d377ce7ea9567acd147f}{I\+S\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__mcm__etbcc}{hw\+\_\+mcm\+\_\+etbcc\+\_\+t} \hyperlink{struct__hw__mcm_a90356afbefdcbceef2f39f0fe03737af}{E\+T\+B\+CC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__mcm__etbrl}{hw\+\_\+mcm\+\_\+etbrl\+\_\+t} \hyperlink{struct__hw__mcm_ae5c97c5ce711df944d6ad5faaec4ceb7}{E\+T\+B\+RL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__mcm__etbcnt}{hw\+\_\+mcm\+\_\+etbcnt\+\_\+t} \hyperlink{struct__hw__mcm_a8fb53896a3eef0950171f7be2e0d7e11}{E\+T\+B\+C\+NT}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved1} \mbox{[}16\mbox{]}\hypertarget{struct__hw__mcm_a91eb60c086443fc439a3da4580f98c9d}{}\label{struct__hw__mcm_a91eb60c086443fc439a3da4580f98c9d}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__mcm__pid}{hw\+\_\+mcm\+\_\+pid\+\_\+t} \hyperlink{struct__hw__mcm_a475d7d2a5da2fa95dc65b2767dd6ff3c}{P\+ID}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All M\+CM module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}!CR@{CR}}
\index{CR@{CR}!\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mcm\+\_\+cr\+\_\+t} \+\_\+hw\+\_\+mcm\+::\+CR}\hypertarget{struct__hw__mcm_a8d7d6eab73eb82ceaa97e4e45111b141}{}\label{struct__hw__mcm_a8d7d6eab73eb82ceaa97e4e45111b141}
\mbox{[}0xC\mbox{]} Control Register \index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}!E\+T\+B\+CC@{E\+T\+B\+CC}}
\index{E\+T\+B\+CC@{E\+T\+B\+CC}!\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}
\subsubsection[{\texorpdfstring{E\+T\+B\+CC}{ETBCC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mcm\+\_\+etbcc\+\_\+t} \+\_\+hw\+\_\+mcm\+::\+E\+T\+B\+CC}\hypertarget{struct__hw__mcm_a90356afbefdcbceef2f39f0fe03737af}{}\label{struct__hw__mcm_a90356afbefdcbceef2f39f0fe03737af}
\mbox{[}0x14\mbox{]} E\+TB Counter Control register \index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}!E\+T\+B\+C\+NT@{E\+T\+B\+C\+NT}}
\index{E\+T\+B\+C\+NT@{E\+T\+B\+C\+NT}!\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}
\subsubsection[{\texorpdfstring{E\+T\+B\+C\+NT}{ETBCNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+mcm\+\_\+etbcnt\+\_\+t} \+\_\+hw\+\_\+mcm\+::\+E\+T\+B\+C\+NT}\hypertarget{struct__hw__mcm_a8fb53896a3eef0950171f7be2e0d7e11}{}\label{struct__hw__mcm_a8fb53896a3eef0950171f7be2e0d7e11}
\mbox{[}0x1C\mbox{]} E\+TB Counter Value register \index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}!E\+T\+B\+RL@{E\+T\+B\+RL}}
\index{E\+T\+B\+RL@{E\+T\+B\+RL}!\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}
\subsubsection[{\texorpdfstring{E\+T\+B\+RL}{ETBRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mcm\+\_\+etbrl\+\_\+t} \+\_\+hw\+\_\+mcm\+::\+E\+T\+B\+RL}\hypertarget{struct__hw__mcm_ae5c97c5ce711df944d6ad5faaec4ceb7}{}\label{struct__hw__mcm_ae5c97c5ce711df944d6ad5faaec4ceb7}
\mbox{[}0x18\mbox{]} E\+TB Reload register \index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}!I\+S\+CR@{I\+S\+CR}}
\index{I\+S\+CR@{I\+S\+CR}!\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}
\subsubsection[{\texorpdfstring{I\+S\+CR}{ISCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mcm\+\_\+iscr\+\_\+t} \+\_\+hw\+\_\+mcm\+::\+I\+S\+CR}\hypertarget{struct__hw__mcm_a310f77d82632d377ce7ea9567acd147f}{}\label{struct__hw__mcm_a310f77d82632d377ce7ea9567acd147f}
\mbox{[}0x10\mbox{]} Interrupt Status Register \index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}!P\+ID@{P\+ID}}
\index{P\+ID@{P\+ID}!\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}
\subsubsection[{\texorpdfstring{P\+ID}{PID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mcm\+\_\+pid\+\_\+t} \+\_\+hw\+\_\+mcm\+::\+P\+ID}\hypertarget{struct__hw__mcm_a475d7d2a5da2fa95dc65b2767dd6ff3c}{}\label{struct__hw__mcm_a475d7d2a5da2fa95dc65b2767dd6ff3c}
\mbox{[}0x30\mbox{]} Process ID register \index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}!P\+L\+A\+MC@{P\+L\+A\+MC}}
\index{P\+L\+A\+MC@{P\+L\+A\+MC}!\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}
\subsubsection[{\texorpdfstring{P\+L\+A\+MC}{PLAMC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+mcm\+\_\+plamc\+\_\+t} \+\_\+hw\+\_\+mcm\+::\+P\+L\+A\+MC}\hypertarget{struct__hw__mcm_a4e079f3fd83c37f73d324e6ff6dcde17}{}\label{struct__hw__mcm_a4e079f3fd83c37f73d324e6ff6dcde17}
\mbox{[}0xA\mbox{]} Crossbar Switch (A\+X\+BS) Master Configuration \index{\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}!P\+L\+A\+SC@{P\+L\+A\+SC}}
\index{P\+L\+A\+SC@{P\+L\+A\+SC}!\+\_\+hw\+\_\+mcm@{\+\_\+hw\+\_\+mcm}}
\subsubsection[{\texorpdfstring{P\+L\+A\+SC}{PLASC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+mcm\+\_\+plasc\+\_\+t} \+\_\+hw\+\_\+mcm\+::\+P\+L\+A\+SC}\hypertarget{struct__hw__mcm_ab2a19c143794d39a2229b3df90b540ac}{}\label{struct__hw__mcm_ab2a19c143794d39a2229b3df90b540ac}
\mbox{[}0x8\mbox{]} Crossbar Switch (A\+X\+BS) Slave Configuration 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
