# Synopsys, Inc. constraint file
# F:/zyd/FPGA/synplify/proj_1.sdc
# Written on Tue Apr 11 21:20:16 2017
# by Synplify Premier with Design Planner, H-2013.03 Scope Editor

#
# Collections
#

#
# Clocks
#

#
# Clock to Clock
#

#
# Inputs/Outputs
#

#
# Registers
#

#
# Delay Paths
#

#
# Attributes
#
define_attribute {p:nADV} {altera_chip_pin_lc} {A10}
define_attribute {p:nE1} {altera_chip_pin_lc} {C8}
define_attribute {p:nWR} {altera_chip_pin_lc} {B8}
define_attribute {p:nRD} {altera_chip_pin_lc} {A7}
define_attribute {p:nWAIT} {altera_chip_pin_lc} {A8}
define_attribute {p:CLK_25M} {altera_chip_pin_lc} {E1}
define_attribute {p:ADDRH[25:16]} {altera_chip_pin_lc} {B9,A9,B10,B12,A12,B11,A11,B5,A5,C6}
define_attribute {p:AD[15:0]} {altera_chip_pin_lc} {E7,F7,D8,E8,F8,F9,E9,C9,D9,E10,C11,D11,A6,B6,B4,A4}
define_attribute {p:DAC_D[11:0]} {altera_chip_pin_lc} {F6,F15,G15,F16,G16,C14,D12,D14,F11,G11,F10,K10}
define_attribute {p:nDAC_CS} {altera_chip_pin_lc} {K12}
define_attribute {p:nDAC_WR} {altera_chip_pin_lc} {J11}
define_attribute {p:samp_complete} {altera_chip_pin_lc} {K11}
define_attribute {p:AC573_LE} {altera_chip_pin_lc} {L14}
define_attribute {p:FPGA_F5} {altera_chip_pin_lc} {F5}
define_attribute {p:FPGA_J6} {altera_chip_pin_lc} {J6}
define_attribute {p:FPGA_P8} {altera_chip_pin_lc} {P8}
define_attribute {p:FPGA_M7} {altera_chip_pin_lc} {M7}
define_attribute {p:FPGA_N2} {altera_chip_pin_lc} {N2}
define_attribute {p:SRAM_D[15:0]} {altera_chip_pin_lc} {D5,D6,C3,D4,E6,D3,F3,E5,F2,D1,G2,F1,J1,G1,K1,J2}
define_attribute {p:SRAM_A[19:0]} {altera_chip_pin_lc} {L1,K2,L2,K8,K5,K6,L3,L4,L6,N3,P3,M6,N5,N6,P6,L7,P2,P1,T2,R1}
define_attribute {p:nSRAM_CE} {altera_chip_pin_lc} {N1}
define_attribute {p:nSRAM_WE} {altera_chip_pin_lc} {R3}
define_attribute {p:nSRAM_OE} {altera_chip_pin_lc} {T3}

#
# I/O Standards
#
define_io_standard               {}

#
# Compile Points
#

#
# Other
#
