<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lcd_spi.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_io_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simple_io_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simple_io_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simple_io_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spi_if.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spi_if.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spi_if.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spi_if.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_if.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spi_if.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spi_if.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spi_if.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spi_if_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_if_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spi_if_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="spi_if_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_if_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1513367532" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1513367532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513367532" xil_pn:in_ck="2303666821500312298" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1513367532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="sckgen.v"/>
      <outfile xil_pn:name="sckgen_tb.v"/>
      <outfile xil_pn:name="shr.v"/>
      <outfile xil_pn:name="shr_tb.v"/>
      <outfile xil_pn:name="simple_io.v"/>
      <outfile xil_pn:name="simple_io_tb.v"/>
      <outfile xil_pn:name="spi_if.v"/>
      <outfile xil_pn:name="spi_if_tb.v"/>
      <outfile xil_pn:name="user_logic.v"/>
    </transform>
    <transform xil_pn:end_ts="1513367532" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3379728537435410867" xil_pn:start_ts="1513367532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513367532" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7309388253382606859" xil_pn:start_ts="1513367532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513367532" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5778457750670745958" xil_pn:start_ts="1513367532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513367532" xil_pn:in_ck="2303666821500312298" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1513367532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="sckgen.v"/>
      <outfile xil_pn:name="sckgen_tb.v"/>
      <outfile xil_pn:name="shr.v"/>
      <outfile xil_pn:name="shr_tb.v"/>
      <outfile xil_pn:name="simple_io.v"/>
      <outfile xil_pn:name="simple_io_tb.v"/>
      <outfile xil_pn:name="spi_if.v"/>
      <outfile xil_pn:name="spi_if_tb.v"/>
      <outfile xil_pn:name="user_logic.v"/>
    </transform>
    <transform xil_pn:end_ts="1513367535" xil_pn:in_ck="2303666821500312298" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8448537638219360295" xil_pn:start_ts="1513367532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simple_io_tb_beh.prj"/>
      <outfile xil_pn:name="simple_io_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1513367535" xil_pn:in_ck="5550562430659519683" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1423342562561112292" xil_pn:start_ts="1513367535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simple_io_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1510859453" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1510859453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510859453" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5721049903452251921" xil_pn:start_ts="1510859453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510859453" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5778457750670745958" xil_pn:start_ts="1510859453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510859453" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1510859453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510859453" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4485407373373379185" xil_pn:start_ts="1510859453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510859453" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1510859453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510859453" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5003114326639839204" xil_pn:start_ts="1510859453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510859467" xil_pn:in_ck="6914236304245067774" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3177543312142290921" xil_pn:start_ts="1510859453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="spi_if.lso"/>
      <outfile xil_pn:name="spi_if.ngc"/>
      <outfile xil_pn:name="spi_if.ngr"/>
      <outfile xil_pn:name="spi_if.prj"/>
      <outfile xil_pn:name="spi_if.stx"/>
      <outfile xil_pn:name="spi_if.syr"/>
      <outfile xil_pn:name="spi_if.xst"/>
      <outfile xil_pn:name="spi_if_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
