{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446696803634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446696803636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  5 07:43:23 2015 " "Processing started: Thu Nov  5 07:43:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446696803636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446696803636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446696803637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446696804139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenSegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.v" "" { Text "/opt/altera/13.0sp1/Mips/clockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/opt/altera/13.0sp1/Mips/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mips.v 1 1 " "Found 1 design units, including 1 entities, in source file Mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips " "Found entity 1: Mips" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_id_reg " "Found entity 1: fetch_id_reg" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804228 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "/opt/altera/13.0sp1/Mips/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1446696804229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "/opt/altera/13.0sp1/Mips/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "/opt/altera/13.0sp1/Mips/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertor_two_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file convertor_two_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertor_two_digit " "Found entity 1: convertor_two_digit" {  } { { "convertor_two_digit.v" "" { Text "/opt/altera/13.0sp1/Mips/convertor_two_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file dataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446696804232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446696804232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Mips.v(25) " "Verilog HDL Implicit Net warning at Mips.v(25): created implicit net for \"clk\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696804232 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mips.v(20) " "Verilog HDL Instantiation warning at Mips.v(20): instance has no name" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1446696804233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips " "Elaborating entity \"Mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446696804300 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] Mips.v(9) " "Output port \"LEDR\[1\]\" at Mips.v(9) has no driver" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446696804308 "|Mips"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..5\] Mips.v(10) " "Output port \"LEDG\[7..5\]\" at Mips.v(10) has no driver" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1446696804308 "|Mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:comb_3 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:comb_3\"" {  } { { "Mips.v" "comb_3" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_offset " "Elaborating entity \"adder\" for hierarchy \"adder:add_offset\"" {  } { { "Mips.v" "add_offset" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:pc_mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:pc_mux\"" {  } { { "Mips.v" "pc_mux" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p1 " "Elaborating entity \"pc\" for hierarchy \"pc:p1\"" {  } { { "Mips.v" "p1" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:ins_mem " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:ins_mem\"" {  } { { "Mips.v" "ins_mem" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804349 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instruction_mem.v(6) " "Verilog HDL Case Statement warning at instruction_mem.v(6): incomplete case statement has no default case item" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instr_out instruction_mem.v(5) " "Verilog HDL Always Construct warning at instruction_mem.v(5): inferring latch(es) for variable \"instr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[0\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[0\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[1\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[1\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[2\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[2\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[3\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[3\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[4\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[4\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[5\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[5\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[6\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[6\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[7\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[7\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[8\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[8\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[9\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[9\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[10\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[10\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[11\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[11\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[12\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[12\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[13\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[13\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[14\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[14\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_out\[15\] instruction_mem.v(5) " "Inferred latch for \"instr_out\[15\]\" at instruction_mem.v(5)" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804351 "|Mips|instruction_mem:ins_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_id_reg fetch_id_reg:fe_id_reg " "Elaborating entity \"fetch_id_reg\" for hierarchy \"fetch_id_reg:fe_id_reg\"" {  } { { "Mips.v" "fe_id_reg" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:control " "Elaborating entity \"controller\" for hierarchy \"controller:control\"" {  } { { "Mips.v" "control" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(7) " "Verilog HDL assignment warning at controller.v(7): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(8) " "Verilog HDL assignment warning at controller.v(8): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(9) " "Verilog HDL assignment warning at controller.v(9): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(10) " "Verilog HDL assignment warning at controller.v(10): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(11) " "Verilog HDL assignment warning at controller.v(11): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(13) " "Verilog HDL Case Statement warning at controller.v(13): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_com controller.v(12) " "Verilog HDL Always Construct warning at controller.v(12): inferring latch(es) for variable \"alu_com\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[0\] controller.v(12) " "Inferred latch for \"alu_com\[0\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[1\] controller.v(12) " "Inferred latch for \"alu_com\[1\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_com\[2\] controller.v(12) " "Inferred latch for \"alu_com\[2\]\" at controller.v(12)" {  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804356 "|Mips|controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "Mips.v" "regFile" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:id_ex " "Elaborating entity \"register\" for hierarchy \"register:id_ex\"" {  } { { "Mips.v" "id_ex" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Mips.v" "alu" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804365 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(5) " "Inferred latch for \"res\[0\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(5) " "Inferred latch for \"res\[1\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(5) " "Inferred latch for \"res\[2\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(5) " "Inferred latch for \"res\[3\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(5) " "Inferred latch for \"res\[4\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(5) " "Inferred latch for \"res\[5\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(5) " "Inferred latch for \"res\[6\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(5) " "Inferred latch for \"res\[7\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(5) " "Inferred latch for \"res\[8\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(5) " "Inferred latch for \"res\[9\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(5) " "Inferred latch for \"res\[10\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(5) " "Inferred latch for \"res\[11\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(5) " "Inferred latch for \"res\[12\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(5) " "Inferred latch for \"res\[13\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(5) " "Inferred latch for \"res\[14\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(5) " "Inferred latch for \"res\[15\]\" at ALU.v(5)" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804366 "|Mips|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:ex_mem " "Elaborating entity \"register\" for hierarchy \"register:ex_mem\"" {  } { { "Mips.v" "ex_mem" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:mem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:mem\"" {  } { { "Mips.v" "mem" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804369 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_en dataMemory.v(11) " "Verilog HDL Always Construct warning at dataMemory.v(11): variable \"w_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446696804370 "|Mips|dataMemory:mem"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wdata dataMemory.v(11) " "Verilog HDL Always Construct warning at dataMemory.v(11): variable \"wdata\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446696804370 "|Mips|dataMemory:mem"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr dataMemory.v(11) " "Verilog HDL Always Construct warning at dataMemory.v(11): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446696804370 "|Mips|dataMemory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:mem_wb " "Elaborating entity \"register\" for hierarchy \"register:mem_wb\"" {  } { { "Mips.v" "mem_wb" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:s1 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:s1\"" {  } { { "Mips.v" "s1" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696804374 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sevenSegment.v(5) " "Verilog HDL Case Statement warning at sevenSegment.v(5): incomplete case statement has no default case item" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bits sevenSegment.v(4) " "Verilog HDL Always Construct warning at sevenSegment.v(4): inferring latch(es) for variable \"bits\", which holds its previous value in one or more paths through the always construct" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[0\] sevenSegment.v(4) " "Inferred latch for \"bits\[0\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[1\] sevenSegment.v(4) " "Inferred latch for \"bits\[1\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[2\] sevenSegment.v(4) " "Inferred latch for \"bits\[2\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[3\] sevenSegment.v(4) " "Inferred latch for \"bits\[3\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[4\] sevenSegment.v(4) " "Inferred latch for \"bits\[4\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[5\] sevenSegment.v(4) " "Inferred latch for \"bits\[5\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[6\] sevenSegment.v(4) " "Inferred latch for \"bits\[6\]\" at sevenSegment.v(4)" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446696804375 "|Mips|sevenSegment:s1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[0\] " "LATCH primitive \"sevenSegment:s3\|bits\[0\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[1\] " "LATCH primitive \"sevenSegment:s3\|bits\[1\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[2\] " "LATCH primitive \"sevenSegment:s3\|bits\[2\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[3\] " "LATCH primitive \"sevenSegment:s3\|bits\[3\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[4\] " "LATCH primitive \"sevenSegment:s3\|bits\[4\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[5\] " "LATCH primitive \"sevenSegment:s3\|bits\[5\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[6\] " "LATCH primitive \"sevenSegment:s3\|bits\[6\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[0\] " "LATCH primitive \"sevenSegment:s2\|bits\[0\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[1\] " "LATCH primitive \"sevenSegment:s2\|bits\[1\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[2\] " "LATCH primitive \"sevenSegment:s2\|bits\[2\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[3\] " "LATCH primitive \"sevenSegment:s2\|bits\[3\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[4\] " "LATCH primitive \"sevenSegment:s2\|bits\[4\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[5\] " "LATCH primitive \"sevenSegment:s2\|bits\[5\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[6\] " "LATCH primitive \"sevenSegment:s2\|bits\[6\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[0\] " "LATCH primitive \"sevenSegment:s2\|bits\[0\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[1\] " "LATCH primitive \"sevenSegment:s2\|bits\[1\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[2\] " "LATCH primitive \"sevenSegment:s2\|bits\[2\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[3\] " "LATCH primitive \"sevenSegment:s2\|bits\[3\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[4\] " "LATCH primitive \"sevenSegment:s2\|bits\[4\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[5\] " "LATCH primitive \"sevenSegment:s2\|bits\[5\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s2\|bits\[6\] " "LATCH primitive \"sevenSegment:s2\|bits\[6\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[0\] " "LATCH primitive \"sevenSegment:s3\|bits\[0\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[1\] " "LATCH primitive \"sevenSegment:s3\|bits\[1\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[2\] " "LATCH primitive \"sevenSegment:s3\|bits\[2\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[3\] " "LATCH primitive \"sevenSegment:s3\|bits\[3\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[4\] " "LATCH primitive \"sevenSegment:s3\|bits\[4\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[5\] " "LATCH primitive \"sevenSegment:s3\|bits\[5\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sevenSegment:s3\|bits\[6\] " "LATCH primitive \"sevenSegment:s3\|bits\[6\]\" is permanently enabled" {  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[3\] " "LATCH primitive \"ALU:alu\|res\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[2\] " "LATCH primitive \"ALU:alu\|res\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[1\] " "LATCH primitive \"ALU:alu\|res\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[0\] " "LATCH primitive \"ALU:alu\|res\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[4\] " "LATCH primitive \"ALU:alu\|res\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[5\] " "LATCH primitive \"ALU:alu\|res\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[15\] " "LATCH primitive \"ALU:alu\|res\[15\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[14\] " "LATCH primitive \"ALU:alu\|res\[14\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[13\] " "LATCH primitive \"ALU:alu\|res\[13\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[12\] " "LATCH primitive \"ALU:alu\|res\[12\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[11\] " "LATCH primitive \"ALU:alu\|res\[11\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[10\] " "LATCH primitive \"ALU:alu\|res\[10\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804600 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[9\] " "LATCH primitive \"ALU:alu\|res\[9\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[8\] " "LATCH primitive \"ALU:alu\|res\[8\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[7\] " "LATCH primitive \"ALU:alu\|res\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|res\[6\] " "LATCH primitive \"ALU:alu\|res\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "/opt/altera/13.0sp1/Mips/ALU.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~0 " "LATCH primitive \"dataMemory:mem\|memory~0\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1 " "LATCH primitive \"dataMemory:mem\|memory~1\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~2 " "LATCH primitive \"dataMemory:mem\|memory~2\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~3 " "LATCH primitive \"dataMemory:mem\|memory~3\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~4 " "LATCH primitive \"dataMemory:mem\|memory~4\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~5 " "LATCH primitive \"dataMemory:mem\|memory~5\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~6 " "LATCH primitive \"dataMemory:mem\|memory~6\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~7 " "LATCH primitive \"dataMemory:mem\|memory~7\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~8 " "LATCH primitive \"dataMemory:mem\|memory~8\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~9 " "LATCH primitive \"dataMemory:mem\|memory~9\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~10 " "LATCH primitive \"dataMemory:mem\|memory~10\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~11 " "LATCH primitive \"dataMemory:mem\|memory~11\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~12 " "LATCH primitive \"dataMemory:mem\|memory~12\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~13 " "LATCH primitive \"dataMemory:mem\|memory~13\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~14 " "LATCH primitive \"dataMemory:mem\|memory~14\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~15 " "LATCH primitive \"dataMemory:mem\|memory~15\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~16 " "LATCH primitive \"dataMemory:mem\|memory~16\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~17 " "LATCH primitive \"dataMemory:mem\|memory~17\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~18 " "LATCH primitive \"dataMemory:mem\|memory~18\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~19 " "LATCH primitive \"dataMemory:mem\|memory~19\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~20 " "LATCH primitive \"dataMemory:mem\|memory~20\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~21 " "LATCH primitive \"dataMemory:mem\|memory~21\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~22 " "LATCH primitive \"dataMemory:mem\|memory~22\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~23 " "LATCH primitive \"dataMemory:mem\|memory~23\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~24 " "LATCH primitive \"dataMemory:mem\|memory~24\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~25 " "LATCH primitive \"dataMemory:mem\|memory~25\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~26 " "LATCH primitive \"dataMemory:mem\|memory~26\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~27 " "LATCH primitive \"dataMemory:mem\|memory~27\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~28 " "LATCH primitive \"dataMemory:mem\|memory~28\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~29 " "LATCH primitive \"dataMemory:mem\|memory~29\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~30 " "LATCH primitive \"dataMemory:mem\|memory~30\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~31 " "LATCH primitive \"dataMemory:mem\|memory~31\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~32 " "LATCH primitive \"dataMemory:mem\|memory~32\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~33 " "LATCH primitive \"dataMemory:mem\|memory~33\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~34 " "LATCH primitive \"dataMemory:mem\|memory~34\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~35 " "LATCH primitive \"dataMemory:mem\|memory~35\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~36 " "LATCH primitive \"dataMemory:mem\|memory~36\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~37 " "LATCH primitive \"dataMemory:mem\|memory~37\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~38 " "LATCH primitive \"dataMemory:mem\|memory~38\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~39 " "LATCH primitive \"dataMemory:mem\|memory~39\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~40 " "LATCH primitive \"dataMemory:mem\|memory~40\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~41 " "LATCH primitive \"dataMemory:mem\|memory~41\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~42 " "LATCH primitive \"dataMemory:mem\|memory~42\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~43 " "LATCH primitive \"dataMemory:mem\|memory~43\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~44 " "LATCH primitive \"dataMemory:mem\|memory~44\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~45 " "LATCH primitive \"dataMemory:mem\|memory~45\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~46 " "LATCH primitive \"dataMemory:mem\|memory~46\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~47 " "LATCH primitive \"dataMemory:mem\|memory~47\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~48 " "LATCH primitive \"dataMemory:mem\|memory~48\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~49 " "LATCH primitive \"dataMemory:mem\|memory~49\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~50 " "LATCH primitive \"dataMemory:mem\|memory~50\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~51 " "LATCH primitive \"dataMemory:mem\|memory~51\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~52 " "LATCH primitive \"dataMemory:mem\|memory~52\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~53 " "LATCH primitive \"dataMemory:mem\|memory~53\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~54 " "LATCH primitive \"dataMemory:mem\|memory~54\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~55 " "LATCH primitive \"dataMemory:mem\|memory~55\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~56 " "LATCH primitive \"dataMemory:mem\|memory~56\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~57 " "LATCH primitive \"dataMemory:mem\|memory~57\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~58 " "LATCH primitive \"dataMemory:mem\|memory~58\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~59 " "LATCH primitive \"dataMemory:mem\|memory~59\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~60 " "LATCH primitive \"dataMemory:mem\|memory~60\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~61 " "LATCH primitive \"dataMemory:mem\|memory~61\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~62 " "LATCH primitive \"dataMemory:mem\|memory~62\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~63 " "LATCH primitive \"dataMemory:mem\|memory~63\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~64 " "LATCH primitive \"dataMemory:mem\|memory~64\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~65 " "LATCH primitive \"dataMemory:mem\|memory~65\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~66 " "LATCH primitive \"dataMemory:mem\|memory~66\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~67 " "LATCH primitive \"dataMemory:mem\|memory~67\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~68 " "LATCH primitive \"dataMemory:mem\|memory~68\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~69 " "LATCH primitive \"dataMemory:mem\|memory~69\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~70 " "LATCH primitive \"dataMemory:mem\|memory~70\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~71 " "LATCH primitive \"dataMemory:mem\|memory~71\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~72 " "LATCH primitive \"dataMemory:mem\|memory~72\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~73 " "LATCH primitive \"dataMemory:mem\|memory~73\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~74 " "LATCH primitive \"dataMemory:mem\|memory~74\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~75 " "LATCH primitive \"dataMemory:mem\|memory~75\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~76 " "LATCH primitive \"dataMemory:mem\|memory~76\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~77 " "LATCH primitive \"dataMemory:mem\|memory~77\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~78 " "LATCH primitive \"dataMemory:mem\|memory~78\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~79 " "LATCH primitive \"dataMemory:mem\|memory~79\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~80 " "LATCH primitive \"dataMemory:mem\|memory~80\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~81 " "LATCH primitive \"dataMemory:mem\|memory~81\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~82 " "LATCH primitive \"dataMemory:mem\|memory~82\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~83 " "LATCH primitive \"dataMemory:mem\|memory~83\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~84 " "LATCH primitive \"dataMemory:mem\|memory~84\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~85 " "LATCH primitive \"dataMemory:mem\|memory~85\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~86 " "LATCH primitive \"dataMemory:mem\|memory~86\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~87 " "LATCH primitive \"dataMemory:mem\|memory~87\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~88 " "LATCH primitive \"dataMemory:mem\|memory~88\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~89 " "LATCH primitive \"dataMemory:mem\|memory~89\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~90 " "LATCH primitive \"dataMemory:mem\|memory~90\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~91 " "LATCH primitive \"dataMemory:mem\|memory~91\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~92 " "LATCH primitive \"dataMemory:mem\|memory~92\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~93 " "LATCH primitive \"dataMemory:mem\|memory~93\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~94 " "LATCH primitive \"dataMemory:mem\|memory~94\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~95 " "LATCH primitive \"dataMemory:mem\|memory~95\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~96 " "LATCH primitive \"dataMemory:mem\|memory~96\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~97 " "LATCH primitive \"dataMemory:mem\|memory~97\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~98 " "LATCH primitive \"dataMemory:mem\|memory~98\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~99 " "LATCH primitive \"dataMemory:mem\|memory~99\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~100 " "LATCH primitive \"dataMemory:mem\|memory~100\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~101 " "LATCH primitive \"dataMemory:mem\|memory~101\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~102 " "LATCH primitive \"dataMemory:mem\|memory~102\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~103 " "LATCH primitive \"dataMemory:mem\|memory~103\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~104 " "LATCH primitive \"dataMemory:mem\|memory~104\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~105 " "LATCH primitive \"dataMemory:mem\|memory~105\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~106 " "LATCH primitive \"dataMemory:mem\|memory~106\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~107 " "LATCH primitive \"dataMemory:mem\|memory~107\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~108 " "LATCH primitive \"dataMemory:mem\|memory~108\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~109 " "LATCH primitive \"dataMemory:mem\|memory~109\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~110 " "LATCH primitive \"dataMemory:mem\|memory~110\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~111 " "LATCH primitive \"dataMemory:mem\|memory~111\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~112 " "LATCH primitive \"dataMemory:mem\|memory~112\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~113 " "LATCH primitive \"dataMemory:mem\|memory~113\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~114 " "LATCH primitive \"dataMemory:mem\|memory~114\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~115 " "LATCH primitive \"dataMemory:mem\|memory~115\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~116 " "LATCH primitive \"dataMemory:mem\|memory~116\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~117 " "LATCH primitive \"dataMemory:mem\|memory~117\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~118 " "LATCH primitive \"dataMemory:mem\|memory~118\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~119 " "LATCH primitive \"dataMemory:mem\|memory~119\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~120 " "LATCH primitive \"dataMemory:mem\|memory~120\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~121 " "LATCH primitive \"dataMemory:mem\|memory~121\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~122 " "LATCH primitive \"dataMemory:mem\|memory~122\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~123 " "LATCH primitive \"dataMemory:mem\|memory~123\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~124 " "LATCH primitive \"dataMemory:mem\|memory~124\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~125 " "LATCH primitive \"dataMemory:mem\|memory~125\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~126 " "LATCH primitive \"dataMemory:mem\|memory~126\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~127 " "LATCH primitive \"dataMemory:mem\|memory~127\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~128 " "LATCH primitive \"dataMemory:mem\|memory~128\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~129 " "LATCH primitive \"dataMemory:mem\|memory~129\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~130 " "LATCH primitive \"dataMemory:mem\|memory~130\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804815 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~131 " "LATCH primitive \"dataMemory:mem\|memory~131\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~132 " "LATCH primitive \"dataMemory:mem\|memory~132\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~133 " "LATCH primitive \"dataMemory:mem\|memory~133\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~134 " "LATCH primitive \"dataMemory:mem\|memory~134\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~135 " "LATCH primitive \"dataMemory:mem\|memory~135\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~136 " "LATCH primitive \"dataMemory:mem\|memory~136\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~137 " "LATCH primitive \"dataMemory:mem\|memory~137\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~138 " "LATCH primitive \"dataMemory:mem\|memory~138\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~139 " "LATCH primitive \"dataMemory:mem\|memory~139\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~140 " "LATCH primitive \"dataMemory:mem\|memory~140\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~141 " "LATCH primitive \"dataMemory:mem\|memory~141\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~142 " "LATCH primitive \"dataMemory:mem\|memory~142\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~143 " "LATCH primitive \"dataMemory:mem\|memory~143\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~144 " "LATCH primitive \"dataMemory:mem\|memory~144\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~145 " "LATCH primitive \"dataMemory:mem\|memory~145\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~146 " "LATCH primitive \"dataMemory:mem\|memory~146\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~147 " "LATCH primitive \"dataMemory:mem\|memory~147\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~148 " "LATCH primitive \"dataMemory:mem\|memory~148\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~149 " "LATCH primitive \"dataMemory:mem\|memory~149\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~150 " "LATCH primitive \"dataMemory:mem\|memory~150\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~151 " "LATCH primitive \"dataMemory:mem\|memory~151\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~152 " "LATCH primitive \"dataMemory:mem\|memory~152\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~153 " "LATCH primitive \"dataMemory:mem\|memory~153\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~154 " "LATCH primitive \"dataMemory:mem\|memory~154\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~155 " "LATCH primitive \"dataMemory:mem\|memory~155\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~156 " "LATCH primitive \"dataMemory:mem\|memory~156\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~157 " "LATCH primitive \"dataMemory:mem\|memory~157\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~158 " "LATCH primitive \"dataMemory:mem\|memory~158\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~159 " "LATCH primitive \"dataMemory:mem\|memory~159\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~160 " "LATCH primitive \"dataMemory:mem\|memory~160\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~161 " "LATCH primitive \"dataMemory:mem\|memory~161\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~162 " "LATCH primitive \"dataMemory:mem\|memory~162\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804817 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~163 " "LATCH primitive \"dataMemory:mem\|memory~163\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~164 " "LATCH primitive \"dataMemory:mem\|memory~164\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~165 " "LATCH primitive \"dataMemory:mem\|memory~165\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~166 " "LATCH primitive \"dataMemory:mem\|memory~166\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~167 " "LATCH primitive \"dataMemory:mem\|memory~167\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~168 " "LATCH primitive \"dataMemory:mem\|memory~168\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~169 " "LATCH primitive \"dataMemory:mem\|memory~169\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~170 " "LATCH primitive \"dataMemory:mem\|memory~170\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~171 " "LATCH primitive \"dataMemory:mem\|memory~171\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~172 " "LATCH primitive \"dataMemory:mem\|memory~172\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~173 " "LATCH primitive \"dataMemory:mem\|memory~173\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~174 " "LATCH primitive \"dataMemory:mem\|memory~174\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~175 " "LATCH primitive \"dataMemory:mem\|memory~175\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~176 " "LATCH primitive \"dataMemory:mem\|memory~176\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~177 " "LATCH primitive \"dataMemory:mem\|memory~177\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~178 " "LATCH primitive \"dataMemory:mem\|memory~178\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804818 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~179 " "LATCH primitive \"dataMemory:mem\|memory~179\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~180 " "LATCH primitive \"dataMemory:mem\|memory~180\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~181 " "LATCH primitive \"dataMemory:mem\|memory~181\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~182 " "LATCH primitive \"dataMemory:mem\|memory~182\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~183 " "LATCH primitive \"dataMemory:mem\|memory~183\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~184 " "LATCH primitive \"dataMemory:mem\|memory~184\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~185 " "LATCH primitive \"dataMemory:mem\|memory~185\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~186 " "LATCH primitive \"dataMemory:mem\|memory~186\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~187 " "LATCH primitive \"dataMemory:mem\|memory~187\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~188 " "LATCH primitive \"dataMemory:mem\|memory~188\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~189 " "LATCH primitive \"dataMemory:mem\|memory~189\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~190 " "LATCH primitive \"dataMemory:mem\|memory~190\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~191 " "LATCH primitive \"dataMemory:mem\|memory~191\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~192 " "LATCH primitive \"dataMemory:mem\|memory~192\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~193 " "LATCH primitive \"dataMemory:mem\|memory~193\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~194 " "LATCH primitive \"dataMemory:mem\|memory~194\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~195 " "LATCH primitive \"dataMemory:mem\|memory~195\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804819 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~196 " "LATCH primitive \"dataMemory:mem\|memory~196\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~197 " "LATCH primitive \"dataMemory:mem\|memory~197\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~198 " "LATCH primitive \"dataMemory:mem\|memory~198\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~199 " "LATCH primitive \"dataMemory:mem\|memory~199\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~200 " "LATCH primitive \"dataMemory:mem\|memory~200\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~201 " "LATCH primitive \"dataMemory:mem\|memory~201\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~202 " "LATCH primitive \"dataMemory:mem\|memory~202\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~203 " "LATCH primitive \"dataMemory:mem\|memory~203\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~204 " "LATCH primitive \"dataMemory:mem\|memory~204\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~205 " "LATCH primitive \"dataMemory:mem\|memory~205\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~206 " "LATCH primitive \"dataMemory:mem\|memory~206\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~207 " "LATCH primitive \"dataMemory:mem\|memory~207\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~208 " "LATCH primitive \"dataMemory:mem\|memory~208\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~209 " "LATCH primitive \"dataMemory:mem\|memory~209\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~210 " "LATCH primitive \"dataMemory:mem\|memory~210\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~211 " "LATCH primitive \"dataMemory:mem\|memory~211\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~212 " "LATCH primitive \"dataMemory:mem\|memory~212\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~213 " "LATCH primitive \"dataMemory:mem\|memory~213\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~214 " "LATCH primitive \"dataMemory:mem\|memory~214\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~215 " "LATCH primitive \"dataMemory:mem\|memory~215\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~216 " "LATCH primitive \"dataMemory:mem\|memory~216\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~217 " "LATCH primitive \"dataMemory:mem\|memory~217\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~218 " "LATCH primitive \"dataMemory:mem\|memory~218\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~219 " "LATCH primitive \"dataMemory:mem\|memory~219\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~220 " "LATCH primitive \"dataMemory:mem\|memory~220\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~221 " "LATCH primitive \"dataMemory:mem\|memory~221\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~222 " "LATCH primitive \"dataMemory:mem\|memory~222\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~223 " "LATCH primitive \"dataMemory:mem\|memory~223\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~224 " "LATCH primitive \"dataMemory:mem\|memory~224\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~225 " "LATCH primitive \"dataMemory:mem\|memory~225\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~226 " "LATCH primitive \"dataMemory:mem\|memory~226\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~227 " "LATCH primitive \"dataMemory:mem\|memory~227\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804821 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~228 " "LATCH primitive \"dataMemory:mem\|memory~228\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~229 " "LATCH primitive \"dataMemory:mem\|memory~229\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~230 " "LATCH primitive \"dataMemory:mem\|memory~230\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~231 " "LATCH primitive \"dataMemory:mem\|memory~231\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~232 " "LATCH primitive \"dataMemory:mem\|memory~232\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~233 " "LATCH primitive \"dataMemory:mem\|memory~233\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~234 " "LATCH primitive \"dataMemory:mem\|memory~234\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~235 " "LATCH primitive \"dataMemory:mem\|memory~235\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~236 " "LATCH primitive \"dataMemory:mem\|memory~236\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~237 " "LATCH primitive \"dataMemory:mem\|memory~237\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~238 " "LATCH primitive \"dataMemory:mem\|memory~238\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~239 " "LATCH primitive \"dataMemory:mem\|memory~239\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~240 " "LATCH primitive \"dataMemory:mem\|memory~240\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~241 " "LATCH primitive \"dataMemory:mem\|memory~241\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~242 " "LATCH primitive \"dataMemory:mem\|memory~242\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~243 " "LATCH primitive \"dataMemory:mem\|memory~243\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~244 " "LATCH primitive \"dataMemory:mem\|memory~244\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~245 " "LATCH primitive \"dataMemory:mem\|memory~245\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~246 " "LATCH primitive \"dataMemory:mem\|memory~246\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~247 " "LATCH primitive \"dataMemory:mem\|memory~247\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~248 " "LATCH primitive \"dataMemory:mem\|memory~248\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~249 " "LATCH primitive \"dataMemory:mem\|memory~249\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~250 " "LATCH primitive \"dataMemory:mem\|memory~250\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~251 " "LATCH primitive \"dataMemory:mem\|memory~251\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~252 " "LATCH primitive \"dataMemory:mem\|memory~252\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~253 " "LATCH primitive \"dataMemory:mem\|memory~253\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~254 " "LATCH primitive \"dataMemory:mem\|memory~254\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~255 " "LATCH primitive \"dataMemory:mem\|memory~255\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~256 " "LATCH primitive \"dataMemory:mem\|memory~256\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~257 " "LATCH primitive \"dataMemory:mem\|memory~257\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~258 " "LATCH primitive \"dataMemory:mem\|memory~258\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~259 " "LATCH primitive \"dataMemory:mem\|memory~259\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~260 " "LATCH primitive \"dataMemory:mem\|memory~260\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804823 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~261 " "LATCH primitive \"dataMemory:mem\|memory~261\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~262 " "LATCH primitive \"dataMemory:mem\|memory~262\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~263 " "LATCH primitive \"dataMemory:mem\|memory~263\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~264 " "LATCH primitive \"dataMemory:mem\|memory~264\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~265 " "LATCH primitive \"dataMemory:mem\|memory~265\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~266 " "LATCH primitive \"dataMemory:mem\|memory~266\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~267 " "LATCH primitive \"dataMemory:mem\|memory~267\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~268 " "LATCH primitive \"dataMemory:mem\|memory~268\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~269 " "LATCH primitive \"dataMemory:mem\|memory~269\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~270 " "LATCH primitive \"dataMemory:mem\|memory~270\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~271 " "LATCH primitive \"dataMemory:mem\|memory~271\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~272 " "LATCH primitive \"dataMemory:mem\|memory~272\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~273 " "LATCH primitive \"dataMemory:mem\|memory~273\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~274 " "LATCH primitive \"dataMemory:mem\|memory~274\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~275 " "LATCH primitive \"dataMemory:mem\|memory~275\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~276 " "LATCH primitive \"dataMemory:mem\|memory~276\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~277 " "LATCH primitive \"dataMemory:mem\|memory~277\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~278 " "LATCH primitive \"dataMemory:mem\|memory~278\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~279 " "LATCH primitive \"dataMemory:mem\|memory~279\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~280 " "LATCH primitive \"dataMemory:mem\|memory~280\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~281 " "LATCH primitive \"dataMemory:mem\|memory~281\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~282 " "LATCH primitive \"dataMemory:mem\|memory~282\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~283 " "LATCH primitive \"dataMemory:mem\|memory~283\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~284 " "LATCH primitive \"dataMemory:mem\|memory~284\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~285 " "LATCH primitive \"dataMemory:mem\|memory~285\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~286 " "LATCH primitive \"dataMemory:mem\|memory~286\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~287 " "LATCH primitive \"dataMemory:mem\|memory~287\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~288 " "LATCH primitive \"dataMemory:mem\|memory~288\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~289 " "LATCH primitive \"dataMemory:mem\|memory~289\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~290 " "LATCH primitive \"dataMemory:mem\|memory~290\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~291 " "LATCH primitive \"dataMemory:mem\|memory~291\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~292 " "LATCH primitive \"dataMemory:mem\|memory~292\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~293 " "LATCH primitive \"dataMemory:mem\|memory~293\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~294 " "LATCH primitive \"dataMemory:mem\|memory~294\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~295 " "LATCH primitive \"dataMemory:mem\|memory~295\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~296 " "LATCH primitive \"dataMemory:mem\|memory~296\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~297 " "LATCH primitive \"dataMemory:mem\|memory~297\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~298 " "LATCH primitive \"dataMemory:mem\|memory~298\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~299 " "LATCH primitive \"dataMemory:mem\|memory~299\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~300 " "LATCH primitive \"dataMemory:mem\|memory~300\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~301 " "LATCH primitive \"dataMemory:mem\|memory~301\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~302 " "LATCH primitive \"dataMemory:mem\|memory~302\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~303 " "LATCH primitive \"dataMemory:mem\|memory~303\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~304 " "LATCH primitive \"dataMemory:mem\|memory~304\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~305 " "LATCH primitive \"dataMemory:mem\|memory~305\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~306 " "LATCH primitive \"dataMemory:mem\|memory~306\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~307 " "LATCH primitive \"dataMemory:mem\|memory~307\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~308 " "LATCH primitive \"dataMemory:mem\|memory~308\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~309 " "LATCH primitive \"dataMemory:mem\|memory~309\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~310 " "LATCH primitive \"dataMemory:mem\|memory~310\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~311 " "LATCH primitive \"dataMemory:mem\|memory~311\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~312 " "LATCH primitive \"dataMemory:mem\|memory~312\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~313 " "LATCH primitive \"dataMemory:mem\|memory~313\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~314 " "LATCH primitive \"dataMemory:mem\|memory~314\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~315 " "LATCH primitive \"dataMemory:mem\|memory~315\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~316 " "LATCH primitive \"dataMemory:mem\|memory~316\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~317 " "LATCH primitive \"dataMemory:mem\|memory~317\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~318 " "LATCH primitive \"dataMemory:mem\|memory~318\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~319 " "LATCH primitive \"dataMemory:mem\|memory~319\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~320 " "LATCH primitive \"dataMemory:mem\|memory~320\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~321 " "LATCH primitive \"dataMemory:mem\|memory~321\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~322 " "LATCH primitive \"dataMemory:mem\|memory~322\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~323 " "LATCH primitive \"dataMemory:mem\|memory~323\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~324 " "LATCH primitive \"dataMemory:mem\|memory~324\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~325 " "LATCH primitive \"dataMemory:mem\|memory~325\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~326 " "LATCH primitive \"dataMemory:mem\|memory~326\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~327 " "LATCH primitive \"dataMemory:mem\|memory~327\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~328 " "LATCH primitive \"dataMemory:mem\|memory~328\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~329 " "LATCH primitive \"dataMemory:mem\|memory~329\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~330 " "LATCH primitive \"dataMemory:mem\|memory~330\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~331 " "LATCH primitive \"dataMemory:mem\|memory~331\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~332 " "LATCH primitive \"dataMemory:mem\|memory~332\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~333 " "LATCH primitive \"dataMemory:mem\|memory~333\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~334 " "LATCH primitive \"dataMemory:mem\|memory~334\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~335 " "LATCH primitive \"dataMemory:mem\|memory~335\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~336 " "LATCH primitive \"dataMemory:mem\|memory~336\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~337 " "LATCH primitive \"dataMemory:mem\|memory~337\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~338 " "LATCH primitive \"dataMemory:mem\|memory~338\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~339 " "LATCH primitive \"dataMemory:mem\|memory~339\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~340 " "LATCH primitive \"dataMemory:mem\|memory~340\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~341 " "LATCH primitive \"dataMemory:mem\|memory~341\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~342 " "LATCH primitive \"dataMemory:mem\|memory~342\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~343 " "LATCH primitive \"dataMemory:mem\|memory~343\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~344 " "LATCH primitive \"dataMemory:mem\|memory~344\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~345 " "LATCH primitive \"dataMemory:mem\|memory~345\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~346 " "LATCH primitive \"dataMemory:mem\|memory~346\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~347 " "LATCH primitive \"dataMemory:mem\|memory~347\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~348 " "LATCH primitive \"dataMemory:mem\|memory~348\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~349 " "LATCH primitive \"dataMemory:mem\|memory~349\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~350 " "LATCH primitive \"dataMemory:mem\|memory~350\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~351 " "LATCH primitive \"dataMemory:mem\|memory~351\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~352 " "LATCH primitive \"dataMemory:mem\|memory~352\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~353 " "LATCH primitive \"dataMemory:mem\|memory~353\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~354 " "LATCH primitive \"dataMemory:mem\|memory~354\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~355 " "LATCH primitive \"dataMemory:mem\|memory~355\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~356 " "LATCH primitive \"dataMemory:mem\|memory~356\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~357 " "LATCH primitive \"dataMemory:mem\|memory~357\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~358 " "LATCH primitive \"dataMemory:mem\|memory~358\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~359 " "LATCH primitive \"dataMemory:mem\|memory~359\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~360 " "LATCH primitive \"dataMemory:mem\|memory~360\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~361 " "LATCH primitive \"dataMemory:mem\|memory~361\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~362 " "LATCH primitive \"dataMemory:mem\|memory~362\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~363 " "LATCH primitive \"dataMemory:mem\|memory~363\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~364 " "LATCH primitive \"dataMemory:mem\|memory~364\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~365 " "LATCH primitive \"dataMemory:mem\|memory~365\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~366 " "LATCH primitive \"dataMemory:mem\|memory~366\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~367 " "LATCH primitive \"dataMemory:mem\|memory~367\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~368 " "LATCH primitive \"dataMemory:mem\|memory~368\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~369 " "LATCH primitive \"dataMemory:mem\|memory~369\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~370 " "LATCH primitive \"dataMemory:mem\|memory~370\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~371 " "LATCH primitive \"dataMemory:mem\|memory~371\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~372 " "LATCH primitive \"dataMemory:mem\|memory~372\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~373 " "LATCH primitive \"dataMemory:mem\|memory~373\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~374 " "LATCH primitive \"dataMemory:mem\|memory~374\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~375 " "LATCH primitive \"dataMemory:mem\|memory~375\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~376 " "LATCH primitive \"dataMemory:mem\|memory~376\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~377 " "LATCH primitive \"dataMemory:mem\|memory~377\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~378 " "LATCH primitive \"dataMemory:mem\|memory~378\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~379 " "LATCH primitive \"dataMemory:mem\|memory~379\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~380 " "LATCH primitive \"dataMemory:mem\|memory~380\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~381 " "LATCH primitive \"dataMemory:mem\|memory~381\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~382 " "LATCH primitive \"dataMemory:mem\|memory~382\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~383 " "LATCH primitive \"dataMemory:mem\|memory~383\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~384 " "LATCH primitive \"dataMemory:mem\|memory~384\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~385 " "LATCH primitive \"dataMemory:mem\|memory~385\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~386 " "LATCH primitive \"dataMemory:mem\|memory~386\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~387 " "LATCH primitive \"dataMemory:mem\|memory~387\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~388 " "LATCH primitive \"dataMemory:mem\|memory~388\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~389 " "LATCH primitive \"dataMemory:mem\|memory~389\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~390 " "LATCH primitive \"dataMemory:mem\|memory~390\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~391 " "LATCH primitive \"dataMemory:mem\|memory~391\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~392 " "LATCH primitive \"dataMemory:mem\|memory~392\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~393 " "LATCH primitive \"dataMemory:mem\|memory~393\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~394 " "LATCH primitive \"dataMemory:mem\|memory~394\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~395 " "LATCH primitive \"dataMemory:mem\|memory~395\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~396 " "LATCH primitive \"dataMemory:mem\|memory~396\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~397 " "LATCH primitive \"dataMemory:mem\|memory~397\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~398 " "LATCH primitive \"dataMemory:mem\|memory~398\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~399 " "LATCH primitive \"dataMemory:mem\|memory~399\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~400 " "LATCH primitive \"dataMemory:mem\|memory~400\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~401 " "LATCH primitive \"dataMemory:mem\|memory~401\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~402 " "LATCH primitive \"dataMemory:mem\|memory~402\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~403 " "LATCH primitive \"dataMemory:mem\|memory~403\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~404 " "LATCH primitive \"dataMemory:mem\|memory~404\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~405 " "LATCH primitive \"dataMemory:mem\|memory~405\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~406 " "LATCH primitive \"dataMemory:mem\|memory~406\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~407 " "LATCH primitive \"dataMemory:mem\|memory~407\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~408 " "LATCH primitive \"dataMemory:mem\|memory~408\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~409 " "LATCH primitive \"dataMemory:mem\|memory~409\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~410 " "LATCH primitive \"dataMemory:mem\|memory~410\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~411 " "LATCH primitive \"dataMemory:mem\|memory~411\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~412 " "LATCH primitive \"dataMemory:mem\|memory~412\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~413 " "LATCH primitive \"dataMemory:mem\|memory~413\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~414 " "LATCH primitive \"dataMemory:mem\|memory~414\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~415 " "LATCH primitive \"dataMemory:mem\|memory~415\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~416 " "LATCH primitive \"dataMemory:mem\|memory~416\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~417 " "LATCH primitive \"dataMemory:mem\|memory~417\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~418 " "LATCH primitive \"dataMemory:mem\|memory~418\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~419 " "LATCH primitive \"dataMemory:mem\|memory~419\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~420 " "LATCH primitive \"dataMemory:mem\|memory~420\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~421 " "LATCH primitive \"dataMemory:mem\|memory~421\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~422 " "LATCH primitive \"dataMemory:mem\|memory~422\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~423 " "LATCH primitive \"dataMemory:mem\|memory~423\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~424 " "LATCH primitive \"dataMemory:mem\|memory~424\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~425 " "LATCH primitive \"dataMemory:mem\|memory~425\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~426 " "LATCH primitive \"dataMemory:mem\|memory~426\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~427 " "LATCH primitive \"dataMemory:mem\|memory~427\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~428 " "LATCH primitive \"dataMemory:mem\|memory~428\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~429 " "LATCH primitive \"dataMemory:mem\|memory~429\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~430 " "LATCH primitive \"dataMemory:mem\|memory~430\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~431 " "LATCH primitive \"dataMemory:mem\|memory~431\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~432 " "LATCH primitive \"dataMemory:mem\|memory~432\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~433 " "LATCH primitive \"dataMemory:mem\|memory~433\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~434 " "LATCH primitive \"dataMemory:mem\|memory~434\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~435 " "LATCH primitive \"dataMemory:mem\|memory~435\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~436 " "LATCH primitive \"dataMemory:mem\|memory~436\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~437 " "LATCH primitive \"dataMemory:mem\|memory~437\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~438 " "LATCH primitive \"dataMemory:mem\|memory~438\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~439 " "LATCH primitive \"dataMemory:mem\|memory~439\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~440 " "LATCH primitive \"dataMemory:mem\|memory~440\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~441 " "LATCH primitive \"dataMemory:mem\|memory~441\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~442 " "LATCH primitive \"dataMemory:mem\|memory~442\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~443 " "LATCH primitive \"dataMemory:mem\|memory~443\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~444 " "LATCH primitive \"dataMemory:mem\|memory~444\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~445 " "LATCH primitive \"dataMemory:mem\|memory~445\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~446 " "LATCH primitive \"dataMemory:mem\|memory~446\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~447 " "LATCH primitive \"dataMemory:mem\|memory~447\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~448 " "LATCH primitive \"dataMemory:mem\|memory~448\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~449 " "LATCH primitive \"dataMemory:mem\|memory~449\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~450 " "LATCH primitive \"dataMemory:mem\|memory~450\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~451 " "LATCH primitive \"dataMemory:mem\|memory~451\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~452 " "LATCH primitive \"dataMemory:mem\|memory~452\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~453 " "LATCH primitive \"dataMemory:mem\|memory~453\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~454 " "LATCH primitive \"dataMemory:mem\|memory~454\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~455 " "LATCH primitive \"dataMemory:mem\|memory~455\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~456 " "LATCH primitive \"dataMemory:mem\|memory~456\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~457 " "LATCH primitive \"dataMemory:mem\|memory~457\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~458 " "LATCH primitive \"dataMemory:mem\|memory~458\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~459 " "LATCH primitive \"dataMemory:mem\|memory~459\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~460 " "LATCH primitive \"dataMemory:mem\|memory~460\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~461 " "LATCH primitive \"dataMemory:mem\|memory~461\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~462 " "LATCH primitive \"dataMemory:mem\|memory~462\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~463 " "LATCH primitive \"dataMemory:mem\|memory~463\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~464 " "LATCH primitive \"dataMemory:mem\|memory~464\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~465 " "LATCH primitive \"dataMemory:mem\|memory~465\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~466 " "LATCH primitive \"dataMemory:mem\|memory~466\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~467 " "LATCH primitive \"dataMemory:mem\|memory~467\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~468 " "LATCH primitive \"dataMemory:mem\|memory~468\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~469 " "LATCH primitive \"dataMemory:mem\|memory~469\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~470 " "LATCH primitive \"dataMemory:mem\|memory~470\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~471 " "LATCH primitive \"dataMemory:mem\|memory~471\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~472 " "LATCH primitive \"dataMemory:mem\|memory~472\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~473 " "LATCH primitive \"dataMemory:mem\|memory~473\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~474 " "LATCH primitive \"dataMemory:mem\|memory~474\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~475 " "LATCH primitive \"dataMemory:mem\|memory~475\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~476 " "LATCH primitive \"dataMemory:mem\|memory~476\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~477 " "LATCH primitive \"dataMemory:mem\|memory~477\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~478 " "LATCH primitive \"dataMemory:mem\|memory~478\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~479 " "LATCH primitive \"dataMemory:mem\|memory~479\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~480 " "LATCH primitive \"dataMemory:mem\|memory~480\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~481 " "LATCH primitive \"dataMemory:mem\|memory~481\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~482 " "LATCH primitive \"dataMemory:mem\|memory~482\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~483 " "LATCH primitive \"dataMemory:mem\|memory~483\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~484 " "LATCH primitive \"dataMemory:mem\|memory~484\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~485 " "LATCH primitive \"dataMemory:mem\|memory~485\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~486 " "LATCH primitive \"dataMemory:mem\|memory~486\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~487 " "LATCH primitive \"dataMemory:mem\|memory~487\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~488 " "LATCH primitive \"dataMemory:mem\|memory~488\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~489 " "LATCH primitive \"dataMemory:mem\|memory~489\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~490 " "LATCH primitive \"dataMemory:mem\|memory~490\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~491 " "LATCH primitive \"dataMemory:mem\|memory~491\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~492 " "LATCH primitive \"dataMemory:mem\|memory~492\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~493 " "LATCH primitive \"dataMemory:mem\|memory~493\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~494 " "LATCH primitive \"dataMemory:mem\|memory~494\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~495 " "LATCH primitive \"dataMemory:mem\|memory~495\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~496 " "LATCH primitive \"dataMemory:mem\|memory~496\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~497 " "LATCH primitive \"dataMemory:mem\|memory~497\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~498 " "LATCH primitive \"dataMemory:mem\|memory~498\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~499 " "LATCH primitive \"dataMemory:mem\|memory~499\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~500 " "LATCH primitive \"dataMemory:mem\|memory~500\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~501 " "LATCH primitive \"dataMemory:mem\|memory~501\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~502 " "LATCH primitive \"dataMemory:mem\|memory~502\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~503 " "LATCH primitive \"dataMemory:mem\|memory~503\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~504 " "LATCH primitive \"dataMemory:mem\|memory~504\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~505 " "LATCH primitive \"dataMemory:mem\|memory~505\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~506 " "LATCH primitive \"dataMemory:mem\|memory~506\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~507 " "LATCH primitive \"dataMemory:mem\|memory~507\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~508 " "LATCH primitive \"dataMemory:mem\|memory~508\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~509 " "LATCH primitive \"dataMemory:mem\|memory~509\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~510 " "LATCH primitive \"dataMemory:mem\|memory~510\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~511 " "LATCH primitive \"dataMemory:mem\|memory~511\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~512 " "LATCH primitive \"dataMemory:mem\|memory~512\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~513 " "LATCH primitive \"dataMemory:mem\|memory~513\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~514 " "LATCH primitive \"dataMemory:mem\|memory~514\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804841 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~515 " "LATCH primitive \"dataMemory:mem\|memory~515\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~516 " "LATCH primitive \"dataMemory:mem\|memory~516\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~517 " "LATCH primitive \"dataMemory:mem\|memory~517\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~518 " "LATCH primitive \"dataMemory:mem\|memory~518\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~519 " "LATCH primitive \"dataMemory:mem\|memory~519\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~520 " "LATCH primitive \"dataMemory:mem\|memory~520\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~521 " "LATCH primitive \"dataMemory:mem\|memory~521\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~522 " "LATCH primitive \"dataMemory:mem\|memory~522\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~523 " "LATCH primitive \"dataMemory:mem\|memory~523\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~524 " "LATCH primitive \"dataMemory:mem\|memory~524\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~525 " "LATCH primitive \"dataMemory:mem\|memory~525\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~526 " "LATCH primitive \"dataMemory:mem\|memory~526\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~527 " "LATCH primitive \"dataMemory:mem\|memory~527\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~528 " "LATCH primitive \"dataMemory:mem\|memory~528\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~529 " "LATCH primitive \"dataMemory:mem\|memory~529\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~530 " "LATCH primitive \"dataMemory:mem\|memory~530\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~531 " "LATCH primitive \"dataMemory:mem\|memory~531\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~532 " "LATCH primitive \"dataMemory:mem\|memory~532\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~533 " "LATCH primitive \"dataMemory:mem\|memory~533\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~534 " "LATCH primitive \"dataMemory:mem\|memory~534\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~535 " "LATCH primitive \"dataMemory:mem\|memory~535\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~536 " "LATCH primitive \"dataMemory:mem\|memory~536\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~537 " "LATCH primitive \"dataMemory:mem\|memory~537\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~538 " "LATCH primitive \"dataMemory:mem\|memory~538\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~539 " "LATCH primitive \"dataMemory:mem\|memory~539\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~540 " "LATCH primitive \"dataMemory:mem\|memory~540\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~541 " "LATCH primitive \"dataMemory:mem\|memory~541\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~542 " "LATCH primitive \"dataMemory:mem\|memory~542\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~543 " "LATCH primitive \"dataMemory:mem\|memory~543\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~544 " "LATCH primitive \"dataMemory:mem\|memory~544\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~545 " "LATCH primitive \"dataMemory:mem\|memory~545\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~546 " "LATCH primitive \"dataMemory:mem\|memory~546\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~547 " "LATCH primitive \"dataMemory:mem\|memory~547\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~548 " "LATCH primitive \"dataMemory:mem\|memory~548\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~549 " "LATCH primitive \"dataMemory:mem\|memory~549\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~550 " "LATCH primitive \"dataMemory:mem\|memory~550\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~551 " "LATCH primitive \"dataMemory:mem\|memory~551\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~552 " "LATCH primitive \"dataMemory:mem\|memory~552\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~553 " "LATCH primitive \"dataMemory:mem\|memory~553\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~554 " "LATCH primitive \"dataMemory:mem\|memory~554\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~555 " "LATCH primitive \"dataMemory:mem\|memory~555\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~556 " "LATCH primitive \"dataMemory:mem\|memory~556\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~557 " "LATCH primitive \"dataMemory:mem\|memory~557\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~558 " "LATCH primitive \"dataMemory:mem\|memory~558\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~559 " "LATCH primitive \"dataMemory:mem\|memory~559\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~560 " "LATCH primitive \"dataMemory:mem\|memory~560\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~561 " "LATCH primitive \"dataMemory:mem\|memory~561\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~562 " "LATCH primitive \"dataMemory:mem\|memory~562\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~563 " "LATCH primitive \"dataMemory:mem\|memory~563\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~564 " "LATCH primitive \"dataMemory:mem\|memory~564\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~565 " "LATCH primitive \"dataMemory:mem\|memory~565\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~566 " "LATCH primitive \"dataMemory:mem\|memory~566\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~567 " "LATCH primitive \"dataMemory:mem\|memory~567\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~568 " "LATCH primitive \"dataMemory:mem\|memory~568\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~569 " "LATCH primitive \"dataMemory:mem\|memory~569\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~570 " "LATCH primitive \"dataMemory:mem\|memory~570\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~571 " "LATCH primitive \"dataMemory:mem\|memory~571\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~572 " "LATCH primitive \"dataMemory:mem\|memory~572\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~573 " "LATCH primitive \"dataMemory:mem\|memory~573\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~574 " "LATCH primitive \"dataMemory:mem\|memory~574\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~575 " "LATCH primitive \"dataMemory:mem\|memory~575\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~576 " "LATCH primitive \"dataMemory:mem\|memory~576\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~577 " "LATCH primitive \"dataMemory:mem\|memory~577\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~578 " "LATCH primitive \"dataMemory:mem\|memory~578\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~579 " "LATCH primitive \"dataMemory:mem\|memory~579\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~580 " "LATCH primitive \"dataMemory:mem\|memory~580\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~581 " "LATCH primitive \"dataMemory:mem\|memory~581\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~582 " "LATCH primitive \"dataMemory:mem\|memory~582\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~583 " "LATCH primitive \"dataMemory:mem\|memory~583\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~584 " "LATCH primitive \"dataMemory:mem\|memory~584\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~585 " "LATCH primitive \"dataMemory:mem\|memory~585\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~586 " "LATCH primitive \"dataMemory:mem\|memory~586\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~587 " "LATCH primitive \"dataMemory:mem\|memory~587\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~588 " "LATCH primitive \"dataMemory:mem\|memory~588\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~589 " "LATCH primitive \"dataMemory:mem\|memory~589\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~590 " "LATCH primitive \"dataMemory:mem\|memory~590\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~591 " "LATCH primitive \"dataMemory:mem\|memory~591\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~592 " "LATCH primitive \"dataMemory:mem\|memory~592\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~593 " "LATCH primitive \"dataMemory:mem\|memory~593\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~594 " "LATCH primitive \"dataMemory:mem\|memory~594\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~595 " "LATCH primitive \"dataMemory:mem\|memory~595\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~596 " "LATCH primitive \"dataMemory:mem\|memory~596\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804847 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~597 " "LATCH primitive \"dataMemory:mem\|memory~597\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~598 " "LATCH primitive \"dataMemory:mem\|memory~598\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~599 " "LATCH primitive \"dataMemory:mem\|memory~599\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~600 " "LATCH primitive \"dataMemory:mem\|memory~600\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~601 " "LATCH primitive \"dataMemory:mem\|memory~601\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~602 " "LATCH primitive \"dataMemory:mem\|memory~602\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~603 " "LATCH primitive \"dataMemory:mem\|memory~603\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~604 " "LATCH primitive \"dataMemory:mem\|memory~604\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~605 " "LATCH primitive \"dataMemory:mem\|memory~605\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~606 " "LATCH primitive \"dataMemory:mem\|memory~606\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~607 " "LATCH primitive \"dataMemory:mem\|memory~607\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~608 " "LATCH primitive \"dataMemory:mem\|memory~608\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~609 " "LATCH primitive \"dataMemory:mem\|memory~609\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~610 " "LATCH primitive \"dataMemory:mem\|memory~610\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804848 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~611 " "LATCH primitive \"dataMemory:mem\|memory~611\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~612 " "LATCH primitive \"dataMemory:mem\|memory~612\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~613 " "LATCH primitive \"dataMemory:mem\|memory~613\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~614 " "LATCH primitive \"dataMemory:mem\|memory~614\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~615 " "LATCH primitive \"dataMemory:mem\|memory~615\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~616 " "LATCH primitive \"dataMemory:mem\|memory~616\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~617 " "LATCH primitive \"dataMemory:mem\|memory~617\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~618 " "LATCH primitive \"dataMemory:mem\|memory~618\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~619 " "LATCH primitive \"dataMemory:mem\|memory~619\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~620 " "LATCH primitive \"dataMemory:mem\|memory~620\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~621 " "LATCH primitive \"dataMemory:mem\|memory~621\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~622 " "LATCH primitive \"dataMemory:mem\|memory~622\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~623 " "LATCH primitive \"dataMemory:mem\|memory~623\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~624 " "LATCH primitive \"dataMemory:mem\|memory~624\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~625 " "LATCH primitive \"dataMemory:mem\|memory~625\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~626 " "LATCH primitive \"dataMemory:mem\|memory~626\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~627 " "LATCH primitive \"dataMemory:mem\|memory~627\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~628 " "LATCH primitive \"dataMemory:mem\|memory~628\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~629 " "LATCH primitive \"dataMemory:mem\|memory~629\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~630 " "LATCH primitive \"dataMemory:mem\|memory~630\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~631 " "LATCH primitive \"dataMemory:mem\|memory~631\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~632 " "LATCH primitive \"dataMemory:mem\|memory~632\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~633 " "LATCH primitive \"dataMemory:mem\|memory~633\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~634 " "LATCH primitive \"dataMemory:mem\|memory~634\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~635 " "LATCH primitive \"dataMemory:mem\|memory~635\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~636 " "LATCH primitive \"dataMemory:mem\|memory~636\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~637 " "LATCH primitive \"dataMemory:mem\|memory~637\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~638 " "LATCH primitive \"dataMemory:mem\|memory~638\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~639 " "LATCH primitive \"dataMemory:mem\|memory~639\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~640 " "LATCH primitive \"dataMemory:mem\|memory~640\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~641 " "LATCH primitive \"dataMemory:mem\|memory~641\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~642 " "LATCH primitive \"dataMemory:mem\|memory~642\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~643 " "LATCH primitive \"dataMemory:mem\|memory~643\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~644 " "LATCH primitive \"dataMemory:mem\|memory~644\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~645 " "LATCH primitive \"dataMemory:mem\|memory~645\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~646 " "LATCH primitive \"dataMemory:mem\|memory~646\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~647 " "LATCH primitive \"dataMemory:mem\|memory~647\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~648 " "LATCH primitive \"dataMemory:mem\|memory~648\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~649 " "LATCH primitive \"dataMemory:mem\|memory~649\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~650 " "LATCH primitive \"dataMemory:mem\|memory~650\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~651 " "LATCH primitive \"dataMemory:mem\|memory~651\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~652 " "LATCH primitive \"dataMemory:mem\|memory~652\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804851 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~653 " "LATCH primitive \"dataMemory:mem\|memory~653\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~654 " "LATCH primitive \"dataMemory:mem\|memory~654\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~655 " "LATCH primitive \"dataMemory:mem\|memory~655\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~656 " "LATCH primitive \"dataMemory:mem\|memory~656\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~657 " "LATCH primitive \"dataMemory:mem\|memory~657\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~658 " "LATCH primitive \"dataMemory:mem\|memory~658\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~659 " "LATCH primitive \"dataMemory:mem\|memory~659\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~660 " "LATCH primitive \"dataMemory:mem\|memory~660\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~661 " "LATCH primitive \"dataMemory:mem\|memory~661\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~662 " "LATCH primitive \"dataMemory:mem\|memory~662\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~663 " "LATCH primitive \"dataMemory:mem\|memory~663\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~664 " "LATCH primitive \"dataMemory:mem\|memory~664\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~665 " "LATCH primitive \"dataMemory:mem\|memory~665\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804852 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~666 " "LATCH primitive \"dataMemory:mem\|memory~666\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~667 " "LATCH primitive \"dataMemory:mem\|memory~667\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~668 " "LATCH primitive \"dataMemory:mem\|memory~668\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~669 " "LATCH primitive \"dataMemory:mem\|memory~669\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~670 " "LATCH primitive \"dataMemory:mem\|memory~670\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~671 " "LATCH primitive \"dataMemory:mem\|memory~671\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~672 " "LATCH primitive \"dataMemory:mem\|memory~672\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~673 " "LATCH primitive \"dataMemory:mem\|memory~673\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~674 " "LATCH primitive \"dataMemory:mem\|memory~674\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~675 " "LATCH primitive \"dataMemory:mem\|memory~675\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~676 " "LATCH primitive \"dataMemory:mem\|memory~676\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~677 " "LATCH primitive \"dataMemory:mem\|memory~677\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~678 " "LATCH primitive \"dataMemory:mem\|memory~678\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~679 " "LATCH primitive \"dataMemory:mem\|memory~679\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~680 " "LATCH primitive \"dataMemory:mem\|memory~680\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~681 " "LATCH primitive \"dataMemory:mem\|memory~681\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~682 " "LATCH primitive \"dataMemory:mem\|memory~682\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~683 " "LATCH primitive \"dataMemory:mem\|memory~683\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~684 " "LATCH primitive \"dataMemory:mem\|memory~684\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~685 " "LATCH primitive \"dataMemory:mem\|memory~685\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~686 " "LATCH primitive \"dataMemory:mem\|memory~686\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~687 " "LATCH primitive \"dataMemory:mem\|memory~687\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~688 " "LATCH primitive \"dataMemory:mem\|memory~688\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~689 " "LATCH primitive \"dataMemory:mem\|memory~689\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~690 " "LATCH primitive \"dataMemory:mem\|memory~690\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~691 " "LATCH primitive \"dataMemory:mem\|memory~691\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~692 " "LATCH primitive \"dataMemory:mem\|memory~692\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~693 " "LATCH primitive \"dataMemory:mem\|memory~693\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~694 " "LATCH primitive \"dataMemory:mem\|memory~694\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~695 " "LATCH primitive \"dataMemory:mem\|memory~695\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~696 " "LATCH primitive \"dataMemory:mem\|memory~696\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~697 " "LATCH primitive \"dataMemory:mem\|memory~697\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~698 " "LATCH primitive \"dataMemory:mem\|memory~698\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~699 " "LATCH primitive \"dataMemory:mem\|memory~699\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~700 " "LATCH primitive \"dataMemory:mem\|memory~700\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~701 " "LATCH primitive \"dataMemory:mem\|memory~701\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~702 " "LATCH primitive \"dataMemory:mem\|memory~702\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~703 " "LATCH primitive \"dataMemory:mem\|memory~703\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~704 " "LATCH primitive \"dataMemory:mem\|memory~704\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~705 " "LATCH primitive \"dataMemory:mem\|memory~705\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~706 " "LATCH primitive \"dataMemory:mem\|memory~706\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~707 " "LATCH primitive \"dataMemory:mem\|memory~707\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804855 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~708 " "LATCH primitive \"dataMemory:mem\|memory~708\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~709 " "LATCH primitive \"dataMemory:mem\|memory~709\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~710 " "LATCH primitive \"dataMemory:mem\|memory~710\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~711 " "LATCH primitive \"dataMemory:mem\|memory~711\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~712 " "LATCH primitive \"dataMemory:mem\|memory~712\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~713 " "LATCH primitive \"dataMemory:mem\|memory~713\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~714 " "LATCH primitive \"dataMemory:mem\|memory~714\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~715 " "LATCH primitive \"dataMemory:mem\|memory~715\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~716 " "LATCH primitive \"dataMemory:mem\|memory~716\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~717 " "LATCH primitive \"dataMemory:mem\|memory~717\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~718 " "LATCH primitive \"dataMemory:mem\|memory~718\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~719 " "LATCH primitive \"dataMemory:mem\|memory~719\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~720 " "LATCH primitive \"dataMemory:mem\|memory~720\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~721 " "LATCH primitive \"dataMemory:mem\|memory~721\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~722 " "LATCH primitive \"dataMemory:mem\|memory~722\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~723 " "LATCH primitive \"dataMemory:mem\|memory~723\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~724 " "LATCH primitive \"dataMemory:mem\|memory~724\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~725 " "LATCH primitive \"dataMemory:mem\|memory~725\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~726 " "LATCH primitive \"dataMemory:mem\|memory~726\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~727 " "LATCH primitive \"dataMemory:mem\|memory~727\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~728 " "LATCH primitive \"dataMemory:mem\|memory~728\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~729 " "LATCH primitive \"dataMemory:mem\|memory~729\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~730 " "LATCH primitive \"dataMemory:mem\|memory~730\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~731 " "LATCH primitive \"dataMemory:mem\|memory~731\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~732 " "LATCH primitive \"dataMemory:mem\|memory~732\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~733 " "LATCH primitive \"dataMemory:mem\|memory~733\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~734 " "LATCH primitive \"dataMemory:mem\|memory~734\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~735 " "LATCH primitive \"dataMemory:mem\|memory~735\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~736 " "LATCH primitive \"dataMemory:mem\|memory~736\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~737 " "LATCH primitive \"dataMemory:mem\|memory~737\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~738 " "LATCH primitive \"dataMemory:mem\|memory~738\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~739 " "LATCH primitive \"dataMemory:mem\|memory~739\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~740 " "LATCH primitive \"dataMemory:mem\|memory~740\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~741 " "LATCH primitive \"dataMemory:mem\|memory~741\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~742 " "LATCH primitive \"dataMemory:mem\|memory~742\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~743 " "LATCH primitive \"dataMemory:mem\|memory~743\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~744 " "LATCH primitive \"dataMemory:mem\|memory~744\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~745 " "LATCH primitive \"dataMemory:mem\|memory~745\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~746 " "LATCH primitive \"dataMemory:mem\|memory~746\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~747 " "LATCH primitive \"dataMemory:mem\|memory~747\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~748 " "LATCH primitive \"dataMemory:mem\|memory~748\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~749 " "LATCH primitive \"dataMemory:mem\|memory~749\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~750 " "LATCH primitive \"dataMemory:mem\|memory~750\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~751 " "LATCH primitive \"dataMemory:mem\|memory~751\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~752 " "LATCH primitive \"dataMemory:mem\|memory~752\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~753 " "LATCH primitive \"dataMemory:mem\|memory~753\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~754 " "LATCH primitive \"dataMemory:mem\|memory~754\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~755 " "LATCH primitive \"dataMemory:mem\|memory~755\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~756 " "LATCH primitive \"dataMemory:mem\|memory~756\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~757 " "LATCH primitive \"dataMemory:mem\|memory~757\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~758 " "LATCH primitive \"dataMemory:mem\|memory~758\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~759 " "LATCH primitive \"dataMemory:mem\|memory~759\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~760 " "LATCH primitive \"dataMemory:mem\|memory~760\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~761 " "LATCH primitive \"dataMemory:mem\|memory~761\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~762 " "LATCH primitive \"dataMemory:mem\|memory~762\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~763 " "LATCH primitive \"dataMemory:mem\|memory~763\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~764 " "LATCH primitive \"dataMemory:mem\|memory~764\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~765 " "LATCH primitive \"dataMemory:mem\|memory~765\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~766 " "LATCH primitive \"dataMemory:mem\|memory~766\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~767 " "LATCH primitive \"dataMemory:mem\|memory~767\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~768 " "LATCH primitive \"dataMemory:mem\|memory~768\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~769 " "LATCH primitive \"dataMemory:mem\|memory~769\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~770 " "LATCH primitive \"dataMemory:mem\|memory~770\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~771 " "LATCH primitive \"dataMemory:mem\|memory~771\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~772 " "LATCH primitive \"dataMemory:mem\|memory~772\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~773 " "LATCH primitive \"dataMemory:mem\|memory~773\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~774 " "LATCH primitive \"dataMemory:mem\|memory~774\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~775 " "LATCH primitive \"dataMemory:mem\|memory~775\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~776 " "LATCH primitive \"dataMemory:mem\|memory~776\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~777 " "LATCH primitive \"dataMemory:mem\|memory~777\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~778 " "LATCH primitive \"dataMemory:mem\|memory~778\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~779 " "LATCH primitive \"dataMemory:mem\|memory~779\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~780 " "LATCH primitive \"dataMemory:mem\|memory~780\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~781 " "LATCH primitive \"dataMemory:mem\|memory~781\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~782 " "LATCH primitive \"dataMemory:mem\|memory~782\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~783 " "LATCH primitive \"dataMemory:mem\|memory~783\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~784 " "LATCH primitive \"dataMemory:mem\|memory~784\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~785 " "LATCH primitive \"dataMemory:mem\|memory~785\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~786 " "LATCH primitive \"dataMemory:mem\|memory~786\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~787 " "LATCH primitive \"dataMemory:mem\|memory~787\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~788 " "LATCH primitive \"dataMemory:mem\|memory~788\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~789 " "LATCH primitive \"dataMemory:mem\|memory~789\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~790 " "LATCH primitive \"dataMemory:mem\|memory~790\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~791 " "LATCH primitive \"dataMemory:mem\|memory~791\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~792 " "LATCH primitive \"dataMemory:mem\|memory~792\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~793 " "LATCH primitive \"dataMemory:mem\|memory~793\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~794 " "LATCH primitive \"dataMemory:mem\|memory~794\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~795 " "LATCH primitive \"dataMemory:mem\|memory~795\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~796 " "LATCH primitive \"dataMemory:mem\|memory~796\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~797 " "LATCH primitive \"dataMemory:mem\|memory~797\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~798 " "LATCH primitive \"dataMemory:mem\|memory~798\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~799 " "LATCH primitive \"dataMemory:mem\|memory~799\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~800 " "LATCH primitive \"dataMemory:mem\|memory~800\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~801 " "LATCH primitive \"dataMemory:mem\|memory~801\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~802 " "LATCH primitive \"dataMemory:mem\|memory~802\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~803 " "LATCH primitive \"dataMemory:mem\|memory~803\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~804 " "LATCH primitive \"dataMemory:mem\|memory~804\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~805 " "LATCH primitive \"dataMemory:mem\|memory~805\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~806 " "LATCH primitive \"dataMemory:mem\|memory~806\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~807 " "LATCH primitive \"dataMemory:mem\|memory~807\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~808 " "LATCH primitive \"dataMemory:mem\|memory~808\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~809 " "LATCH primitive \"dataMemory:mem\|memory~809\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~810 " "LATCH primitive \"dataMemory:mem\|memory~810\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~811 " "LATCH primitive \"dataMemory:mem\|memory~811\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~812 " "LATCH primitive \"dataMemory:mem\|memory~812\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~813 " "LATCH primitive \"dataMemory:mem\|memory~813\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~814 " "LATCH primitive \"dataMemory:mem\|memory~814\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~815 " "LATCH primitive \"dataMemory:mem\|memory~815\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~816 " "LATCH primitive \"dataMemory:mem\|memory~816\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~817 " "LATCH primitive \"dataMemory:mem\|memory~817\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~818 " "LATCH primitive \"dataMemory:mem\|memory~818\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~819 " "LATCH primitive \"dataMemory:mem\|memory~819\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~820 " "LATCH primitive \"dataMemory:mem\|memory~820\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~821 " "LATCH primitive \"dataMemory:mem\|memory~821\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~822 " "LATCH primitive \"dataMemory:mem\|memory~822\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~823 " "LATCH primitive \"dataMemory:mem\|memory~823\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~824 " "LATCH primitive \"dataMemory:mem\|memory~824\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~825 " "LATCH primitive \"dataMemory:mem\|memory~825\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~826 " "LATCH primitive \"dataMemory:mem\|memory~826\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~827 " "LATCH primitive \"dataMemory:mem\|memory~827\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~828 " "LATCH primitive \"dataMemory:mem\|memory~828\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~829 " "LATCH primitive \"dataMemory:mem\|memory~829\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~830 " "LATCH primitive \"dataMemory:mem\|memory~830\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~831 " "LATCH primitive \"dataMemory:mem\|memory~831\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~832 " "LATCH primitive \"dataMemory:mem\|memory~832\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~833 " "LATCH primitive \"dataMemory:mem\|memory~833\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~834 " "LATCH primitive \"dataMemory:mem\|memory~834\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~835 " "LATCH primitive \"dataMemory:mem\|memory~835\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~836 " "LATCH primitive \"dataMemory:mem\|memory~836\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~837 " "LATCH primitive \"dataMemory:mem\|memory~837\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~838 " "LATCH primitive \"dataMemory:mem\|memory~838\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~839 " "LATCH primitive \"dataMemory:mem\|memory~839\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~840 " "LATCH primitive \"dataMemory:mem\|memory~840\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~841 " "LATCH primitive \"dataMemory:mem\|memory~841\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~842 " "LATCH primitive \"dataMemory:mem\|memory~842\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~843 " "LATCH primitive \"dataMemory:mem\|memory~843\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~844 " "LATCH primitive \"dataMemory:mem\|memory~844\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~845 " "LATCH primitive \"dataMemory:mem\|memory~845\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~846 " "LATCH primitive \"dataMemory:mem\|memory~846\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~847 " "LATCH primitive \"dataMemory:mem\|memory~847\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~848 " "LATCH primitive \"dataMemory:mem\|memory~848\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~849 " "LATCH primitive \"dataMemory:mem\|memory~849\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~850 " "LATCH primitive \"dataMemory:mem\|memory~850\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~851 " "LATCH primitive \"dataMemory:mem\|memory~851\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~852 " "LATCH primitive \"dataMemory:mem\|memory~852\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~853 " "LATCH primitive \"dataMemory:mem\|memory~853\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~854 " "LATCH primitive \"dataMemory:mem\|memory~854\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~855 " "LATCH primitive \"dataMemory:mem\|memory~855\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~856 " "LATCH primitive \"dataMemory:mem\|memory~856\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~857 " "LATCH primitive \"dataMemory:mem\|memory~857\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~858 " "LATCH primitive \"dataMemory:mem\|memory~858\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~859 " "LATCH primitive \"dataMemory:mem\|memory~859\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~860 " "LATCH primitive \"dataMemory:mem\|memory~860\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~861 " "LATCH primitive \"dataMemory:mem\|memory~861\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~862 " "LATCH primitive \"dataMemory:mem\|memory~862\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~863 " "LATCH primitive \"dataMemory:mem\|memory~863\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~864 " "LATCH primitive \"dataMemory:mem\|memory~864\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~865 " "LATCH primitive \"dataMemory:mem\|memory~865\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~866 " "LATCH primitive \"dataMemory:mem\|memory~866\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~867 " "LATCH primitive \"dataMemory:mem\|memory~867\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~868 " "LATCH primitive \"dataMemory:mem\|memory~868\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~869 " "LATCH primitive \"dataMemory:mem\|memory~869\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~870 " "LATCH primitive \"dataMemory:mem\|memory~870\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~871 " "LATCH primitive \"dataMemory:mem\|memory~871\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~872 " "LATCH primitive \"dataMemory:mem\|memory~872\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804867 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~873 " "LATCH primitive \"dataMemory:mem\|memory~873\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~874 " "LATCH primitive \"dataMemory:mem\|memory~874\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~875 " "LATCH primitive \"dataMemory:mem\|memory~875\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~876 " "LATCH primitive \"dataMemory:mem\|memory~876\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~877 " "LATCH primitive \"dataMemory:mem\|memory~877\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~878 " "LATCH primitive \"dataMemory:mem\|memory~878\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~879 " "LATCH primitive \"dataMemory:mem\|memory~879\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~880 " "LATCH primitive \"dataMemory:mem\|memory~880\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~881 " "LATCH primitive \"dataMemory:mem\|memory~881\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~882 " "LATCH primitive \"dataMemory:mem\|memory~882\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~883 " "LATCH primitive \"dataMemory:mem\|memory~883\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~884 " "LATCH primitive \"dataMemory:mem\|memory~884\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~885 " "LATCH primitive \"dataMemory:mem\|memory~885\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~886 " "LATCH primitive \"dataMemory:mem\|memory~886\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~887 " "LATCH primitive \"dataMemory:mem\|memory~887\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~888 " "LATCH primitive \"dataMemory:mem\|memory~888\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~889 " "LATCH primitive \"dataMemory:mem\|memory~889\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~890 " "LATCH primitive \"dataMemory:mem\|memory~890\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~891 " "LATCH primitive \"dataMemory:mem\|memory~891\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~892 " "LATCH primitive \"dataMemory:mem\|memory~892\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~893 " "LATCH primitive \"dataMemory:mem\|memory~893\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~894 " "LATCH primitive \"dataMemory:mem\|memory~894\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~895 " "LATCH primitive \"dataMemory:mem\|memory~895\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~896 " "LATCH primitive \"dataMemory:mem\|memory~896\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~897 " "LATCH primitive \"dataMemory:mem\|memory~897\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~898 " "LATCH primitive \"dataMemory:mem\|memory~898\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~899 " "LATCH primitive \"dataMemory:mem\|memory~899\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~900 " "LATCH primitive \"dataMemory:mem\|memory~900\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~901 " "LATCH primitive \"dataMemory:mem\|memory~901\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~902 " "LATCH primitive \"dataMemory:mem\|memory~902\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~903 " "LATCH primitive \"dataMemory:mem\|memory~903\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~904 " "LATCH primitive \"dataMemory:mem\|memory~904\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~905 " "LATCH primitive \"dataMemory:mem\|memory~905\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~906 " "LATCH primitive \"dataMemory:mem\|memory~906\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~907 " "LATCH primitive \"dataMemory:mem\|memory~907\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~908 " "LATCH primitive \"dataMemory:mem\|memory~908\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~909 " "LATCH primitive \"dataMemory:mem\|memory~909\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~910 " "LATCH primitive \"dataMemory:mem\|memory~910\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~911 " "LATCH primitive \"dataMemory:mem\|memory~911\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~912 " "LATCH primitive \"dataMemory:mem\|memory~912\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~913 " "LATCH primitive \"dataMemory:mem\|memory~913\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~914 " "LATCH primitive \"dataMemory:mem\|memory~914\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~915 " "LATCH primitive \"dataMemory:mem\|memory~915\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~916 " "LATCH primitive \"dataMemory:mem\|memory~916\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~917 " "LATCH primitive \"dataMemory:mem\|memory~917\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~918 " "LATCH primitive \"dataMemory:mem\|memory~918\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~919 " "LATCH primitive \"dataMemory:mem\|memory~919\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~920 " "LATCH primitive \"dataMemory:mem\|memory~920\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~921 " "LATCH primitive \"dataMemory:mem\|memory~921\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~922 " "LATCH primitive \"dataMemory:mem\|memory~922\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~923 " "LATCH primitive \"dataMemory:mem\|memory~923\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~924 " "LATCH primitive \"dataMemory:mem\|memory~924\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~925 " "LATCH primitive \"dataMemory:mem\|memory~925\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~926 " "LATCH primitive \"dataMemory:mem\|memory~926\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~927 " "LATCH primitive \"dataMemory:mem\|memory~927\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~928 " "LATCH primitive \"dataMemory:mem\|memory~928\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~929 " "LATCH primitive \"dataMemory:mem\|memory~929\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~930 " "LATCH primitive \"dataMemory:mem\|memory~930\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~931 " "LATCH primitive \"dataMemory:mem\|memory~931\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~932 " "LATCH primitive \"dataMemory:mem\|memory~932\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~933 " "LATCH primitive \"dataMemory:mem\|memory~933\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~934 " "LATCH primitive \"dataMemory:mem\|memory~934\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~935 " "LATCH primitive \"dataMemory:mem\|memory~935\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~936 " "LATCH primitive \"dataMemory:mem\|memory~936\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~937 " "LATCH primitive \"dataMemory:mem\|memory~937\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~938 " "LATCH primitive \"dataMemory:mem\|memory~938\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~939 " "LATCH primitive \"dataMemory:mem\|memory~939\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~940 " "LATCH primitive \"dataMemory:mem\|memory~940\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~941 " "LATCH primitive \"dataMemory:mem\|memory~941\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~942 " "LATCH primitive \"dataMemory:mem\|memory~942\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~943 " "LATCH primitive \"dataMemory:mem\|memory~943\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~944 " "LATCH primitive \"dataMemory:mem\|memory~944\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~945 " "LATCH primitive \"dataMemory:mem\|memory~945\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~946 " "LATCH primitive \"dataMemory:mem\|memory~946\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~947 " "LATCH primitive \"dataMemory:mem\|memory~947\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~948 " "LATCH primitive \"dataMemory:mem\|memory~948\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~949 " "LATCH primitive \"dataMemory:mem\|memory~949\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~950 " "LATCH primitive \"dataMemory:mem\|memory~950\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~951 " "LATCH primitive \"dataMemory:mem\|memory~951\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~952 " "LATCH primitive \"dataMemory:mem\|memory~952\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~953 " "LATCH primitive \"dataMemory:mem\|memory~953\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~954 " "LATCH primitive \"dataMemory:mem\|memory~954\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~955 " "LATCH primitive \"dataMemory:mem\|memory~955\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~956 " "LATCH primitive \"dataMemory:mem\|memory~956\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~957 " "LATCH primitive \"dataMemory:mem\|memory~957\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~958 " "LATCH primitive \"dataMemory:mem\|memory~958\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~959 " "LATCH primitive \"dataMemory:mem\|memory~959\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~960 " "LATCH primitive \"dataMemory:mem\|memory~960\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~961 " "LATCH primitive \"dataMemory:mem\|memory~961\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~962 " "LATCH primitive \"dataMemory:mem\|memory~962\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~963 " "LATCH primitive \"dataMemory:mem\|memory~963\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~964 " "LATCH primitive \"dataMemory:mem\|memory~964\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~965 " "LATCH primitive \"dataMemory:mem\|memory~965\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~966 " "LATCH primitive \"dataMemory:mem\|memory~966\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~967 " "LATCH primitive \"dataMemory:mem\|memory~967\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~968 " "LATCH primitive \"dataMemory:mem\|memory~968\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~969 " "LATCH primitive \"dataMemory:mem\|memory~969\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804874 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~970 " "LATCH primitive \"dataMemory:mem\|memory~970\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~971 " "LATCH primitive \"dataMemory:mem\|memory~971\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~972 " "LATCH primitive \"dataMemory:mem\|memory~972\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~973 " "LATCH primitive \"dataMemory:mem\|memory~973\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~974 " "LATCH primitive \"dataMemory:mem\|memory~974\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~975 " "LATCH primitive \"dataMemory:mem\|memory~975\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~976 " "LATCH primitive \"dataMemory:mem\|memory~976\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~977 " "LATCH primitive \"dataMemory:mem\|memory~977\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~978 " "LATCH primitive \"dataMemory:mem\|memory~978\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~979 " "LATCH primitive \"dataMemory:mem\|memory~979\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~980 " "LATCH primitive \"dataMemory:mem\|memory~980\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~981 " "LATCH primitive \"dataMemory:mem\|memory~981\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~982 " "LATCH primitive \"dataMemory:mem\|memory~982\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~983 " "LATCH primitive \"dataMemory:mem\|memory~983\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~984 " "LATCH primitive \"dataMemory:mem\|memory~984\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~985 " "LATCH primitive \"dataMemory:mem\|memory~985\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~986 " "LATCH primitive \"dataMemory:mem\|memory~986\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~987 " "LATCH primitive \"dataMemory:mem\|memory~987\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~988 " "LATCH primitive \"dataMemory:mem\|memory~988\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~989 " "LATCH primitive \"dataMemory:mem\|memory~989\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~990 " "LATCH primitive \"dataMemory:mem\|memory~990\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~991 " "LATCH primitive \"dataMemory:mem\|memory~991\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~992 " "LATCH primitive \"dataMemory:mem\|memory~992\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~993 " "LATCH primitive \"dataMemory:mem\|memory~993\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~994 " "LATCH primitive \"dataMemory:mem\|memory~994\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~995 " "LATCH primitive \"dataMemory:mem\|memory~995\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~996 " "LATCH primitive \"dataMemory:mem\|memory~996\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~997 " "LATCH primitive \"dataMemory:mem\|memory~997\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~998 " "LATCH primitive \"dataMemory:mem\|memory~998\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~999 " "LATCH primitive \"dataMemory:mem\|memory~999\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1000 " "LATCH primitive \"dataMemory:mem\|memory~1000\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1001 " "LATCH primitive \"dataMemory:mem\|memory~1001\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1002 " "LATCH primitive \"dataMemory:mem\|memory~1002\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1003 " "LATCH primitive \"dataMemory:mem\|memory~1003\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1004 " "LATCH primitive \"dataMemory:mem\|memory~1004\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1005 " "LATCH primitive \"dataMemory:mem\|memory~1005\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1006 " "LATCH primitive \"dataMemory:mem\|memory~1006\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1007 " "LATCH primitive \"dataMemory:mem\|memory~1007\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1008 " "LATCH primitive \"dataMemory:mem\|memory~1008\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1009 " "LATCH primitive \"dataMemory:mem\|memory~1009\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1010 " "LATCH primitive \"dataMemory:mem\|memory~1010\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1011 " "LATCH primitive \"dataMemory:mem\|memory~1011\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1012 " "LATCH primitive \"dataMemory:mem\|memory~1012\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1013 " "LATCH primitive \"dataMemory:mem\|memory~1013\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1014 " "LATCH primitive \"dataMemory:mem\|memory~1014\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1015 " "LATCH primitive \"dataMemory:mem\|memory~1015\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1016 " "LATCH primitive \"dataMemory:mem\|memory~1016\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1017 " "LATCH primitive \"dataMemory:mem\|memory~1017\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1018 " "LATCH primitive \"dataMemory:mem\|memory~1018\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1019 " "LATCH primitive \"dataMemory:mem\|memory~1019\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1020 " "LATCH primitive \"dataMemory:mem\|memory~1020\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1021 " "LATCH primitive \"dataMemory:mem\|memory~1021\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1022 " "LATCH primitive \"dataMemory:mem\|memory~1022\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataMemory:mem\|memory~1023 " "LATCH primitive \"dataMemory:mem\|memory~1023\" is permanently enabled" {  } { { "dataMemory.v" "" { Text "/opt/altera/13.0sp1/Mips/dataMemory.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446696804878 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1446696805127 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_mem:ins_mem\|instr_out\[6\] instruction_mem:ins_mem\|instr_out\[2\] " "Duplicate LATCH primitive \"instruction_mem:ins_mem\|instr_out\[6\]\" merged with LATCH primitive \"instruction_mem:ins_mem\|instr_out\[2\]\"" {  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446696805150 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1446696805150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[0\] " "Latch sevenSegment:s1\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805151 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[1\] " "Latch sevenSegment:s1\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[2\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[2\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805151 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[2\] " "Latch sevenSegment:s1\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805151 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[3\] " "Latch sevenSegment:s1\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805151 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[4\] " "Latch sevenSegment:s1\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805151 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[5\] " "Latch sevenSegment:s1\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805151 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s1\|bits\[6\] " "Latch sevenSegment:s1\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[1\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[1\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805151 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[0\] " "Latch sevenSegment:s7\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[17\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[17\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805151 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[1\] " "Latch sevenSegment:s7\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[18\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[18\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805152 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[2\] " "Latch sevenSegment:s7\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[18\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[18\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805152 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[3\] " "Latch sevenSegment:s7\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[17\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[17\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805152 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[4\] " "Latch sevenSegment:s7\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[18\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[18\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805152 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[5\] " "Latch sevenSegment:s7\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[17\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[17\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805152 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s7\|bits\[6\] " "Latch sevenSegment:s7\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[17\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[17\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805152 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[0\] " "Latch sevenSegment:s5\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805152 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[1\] " "Latch sevenSegment:s5\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[2\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805152 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[2\] " "Latch sevenSegment:s5\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[2\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805153 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[3\] " "Latch sevenSegment:s5\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805153 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[4\] " "Latch sevenSegment:s5\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805153 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[5\] " "Latch sevenSegment:s5\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805153 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s5\|bits\[6\] " "Latch sevenSegment:s5\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:id_ex\|out\[55\] " "Ports D and ENA on the latch are fed by the same signal register:id_ex\|out\[55\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805153 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[0\] " "Latch sevenSegment:s6\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805153 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[1\] " "Latch sevenSegment:s6\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[22\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[22\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805153 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[2\] " "Latch sevenSegment:s6\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[22\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[22\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805153 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[3\] " "Latch sevenSegment:s6\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805154 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[4\] " "Latch sevenSegment:s6\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805154 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[5\] " "Latch sevenSegment:s6\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805154 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s6\|bits\[6\] " "Latch sevenSegment:s6\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:mem_wb\|out\[36\] " "Ports D and ENA on the latch are fed by the same signal register:mem_wb\|out\[36\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805154 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[0\] " "Latch sevenSegment:s4\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805154 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[1\] " "Latch sevenSegment:s4\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux45 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux45" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805154 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[2\] " "Latch sevenSegment:s4\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805154 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[3\] " "Latch sevenSegment:s4\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805154 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[4\] " "Latch sevenSegment:s4\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805155 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[5\] " "Latch sevenSegment:s4\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805155 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s4\|bits\[6\] " "Latch sevenSegment:s4\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:regFile\|Mux46 " "Ports D and ENA on the latch are fed by the same signal registerFile:regFile\|Mux46" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805155 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[0\] " "Latch sevenSegment:s8\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[21\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[21\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805155 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[1\] " "Latch sevenSegment:s8\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[22\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[22\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805155 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[2\] " "Latch sevenSegment:s8\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[22\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[22\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805155 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[3\] " "Latch sevenSegment:s8\|bits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[21\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[21\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805155 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[4\] " "Latch sevenSegment:s8\|bits\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[22\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[22\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805155 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[5\] " "Latch sevenSegment:s8\|bits\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[21\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[21\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805156 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegment:s8\|bits\[6\] " "Latch sevenSegment:s8\|bits\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:ex_mem\|out\[21\] " "Ports D and ENA on the latch are fed by the same signal register:ex_mem\|out\[21\]" {  } { { "register.v" "" { Text "/opt/altera/13.0sp1/Mips/register.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805156 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[0\] " "Latch instruction_mem:ins_mem\|instr_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805156 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[1\] " "Latch instruction_mem:ins_mem\|instr_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805156 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[2\] " "Latch instruction_mem:ins_mem\|instr_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805156 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[3\] " "Latch instruction_mem:ins_mem\|instr_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805156 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[4\] " "Latch instruction_mem:ins_mem\|instr_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805156 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[5\] " "Latch instruction_mem:ins_mem\|instr_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805156 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[7\] " "Latch instruction_mem:ins_mem\|instr_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805157 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[8\] " "Latch instruction_mem:ins_mem\|instr_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805157 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[9\] " "Latch instruction_mem:ins_mem\|instr_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805157 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[10\] " "Latch instruction_mem:ins_mem\|instr_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805157 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[11\] " "Latch instruction_mem:ins_mem\|instr_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805157 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[12\] " "Latch instruction_mem:ins_mem\|instr_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805157 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[13\] " "Latch instruction_mem:ins_mem\|instr_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805157 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[14\] " "Latch instruction_mem:ins_mem\|instr_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805158 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_mem:ins_mem\|instr_out\[15\] " "Latch instruction_mem:ins_mem\|instr_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:p1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:p1\|counter\[0\]" {  } { { "pc.v" "" { Text "/opt/altera/13.0sp1/Mips/pc.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805158 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:control\|alu_com\[0\] " "Latch controller:control\|alu_com\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_id_reg:fe_id_reg\|inst_out_reg\[15\] " "Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg\|inst_out_reg\[15\]" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805158 ""}  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:control\|alu_com\[2\] " "Latch controller:control\|alu_com\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " "Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805158 ""}  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:control\|alu_com\[1\] " "Latch controller:control\|alu_com\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_id_reg:fe_id_reg\|inst_out_reg\[15\] " "Ports D and ENA on the latch are fed by the same signal fetch_id_reg:fe_id_reg\|inst_out_reg\[15\]" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446696805158 ""}  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446696805158 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446696805161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446696805161 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446696805795 "|Mips|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446696805795 "|Mips|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446696805795 "|Mips|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446696805795 "|Mips|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446696805795 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1446696806714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446696806964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696806964 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446696807088 "|Mips|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1446696807088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "995 " "Implemented 995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446696807090 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446696807090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "890 " "Implemented 890 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446696807090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446696807090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1232 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1232 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446696807142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  5 07:43:27 2015 " "Processing ended: Thu Nov  5 07:43:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446696807142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446696807142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446696807142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446696807142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446696815301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446696815303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  5 07:43:35 2015 " "Processing started: Thu Nov  5 07:43:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446696815303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1446696815303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1446696815303 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1446696815334 ""}
{ "Info" "0" "" "Project  = Mips" {  } {  } 0 0 "Project  = Mips" 0 0 "Fitter" 0 0 1446696815335 ""}
{ "Info" "0" "" "Revision = Mips" {  } {  } 0 0 "Revision = Mips" 0 0 "Fitter" 0 0 1446696815335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1446696815595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mips EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446696815604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446696815634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446696815634 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446696815874 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446696816439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446696816439 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446696816439 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1661 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446696816450 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1662 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446696816450 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1663 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446696816450 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446696816450 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "60 " "TimeQuest Timing Analyzer is analyzing 60 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1446696816707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mips.sdc " "Synopsys Design Constraints File file not found: 'Mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1446696816710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1446696816711 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44  from: datad  to: combout " "Cell: regFile\|Mux44  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~0  from: datac  to: combout " "Cell: regFile\|Mux44~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~1  from: datac  to: combout " "Cell: regFile\|Mux44~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~2  from: datac  to: combout " "Cell: regFile\|Mux44~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~2  from: datad  to: combout " "Cell: regFile\|Mux44~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45  from: datad  to: combout " "Cell: regFile\|Mux45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~0  from: datac  to: combout " "Cell: regFile\|Mux45~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~1  from: datac  to: combout " "Cell: regFile\|Mux45~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~2  from: datac  to: combout " "Cell: regFile\|Mux45~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~2  from: datad  to: combout " "Cell: regFile\|Mux45~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46  from: datad  to: combout " "Cell: regFile\|Mux46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~0  from: dataa  to: combout " "Cell: regFile\|Mux46~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~1  from: datab  to: combout " "Cell: regFile\|Mux46~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~1  from: datac  to: combout " "Cell: regFile\|Mux46~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~2  from: datac  to: combout " "Cell: regFile\|Mux46~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~2  from: datad  to: combout " "Cell: regFile\|Mux46~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696816721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1446696816721 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1446696816727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\] (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node KEY\[1\] (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_id_reg:fe_id_reg\|inst_out_reg\[15\] " "Destination node fetch_id_reg:fe_id_reg\|inst_out_reg\[15\]" {  } { { "fetch_id_reg.v" "" { Text "/opt/altera/13.0sp1/Mips/fetch_id_reg.v" 8 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { fetch_id_reg:fe_id_reg|inst_out_reg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[1\]\[1\] " "Destination node registerFile:regFile\|registers\[1\]\[1\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[1][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[1\]\[2\] " "Destination node registerFile:regFile\|registers\[1\]\[2\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[1][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[1\]\[3\] " "Destination node registerFile:regFile\|registers\[1\]\[3\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[2\]\[1\] " "Destination node registerFile:regFile\|registers\[2\]\[1\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[2][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[2\]\[2\] " "Destination node registerFile:regFile\|registers\[2\]\[2\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[2][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[2\]\[3\] " "Destination node registerFile:regFile\|registers\[2\]\[3\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[3\]\[1\] " "Destination node registerFile:regFile\|registers\[3\]\[1\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[3\]\[2\] " "Destination node registerFile:regFile\|registers\[3\]\[2\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[3][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[3\]\[3\] " "Destination node registerFile:regFile\|registers\[3\]\[3\]" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446696816791 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446696816791 ""}  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 7 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_mem:ins_mem\|WideNor0  " "Automatically promoted node instruction_mem:ins_mem\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816792 ""}  } { { "instruction_mem.v" "" { Text "/opt/altera/13.0sp1/Mips/instruction_mem.v" 6 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { instruction_mem:ins_mem|WideNor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegment:s1\|Mux7~0  " "Automatically promoted node sevenSegment:s1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816792 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 5 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sevenSegment:s1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegment:s4\|Mux7~0  " "Automatically promoted node sevenSegment:s4\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816792 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 5 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sevenSegment:s4|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegment:s5\|Mux7~4  " "Automatically promoted node sevenSegment:s5\|Mux7~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816792 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 5 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sevenSegment:s5|Mux7~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegment:s6\|Mux7~0  " "Automatically promoted node sevenSegment:s6\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816792 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 5 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sevenSegment:s6|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegment:s7\|Mux7~0  " "Automatically promoted node sevenSegment:s7\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816793 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 5 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sevenSegment:s7|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegment:s8\|Mux7~0  " "Automatically promoted node sevenSegment:s8\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816793 ""}  } { { "sevenSegment.v" "" { Text "/opt/altera/13.0sp1/Mips/sevenSegment.v" 5 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sevenSegment:s8|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1172 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:control\|pc_sel~6  " "Automatically promoted node controller:control\|pc_sel~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816793 ""}  } { { "controller.v" "" { Text "/opt/altera/13.0sp1/Mips/controller.v" 5 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { controller:control|pc_sel~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1630 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[3\] (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node KEY\[3\] (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446696816793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registerFile:regFile\|registers\[7\]\[15\]~3 " "Destination node registerFile:regFile\|registers\[7\]\[15\]~3" {  } { { "registerFile.v" "" { Text "/opt/altera/13.0sp1/Mips/registerFile.v" 28 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { registerFile:regFile|registers[7][15]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 1182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446696816793 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446696816793 ""}  } { { "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Mips.v" "" { Text "/opt/altera/13.0sp1/Mips/Mips.v" 7 0 0 } } { "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446696816793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446696816928 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446696816930 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446696816930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446696816933 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446696816936 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446696816938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446696816938 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446696816940 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446696816940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1446696816942 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446696816942 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1446696816989 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1446696816989 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446696817006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446696818073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446696818496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446696818512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446696820869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446696820869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446696821040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/opt/altera/13.0sp1/Mips/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446696824297 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446696824297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446696826684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446696826686 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446696826686 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.84 " "Total time spent on timing analysis during the Fitter is 2.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446696826722 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446696826728 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "82 " "Found 82 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1446696826755 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1446696826755 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446696827093 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446696827157 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446696827510 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446696827991 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1446696828056 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1446696828059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/opt/altera/13.0sp1/Mips/output_files/Mips.fit.smsg " "Generated suppressed messages file /opt/altera/13.0sp1/Mips/output_files/Mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446696828223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 326 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 326 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446696828557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  5 07:43:48 2015 " "Processing ended: Thu Nov  5 07:43:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446696828557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446696828557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446696828557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446696828557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1446696837775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446696837776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  5 07:43:57 2015 " "Processing started: Thu Nov  5 07:43:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446696837776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1446696837776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1446696837777 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1446696839380 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1446696839442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446696839902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  5 07:43:59 2015 " "Processing ended: Thu Nov  5 07:43:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446696839902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446696839902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446696839902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1446696839902 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1446696855071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1446696856614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446696856615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  5 07:44:16 2015 " "Processing started: Thu Nov  5 07:44:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446696856615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446696856615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Mips -c Mips " "Command: quartus_sta Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446696856616 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1446696856649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1446696856943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446696856976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446696856976 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "60 " "TimeQuest Timing Analyzer is analyzing 60 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1446696857146 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mips.sdc " "Synopsys Design Constraints File file not found: 'Mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1446696857175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1446696857176 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc:p1\|counter\[0\] pc:p1\|counter\[0\] " "create_clock -period 1.000 -name pc:p1\|counter\[0\] pc:p1\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " "create_clock -period 1.000 -name fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc:p1\|counter\[1\] pc:p1\|counter\[1\] " "create_clock -period 1.000 -name pc:p1\|counter\[1\] pc:p1\|counter\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register:id_ex\|out\[17\] register:id_ex\|out\[17\] " "create_clock -period 1.000 -name register:id_ex\|out\[17\] register:id_ex\|out\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register:id_ex\|out\[1\] register:id_ex\|out\[1\] " "create_clock -period 1.000 -name register:id_ex\|out\[1\] register:id_ex\|out\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register:mem_wb\|out\[21\] register:mem_wb\|out\[21\] " "create_clock -period 1.000 -name register:mem_wb\|out\[21\] register:mem_wb\|out\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[15\] SW\[15\] " "create_clock -period 1.000 -name SW\[15\] SW\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register:ex_mem\|out\[21\] register:ex_mem\|out\[21\] " "create_clock -period 1.000 -name register:ex_mem\|out\[21\] register:ex_mem\|out\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857183 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44  from: datad  to: combout " "Cell: regFile\|Mux44  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~0  from: dataa  to: combout " "Cell: regFile\|Mux44~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~1  from: datad  to: combout " "Cell: regFile\|Mux44~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~2  from: datab  to: combout " "Cell: regFile\|Mux44~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~2  from: datac  to: combout " "Cell: regFile\|Mux44~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45  from: datad  to: combout " "Cell: regFile\|Mux45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~0  from: dataa  to: combout " "Cell: regFile\|Mux45~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~1  from: datad  to: combout " "Cell: regFile\|Mux45~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~2  from: dataa  to: combout " "Cell: regFile\|Mux45~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~2  from: datac  to: combout " "Cell: regFile\|Mux45~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46  from: datad  to: combout " "Cell: regFile\|Mux46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~0  from: datab  to: combout " "Cell: regFile\|Mux46~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~1  from: datab  to: combout " "Cell: regFile\|Mux46~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~1  from: datad  to: combout " "Cell: regFile\|Mux46~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~2  from: datab  to: combout " "Cell: regFile\|Mux46~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~2  from: datac  to: combout " "Cell: regFile\|Mux46~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857191 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1446696857191 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446696857199 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1446696857214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446696857253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.583 " "Worst-case setup slack is -6.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.583      -774.734 KEY\[1\]  " "   -6.583      -774.734 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.841       -50.977 pc:p1\|counter\[0\]  " "   -3.841       -50.977 pc:p1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.776       -55.458 pc:p1\|counter\[1\]  " "   -3.776       -55.458 pc:p1\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.342       -15.026 register:mem_wb\|out\[21\]  " "   -2.342       -15.026 register:mem_wb\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202       -14.663 register:id_ex\|out\[1\]  " "   -2.202       -14.663 register:id_ex\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402        -6.906 register:id_ex\|out\[17\]  " "   -1.402        -6.906 register:id_ex\|out\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139        -2.785 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]  " "   -1.139        -2.785 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137        -4.681 register:ex_mem\|out\[21\]  " "   -1.137        -4.681 register:ex_mem\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 SW\[15\]  " "    0.164         0.000 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446696857254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.484 " "Worst-case hold slack is -4.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.484       -82.433 pc:p1\|counter\[1\]  " "   -4.484       -82.433 pc:p1\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.438       -58.446 pc:p1\|counter\[0\]  " "   -4.438       -58.446 pc:p1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.074       -27.292 SW\[15\]  " "   -4.074       -27.292 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.102       -21.073 register:ex_mem\|out\[21\]  " "   -3.102       -21.073 register:ex_mem\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.067       -19.276 register:id_ex\|out\[17\]  " "   -3.067       -19.276 register:id_ex\|out\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643       -17.959 register:mem_wb\|out\[21\]  " "   -2.643       -17.959 register:mem_wb\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.348       -54.344 KEY\[1\]  " "   -2.348       -54.344 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.272       -14.977 register:id_ex\|out\[1\]  " "   -2.272       -14.977 register:id_ex\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.269        -2.269 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]  " "   -2.269        -2.269 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446696857268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446696857270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446696857271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -265.222 KEY\[1\]  " "   -1.222      -265.222 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -19.508 SW\[15\]  " "   -1.222       -19.508 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711       -49.896 pc:p1\|counter\[0\]  " "   -0.711       -49.896 pc:p1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.617       -75.900 pc:p1\|counter\[1\]  " "   -0.617       -75.900 pc:p1\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]  " "    0.500         0.000 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register:ex_mem\|out\[21\]  " "    0.500         0.000 register:ex_mem\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register:id_ex\|out\[17\]  " "    0.500         0.000 register:id_ex\|out\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register:id_ex\|out\[1\]  " "    0.500         0.000 register:id_ex\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register:mem_wb\|out\[21\]  " "    0.500         0.000 register:mem_wb\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446696857273 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1446696857623 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1446696857626 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44  from: datad  to: combout " "Cell: regFile\|Mux44  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~0  from: dataa  to: combout " "Cell: regFile\|Mux44~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~1  from: datad  to: combout " "Cell: regFile\|Mux44~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~2  from: datab  to: combout " "Cell: regFile\|Mux44~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux44~2  from: datac  to: combout " "Cell: regFile\|Mux44~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45  from: datad  to: combout " "Cell: regFile\|Mux45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~0  from: dataa  to: combout " "Cell: regFile\|Mux45~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~1  from: datad  to: combout " "Cell: regFile\|Mux45~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~2  from: dataa  to: combout " "Cell: regFile\|Mux45~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux45~2  from: datac  to: combout " "Cell: regFile\|Mux45~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46  from: datad  to: combout " "Cell: regFile\|Mux46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~0  from: datab  to: combout " "Cell: regFile\|Mux46~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~1  from: datab  to: combout " "Cell: regFile\|Mux46~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~1  from: datad  to: combout " "Cell: regFile\|Mux46~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~2  from: datab  to: combout " "Cell: regFile\|Mux46~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: regFile\|Mux46~2  from: datac  to: combout " "Cell: regFile\|Mux46~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857676 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1446696857676 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1446696857691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.455 " "Worst-case setup slack is -2.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.455      -235.798 KEY\[1\]  " "   -2.455      -235.798 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418       -18.339 pc:p1\|counter\[0\]  " "   -1.418       -18.339 pc:p1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367       -17.866 pc:p1\|counter\[1\]  " "   -1.367       -17.866 pc:p1\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723        -4.544 register:id_ex\|out\[1\]  " "   -0.723        -4.544 register:id_ex\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681        -4.186 register:mem_wb\|out\[21\]  " "   -0.681        -4.186 register:mem_wb\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289        -0.779 register:id_ex\|out\[17\]  " "   -0.289        -0.779 register:id_ex\|out\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258        -0.559 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]  " "   -0.258        -0.559 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173        -0.379 register:ex_mem\|out\[21\]  " "   -0.173        -0.379 register:ex_mem\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485         0.000 SW\[15\]  " "    0.485         0.000 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446696857701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.331 " "Worst-case hold slack is -2.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.331       -44.302 pc:p1\|counter\[1\]  " "   -2.331       -44.302 pc:p1\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.317       -31.202 pc:p1\|counter\[0\]  " "   -2.317       -31.202 pc:p1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058       -14.296 SW\[15\]  " "   -2.058       -14.296 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747       -11.189 register:id_ex\|out\[17\]  " "   -1.747       -11.189 register:id_ex\|out\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.746       -11.933 register:ex_mem\|out\[21\]  " "   -1.746       -11.933 register:ex_mem\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551       -10.557 register:mem_wb\|out\[21\]  " "   -1.551       -10.557 register:mem_wb\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.426       -46.246 KEY\[1\]  " "   -1.426       -46.246 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345        -9.040 register:id_ex\|out\[1\]  " "   -1.345        -9.040 register:id_ex\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339        -1.339 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]  " "   -1.339        -1.339 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446696857723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446696857734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1446696857744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -265.222 KEY\[1\]  " "   -1.222      -265.222 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 SW\[15\]  " "   -1.222        -1.222 SW\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -2.046 pc:p1\|counter\[0\]  " "   -0.031        -2.046 pc:p1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019         0.000 pc:p1\|counter\[1\]  " "    0.019         0.000 pc:p1\|counter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\]  " "    0.500         0.000 fetch_id_reg:fe_id_reg\|inst_out_reg\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register:ex_mem\|out\[21\]  " "    0.500         0.000 register:ex_mem\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register:id_ex\|out\[17\]  " "    0.500         0.000 register:id_ex\|out\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register:id_ex\|out\[1\]  " "    0.500         0.000 register:id_ex\|out\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 register:mem_wb\|out\[21\]  " "    0.500         0.000 register:mem_wb\|out\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446696857755 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1446696858257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446696858873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446696858876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446696859113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  5 07:44:19 2015 " "Processing ended: Thu Nov  5 07:44:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446696859113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446696859113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446696859113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446696859113 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446696879913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446696879916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  5 07:44:39 2015 " "Processing started: Thu Nov  5 07:44:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446696879916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446696879916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Mips -c Mips " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Mips -c Mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446696879917 ""}
