+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |               clk_fpga_0 |                                                       TDC_OVERLAY_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D|
| clk_out1_TDC_OVERLAY_clk_wiz_0_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |                               TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/S_EDGE_DET_0/U0/dn_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
