/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [4:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_4z[3] & celloutsig_0_6z);
  assign celloutsig_0_10z = ~(celloutsig_0_0z[2] & celloutsig_0_1z);
  assign celloutsig_0_16z = ~(celloutsig_0_9z & celloutsig_0_10z);
  assign celloutsig_0_20z = ~(celloutsig_0_19z[14] & celloutsig_0_10z);
  assign celloutsig_1_3z = ~(in_data[154] & celloutsig_1_2z[1]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z & in_data[125]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_1_10z = ~(celloutsig_1_5z[1] & celloutsig_1_4z[3]);
  assign celloutsig_0_5z = | celloutsig_0_0z;
  assign celloutsig_0_6z = | celloutsig_0_4z[7:4];
  assign celloutsig_0_9z = | { in_data[68:65], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_1z = | in_data[82:68];
  assign celloutsig_1_0z = | in_data[183:180];
  assign celloutsig_1_1z = | in_data[187:181];
  assign celloutsig_0_2z = | in_data[37:34];
  assign celloutsig_1_6z = | { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = | { celloutsig_1_8z[3:1], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[80:78] ^ in_data[21:19];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } ^ { in_data[23:17], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_4z[7:0], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_16z } ^ { celloutsig_0_0z[2], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[104:101] ^ { in_data[186:185], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[127:126], celloutsig_1_3z, celloutsig_1_1z } ^ { in_data[138:137], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_4z[2:1], celloutsig_1_4z } ^ { celloutsig_1_2z[3], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[130:126], celloutsig_1_7z, celloutsig_1_0z } ^ { in_data[142:137], celloutsig_1_7z };
  assign celloutsig_1_13z = celloutsig_1_5z[5:1] ^ { celloutsig_1_4z[3:1], celloutsig_1_7z, celloutsig_1_12z };
  always_latch
    if (out_data[96]) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[89:88], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z };
  always_latch
    if (out_data[96]) celloutsig_0_13z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_13z = celloutsig_0_4z[6:2];
  assign out_data[109] = celloutsig_1_7z ^ celloutsig_1_3z;
  assign { out_data[129], out_data[136], out_data[128] } = { out_data[109], celloutsig_1_6z, celloutsig_1_0z } ^ { celloutsig_1_4z[1], celloutsig_1_13z[4], celloutsig_1_4z[0] };
  assign { out_data[96], out_data[106:103], out_data[107] } = { out_data[109], celloutsig_1_4z, celloutsig_1_3z } ^ { celloutsig_1_0z, celloutsig_1_6z, out_data[136], celloutsig_1_13z[3:2], out_data[109] };
  assign { out_data[135:130], out_data[114:110], out_data[108], out_data[102:97], out_data[47:32], out_data[0] } = { celloutsig_1_13z[3:0], celloutsig_1_4z[3:2], celloutsig_1_0z, 4'h0, celloutsig_1_0z, celloutsig_1_13z[1:0], celloutsig_1_4z[3:2], out_data[129:128], celloutsig_0_19z, celloutsig_0_20z };
endmodule
