NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_mem_shared_access_seq",{163:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype163\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_shared_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of a shared memory by writing through each address map then reading it via every other address maps in which the memory is readable and the backdoor, making sure that the resulting value matches the written value.</div></div>",165:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype165\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_mem mem</div></div><div class=\"TTSummary\">The memory to be tested</div></div>"});