// Seed: 1703138176
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire \id_4 ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    output supply0 id_6
);
  genvar id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  inout wire id_34;
  inout wire id_33;
  output wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout supply0 id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_14 = -1;
  wire [1 : (  1  )] id_36, id_37, id_38, id_39, id_40;
  assign id_38 = !id_39;
endmodule
