[INF:CM0023] Creating log file ../../build/regression/ExtendClassMember/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<111> s<110> l<1:1> el<1:0>
n<> u<1> t<Package> p<108> s<2> l<1:1> el<1:8>
n<pkg> u<2> t<StringConst> p<108> s<21> l<1:9> el<1:12>
n<uvm_tlm_fifo> u<3> t<StringConst> p<19> s<16> l<3:7> el<3:19>
n<> u<4> t<IntVec_TypeBit> p<5> l<5:2> el<5:5>
n<> u<5> t<Data_type> p<13> c<4> s<12> l<5:2> el<5:5>
n<print_enabled> u<6> t<StringConst> p<11> s<10> l<5:6> el<5:19>
n<1> u<7> t<IntConst> p<8> l<5:22> el<5:23>
n<> u<8> t<Primary_literal> p<9> c<7> l<5:22> el<5:23>
n<> u<9> t<Primary> p<10> c<8> l<5:22> el<5:23>
n<> u<10> t<Expression> p<11> c<9> l<5:22> el<5:23>
n<> u<11> t<Variable_decl_assignment> p<12> c<6> l<5:6> el<5:23>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<5:6> el<5:23>
n<> u<13> t<Variable_declaration> p<14> c<5> l<5:2> el<5:24>
n<> u<14> t<Data_declaration> p<15> c<13> l<5:2> el<5:24>
n<> u<15> t<Class_property> p<16> c<14> l<5:2> el<5:24>
n<> u<16> t<Class_item> p<19> c<15> s<18> l<5:2> el<5:24>
n<> u<17> t<Class> p<19> s<3> l<3:1> el<3:6>
n<> u<18> t<Endclass> p<19> l<7:1> el<7:9>
n<> u<19> t<Class_declaration> p<20> c<17> l<3:1> el<7:9>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<3:1> el<7:9>
n<> u<21> t<Package_item> p<108> c<20> s<45> l<3:1> el<7:9>
n<uvm_sequencer_analysis_fifo> u<22> t<StringConst> p<43> s<28> l<9:7> el<9:34>
n<RSP> u<23> t<StringConst> p<26> s<25> l<9:42> el<9:45>
n<uvm_sequence_item> u<24> t<StringConst> p<25> l<9:48> el<9:65>
n<> u<25> t<Data_type> p<26> c<24> l<9:48> el<9:65>
n<> u<26> t<List_of_type_assignments> p<27> c<23> l<9:42> el<9:65>
n<> u<27> t<Parameter_port_declaration> p<28> c<26> l<9:37> el<9:65>
n<> u<28> t<Parameter_port_list> p<43> c<27> s<41> l<9:35> el<9:66>
n<RSP> u<29> t<StringConst> p<30> l<9:90> el<9:93>
n<> u<30> t<Primary_literal> p<31> c<29> l<9:90> el<9:93>
n<> u<31> t<Primary> p<32> c<30> l<9:90> el<9:93>
n<> u<32> t<Expression> p<33> c<31> l<9:90> el<9:93>
n<> u<33> t<Mintypmax_expression> p<34> c<32> l<9:90> el<9:93>
n<> u<34> t<Param_expression> p<35> c<33> l<9:90> el<9:93>
n<> u<35> t<Ordered_parameter_assignment> p<36> c<34> l<9:90> el<9:93>
n<> u<36> t<List_of_parameter_assignments> p<37> c<35> l<9:90> el<9:93>
n<> u<37> t<Parameter_value_assignment> p<39> c<36> l<9:88> el<9:94>
n<uvm_tlm_fifo> u<38> t<StringConst> p<39> s<37> l<9:75> el<9:87>
n<> u<39> t<Class_type> p<43> c<38> s<42> l<9:75> el<9:94>
n<> u<40> t<Class> p<43> s<22> l<9:1> el<9:6>
n<> u<41> t<Extends> p<43> s<39> l<9:67> el<9:74>
n<> u<42> t<Endclass> p<43> l<10:1> el<10:9>
n<> u<43> t<Class_declaration> p<44> c<40> l<9:1> el<10:9>
n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<9:1> el<10:9>
n<> u<45> t<Package_item> p<108> c<44> s<83> l<9:1> el<10:9>
n<uvm_sequencer_param_base> u<46> t<StringConst> p<81> s<57> l<12:7> el<12:31>
n<REQ> u<47> t<StringConst> p<50> s<49> l<12:39> el<12:42>
n<uvm_sequence_item> u<48> t<StringConst> p<49> l<12:45> el<12:62>
n<> u<49> t<Data_type> p<50> c<48> l<12:45> el<12:62>
n<> u<50> t<List_of_type_assignments> p<51> c<47> l<12:39> el<12:62>
n<> u<51> t<Parameter_port_declaration> p<57> c<50> s<56> l<12:34> el<12:62>
n<RSP> u<52> t<StringConst> p<55> s<54> l<13:39> el<13:42>
n<REQ> u<53> t<StringConst> p<54> l<13:45> el<13:48>
n<> u<54> t<Data_type> p<55> c<53> l<13:45> el<13:48>
n<> u<55> t<List_of_type_assignments> p<56> c<52> l<13:39> el<13:48>
n<> u<56> t<Parameter_port_declaration> p<57> c<55> l<13:34> el<13:48>
n<> u<57> t<Parameter_port_list> p<81> c<51> s<79> l<12:32> el<13:49>
n<uvm_sequencer_base> u<58> t<StringConst> p<59> l<13:58> el<13:76>
n<> u<59> t<Class_type> p<81> c<58> s<77> l<13:58> el<13:76>
n<uvm_sequencer_analysis_fifo> u<60> t<StringConst> p<70> s<69> l<15:3> el<15:30>
n<RSP> u<61> t<StringConst> p<62> l<15:33> el<15:36>
n<> u<62> t<Primary_literal> p<63> c<61> l<15:33> el<15:36>
n<> u<63> t<Primary> p<64> c<62> l<15:33> el<15:36>
n<> u<64> t<Expression> p<65> c<63> l<15:33> el<15:36>
n<> u<65> t<Mintypmax_expression> p<66> c<64> l<15:33> el<15:36>
n<> u<66> t<Param_expression> p<67> c<65> l<15:33> el<15:36>
n<> u<67> t<Ordered_parameter_assignment> p<68> c<66> l<15:33> el<15:36>
n<> u<68> t<List_of_parameter_assignments> p<69> c<67> l<15:33> el<15:36>
n<> u<69> t<Parameter_value_assignment> p<70> c<68> l<15:31> el<15:37>
n<> u<70> t<Data_type> p<74> c<60> s<73> l<15:3> el<15:37>
n<sqr_rsp_analysis_fifo> u<71> t<StringConst> p<72> l<15:38> el<15:59>
n<> u<72> t<Variable_decl_assignment> p<73> c<71> l<15:38> el<15:59>
n<> u<73> t<List_of_variable_decl_assignments> p<74> c<72> l<15:38> el<15:59>
n<> u<74> t<Variable_declaration> p<75> c<70> l<15:3> el<15:60>
n<> u<75> t<Data_declaration> p<76> c<74> l<15:3> el<15:60>
n<> u<76> t<Class_property> p<77> c<75> l<15:3> el<15:60>
n<> u<77> t<Class_item> p<81> c<76> s<80> l<15:3> el<15:60>
n<> u<78> t<Class> p<81> s<46> l<12:1> el<12:6>
n<> u<79> t<Extends> p<81> s<59> l<13:50> el<13:57>
n<> u<80> t<Endclass> p<81> l<16:1> el<16:9>
n<> u<81> t<Class_declaration> p<82> c<78> l<12:1> el<16:9>
n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<12:1> el<16:9>
n<> u<83> t<Package_item> p<108> c<82> s<106> l<12:1> el<16:9>
n<uvm_sequencer_param_base> u<84> t<StringConst> p<85> l<19:10> el<19:34>
n<> u<85> t<Class_type> p<86> c<84> l<19:10> el<19:34>
n<> u<86> t<Class_scope> p<104> c<85> s<102> l<19:10> el<19:36>
n<sqr_rsp_analysis_fifo> u<87> t<StringConst> p<88> l<21:3> el<21:24>
n<> u<88> t<Ps_or_hierarchical_identifier> p<92> c<87> s<91> l<21:3> el<21:24>
n<print_enabled> u<89> t<StringConst> p<91> s<90> l<21:25> el<21:38>
n<> u<90> t<Bit_select> p<91> l<21:39> el<21:39>
n<> u<91> t<Select> p<92> c<89> l<21:24> el<21:38>
n<> u<92> t<Variable_lvalue> p<98> c<88> s<93> l<21:3> el<21:38>
n<> u<93> t<AssignOp_Assign> p<98> s<97> l<21:39> el<21:40>
n<0> u<94> t<IntConst> p<95> l<21:41> el<21:42>
n<> u<95> t<Primary_literal> p<96> c<94> l<21:41> el<21:42>
n<> u<96> t<Primary> p<97> c<95> l<21:41> el<21:42>
n<> u<97> t<Expression> p<98> c<96> l<21:41> el<21:42>
n<> u<98> t<Operator_assignment> p<99> c<92> l<21:3> el<21:42>
n<> u<99> t<Blocking_assignment> p<100> c<98> l<21:3> el<21:42>
n<> u<100> t<Statement_item> p<101> c<99> l<21:3> el<21:43>
n<> u<101> t<Statement> p<102> c<100> l<21:3> el<21:43>
n<> u<102> t<Function_statement_or_null> p<104> c<101> s<103> l<21:3> el<21:43>
n<> u<103> t<Endfunction> p<104> l<23:1> el<23:12>
n<> u<104> t<Class_constructor_declaration> p<105> c<86> l<19:1> el<23:12>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<19:1> el<23:12>
n<> u<106> t<Package_item> p<108> c<105> s<107> l<19:1> el<23:12>
n<> u<107> t<Endpackage> p<108> l<26:1> el<26:11>
n<> u<108> t<Package_declaration> p<109> c<1> l<1:1> el<26:11>
n<> u<109> t<Description> p<110> c<108> l<1:1> el<26:11>
n<> u<110> t<Source_text> p<111> c<109> l<1:1> el<26:11>
n<> u<111> t<Top_level_rule> l<1:1> el<27:1>
[WRN:PA0205] dut.sv:1: No timescale set for "pkg".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "pkg".

[INF:CP0302] dut.sv:9: Compile class "pkg::uvm_sequencer_analysis_fifo".

[INF:CP0302] dut.sv:12: Compile class "pkg::uvm_sequencer_param_base".

[INF:CP0302] dut.sv:3: Compile class "pkg::uvm_tlm_fifo".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[ERR:CP0328] dut.sv:13: Undefined base class "uvm_sequencer_base" extended by "uvm_sequencer_param_base".

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ExtendClassMember/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ExtendClassMember/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ExtendClassMember/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:26:11, parent:unnamed
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiDefName:pkg
  |vpiTaskFunc:
  \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12, parent:pkg::
    |vpiName:uvm_sequencer_param_base::new
    |vpiFullName:pkg::uvm_sequencer_param_base::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
    |vpiStmt:
    \_assignment: , line:21:3, endln:21:42, parent:pkg::uvm_sequencer_param_base::new
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:21:41, endln:21:42
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
        |vpiName:sqr_rsp_analysis_fifo.print_enabled
        |vpiActual:
        \_ref_obj: (sqr_rsp_analysis_fifo), parent:sqr_rsp_analysis_fifo.print_enabled
          |vpiName:sqr_rsp_analysis_fifo
        |vpiActual:
        \_ref_obj: (print_enabled), parent:sqr_rsp_analysis_fifo.print_enabled
          |vpiName:print_enabled
    |vpiInstance:
    \_package: pkg (pkg::) dut.sv:1:1: , endln:26:11, parent:unnamed
|uhdmtopPackages:
\_package: pkg (pkg::) dut.sv:1:1: , endln:26:11, parent:unnamed
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiDefName:pkg
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_sequencer_analysis_fifo) dut.sv:9:1: , endln:10:9, parent:pkg::
    |vpiName:uvm_sequencer_analysis_fifo
    |vpiFullName:pkg::uvm_sequencer_analysis_fifo
    |vpiParameter:
    \_type_parameter: (pkg::uvm_sequencer_analysis_fifo::RSP), line:9:42, endln:9:42, parent:pkg::uvm_sequencer_analysis_fifo
      |vpiName:RSP
      |vpiFullName:pkg::uvm_sequencer_analysis_fifo::RSP
      |vpiTypespec:
      \_unsupported_typespec: (uvm_sequence_item), line:9:48, endln:9:65, parent:pkg::uvm_sequencer_analysis_fifo::RSP
        |vpiName:uvm_sequence_item
    |vpiExtends:
    \_extends: , line:9:75, endln:9:87, parent:pkg::uvm_sequencer_analysis_fifo
      |vpiClassTypespec:
      \_class_typespec: (uvm_tlm_fifo), line:9:75, endln:9:87
        |vpiName:uvm_tlm_fifo
        |vpiClassDefn:
        \_class_defn: (pkg::uvm_tlm_fifo) dut.sv:3:1: , endln:7:9, parent:pkg::
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_sequencer_param_base) dut.sv:12:1: , endln:16:9, parent:pkg::
    |vpiName:uvm_sequencer_param_base
    |vpiFullName:pkg::uvm_sequencer_param_base
    |vpiVariables:
    \_class_var: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59, parent:pkg::uvm_sequencer_param_base
      |vpiTypespec:
      \_class_typespec: (uvm_sequencer_analysis_fifo), line:15:3, endln:15:30, parent:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
        |vpiName:uvm_sequencer_analysis_fifo
        |vpiClassDefn:
        \_class_defn: (pkg::uvm_sequencer_analysis_fifo) dut.sv:9:1: , endln:10:9, parent:pkg::
      |vpiName:sqr_rsp_analysis_fifo
      |vpiFullName:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
      |vpiAutomatic:1
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (pkg::uvm_sequencer_param_base::REQ), line:12:39, endln:12:39, parent:pkg::uvm_sequencer_param_base
      |vpiName:REQ
      |vpiFullName:pkg::uvm_sequencer_param_base::REQ
      |vpiTypespec:
      \_unsupported_typespec: (uvm_sequence_item), line:12:45, endln:12:62, parent:pkg::uvm_sequencer_param_base::REQ
        |vpiName:uvm_sequence_item
    |vpiParameter:
    \_type_parameter: (pkg::uvm_sequencer_param_base::RSP), line:13:39, endln:13:39, parent:pkg::uvm_sequencer_param_base
      |vpiName:RSP
      |vpiFullName:pkg::uvm_sequencer_param_base::RSP
    |vpiMethod:
    \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12, parent:pkg::uvm_sequencer_param_base
      |vpiName:new
      |vpiFullName:pkg::uvm_sequencer_param_base::new
      |vpiMethod:1
      |vpiReturn:
      \_class_var: 
        |vpiTypespec:
        \_class_typespec: 
          |vpiClassDefn:
          \_class_defn: (pkg::uvm_sequencer_param_base) dut.sv:12:1: , endln:16:9, parent:pkg::
      |vpiStmt:
      \_assignment: , line:21:3, endln:21:42, parent:pkg::uvm_sequencer_param_base::new
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:21:41, endln:21:42
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
          |vpiName:sqr_rsp_analysis_fifo.print_enabled
          |vpiActual:
          \_ref_obj: (sqr_rsp_analysis_fifo), parent:sqr_rsp_analysis_fifo.print_enabled
            |vpiName:sqr_rsp_analysis_fifo
            |vpiActual:
            \_class_var: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59, parent:pkg::uvm_sequencer_param_base
              |vpiTypespec:
              \_class_typespec: (uvm_sequencer_analysis_fifo), line:15:3, endln:15:30, parent:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
              |vpiName:sqr_rsp_analysis_fifo
              |vpiFullName:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
              |vpiAutomatic:1
              |vpiVisibility:1
          |vpiActual:
          \_ref_obj: (print_enabled), parent:sqr_rsp_analysis_fifo.print_enabled
            |vpiName:print_enabled
            |vpiActual:
            \_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19, parent:pkg::uvm_tlm_fifo
              |vpiTypespec:
              \_bit_typespec: , line:5:2, endln:5:5
              |vpiName:print_enabled
              |vpiFullName:pkg::uvm_tlm_fifo::print_enabled
              |vpiAutomatic:1
              |vpiVisibility:1
              |vpiExpr:
              \_constant: , line:5:22, endln:5:23
                |vpiDecompile:1
                |vpiSize:1
                |UINT:1
                |vpiConstType:9
      |vpiInstance:
      \_package: pkg (pkg::) dut.sv:1:1: , endln:26:11, parent:unnamed
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_tlm_fifo) dut.sv:3:1: , endln:7:9, parent:pkg::
    |vpiName:uvm_tlm_fifo
    |vpiFullName:pkg::uvm_tlm_fifo
    |vpiVariables:
    \_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19, parent:pkg::uvm_tlm_fifo
    |vpiDerivedClasses:
    \_class_defn: (pkg::uvm_sequencer_analysis_fifo) dut.sv:9:1: , endln:10:9, parent:pkg::
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv | ${SURELOG_DIR}/build/regression/ExtendClassMember/roundtrip/dut_000.sv | 7 | 26 | 

