// Seed: 858059460
module module_0 (
    input  wor  id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri0 id_3
    , id_9,
    input  tri  id_4,
    input  wand id_5,
    output wand id_6,
    input  tri1 id_7
);
  assign id_6 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output wor id_2,
    output wand id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9,
    output wire id_10,
    output uwire id_11,
    output tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    input uwire id_15,
    input supply1 id_16,
    output wire id_17,
    input wand id_18,
    output tri id_19,
    output wand id_20,
    input wand id_21,
    output wire id_22,
    input wor id_23,
    input supply1 id_24,
    output tri0 id_25
    , id_35,
    output tri0 id_26,
    output uwire id_27,
    output wire id_28,
    input wand id_29,
    input supply1 id_30,
    output wor id_31,
    output wire id_32,
    input supply1 id_33
);
  assign id_35 = 1;
  module_0(
      id_33, id_16, id_5, id_32, id_18, id_24, id_17, id_4
  );
  wire id_36;
  wire id_37;
  assign id_20 = id_15;
  wire id_38;
endmodule
