#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 15 23:29:40 2020
# Process ID: 19452
# Current directory: D:/program/Vivado/Project/ip_ram/ip_ram_0915
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10628 D:\program\Vivado\Project\ip_ram\ip_ram_0915\ip_ram.xpr
# Log file: D:/program/Vivado/Project/ip_ram/ip_ram_0915/vivado.log
# Journal file: D:/program/Vivado/Project/ip_ram/ip_ram_0915\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.xpr
INFO: [Project 1-313] Project file moved from 'D:/program/Vivado/Project/ip_ram/ip_ram_0914' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/program/Vivado/Project/Nav_code_7010__PL/8_ip_ram/tb_ip_ram_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/tb_kara_mult_ram_behav.wcfg', nor could it be found using path 'D:/program/Vivado/Project/ip_ram/ip_ram_0914/tb_kara_mult_ram_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 744.594 ; gain = 128.695
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\program\ModelSim\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/program/Xilinx/Xlib/modelsim.ini' copied to run dir:'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kara_mult_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Reading D:/program/ModelSim/tcl/vsim/pref.tcl

# 10.6d

# do {tb_kara_mult_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_9".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_bram18k_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_14".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap blk_mem_gen_v8_4_2 modelsim_lib/msim/blk_mem_gen_v8_4_2 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_utils_v3_0_9 modelsim_lib/msim/xbip_utils_v3_0_9 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_pipe_v3_0_5 modelsim_lib/msim/xbip_pipe_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_bram18k_v3_0_5 modelsim_lib/msim/xbip_bram18k_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap mult_gen_v12_0_14 modelsim_lib/msim/mult_gen_v12_0_14 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:09 on Sep 15,2020
# vlog -64 -incr -work blk_mem_gen_v8_4_2 ../../../../ip_ram.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_2_output_stage
# -- Skipping module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_2_mem_module
# -- Skipping module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 23:30:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:09 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/mult_ram/sim/mult_ram.v ../../../../ip_ram.srcs/sources_1/ip/ram_dual/sim/ram_dual.v 
# -- Skipping module mult_ram
# -- Skipping module ram_dual
# 
# Top level modules:
# 	mult_ram
# 	ram_dual
# End time: 23:30:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:09 on Sep 15,2020
# vcom -64 -93 -work xbip_utils_v3_0_9 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:30:10 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:10 on Sep 15,2020
# vcom -64 -93 -work xbip_pipe_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:30:11 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:11 on Sep 15,2020
# vcom -64 -93 -work xbip_bram18k_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:30:11 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:11 on Sep 15,2020
# vcom -64 -93 -work mult_gen_v12_0_14 ../../../../ip_ram.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:30:13 on Sep 15,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:13 on Sep 15,2020
# vcom -64 -93 -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/mult_signed_18bit/sim/mult_signed_18bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_signed_18bit
# -- Compiling architecture mult_signed_18bit_arch of mult_signed_18bit
# End time: 23:30:13 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:13 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/kara_mult_34bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_66bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_ram_top.v ../../../../ip_ram.srcs/sources_1/new/karatsuba_top.v 
# -- Skipping module kara_mult_34bit
# -- Skipping module kara_mult_66bit
# -- Skipping module kara_mult_ram_top
# -- Skipping module karatsuba_top
# 
# Top level modules:
# 	kara_mult_ram_top
# End time: 23:30:13 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:13 on Sep 15,2020
# vlog -64 -incr -sv -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/srl_lut.sv 
# -- Skipping module srl_lut
# 
# Top level modules:
# 	srl_lut
# End time: 23:30:13 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:13 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sim_1/new/tb_kara_mult_ram.v 
# -- Skipping module tb_kara_mult_ram
# 
# Top level modules:
# 	tb_kara_mult_ram
# End time: 23:30:13 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:13 on Sep 15,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:30:13 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 851.465 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Program launched (PID=5768)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 851.465 ; gain = 5.375
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\program\ModelSim\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/program/Xilinx/Xlib/modelsim.ini' copied to run dir:'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kara_mult_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Reading D:/program/ModelSim/tcl/vsim/pref.tcl

# 10.6d

# do {tb_kara_mult_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_9".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_bram18k_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_14".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap blk_mem_gen_v8_4_2 modelsim_lib/msim/blk_mem_gen_v8_4_2 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_utils_v3_0_9 modelsim_lib/msim/xbip_utils_v3_0_9 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_pipe_v3_0_5 modelsim_lib/msim/xbip_pipe_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_bram18k_v3_0_5 modelsim_lib/msim/xbip_bram18k_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap mult_gen_v12_0_14 modelsim_lib/msim/mult_gen_v12_0_14 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:37 on Sep 15,2020
# vlog -64 -incr -work blk_mem_gen_v8_4_2 ../../../../ip_ram.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_2_output_stage
# -- Skipping module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_2_mem_module
# -- Skipping module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 23:30:37 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:37 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/mult_ram/sim/mult_ram.v ../../../../ip_ram.srcs/sources_1/ip/ram_dual/sim/ram_dual.v 
# -- Skipping module mult_ram
# -- Skipping module ram_dual
# 
# Top level modules:
# 	mult_ram
# 	ram_dual
# End time: 23:30:37 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:37 on Sep 15,2020
# vcom -64 -93 -work xbip_utils_v3_0_9 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:30:38 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:38 on Sep 15,2020
# vcom -64 -93 -work xbip_pipe_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:30:38 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:39 on Sep 15,2020
# vcom -64 -93 -work xbip_bram18k_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:30:39 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:39 on Sep 15,2020
# vcom -64 -93 -work mult_gen_v12_0_14 ../../../../ip_ram.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:30:40 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:41 on Sep 15,2020
# vcom -64 -93 -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/mult_signed_18bit/sim/mult_signed_18bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_signed_18bit
# -- Compiling architecture mult_signed_18bit_arch of mult_signed_18bit
# End time: 23:30:41 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:41 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/kara_mult_34bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_66bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_ram_top.v ../../../../ip_ram.srcs/sources_1/new/karatsuba_top.v 
# -- Skipping module kara_mult_34bit
# -- Skipping module kara_mult_66bit
# -- Skipping module kara_mult_ram_top
# -- Skipping module karatsuba_top
# 
# Top level modules:
# 	kara_mult_ram_top
# End time: 23:30:41 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:41 on Sep 15,2020
# vlog -64 -incr -sv -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/srl_lut.sv 
# -- Skipping module srl_lut
# 
# Top level modules:
# 	srl_lut
# End time: 23:30:41 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:41 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sim_1/new/tb_kara_mult_ram.v 
# -- Skipping module tb_kara_mult_ram
# 
# Top level modules:
# 	tb_kara_mult_ram
# End time: 23:30:41 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:30:41 on Sep 15,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:30:41 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 851.465 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Program launched (PID=17696)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 851.465 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\program\ModelSim\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/program/Xilinx/Xlib/modelsim.ini' copied to run dir:'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kara_mult_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Reading D:/program/ModelSim/tcl/vsim/pref.tcl

# 10.6d

# do {tb_kara_mult_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_9".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_bram18k_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_14".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap blk_mem_gen_v8_4_2 modelsim_lib/msim/blk_mem_gen_v8_4_2 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_utils_v3_0_9 modelsim_lib/msim/xbip_utils_v3_0_9 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_pipe_v3_0_5 modelsim_lib/msim/xbip_pipe_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_bram18k_v3_0_5 modelsim_lib/msim/xbip_bram18k_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap mult_gen_v12_0_14 modelsim_lib/msim/mult_gen_v12_0_14 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:05 on Sep 15,2020
# vlog -64 -incr -work blk_mem_gen_v8_4_2 ../../../../ip_ram.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_2_output_stage
# -- Skipping module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_2_mem_module
# -- Skipping module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 23:43:05 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:05 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/mult_ram/sim/mult_ram.v ../../../../ip_ram.srcs/sources_1/ip/ram_dual/sim/ram_dual.v 
# -- Skipping module mult_ram
# -- Skipping module ram_dual
# 
# Top level modules:
# 	mult_ram
# 	ram_dual
# End time: 23:43:05 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:05 on Sep 15,2020
# vcom -64 -93 -work xbip_utils_v3_0_9 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:43:05 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:06 on Sep 15,2020
# vcom -64 -93 -work xbip_pipe_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:43:06 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:06 on Sep 15,2020
# vcom -64 -93 -work xbip_bram18k_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:43:07 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:07 on Sep 15,2020
# vcom -64 -93 -work mult_gen_v12_0_14 ../../../../ip_ram.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:43:08 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:08 on Sep 15,2020
# vcom -64 -93 -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/mult_signed_18bit/sim/mult_signed_18bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_signed_18bit
# -- Compiling architecture mult_signed_18bit_arch of mult_signed_18bit
# End time: 23:43:08 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:09 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/kara_mult_34bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_66bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_ram_top.v ../../../../ip_ram.srcs/sources_1/new/karatsuba_top.v 
# -- Skipping module kara_mult_34bit
# -- Skipping module kara_mult_66bit
# -- Compiling module kara_mult_ram_top
# -- Skipping module karatsuba_top
# 
# Top level modules:
# 	kara_mult_ram_top
# End time: 23:43:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:09 on Sep 15,2020
# vlog -64 -incr -sv -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/srl_lut.sv 
# -- Skipping module srl_lut
# 
# Top level modules:
# 	srl_lut
# End time: 23:43:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:09 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sim_1/new/tb_kara_mult_ram.v 
# -- Skipping module tb_kara_mult_ram
# 
# Top level modules:
# 	tb_kara_mult_ram
# End time: 23:43:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:43:09 on Sep 15,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:43:09 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 854.250 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Program launched (PID=12100)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 854.250 ; gain = 0.000
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/program/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kara_mult_ram' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_kara_mult_ram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/ip/mult_ram/sim/mult_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/ip/ram_dual/sim/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/kara_mult_34bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kara_mult_34bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/kara_mult_66bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kara_mult_66bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/kara_mult_ram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kara_mult_ram_top
INFO: [VRFC 10-2458] undeclared symbol in_ram_rd_data_en, assumed default net type wire [D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/kara_mult_ram_top.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/karatsuba_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karatsuba_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/srl_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sim_1/new/tb_kara_mult_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_kara_mult_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_kara_mult_ram_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/ip/mult_signed_18bit/sim/mult_signed_18bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_signed_18bit'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/program/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 11abf5256ec14bdf9dbb527fd6d0d1e2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_kara_mult_ram_behav xil_defaultlib.tb_kara_mult_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'mult_out' is not permitted [D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/kara_mult_ram_top.v:129]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'in_ram_rd_data' is not permitted [D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.srcs/sources_1/new/kara_mult_ram_top.v:288]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 934.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 934.430 ; gain = 6.777
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property target_simulator ModelSim [current_project]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\program\ModelSim\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/program/Xilinx/Xlib/modelsim.ini' copied to run dir:'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kara_mult_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Reading D:/program/ModelSim/tcl/vsim/pref.tcl

# 10.6d

# do {tb_kara_mult_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_9".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_bram18k_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_14".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap blk_mem_gen_v8_4_2 modelsim_lib/msim/blk_mem_gen_v8_4_2 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_utils_v3_0_9 modelsim_lib/msim/xbip_utils_v3_0_9 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_pipe_v3_0_5 modelsim_lib/msim/xbip_pipe_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_bram18k_v3_0_5 modelsim_lib/msim/xbip_bram18k_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap mult_gen_v12_0_14 modelsim_lib/msim/mult_gen_v12_0_14 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:05 on Sep 15,2020
# vlog -64 -incr -work blk_mem_gen_v8_4_2 ../../../../ip_ram.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_2_output_stage
# -- Skipping module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_2_mem_module
# -- Skipping module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 23:56:05 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:05 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/ram_dual/sim/ram_dual.v 
# -- Skipping module ram_dual
# 
# Top level modules:
# 	ram_dual
# End time: 23:56:05 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:05 on Sep 15,2020
# vcom -64 -93 -work xbip_utils_v3_0_9 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:56:05 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:05 on Sep 15,2020
# vcom -64 -93 -work xbip_pipe_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:56:06 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:06 on Sep 15,2020
# vcom -64 -93 -work xbip_bram18k_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:56:07 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:07 on Sep 15,2020
# vcom -64 -93 -work mult_gen_v12_0_14 ../../../../ip_ram.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 23:56:08 on Sep 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:08 on Sep 15,2020
# vcom -64 -93 -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/mult_signed_18bit/sim/mult_signed_18bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_signed_18bit
# -- Compiling architecture mult_signed_18bit_arch of mult_signed_18bit
# End time: 23:56:08 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:08 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/kara_mult_34bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_66bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_ram_top.v ../../../../ip_ram.srcs/sources_1/new/karatsuba_top.v 
# -- Skipping module kara_mult_34bit
# -- Skipping module kara_mult_66bit
# -- Compiling module kara_mult_ram_top
# -- Skipping module karatsuba_top
# 
# Top level modules:
# 	kara_mult_ram_top
# End time: 23:56:08 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:08 on Sep 15,2020
# vlog -64 -incr -sv -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/srl_lut.sv 
# -- Skipping module srl_lut
# 
# Top level modules:
# 	srl_lut
# End time: 23:56:08 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:08 on Sep 15,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sim_1/new/tb_kara_mult_ram.v 
# -- Skipping module tb_kara_mult_ram
# 
# Top level modules:
# 	tb_kara_mult_ram
# End time: 23:56:08 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 23:56:08 on Sep 15,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:56:08 on Sep 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 951.383 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Program launched (PID=15292)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 951.383 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\program\ModelSim\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/program/Xilinx/Xlib/modelsim.ini' copied to run dir:'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_kara_mult_ram' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Reading D:/program/ModelSim/tcl/vsim/pref.tcl

# 10.6d

# do {tb_kara_mult_ram_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_2".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_utils_v3_0_9".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_pipe_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xbip_bram18k_v3_0_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/mult_gen_v12_0_14".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap blk_mem_gen_v8_4_2 modelsim_lib/msim/blk_mem_gen_v8_4_2 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_utils_v3_0_9 modelsim_lib/msim/xbip_utils_v3_0_9 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_pipe_v3_0_5 modelsim_lib/msim/xbip_pipe_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xbip_bram18k_v3_0_5 modelsim_lib/msim/xbip_bram18k_v3_0_5 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap mult_gen_v12_0_14 modelsim_lib/msim/mult_gen_v12_0_14 
# Modifying D:\program\Xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:23 on Sep 16,2020
# vlog -64 -incr -work blk_mem_gen_v8_4_2 ../../../../ip_ram.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_2_output_stage
# -- Skipping module blk_mem_gen_v8_4_2_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_2_mem_module
# -- Skipping module blk_mem_gen_v8_4_2
# 
# Top level modules:
# 	blk_mem_gen_v8_4_2
# End time: 00:30:23 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:23 on Sep 16,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/ram_dual/sim/ram_dual.v 
# -- Skipping module ram_dual
# 
# Top level modules:
# 	ram_dual
# End time: 00:30:23 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:23 on Sep 16,2020
# vcom -64 -93 -work xbip_utils_v3_0_9 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 00:30:23 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:23 on Sep 16,2020
# vcom -64 -93 -work xbip_pipe_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 00:30:23 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:24 on Sep 16,2020
# vcom -64 -93 -work xbip_bram18k_v3_0_5 ../../../../ip_ram.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 00:30:24 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:24 on Sep 16,2020
# vcom -64 -93 -work mult_gen_v12_0_14 ../../../../ip_ram.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd 
# -- Loading package STANDARD
# End time: 00:30:26 on Sep 16,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:26 on Sep 16,2020
# vcom -64 -93 -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/ip/mult_signed_18bit/sim/mult_signed_18bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_signed_18bit
# -- Compiling architecture mult_signed_18bit_arch of mult_signed_18bit
# End time: 00:30:26 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:26 on Sep 16,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/kara_mult_34bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_66bit.v ../../../../ip_ram.srcs/sources_1/new/kara_mult_ram_top.v ../../../../ip_ram.srcs/sources_1/new/karatsuba_top.v 
# -- Skipping module kara_mult_34bit
# -- Skipping module kara_mult_66bit
# -- Compiling module kara_mult_ram_top
# -- Skipping module karatsuba_top
# 
# Top level modules:
# 	kara_mult_ram_top
# End time: 00:30:26 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:26 on Sep 16,2020
# vlog -64 -incr -sv -work xil_defaultlib ../../../../ip_ram.srcs/sources_1/new/srl_lut.sv 
# -- Skipping module srl_lut
# 
# Top level modules:
# 	srl_lut
# End time: 00:30:26 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:26 on Sep 16,2020
# vlog -64 -incr -work xil_defaultlib ../../../../ip_ram.srcs/sim_1/new/tb_kara_mult_ram.v 
# -- Skipping module tb_kara_mult_ram
# 
# Top level modules:
# 	tb_kara_mult_ram
# End time: 00:30:26 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 00:30:26 on Sep 16,2020
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:30:26 on Sep 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 951.383 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/program/Vivado/Project/ip_ram/ip_ram_0915/ip_ram.sim/sim_1/behav/modelsim'
Program launched (PID=17700)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 951.383 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 00:36:19 2020...
