

================================================================
== Vitis HLS Report for 'generic_rint_double_s'
================================================================
* Date:           Mon Feb  1 13:23:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        IndutivoParaleloVDC_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       67|  10.000 ns|  0.670 us|    1|   67|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       62|       62|         1|          1|          1|    62|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     385|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        4|     -|      14|       7|    -|
|Multiplexer      |        -|     -|       -|     112|    -|
|Register         |        -|     -|     319|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|     333|     504|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory           |                     Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |index_table_U               |generic_rint_double_s_index_table               |        0|  14|   7|    0|    64|    7|     1|          448|
    |mask_table_U                |generic_rint_double_s_mask_table                |        2|   0|   0|    0|    64|   52|     1|         3328|
    |one_half_minus_one_table_U  |generic_rint_double_s_one_half_minus_one_table  |        2|   0|   0|    0|    64|   52|     1|         3328|
    +----------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                       |                                                |        4|  14|   7|    0|   192|  111|     3|         7104|
    +----------------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_247_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln61_fu_286_p2      |         +|   0|  0|  60|          53|           1|
    |data_V_3_fu_302_p2      |         +|   0|  0|  71|          64|          64|
    |sub_ln51_fu_268_p2      |         -|   0|  0|  14|           6|           7|
    |and_ln34_fu_215_p2      |       and|   0|  0|   2|           1|           1|
    |xs_sig_V_fu_316_p2      |       and|   0|  0|  52|          52|          52|
    |icmp_ln50_fu_253_p2     |      icmp|   0|  0|  10|           6|           3|
    |icmp_ln824_3_fu_209_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln824_fu_203_p2    |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln836_fu_221_p2    |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln840_fu_197_p2    |      icmp|   0|  0|  11|          11|          10|
    |one_half_1_fu_291_p3    |    select|   0|  0|  53|           1|          53|
    |xor_ln1302_fu_311_p2    |       xor|   0|  0|  52|          52|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 385|         326|         216|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          8|    1|          8|
    |ap_phi_mux_retval_0_phi_fu_163_p6  |   9|          2|   64|        128|
    |ap_return                          |   9|          2|   64|        128|
    |i_reg_149                          |   9|          2|    6|         12|
    |index_table_address0               |  13|          3|    6|         18|
    |index_table_address1               |  13|          3|    6|         18|
    |index_table_d0                     |  13|          3|    7|         21|
    |retval_0_reg_160                   |  13|          3|   64|        192|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 112|         26|  218|        525|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |and_ln34_reg_376     |   1|   0|    1|          0|
    |ap_CS_fsm            |   7|   0|    7|          0|
    |ap_return_preg       |  64|   0|   64|          0|
    |data_V_reg_361       |  64|   0|   64|          0|
    |i_reg_149            |   6|   0|    6|          0|
    |icmp_ln836_reg_380   |   1|   0|    1|          0|
    |icmp_ln840_reg_372   |   1|   0|    1|          0|
    |mask_reg_399         |  52|   0|   52|          0|
    |p_Result_40_reg_367  |   1|   0|    1|          0|
    |retval_0_reg_160     |  64|   0|   64|          0|
    |zext_ln42_reg_404    |  52|   0|   53|          1|
    |zext_ln488_reg_384   |   6|   0|   64|         58|
    +---------------------+----+----+-----+-----------+
    |Total                | 319|   0|  378|         59|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_rint<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_rint<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_rint<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_rint<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_rint<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_rint<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  generic_rint<double>|  return value|
|x          |   in|   64|     ap_none|                     x|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

