{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682358295285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 12:44:55 2023 " "Processing started: Mon Apr 24 12:44:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682358295287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358295287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358295288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682358295435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682358295435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-hybrid " "Found design unit 1: ALU-hybrid" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavioral " "Found design unit 1: ControlUnit-behavioral" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../proj/src/TopLevel/ControlUnit.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/CustomTopLevelCPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/CustomTopLevelCPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CustomTopLevelCPU-structural " "Found design unit 1: CustomTopLevelCPU-structural" {  } { { "../../proj/src/TopLevel/CustomTopLevelCPU.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/CustomTopLevelCPU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296833 ""} { "Info" "ISGN_ENTITY_NAME" "1 CustomTopLevelCPU " "Found entity 1: CustomTopLevelCPU" {  } { { "../../proj/src/TopLevel/CustomTopLevelCPU.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/CustomTopLevelCPU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296834 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ShiftLeft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ShiftLeft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2-ShiftLeft2 " "Found design unit 1: ShiftLeft2-ShiftLeft2" {  } { { "../../proj/src/TopLevel/ShiftLeft2.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ShiftLeft2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "../../proj/src/TopLevel/ShiftLeft2.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ShiftLeft2.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_addersubtractor-structural " "Found design unit 1: alu_addersubtractor-structural" {  } { { "../../proj/src/TopLevel/alu_addersubtractor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296834 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_addersubtractor " "Found entity 1: alu_addersubtractor" {  } { { "../../proj/src/TopLevel/alu_addersubtractor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296835 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296835 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-mixed " "Found design unit 1: dffg_N-mixed" {  } { { "../../proj/src/TopLevel/dffg_N.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/dffg_N.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296836 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../proj/src/TopLevel/dffg_N.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/dffg_N.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structure " "Found design unit 1: full_adder-structure" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296836 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_n-structure " "Found design unit 1: full_adder_n-structure" {  } { { "../../proj/src/TopLevel/full_adder_n.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder_n.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296837 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_n " "Found entity 1: full_adder_n" {  } { { "../../proj/src/TopLevel/full_adder_n.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder_n.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296837 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296837 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296837 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5-structural " "Found design unit 1: mux2t1_5-structural" {  } { { "../../proj/src/TopLevel/mux2t1_5.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296838 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5 " "Found entity 1: mux2t1_5" {  } { { "../../proj/src/TopLevel/mux2t1_5.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296838 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-dataflow " "Found design unit 1: mux32t1-dataflow" {  } { { "../../proj/src/TopLevel/mux32t1.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296839 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/TopLevel/mux32t1.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ones_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ones_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp-structure " "Found design unit 1: ones_comp-structure" {  } { { "../../proj/src/TopLevel/ones_comp.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ones_comp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296840 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp " "Found entity 1: ones_comp" {  } { { "../../proj/src/TopLevel/ones_comp.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ones_comp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296840 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-structure " "Found design unit 1: reg_file-structure" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296840 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-dataflow " "Found design unit 1: shifter-dataflow" {  } { { "../../proj/src/TopLevel/shifter.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/shifter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296840 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../proj/src/TopLevel/shifter.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/shifter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/signExt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/signExt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExt-dataflow " "Found design unit 1: signExt-dataflow" {  } { { "../../proj/src/TopLevel/signExt.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/signExt.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296841 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExt " "Found entity 1: signExt" {  } { { "../../proj/src/TopLevel/signExt.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/signExt.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296841 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682358296841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358296841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682358296874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(181) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(181): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682358296874 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(184) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(184): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682358296874 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Jal MIPS_Processor.vhd(246) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(246): object \"s_Jal\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682358296875 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358296900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_5 mux2t1_5:MUX_RegDst " "Elaborating entity \"mux2t1_5\" for hierarchy \"mux2t1_5:MUX_RegDst\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MUX_RegDst" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358296913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 mux2t1_5:MUX_RegDst\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"mux2t1_5:MUX_RegDst\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_5.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1_5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358296923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_5:MUX_RegDst\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_stage1 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_5:MUX_RegDst\|mux2t1:\\G_NBit_MUX:0:MUXI\|andg2:g_stage1\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_stage1" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358296934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_5:MUX_RegDst\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_stage2 " "Elaborating entity \"invg\" for hierarchy \"mux2t1_5:MUX_RegDst\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:g_stage2\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_stage2" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358296946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_5:MUX_RegDst\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_stage4 " "Elaborating entity \"org2\" for hierarchy \"mux2t1_5:MUX_RegDst\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_stage4\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_stage4" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358296959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:MIPS_Register " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:MIPS_Register\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MIPS_Register" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358296987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 reg_file:MIPS_Register\|decoder5t32:decode " "Elaborating entity \"decoder5t32\" for hierarchy \"reg_file:MIPS_Register\|decoder5t32:decode\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "decode" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N reg_file:MIPS_Register\|dffg_N:reg_0 " "Elaborating entity \"dffg_N\" for hierarchy \"reg_file:MIPS_Register\|dffg_N:reg_0\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "reg_0" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 reg_file:MIPS_Register\|mux32t1:mux_1 " "Elaborating entity \"mux32t1\" for hierarchy \"reg_file:MIPS_Register\|mux32t1:mux_1\"" {  } { { "../../proj/src/TopLevel/reg_file.vhd" "mux_1" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/reg_file.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:MUX_ALUSrc " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:MUX_ALUSrc\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MUX_ALUSrc" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU1" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Data2 ALU.vhd(62) " "Verilog HDL or VHDL warning at ALU.vhd(62): object \"s_Data2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682358297109 "|MIPS_Processor|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_addersubtractor ALU:ALU1\|alu_addersubtractor:ADDER_SUBTRACTOR " "Elaborating entity \"alu_addersubtractor\" for hierarchy \"ALU:ALU1\|alu_addersubtractor:ADDER_SUBTRACTOR\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "ADDER_SUBTRACTOR" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp ALU:ALU1\|alu_addersubtractor:ADDER_SUBTRACTOR\|ones_comp:inverter " "Elaborating entity \"ones_comp\" for hierarchy \"ALU:ALU1\|alu_addersubtractor:ADDER_SUBTRACTOR\|ones_comp:inverter\"" {  } { { "../../proj/src/TopLevel/alu_addersubtractor.vhd" "inverter" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:ALU1\|alu_addersubtractor:ADDER_SUBTRACTOR\|full_adder:\\G_full_adder:0:full_adderlist " "Elaborating entity \"full_adder\" for hierarchy \"ALU:ALU1\|alu_addersubtractor:ADDER_SUBTRACTOR\|full_adder:\\G_full_adder:0:full_adderlist\"" {  } { { "../../proj/src/TopLevel/alu_addersubtractor.vhd" "\\G_full_adder:0:full_adderlist" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/alu_addersubtractor.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ALU:ALU1\|alu_addersubtractor:ADDER_SUBTRACTOR\|full_adder:\\G_full_adder:0:full_adderlist\|xorg2:xor_1 " "Elaborating entity \"xorg2\" for hierarchy \"ALU:ALU1\|alu_addersubtractor:ADDER_SUBTRACTOR\|full_adder:\\G_full_adder:0:full_adderlist\|xorg2:xor_1\"" {  } { { "../../proj/src/TopLevel/full_adder.vhd" "xor_1" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/full_adder.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:ALU1\|shifter:SHIFTER1 " "Elaborating entity \"shifter\" for hierarchy \"ALU:ALU1\|shifter:SHIFTER1\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "SHIFTER1" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExt signExt:Sign_Extender " "Elaborating entity \"signExt\" for hierarchy \"signExt:Sign_Extender\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Sign_Extender" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CONTROL_UNIT " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CONTROL_UNIT\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "CONTROL_UNIT" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_n full_adder_n:ADD4 " "Elaborating entity \"full_adder_n\" for hierarchy \"full_adder_n:ADD4\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ADD4" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:ShiftLeft2_Instruction " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:ShiftLeft2_Instruction\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ShiftLeft2_Instruction" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N dffg_N:PC_Register " "Elaborating entity \"dffg_N\" for hierarchy \"dffg_N:PC_Register\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC_Register" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358297555 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682358298169 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682358298169 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_file:MIPS_Register\|decoder5t32:decode\|Ram0 " "RAM logic \"reg_file:MIPS_Register\|decoder5t32:decode\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/decoder5t32.vhd" "Ram0" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682358298169 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682358298169 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1682358298620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682358397498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682358443323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682358443323 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/rg2/cpre381/CPU1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682358446362 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682358446362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114722 " "Implemented 114722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682358446371 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682358446371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114623 " "Implemented 114623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682358446371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682358446371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1138 " "Peak virtual memory: 1138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682358446458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 12:47:26 2023 " "Processing ended: Mon Apr 24 12:47:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682358446458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682358446458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682358446458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682358446458 ""}
