// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subconv_3x3_4_no_rel_HH_
#define _subconv_3x3_4_no_rel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_g8j.h"
#include "ShuffleNetV2_mac_cud.h"

namespace ap_rtl {

struct subconv_3x3_4_no_rel : public sc_module {
    // Port declarations 88
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<8> > weight_V_q0;
    sc_out< sc_lv<7> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<12> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_24_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_24_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_24_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_1_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_1_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_1_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_2_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_2_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_2_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_3_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_3_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_3_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_4_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_4_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_4_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_5_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_5_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_5_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_6_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_6_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_6_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_7_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_7_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_7_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_8_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_8_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_8_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_9_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_9_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_9_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_10_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_10_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_10_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_11_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_11_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_11_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_12_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_12_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_12_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_13_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_13_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_13_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_14_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_14_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_14_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_15_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_15_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_15_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_16_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_16_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_16_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_17_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_17_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_17_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_18_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_18_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_18_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_19_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_19_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_19_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_20_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_20_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_20_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_21_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_21_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_21_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_22_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_22_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_22_q0;
    sc_out< sc_lv<8> > buffer1_1_96_4x4_p_V_23_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_23_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_23_q0;


    // Module declarations
    subconv_3x3_4_no_rel(sc_module_name name);
    SC_HAS_PROCESS(subconv_3x3_4_no_rel);

    ~subconv_3x3_4_no_rel();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_mux_g8j<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,32,8>* ShuffleNetV2_mux_g8j_x_U700;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U701;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > next_mul_fu_546_p2;
    sc_signal< sc_lv<15> > next_mul_reg_1000;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > tmp_78_cast_fu_579_p1;
    sc_signal< sc_lv<11> > tmp_78_cast_reg_1005;
    sc_signal< sc_lv<12> > tmp_81_cast_fu_613_p1;
    sc_signal< sc_lv<12> > tmp_81_cast_reg_1010;
    sc_signal< sc_lv<7> > co_3_fu_623_p2;
    sc_signal< sc_lv<7> > co_3_reg_1018;
    sc_signal< sc_lv<7> > bias_V_addr_reg_1023;
    sc_signal< sc_lv<1> > exitcond9_fu_617_p2;
    sc_signal< sc_lv<32> > arrayNo_cast_fu_629_p1;
    sc_signal< sc_lv<32> > arrayNo_cast_reg_1028;
    sc_signal< sc_lv<12> > tmp_86_cast_fu_673_p1;
    sc_signal< sc_lv<12> > tmp_86_cast_reg_1033;
    sc_signal< sc_lv<13> > tmp_72_fu_706_p2;
    sc_signal< sc_lv<13> > tmp_72_reg_1038;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > idx_urem_fu_730_p3;
    sc_signal< sc_lv<1> > exitcond1_fu_712_p2;
    sc_signal< sc_lv<12> > output_V_addr_reg_1051;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > h_3_fu_758_p2;
    sc_signal< sc_lv<1> > exitcond2_fu_752_p2;
    sc_signal< sc_lv<11> > tmp_77_fu_779_p2;
    sc_signal< sc_lv<11> > tmp_77_reg_1064;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > m_3_fu_791_p2;
    sc_signal< sc_lv<2> > m_3_reg_1072;
    sc_signal< sc_lv<6> > tmp_79_fu_822_p1;
    sc_signal< sc_lv<6> > tmp_79_reg_1077;
    sc_signal< sc_lv<1> > exitcond3_fu_785_p2;
    sc_signal< sc_lv<8> > tmp_80_fu_826_p1;
    sc_signal< sc_lv<8> > tmp_80_reg_1082;
    sc_signal< sc_lv<9> > tmp_81_fu_844_p2;
    sc_signal< sc_lv<9> > tmp_81_reg_1087;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<2> > n_3_fu_870_p2;
    sc_signal< sc_lv<2> > n_3_reg_1100;
    sc_signal< sc_lv<9> > tmp_83_fu_896_p2;
    sc_signal< sc_lv<9> > tmp_83_reg_1105;
    sc_signal< sc_lv<1> > exitcond_fu_864_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > weight_V_load_reg_1230;
    sc_signal< sc_lv<8> > tmp_fu_928_p26;
    sc_signal< sc_lv<8> > tmp_reg_1235;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > grp_fu_994_p3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > w_3_fu_988_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<7> > co_reg_442;
    sc_signal< sc_lv<15> > phi_mul_reg_453;
    sc_signal< sc_lv<7> > phi_urem_reg_464;
    sc_signal< sc_lv<3> > h_reg_476;
    sc_signal< sc_lv<3> > w_reg_488;
    sc_signal< sc_lv<8> > p_s_reg_500;
    sc_signal< sc_lv<2> > m_reg_512;
    sc_signal< sc_lv<8> > p_09_1_reg_523;
    sc_signal< sc_lv<2> > n_reg_535;
    sc_signal< sc_lv<32> > co_cast7_fu_552_p1;
    sc_signal< sc_lv<32> > tmp_91_cast_fu_747_p1;
    sc_signal< sc_lv<32> > tmp_99_cast_fu_859_p1;
    sc_signal< sc_lv<32> > tmp_100_cast_fu_901_p1;
    sc_signal< sc_lv<9> > tmp_64_fu_561_p3;
    sc_signal< sc_lv<10> > p_shl2_cast_fu_569_p1;
    sc_signal< sc_lv<10> > co_cast7_cast_fu_557_p1;
    sc_signal< sc_lv<10> > tmp_65_fu_573_p2;
    sc_signal< sc_lv<10> > tmp_66_fu_583_p3;
    sc_signal< sc_lv<8> > tmp_67_fu_595_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_591_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_603_p1;
    sc_signal< sc_lv<11> > tmp_68_fu_607_p2;
    sc_signal< sc_lv<3> > tmp_61_fu_633_p4;
    sc_signal< sc_lv<6> > tmp_62_fu_643_p3;
    sc_signal< sc_lv<4> > tmp_63_fu_655_p3;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_651_p1;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_663_p1;
    sc_signal< sc_lv<11> > tmp_69_fu_667_p2;
    sc_signal< sc_lv<12> > h_cast6_cast_fu_677_p1;
    sc_signal< sc_lv<12> > tmp_70_fu_681_p2;
    sc_signal< sc_lv<10> > tmp_71_fu_686_p1;
    sc_signal< sc_lv<13> > p_shl5_cast_fu_690_p3;
    sc_signal< sc_lv<13> > p_shl6_cast_fu_698_p3;
    sc_signal< sc_lv<7> > next_urem_fu_718_p2;
    sc_signal< sc_lv<1> > tmp_73_fu_724_p2;
    sc_signal< sc_lv<13> > w_cast5_cast_fu_738_p1;
    sc_signal< sc_lv<13> > tmp_74_fu_742_p2;
    sc_signal< sc_lv<11> > m_cast4_cast_fu_764_p1;
    sc_signal< sc_lv<11> > tmp_75_fu_768_p2;
    sc_signal< sc_lv<11> > tmp_76_fu_773_p2;
    sc_signal< sc_lv<2> > tmp1_fu_797_p2;
    sc_signal< sc_lv<3> > tmp1_cast_fu_803_p1;
    sc_signal< sc_lv<3> > tmp_s_fu_807_p2;
    sc_signal< sc_lv<12> > tmp_cast_cast_fu_813_p1;
    sc_signal< sc_lv<12> > tmp_78_fu_817_p2;
    sc_signal< sc_lv<9> > p_shl8_cast_fu_830_p3;
    sc_signal< sc_lv<9> > p_shl9_cast_fu_837_p3;
    sc_signal< sc_lv<11> > n_cast3_cast_fu_850_p1;
    sc_signal< sc_lv<11> > tmp_82_fu_854_p2;
    sc_signal< sc_lv<2> > tmp2_fu_876_p2;
    sc_signal< sc_lv<3> > tmp2_cast_fu_882_p1;
    sc_signal< sc_lv<3> > tmp_5_fu_886_p2;
    sc_signal< sc_lv<9> > tmp_5_cast_cast_fu_892_p1;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<15> ap_const_lv15_AB;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<7> ap_const_lv7_18;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_cast_fu_629_p1();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_buffer1_1_96_4x4_p_V_10_address0();
    void thread_buffer1_1_96_4x4_p_V_10_ce0();
    void thread_buffer1_1_96_4x4_p_V_11_address0();
    void thread_buffer1_1_96_4x4_p_V_11_ce0();
    void thread_buffer1_1_96_4x4_p_V_12_address0();
    void thread_buffer1_1_96_4x4_p_V_12_ce0();
    void thread_buffer1_1_96_4x4_p_V_13_address0();
    void thread_buffer1_1_96_4x4_p_V_13_ce0();
    void thread_buffer1_1_96_4x4_p_V_14_address0();
    void thread_buffer1_1_96_4x4_p_V_14_ce0();
    void thread_buffer1_1_96_4x4_p_V_15_address0();
    void thread_buffer1_1_96_4x4_p_V_15_ce0();
    void thread_buffer1_1_96_4x4_p_V_16_address0();
    void thread_buffer1_1_96_4x4_p_V_16_ce0();
    void thread_buffer1_1_96_4x4_p_V_17_address0();
    void thread_buffer1_1_96_4x4_p_V_17_ce0();
    void thread_buffer1_1_96_4x4_p_V_18_address0();
    void thread_buffer1_1_96_4x4_p_V_18_ce0();
    void thread_buffer1_1_96_4x4_p_V_19_address0();
    void thread_buffer1_1_96_4x4_p_V_19_ce0();
    void thread_buffer1_1_96_4x4_p_V_1_address0();
    void thread_buffer1_1_96_4x4_p_V_1_ce0();
    void thread_buffer1_1_96_4x4_p_V_20_address0();
    void thread_buffer1_1_96_4x4_p_V_20_ce0();
    void thread_buffer1_1_96_4x4_p_V_21_address0();
    void thread_buffer1_1_96_4x4_p_V_21_ce0();
    void thread_buffer1_1_96_4x4_p_V_22_address0();
    void thread_buffer1_1_96_4x4_p_V_22_ce0();
    void thread_buffer1_1_96_4x4_p_V_23_address0();
    void thread_buffer1_1_96_4x4_p_V_23_ce0();
    void thread_buffer1_1_96_4x4_p_V_24_address0();
    void thread_buffer1_1_96_4x4_p_V_24_ce0();
    void thread_buffer1_1_96_4x4_p_V_2_address0();
    void thread_buffer1_1_96_4x4_p_V_2_ce0();
    void thread_buffer1_1_96_4x4_p_V_3_address0();
    void thread_buffer1_1_96_4x4_p_V_3_ce0();
    void thread_buffer1_1_96_4x4_p_V_4_address0();
    void thread_buffer1_1_96_4x4_p_V_4_ce0();
    void thread_buffer1_1_96_4x4_p_V_5_address0();
    void thread_buffer1_1_96_4x4_p_V_5_ce0();
    void thread_buffer1_1_96_4x4_p_V_6_address0();
    void thread_buffer1_1_96_4x4_p_V_6_ce0();
    void thread_buffer1_1_96_4x4_p_V_7_address0();
    void thread_buffer1_1_96_4x4_p_V_7_ce0();
    void thread_buffer1_1_96_4x4_p_V_8_address0();
    void thread_buffer1_1_96_4x4_p_V_8_ce0();
    void thread_buffer1_1_96_4x4_p_V_9_address0();
    void thread_buffer1_1_96_4x4_p_V_9_ce0();
    void thread_co_3_fu_623_p2();
    void thread_co_cast7_cast_fu_557_p1();
    void thread_co_cast7_fu_552_p1();
    void thread_exitcond1_fu_712_p2();
    void thread_exitcond2_fu_752_p2();
    void thread_exitcond3_fu_785_p2();
    void thread_exitcond9_fu_617_p2();
    void thread_exitcond_fu_864_p2();
    void thread_h_3_fu_758_p2();
    void thread_h_cast6_cast_fu_677_p1();
    void thread_idx_urem_fu_730_p3();
    void thread_m_3_fu_791_p2();
    void thread_m_cast4_cast_fu_764_p1();
    void thread_n_3_fu_870_p2();
    void thread_n_cast3_cast_fu_850_p1();
    void thread_next_mul_fu_546_p2();
    void thread_next_urem_fu_718_p2();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_shl1_cast_fu_603_p1();
    void thread_p_shl2_cast_fu_569_p1();
    void thread_p_shl3_cast_fu_651_p1();
    void thread_p_shl4_cast_fu_663_p1();
    void thread_p_shl5_cast_fu_690_p3();
    void thread_p_shl6_cast_fu_698_p3();
    void thread_p_shl8_cast_fu_830_p3();
    void thread_p_shl9_cast_fu_837_p3();
    void thread_p_shl_cast_fu_591_p1();
    void thread_tmp1_cast_fu_803_p1();
    void thread_tmp1_fu_797_p2();
    void thread_tmp2_cast_fu_882_p1();
    void thread_tmp2_fu_876_p2();
    void thread_tmp_100_cast_fu_901_p1();
    void thread_tmp_5_cast_cast_fu_892_p1();
    void thread_tmp_5_fu_886_p2();
    void thread_tmp_61_fu_633_p4();
    void thread_tmp_62_fu_643_p3();
    void thread_tmp_63_fu_655_p3();
    void thread_tmp_64_fu_561_p3();
    void thread_tmp_65_fu_573_p2();
    void thread_tmp_66_fu_583_p3();
    void thread_tmp_67_fu_595_p3();
    void thread_tmp_68_fu_607_p2();
    void thread_tmp_69_fu_667_p2();
    void thread_tmp_70_fu_681_p2();
    void thread_tmp_71_fu_686_p1();
    void thread_tmp_72_fu_706_p2();
    void thread_tmp_73_fu_724_p2();
    void thread_tmp_74_fu_742_p2();
    void thread_tmp_75_fu_768_p2();
    void thread_tmp_76_fu_773_p2();
    void thread_tmp_77_fu_779_p2();
    void thread_tmp_78_cast_fu_579_p1();
    void thread_tmp_78_fu_817_p2();
    void thread_tmp_79_fu_822_p1();
    void thread_tmp_80_fu_826_p1();
    void thread_tmp_81_cast_fu_613_p1();
    void thread_tmp_81_fu_844_p2();
    void thread_tmp_82_fu_854_p2();
    void thread_tmp_83_fu_896_p2();
    void thread_tmp_86_cast_fu_673_p1();
    void thread_tmp_91_cast_fu_747_p1();
    void thread_tmp_99_cast_fu_859_p1();
    void thread_tmp_cast_cast_fu_813_p1();
    void thread_tmp_s_fu_807_p2();
    void thread_w_3_fu_988_p2();
    void thread_w_cast5_cast_fu_738_p1();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
