[{"DBLP title": "Embedded system and application aware design of deregulated energy delivery systems.", "DBLP authors": ["Xuejing He", "Robert P. Dick", "Russ Joseph"], "year": 2015, "MAG papers": [{"PaperId": 2042041674, "PaperTitle": "embedded system and application aware design of deregulated energy delivery systems", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of michigan": 2.0, "northwestern university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing mobile display brightness by leveraging human visual perception.", "DBLP authors": ["Matthew Schuchhardt", "Susmit Jha", "Raid Ayoub", "Michael Kishinevsky", "Gokhan Memik"], "year": 2015, "MAG papers": [{"PaperId": 1980504658, "PaperTitle": "optimizing mobile display brightness by leveraging human visual perception", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 3.0, "northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "QuadSeal: Quadruple algorithmic symmetrizing countermeasure against power based side-channel attacks.", "DBLP authors": ["Darshana Jayasinghe", "Aleksandar Ignjatovic", "Jude Angelo Ambrose", "Roshan G. Ragel", "Sri Parameswaran"], "year": 2015, "MAG papers": [{"PaperId": 2091042641, "PaperTitle": "quadseal quadruple algorithmic symmetrizing countermeasure against power based side channel attacks", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of peradeniya": 1.0, "university of new south wales": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluating and exploiting impacts of dynamic power management schemes on system reliability.", "DBLP authors": ["Liangzhen Lai", "Vikas Chandra", "Puneet Gupta"], "year": 2015, "MAG papers": [{"PaperId": 2073843136, "PaperTitle": "evaluating and exploiting impacts of dynamic power management schemes on system reliability", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting cache conflicts to reduce radiation sensitivity of operating systems on embedded systems.", "DBLP authors": ["Thiago Santini", "Paolo Rech", "Luigi Carro", "Fl\u00e1vio Rech Wagner"], "year": 2015, "MAG papers": [{"PaperId": 2009494592, "PaperTitle": "exploiting cache conflicts to reduce radiation sensitivity of operating systems on embedded systems", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"universidade federal do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "Optimization of multi-channel BCH error decoding for common cases.", "DBLP authors": ["Russ Dill", "Aviral Shrivastava", "Hyunok Oh"], "year": 2015, "MAG papers": [{"PaperId": 1977096479, "PaperTitle": "optimization of multi channel bch error decoding for common cases", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"arizona state university": 2.0, "hanyang university": 1.0}}], "source": "ES"}, {"DBLP title": "PAC: Program Analysis for Approximation-aware Compilation.", "DBLP authors": ["Pooja Roy", "Jianxing Wang", "Weng-Fai Wong"], "year": 2015, "MAG papers": [{"PaperId": 1977689237, "PaperTitle": "pac program analysis for approximation aware compilation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Approximation-aware Multi-Level Cells STT-RAM cache architecture.", "DBLP authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 1966914504, "PaperTitle": "approximation aware multi level cells stt ram cache architecture", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"universidade federal do rio grande do sul": 2.0, "karlsruhe institute of technology": 2.0, "universidade federal de pelotas": 1.0}}], "source": "ES"}, {"DBLP title": "Quality-aware data allocation in approximate DRAM?", "DBLP authors": ["Arnab Raha", "Hrishikesh Jayakumar", "Soubhagya Sutar", "Vijay Raghunathan"], "year": 2015, "MAG papers": [{"PaperId": 2068965783, "PaperTitle": "quality aware data allocation in approximate dram", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Vector-aware register allocation for GPU shader processors.", "DBLP authors": ["Yi-Ping You", "Szu-Chieh Chen"], "year": 2015, "MAG papers": [{"PaperId": 2085949648, "PaperTitle": "vector aware register allocation for gpu shader processors", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "A sparse matrix vector multiply accelerator for support vector machine.", "DBLP authors": ["Eriko Nurvitadhi", "Asit K. Mishra", "Debbie Marr"], "year": 2015, "MAG papers": [{"PaperId": 1968227766, "PaperTitle": "a sparse matrix vector multiply accelerator for support vector machine", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Saving memory movements through vector processing in the DRAM.", "DBLP authors": ["Marco A. Z. Alves", "Paulo C. Santos", "Francis B. Moreira", "Matthias Diener", "Luigi Carro"], "year": 2015, "MAG papers": [{"PaperId": 2070038543, "PaperTitle": "saving memory movements through vector processing in the dram", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"universidade federal do rio grande do sul": 5.0}}], "source": "ES"}, {"DBLP title": "Efficient SAT-based application mapping and scheduling on multiprocessor systems for throughput maximization.", "DBLP authors": ["Weichen Liu", "Zonghua Gu", "Yaoyao Ye"], "year": 2015, "MAG papers": [{"PaperId": 1982621883, "PaperTitle": "efficient sat based application mapping and scheduling on multiprocessor systems for throughput maximization", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"zhejiang university": 1.0, "shanghai jiao tong university": 1.0, "chongqing university": 1.0}}], "source": "ES"}, {"DBLP title": "NUVA: Architectural support for runtime verification of parametric specifications over multicores.", "DBLP authors": ["Ahmed Nassar", "Fadi J. Kurdahi", "Wael M. Elsharkasy"], "year": 2015, "MAG papers": [{"PaperId": 1980360906, "PaperTitle": "nuva architectural support for runtime verification of parametric specifications over multicores", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "High performance and energy efficient wireless NoC-enabled multicore architectures for graph analytics.", "DBLP authors": ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"], "year": 2015, "MAG papers": [{"PaperId": 1969285911, "PaperTitle": "high performance and energy efficient wireless noc enabled multicore architectures for graph analytics", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"washington state university": 4.0}}], "source": "ES"}, {"DBLP title": "Timing characterization of OpenMP4 tasking model.", "DBLP authors": ["Maria A. Serrano", "Alessandra Melani", "Roberto Vargas", "Andrea Marongiu", "Marko Bertogna", "Eduardo Qui\u00f1ones"], "year": 2015, "MAG papers": [{"PaperId": 1981969960, "PaperTitle": "timing characterization of openmp4 tasking model", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 59, "Affiliations": {"university of modena and reggio emilia": 1.0, "polytechnic university of catalonia": 2.0, "barcelona supercomputing center": 1.0, "eth zurich": 1.0, "sant anna school of advanced studies": 1.0}}], "source": "ES"}, {"DBLP title": "Scheduling instruction effects for a statically pipelined processor.", "DBLP authors": ["B. Davis", "Ryan Baird", "Peter Gavin", "Magnus Sj\u00e4lander", "Ian Finlayson", "F. Rasapour", "G. Cook", "Gang-Ryung Uh", "David B. Whalley", "Gary S. Tyson"], "year": 2015, "MAG papers": [{"PaperId": 2038404002, "PaperTitle": "scheduling instruction effects for a statically pipelined processor", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"boise state university": 3.0, "uppsala university": 1.0, "florida state university": 5.0, "university of mary washington": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing shift penalty in Domain Wall Memory through register locality.", "DBLP authors": ["Ehsan Atoofian"], "year": 2015, "MAG papers": [{"PaperId": 2039762410, "PaperTitle": "reducing shift penalty in domain wall memory through register locality", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"lakehead university": 1.0}}], "source": "ES"}]