Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\My_Data\KLTN\test\Project_SHA_2_copy3\system.qsys --block-symbol-file --output-directory=D:\My_Data\KLTN\test\Project_SHA_2_copy3\system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Project_SHA_2_copy3/system.qsys
Progress: Reading input file
Progress: Adding SHA_0 [SHA_2 1.0]
Progress: Parameterizing module SHA_0
Progress: Adding SHA_1 [SHA_2 1.0]
Progress: Parameterizing module SHA_1
Progress: Adding SHA_10 [SHA_2 1.0]
Progress: Parameterizing module SHA_10
Progress: Adding SHA_2 [SHA_2 1.0]
Progress: Parameterizing module SHA_2
Progress: Adding SHA_3 [SHA_2 1.0]
Progress: Parameterizing module SHA_3
Progress: Adding SHA_4 [SHA_2 1.0]
Progress: Parameterizing module SHA_4
Progress: Adding SHA_5 [SHA_2 1.0]
Progress: Parameterizing module SHA_5
Progress: Adding SHA_6 [SHA_2 1.0]
Progress: Parameterizing module SHA_6
Progress: Adding SHA_7 [SHA_2 1.0]
Progress: Parameterizing module SHA_7
Progress: Adding SHA_8 [SHA_2 1.0]
Progress: Parameterizing module SHA_8
Progress: Adding SHA_9 [SHA_2 1.0]
Progress: Parameterizing module SHA_9
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding system_clk [clock_source 18.1]
Progress: Parameterizing module system_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Info: system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\My_Data\KLTN\test\Project_SHA_2_copy3\system.qsys --synthesis=VERILOG --output-directory=D:\My_Data\KLTN\test\Project_SHA_2_copy3\system\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Project_SHA_2_copy3/system.qsys
Progress: Reading input file
Progress: Adding SHA_0 [SHA_2 1.0]
Progress: Parameterizing module SHA_0
Progress: Adding SHA_1 [SHA_2 1.0]
Progress: Parameterizing module SHA_1
Progress: Adding SHA_10 [SHA_2 1.0]
Progress: Parameterizing module SHA_10
Progress: Adding SHA_2 [SHA_2 1.0]
Progress: Parameterizing module SHA_2
Progress: Adding SHA_3 [SHA_2 1.0]
Progress: Parameterizing module SHA_3
Progress: Adding SHA_4 [SHA_2 1.0]
Progress: Parameterizing module SHA_4
Progress: Adding SHA_5 [SHA_2 1.0]
Progress: Parameterizing module SHA_5
Progress: Adding SHA_6 [SHA_2 1.0]
Progress: Parameterizing module SHA_6
Progress: Adding SHA_7 [SHA_2 1.0]
Progress: Parameterizing module SHA_7
Progress: Adding SHA_8 [SHA_2 1.0]
Progress: Parameterizing module SHA_8
Progress: Adding SHA_9 [SHA_2 1.0]
Progress: Parameterizing module SHA_9
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding system_clk [clock_source 18.1]
Progress: Parameterizing module system_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Warning: system.SHA_2: The SIM_VERILOG fileset must specify the top-level module name.
Info: system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: SHA_0: "system" instantiated SHA_2 "SHA_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/quartus/bin64/perl/lib -I C:/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/quartus/sopc_builder/bin -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0003_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/quartus/bin64/perl/lib -I C:/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/quartus/sopc_builder/bin -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_0 --dir=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0004_onchip_memory2_0_gen//system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'system_onchip_memory2_0'
Info: onchip_memory2_0: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'system_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec C:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/quartus/bin64/perl/lib -I C:/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/quartus/sopc_builder/bin -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_memory2_1 --dir=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0005_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0005_onchip_memory2_1_gen//system_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'system_onchip_memory2_1'
Info: onchip_memory2_1: "system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: pll_0: "system" instantiated altera_pll "pll_0"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/quartus/bin64/perl/lib -I C:/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/quartus/sopc_builder/bin -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/quartus --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0007_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/quartus/bin64//perl/lib -I C:/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/quartus/sopc_builder/bin -I C:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/PC/AppData/Local/Temp/alt9535_1180333878652868933.dir/0011_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.06.27 17:25:25 (*) Starting Nios II generation
Info: cpu: # 2023.06.27 17:25:25 (*)   Checking for plaintext license.
Info: cpu: # 2023.06.27 17:25:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/quartus/bin64/
Info: cpu: # 2023.06.27 17:25:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.06.27 17:25:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.06.27 17:25:26 (*)   Plaintext license not found.
Info: cpu: # 2023.06.27 17:25:26 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.06.27 17:25:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.06.27 17:25:26 (*)   Creating all objects for CPU
Info: cpu: # 2023.06.27 17:25:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.06.27 17:25:27 (*)   Creating plain-text RTL
Info: cpu: # 2023.06.27 17:25:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/My_Data/KLTN/test/Project_SHA_2_copy3/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_014: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_014"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/My_Data/KLTN/test/Project_SHA_2_copy3/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/My_Data/KLTN/test/Project_SHA_2_copy3/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/My_Data/KLTN/test/Project_SHA_2_copy3/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/My_Data/KLTN/test/Project_SHA_2_copy3/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/My_Data/KLTN/test/Project_SHA_2_copy3/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_014: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_014"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_014" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 39 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
