
nucleo-f446re-freertos-balanc3r.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad40  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000063c  0800af10  0800af10  0000bf10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b54c  0800b54c  0000d1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b54c  0800b54c  0000c54c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b554  0800b554  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b554  0800b554  0000c554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b558  0800b558  0000c558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800b55c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004dfc  200001d8  0800b734  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004fd4  0800b734  0000dfd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d8a6  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003df0  00000000  00000000  0002aaae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  0002e8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001353  00000000  00000000  00030150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025acb  00000000  00000000  000314a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d2d5  00000000  00000000  00056f6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e004d  00000000  00000000  00074243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00154290  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007970  00000000  00000000  001542d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0015bc44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800aef8 	.word	0x0800aef8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800aef8 	.word	0x0800aef8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <StartIMUDebugTask>:
#include "IMU.h"

void StartIMUDebugTask(void *argument)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	uint8_t buf[14];
	configIMU(buf);
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 f805 	bl	8000f30 <configIMU>
	for(;;)
	{
//		vec3 vals = getAccelVals(buf);
//		printf("x:%.5f\ty:%.5f\tz:%.5f\n", vals.x, vals.y, vals.z);

		osDelay(1);
 8000f26:	2001      	movs	r0, #1
 8000f28:	f004 fce9 	bl	80058fe <osDelay>
 8000f2c:	e7fb      	b.n	8000f26 <StartIMUDebugTask+0x12>
	...

08000f30 <configIMU>:
		}
	}

	return vals;
}
void configIMU(uint8_t* buf) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af02      	add	r7, sp, #8
 8000f36:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret;
	buf[0] = 0x6B;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	226b      	movs	r2, #107	@ 0x6b
 8000f3c:	701a      	strb	r2, [r3, #0]
	buf[1] = 0x01;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	3301      	adds	r3, #1
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDR, buf, 2, customTimeout);
 8000f46:	23d0      	movs	r3, #208	@ 0xd0
 8000f48:	4619      	mov	r1, r3
 8000f4a:	2364      	movs	r3, #100	@ 0x64
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	2302      	movs	r3, #2
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	481d      	ldr	r0, [pc, #116]	@ (8000fc8 <configIMU+0x98>)
 8000f54:	f001 fd4a 	bl	80029ec <HAL_I2C_Master_Transmit>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d005      	beq.n	8000f6e <configIMU+0x3e>
		printf("Error TX Wakeup\n");
 8000f62:	481a      	ldr	r0, [pc, #104]	@ (8000fcc <configIMU+0x9c>)
 8000f64:	f007 fff8 	bl	8008f58 <puts>
		osThreadTerminate(NULL);
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f004 fc9b 	bl	80058a4 <osThreadTerminate>
	}
	osDelay(100);
 8000f6e:	2064      	movs	r0, #100	@ 0x64
 8000f70:	f004 fcc5 	bl	80058fe <osDelay>
	buf[0] = REG_CONFIG;
 8000f74:	221a      	movs	r2, #26
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	701a      	strb	r2, [r3, #0]
	buf[1] = 0;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
	buf[2] = 1 << 3;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	3302      	adds	r3, #2
 8000f86:	2208      	movs	r2, #8
 8000f88:	701a      	strb	r2, [r3, #0]
	buf[3] = 1 << 3;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	3303      	adds	r3, #3
 8000f8e:	2208      	movs	r2, #8
 8000f90:	701a      	strb	r2, [r3, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDR, buf, 4, customTimeout);
 8000f92:	23d0      	movs	r3, #208	@ 0xd0
 8000f94:	4619      	mov	r1, r3
 8000f96:	2364      	movs	r3, #100	@ 0x64
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	480a      	ldr	r0, [pc, #40]	@ (8000fc8 <configIMU+0x98>)
 8000fa0:	f001 fd24 	bl	80029ec <HAL_I2C_Master_Transmit>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d005      	beq.n	8000fba <configIMU+0x8a>
		printf("Error TX Config\n");
 8000fae:	4808      	ldr	r0, [pc, #32]	@ (8000fd0 <configIMU+0xa0>)
 8000fb0:	f007 ffd2 	bl	8008f58 <puts>
		osThreadTerminate(NULL);
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	f004 fc75 	bl	80058a4 <osThreadTerminate>
	}

	printf("Config Wrote Successfully!\n");
 8000fba:	4806      	ldr	r0, [pc, #24]	@ (8000fd4 <configIMU+0xa4>)
 8000fbc:	f007 ffcc 	bl	8008f58 <puts>
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200001f4 	.word	0x200001f4
 8000fcc:	0800af28 	.word	0x0800af28
 8000fd0:	0800af38 	.word	0x0800af38
 8000fd4:	0800af48 	.word	0x0800af48

08000fd8 <StartMotorDebugTask>:
#include "Motor.h"

void StartMotorDebugTask(void *argument)
{
 8000fd8:	b5b0      	push	{r4, r5, r7, lr}
 8000fda:	b0a4      	sub	sp, #144	@ 0x90
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	MotorSet motors = initMotors();
 8000fe0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 f855 	bl	8001094 <initMotors>
	Motor debugMotor = motors.left;
 8000fea:	f107 0408 	add.w	r4, r7, #8
 8000fee:	f107 0534 	add.w	r5, r7, #52	@ 0x34
 8000ff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ff6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ff8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ffa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ffe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	int speed = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	for(;;) {
		while(speed < 1023) {
 8001008:	e01a      	b.n	8001040 <StartMotorDebugTask+0x68>
			speed += 1;
 800100a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800100e:	3301      	adds	r3, #1
 8001010:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			debugMotor.setSpeed(&debugMotor, speed);
 8001014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001016:	f107 0208 	add.w	r2, r7, #8
 800101a:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800101e:	4610      	mov	r0, r2
 8001020:	4798      	blx	r3
			printf("Speed: %d, Encoder: %ld\n", speed, debugMotor.getEncoder(&debugMotor));
 8001022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001024:	f107 0208 	add.w	r2, r7, #8
 8001028:	4610      	mov	r0, r2
 800102a:	4798      	blx	r3
 800102c:	4603      	mov	r3, r0
 800102e:	461a      	mov	r2, r3
 8001030:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001034:	4816      	ldr	r0, [pc, #88]	@ (8001090 <StartMotorDebugTask+0xb8>)
 8001036:	f007 ff27 	bl	8008e88 <iprintf>
			osDelay(5);
 800103a:	2005      	movs	r0, #5
 800103c:	f004 fc5f 	bl	80058fe <osDelay>
		while(speed < 1023) {
 8001040:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001044:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 8001048:	4293      	cmp	r3, r2
 800104a:	ddde      	ble.n	800100a <StartMotorDebugTask+0x32>
		}
		while(speed >= -1023) {
 800104c:	e01a      	b.n	8001084 <StartMotorDebugTask+0xac>
			speed -= 1;
 800104e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001052:	3b01      	subs	r3, #1
 8001054:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			debugMotor.setSpeed(&debugMotor, speed);
 8001058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800105a:	f107 0208 	add.w	r2, r7, #8
 800105e:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001062:	4610      	mov	r0, r2
 8001064:	4798      	blx	r3
			printf("Speed: %d, Encoder: %ld\n", speed, debugMotor.getEncoder(&debugMotor));
 8001066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001068:	f107 0208 	add.w	r2, r7, #8
 800106c:	4610      	mov	r0, r2
 800106e:	4798      	blx	r3
 8001070:	4603      	mov	r3, r0
 8001072:	461a      	mov	r2, r3
 8001074:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001078:	4805      	ldr	r0, [pc, #20]	@ (8001090 <StartMotorDebugTask+0xb8>)
 800107a:	f007 ff05 	bl	8008e88 <iprintf>
			osDelay(5);
 800107e:	2005      	movs	r0, #5
 8001080:	f004 fc3d 	bl	80058fe <osDelay>
		while(speed >= -1023) {
 8001084:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001088:	f513 6f80 	cmn.w	r3, #1024	@ 0x400
 800108c:	dcdf      	bgt.n	800104e <StartMotorDebugTask+0x76>
		while(speed < 1023) {
 800108e:	e7d7      	b.n	8001040 <StartMotorDebugTask+0x68>
 8001090:	0800b120 	.word	0x0800b120

08001094 <initMotors>:
		}

	}
}
MotorSet initMotors() {
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b0b4      	sub	sp, #208	@ 0xd0
 8001098:	af06      	add	r7, sp, #24
 800109a:	6078      	str	r0, [r7, #4]
	MotorSet ret;
	Motor left;
	Motor right;
	initMotorStruct(&left, GPIOA, GPIO_PIN_11, GPIOA, GPIO_PIN_12, &htim2, TIM_CHANNEL_4, &htim1, &(TIM2->CCR4), &(TIM1->CNT));
 800109c:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80010a0:	4b24      	ldr	r3, [pc, #144]	@ (8001134 <initMotors+0xa0>)
 80010a2:	9305      	str	r3, [sp, #20]
 80010a4:	4b24      	ldr	r3, [pc, #144]	@ (8001138 <initMotors+0xa4>)
 80010a6:	9304      	str	r3, [sp, #16]
 80010a8:	4b24      	ldr	r3, [pc, #144]	@ (800113c <initMotors+0xa8>)
 80010aa:	9303      	str	r3, [sp, #12]
 80010ac:	230c      	movs	r3, #12
 80010ae:	9302      	str	r3, [sp, #8]
 80010b0:	4b23      	ldr	r3, [pc, #140]	@ (8001140 <initMotors+0xac>)
 80010b2:	9301      	str	r3, [sp, #4]
 80010b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	4b22      	ldr	r3, [pc, #136]	@ (8001144 <initMotors+0xb0>)
 80010bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010c0:	4920      	ldr	r1, [pc, #128]	@ (8001144 <initMotors+0xb0>)
 80010c2:	f000 f84b 	bl	800115c <initMotorStruct>
	initMotorStruct(&right, GPIOC, GPIO_PIN_6, GPIOC, GPIO_PIN_5, &htim8, TIM_CHANNEL_3, &htim3, &(TIM8->CCR3), &(TIM3->CNT));
 80010c6:	f107 0008 	add.w	r0, r7, #8
 80010ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001148 <initMotors+0xb4>)
 80010cc:	9305      	str	r3, [sp, #20]
 80010ce:	4b1f      	ldr	r3, [pc, #124]	@ (800114c <initMotors+0xb8>)
 80010d0:	9304      	str	r3, [sp, #16]
 80010d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <initMotors+0xbc>)
 80010d4:	9303      	str	r3, [sp, #12]
 80010d6:	2308      	movs	r3, #8
 80010d8:	9302      	str	r3, [sp, #8]
 80010da:	4b1e      	ldr	r3, [pc, #120]	@ (8001154 <initMotors+0xc0>)
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	2320      	movs	r3, #32
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001158 <initMotors+0xc4>)
 80010e4:	2240      	movs	r2, #64	@ 0x40
 80010e6:	491c      	ldr	r1, [pc, #112]	@ (8001158 <initMotors+0xc4>)
 80010e8:	f000 f838 	bl	800115c <initMotorStruct>
	ret.left = left;
 80010ec:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 80010f0:	f107 0534 	add.w	r5, r7, #52	@ 0x34
 80010f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001100:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	ret.right = right;
 8001104:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8001108:	f107 0508 	add.w	r5, r7, #8
 800110c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800110e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001110:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001112:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001114:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001118:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	return ret;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4618      	mov	r0, r3
 8001120:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001124:	2258      	movs	r2, #88	@ 0x58
 8001126:	4619      	mov	r1, r3
 8001128:	f008 f8d3 	bl	80092d2 <memcpy>
}
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	37b8      	adds	r7, #184	@ 0xb8
 8001130:	46bd      	mov	sp, r7
 8001132:	bdb0      	pop	{r4, r5, r7, pc}
 8001134:	40010024 	.word	0x40010024
 8001138:	40000040 	.word	0x40000040
 800113c:	20000248 	.word	0x20000248
 8001140:	20000290 	.word	0x20000290
 8001144:	40020000 	.word	0x40020000
 8001148:	40000424 	.word	0x40000424
 800114c:	4001043c 	.word	0x4001043c
 8001150:	200002d8 	.word	0x200002d8
 8001154:	20000320 	.word	0x20000320
 8001158:	40020800 	.word	0x40020800

0800115c <initMotorStruct>:
void initMotorStruct(Motor* m, GPIO_TypeDef *inGpio1,uint16_t inPin1,GPIO_TypeDef *inGpio2,uint16_t inPin2,
		TIM_HandleTypeDef *pwmHtim,int pwmChan,TIM_HandleTypeDef *encHtim, __IO uint32_t *speedVal, __IO uint32_t *encoderLoc) {
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	603b      	str	r3, [r7, #0]
 8001168:	4613      	mov	r3, r2
 800116a:	80fb      	strh	r3, [r7, #6]
	m->inGpio1 = inGpio1;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	601a      	str	r2, [r3, #0]
	m->inPin1 = inPin1;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	88fa      	ldrh	r2, [r7, #6]
 8001176:	809a      	strh	r2, [r3, #4]
	m->inGpio2 = inGpio2;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	683a      	ldr	r2, [r7, #0]
 800117c:	609a      	str	r2, [r3, #8]
	m->inPin2 = inPin2;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	8b3a      	ldrh	r2, [r7, #24]
 8001182:	819a      	strh	r2, [r3, #12]
	m->pwmHtim = pwmHtim;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	69fa      	ldr	r2, [r7, #28]
 8001188:	611a      	str	r2, [r3, #16]
	m->pwmChan = pwmChan;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6a3a      	ldr	r2, [r7, #32]
 800118e:	615a      	str	r2, [r3, #20]
	m->encHtim = encHtim;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001194:	619a      	str	r2, [r3, #24]
	m->speedVal = speedVal;
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800119a:	61da      	str	r2, [r3, #28]
	m->encoderLoc = encoderLoc;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80011a0:	621a      	str	r2, [r3, #32]
	m->setSpeed = &setSpeed;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	4a08      	ldr	r2, [pc, #32]	@ (80011c8 <initMotorStruct+0x6c>)
 80011a6:	625a      	str	r2, [r3, #36]	@ 0x24
	m->getEncoder = &getEncoder;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	4a08      	ldr	r2, [pc, #32]	@ (80011cc <initMotorStruct+0x70>)
 80011ac:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_TIM_PWM_Start(pwmHtim, pwmChan);
 80011ae:	6a3b      	ldr	r3, [r7, #32]
 80011b0:	4619      	mov	r1, r3
 80011b2:	69f8      	ldr	r0, [r7, #28]
 80011b4:	f002 fe9e 	bl	8003ef4 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(encHtim, TIM_CHANNEL_ALL);
 80011b8:	213c      	movs	r1, #60	@ 0x3c
 80011ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80011bc:	f003 f808 	bl	80041d0 <HAL_TIM_Encoder_Start>
}
 80011c0:	bf00      	nop
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	080011d1 	.word	0x080011d1
 80011cc:	08001255 	.word	0x08001255

080011d0 <setSpeed>:

void setSpeed(Motor *m, int speed) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
	if(speed < 0) {
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	da10      	bge.n	8001202 <setSpeed+0x32>
		HAL_GPIO_WritePin(m->inGpio1, m->inPin1, GPIO_PIN_SET);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6818      	ldr	r0, [r3, #0]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	889b      	ldrh	r3, [r3, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	4619      	mov	r1, r3
 80011ec:	f001 faa0 	bl	8002730 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m->inGpio2, m->inPin2, GPIO_PIN_RESET);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6898      	ldr	r0, [r3, #8]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	899b      	ldrh	r3, [r3, #12]
 80011f8:	2200      	movs	r2, #0
 80011fa:	4619      	mov	r1, r3
 80011fc:	f001 fa98 	bl	8002730 <HAL_GPIO_WritePin>
 8001200:	e00f      	b.n	8001222 <setSpeed+0x52>
	} else {
		HAL_GPIO_WritePin(m->inGpio1, m->inPin1, GPIO_PIN_RESET);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6818      	ldr	r0, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	889b      	ldrh	r3, [r3, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	4619      	mov	r1, r3
 800120e:	f001 fa8f 	bl	8002730 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(m->inGpio2, m->inPin2, GPIO_PIN_SET);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6898      	ldr	r0, [r3, #8]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	899b      	ldrh	r3, [r3, #12]
 800121a:	2201      	movs	r2, #1
 800121c:	4619      	mov	r1, r3
 800121e:	f001 fa87 	bl	8002730 <HAL_GPIO_WritePin>
	}
	*(m->speedVal) = mapRange(0,1023,0,ARR,abs(speed));
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001228:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800122c:	4613      	mov	r3, r2
 800122e:	041b      	lsls	r3, r3, #16
 8001230:	1a9b      	subs	r3, r3, r2
 8001232:	4a07      	ldr	r2, [pc, #28]	@ (8001250 <setSpeed+0x80>)
 8001234:	fb82 1203 	smull	r1, r2, r2, r3
 8001238:	441a      	add	r2, r3
 800123a:	1252      	asrs	r2, r2, #9
 800123c:	17db      	asrs	r3, r3, #31
 800123e:	1ad2      	subs	r2, r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	69db      	ldr	r3, [r3, #28]
 8001244:	601a      	str	r2, [r3, #0]
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	80200803 	.word	0x80200803

08001254 <getEncoder>:
long getEncoder(Motor *m) {
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	return ((*(m->encoderLoc))>>2);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a1b      	ldr	r3, [r3, #32]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	089b      	lsrs	r3, r3, #2
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001278:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800127c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001280:	f003 0301 	and.w	r3, r3, #1
 8001284:	2b00      	cmp	r3, #0
 8001286:	d013      	beq.n	80012b0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001288:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800128c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001290:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001294:	2b00      	cmp	r3, #0
 8001296:	d00b      	beq.n	80012b0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001298:	e000      	b.n	800129c <ITM_SendChar+0x2c>
    {
      __NOP();
 800129a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800129c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d0f9      	beq.n	800129a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80012a6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	b2d2      	uxtb	r2, r2
 80012ae:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80012b0:	687b      	ldr	r3, [r7, #4]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
	...

080012c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c4:	f000 ff7c 	bl	80021c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c8:	f000 f834 	bl	8001334 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012cc:	f000 faf2 	bl	80018b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012d0:	f000 fac6 	bl	8001860 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80012d4:	f000 f89c 	bl	8001410 <MX_I2C1_Init>
  MX_UART4_Init();
 80012d8:	f000 fa6e 	bl	80017b8 <MX_UART4_Init>
  MX_TIM1_Init();
 80012dc:	f000 f8c6 	bl	800146c <MX_TIM1_Init>
  MX_TIM3_Init();
 80012e0:	f000 f992 	bl	8001608 <MX_TIM3_Init>
  MX_TIM2_Init();
 80012e4:	f000 f91a 	bl	800151c <MX_TIM2_Init>
  MX_TIM8_Init();
 80012e8:	f000 f9e2 	bl	80016b0 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 80012ec:	f000 fa8e 	bl	800180c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80012f0:	f004 f9fc 	bl	80056ec <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of IMUDebugTask */
  IMUDebugTaskHandle = osThreadNew(StartIMUDebugTask, NULL, &IMUDebugTask_attributes);
 80012f4:	4a09      	ldr	r2, [pc, #36]	@ (800131c <main+0x5c>)
 80012f6:	2100      	movs	r1, #0
 80012f8:	4809      	ldr	r0, [pc, #36]	@ (8001320 <main+0x60>)
 80012fa:	f004 fa41 	bl	8005780 <osThreadNew>
 80012fe:	4603      	mov	r3, r0
 8001300:	4a08      	ldr	r2, [pc, #32]	@ (8001324 <main+0x64>)
 8001302:	6013      	str	r3, [r2, #0]

  /* creation of MotorDebugTask */
  MotorDebugTaskHandle = osThreadNew(StartMotorDebugTask, NULL, &MotorDebugTask_attributes);
 8001304:	4a08      	ldr	r2, [pc, #32]	@ (8001328 <main+0x68>)
 8001306:	2100      	movs	r1, #0
 8001308:	4808      	ldr	r0, [pc, #32]	@ (800132c <main+0x6c>)
 800130a:	f004 fa39 	bl	8005780 <osThreadNew>
 800130e:	4603      	mov	r3, r0
 8001310:	4a07      	ldr	r2, [pc, #28]	@ (8001330 <main+0x70>)
 8001312:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001314:	f004 fa0e 	bl	8005734 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <main+0x58>
 800131c:	0800b174 	.word	0x0800b174
 8001320:	08000f15 	.word	0x08000f15
 8001324:	20000440 	.word	0x20000440
 8001328:	0800b198 	.word	0x0800b198
 800132c:	08000fd9 	.word	0x08000fd9
 8001330:	20000444 	.word	0x20000444

08001334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b094      	sub	sp, #80	@ 0x50
 8001338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	2234      	movs	r2, #52	@ 0x34
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f007 fee8 	bl	8009118 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001348:	f107 0308 	add.w	r3, r7, #8
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001358:	2300      	movs	r3, #0
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	4b2a      	ldr	r3, [pc, #168]	@ (8001408 <SystemClock_Config+0xd4>)
 800135e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001360:	4a29      	ldr	r2, [pc, #164]	@ (8001408 <SystemClock_Config+0xd4>)
 8001362:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001366:	6413      	str	r3, [r2, #64]	@ 0x40
 8001368:	4b27      	ldr	r3, [pc, #156]	@ (8001408 <SystemClock_Config+0xd4>)
 800136a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001374:	2300      	movs	r3, #0
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	4b24      	ldr	r3, [pc, #144]	@ (800140c <SystemClock_Config+0xd8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001380:	4a22      	ldr	r2, [pc, #136]	@ (800140c <SystemClock_Config+0xd8>)
 8001382:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	4b20      	ldr	r3, [pc, #128]	@ (800140c <SystemClock_Config+0xd8>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001390:	603b      	str	r3, [r7, #0]
 8001392:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001394:	2302      	movs	r3, #2
 8001396:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001398:	2301      	movs	r3, #1
 800139a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800139c:	2310      	movs	r3, #16
 800139e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a0:	2302      	movs	r3, #2
 80013a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013a4:	2300      	movs	r3, #0
 80013a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80013a8:	2310      	movs	r3, #16
 80013aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013ac:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80013b0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80013b2:	2304      	movs	r3, #4
 80013b4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013ba:	2302      	movs	r3, #2
 80013bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4618      	mov	r0, r3
 80013c4:	f002 f9e8 	bl	8003798 <HAL_RCC_OscConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80013ce:	f000 fb23 	bl	8001a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d2:	230f      	movs	r3, #15
 80013d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d6:	2302      	movs	r3, #2
 80013d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013e8:	f107 0308 	add.w	r3, r7, #8
 80013ec:	2102      	movs	r1, #2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f001 fe56 	bl	80030a0 <HAL_RCC_ClockConfig>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <SystemClock_Config+0xca>
  {
    Error_Handler();
 80013fa:	f000 fb0d 	bl	8001a18 <Error_Handler>
  }
}
 80013fe:	bf00      	nop
 8001400:	3750      	adds	r7, #80	@ 0x50
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800
 800140c:	40007000 	.word	0x40007000

08001410 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001414:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <MX_I2C1_Init+0x50>)
 8001416:	4a13      	ldr	r2, [pc, #76]	@ (8001464 <MX_I2C1_Init+0x54>)
 8001418:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800141a:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <MX_I2C1_Init+0x50>)
 800141c:	4a12      	ldr	r2, [pc, #72]	@ (8001468 <MX_I2C1_Init+0x58>)
 800141e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001420:	4b0f      	ldr	r3, [pc, #60]	@ (8001460 <MX_I2C1_Init+0x50>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001426:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <MX_I2C1_Init+0x50>)
 8001428:	2200      	movs	r2, #0
 800142a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <MX_I2C1_Init+0x50>)
 800142e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001432:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001434:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <MX_I2C1_Init+0x50>)
 8001436:	2200      	movs	r2, #0
 8001438:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800143a:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <MX_I2C1_Init+0x50>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001440:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <MX_I2C1_Init+0x50>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001446:	4b06      	ldr	r3, [pc, #24]	@ (8001460 <MX_I2C1_Init+0x50>)
 8001448:	2200      	movs	r2, #0
 800144a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800144c:	4804      	ldr	r0, [pc, #16]	@ (8001460 <MX_I2C1_Init+0x50>)
 800144e:	f001 f989 	bl	8002764 <HAL_I2C_Init>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001458:	f000 fade 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}
 8001460:	200001f4 	.word	0x200001f4
 8001464:	40005400 	.word	0x40005400
 8001468:	000186a0 	.word	0x000186a0

0800146c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08c      	sub	sp, #48	@ 0x30
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001472:	f107 030c 	add.w	r3, r7, #12
 8001476:	2224      	movs	r2, #36	@ 0x24
 8001478:	2100      	movs	r1, #0
 800147a:	4618      	mov	r0, r3
 800147c:	f007 fe4c 	bl	8009118 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001488:	4b22      	ldr	r3, [pc, #136]	@ (8001514 <MX_TIM1_Init+0xa8>)
 800148a:	4a23      	ldr	r2, [pc, #140]	@ (8001518 <MX_TIM1_Init+0xac>)
 800148c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800148e:	4b21      	ldr	r3, [pc, #132]	@ (8001514 <MX_TIM1_Init+0xa8>)
 8001490:	2200      	movs	r2, #0
 8001492:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001494:	4b1f      	ldr	r3, [pc, #124]	@ (8001514 <MX_TIM1_Init+0xa8>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800149a:	4b1e      	ldr	r3, [pc, #120]	@ (8001514 <MX_TIM1_Init+0xa8>)
 800149c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001514 <MX_TIM1_Init+0xa8>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001514 <MX_TIM1_Init+0xa8>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014ae:	4b19      	ldr	r3, [pc, #100]	@ (8001514 <MX_TIM1_Init+0xa8>)
 80014b0:	2280      	movs	r2, #128	@ 0x80
 80014b2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014b4:	2303      	movs	r3, #3
 80014b6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014b8:	2300      	movs	r3, #0
 80014ba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014bc:	2301      	movs	r3, #1
 80014be:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014c8:	2300      	movs	r3, #0
 80014ca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014cc:	2301      	movs	r3, #1
 80014ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	4619      	mov	r1, r3
 80014de:	480d      	ldr	r0, [pc, #52]	@ (8001514 <MX_TIM1_Init+0xa8>)
 80014e0:	f002 fdd0 	bl	8004084 <HAL_TIM_Encoder_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80014ea:	f000 fa95 	bl	8001a18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4619      	mov	r1, r3
 80014fa:	4806      	ldr	r0, [pc, #24]	@ (8001514 <MX_TIM1_Init+0xa8>)
 80014fc:	f003 fcb4 	bl	8004e68 <HAL_TIMEx_MasterConfigSynchronization>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001506:	f000 fa87 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800150a:	bf00      	nop
 800150c:	3730      	adds	r7, #48	@ 0x30
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000248 	.word	0x20000248
 8001518:	40010000 	.word	0x40010000

0800151c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08e      	sub	sp, #56	@ 0x38
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001522:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001530:	f107 0320 	add.w	r3, r7, #32
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
 8001548:	615a      	str	r2, [r3, #20]
 800154a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800154c:	4b2d      	ldr	r3, [pc, #180]	@ (8001604 <MX_TIM2_Init+0xe8>)
 800154e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001552:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001554:	4b2b      	ldr	r3, [pc, #172]	@ (8001604 <MX_TIM2_Init+0xe8>)
 8001556:	2200      	movs	r2, #0
 8001558:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155a:	4b2a      	ldr	r3, [pc, #168]	@ (8001604 <MX_TIM2_Init+0xe8>)
 800155c:	2200      	movs	r2, #0
 800155e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001560:	4b28      	ldr	r3, [pc, #160]	@ (8001604 <MX_TIM2_Init+0xe8>)
 8001562:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001566:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001568:	4b26      	ldr	r3, [pc, #152]	@ (8001604 <MX_TIM2_Init+0xe8>)
 800156a:	2200      	movs	r2, #0
 800156c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800156e:	4b25      	ldr	r3, [pc, #148]	@ (8001604 <MX_TIM2_Init+0xe8>)
 8001570:	2280      	movs	r2, #128	@ 0x80
 8001572:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001574:	4823      	ldr	r0, [pc, #140]	@ (8001604 <MX_TIM2_Init+0xe8>)
 8001576:	f002 fbad 	bl	8003cd4 <HAL_TIM_Base_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001580:	f000 fa4a 	bl	8001a18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001584:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001588:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800158a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800158e:	4619      	mov	r1, r3
 8001590:	481c      	ldr	r0, [pc, #112]	@ (8001604 <MX_TIM2_Init+0xe8>)
 8001592:	f003 f85d 	bl	8004650 <HAL_TIM_ConfigClockSource>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800159c:	f000 fa3c 	bl	8001a18 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015a0:	4818      	ldr	r0, [pc, #96]	@ (8001604 <MX_TIM2_Init+0xe8>)
 80015a2:	f002 fc57 	bl	8003e54 <HAL_TIM_PWM_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80015ac:	f000 fa34 	bl	8001a18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b0:	2300      	movs	r3, #0
 80015b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b4:	2300      	movs	r3, #0
 80015b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015b8:	f107 0320 	add.w	r3, r7, #32
 80015bc:	4619      	mov	r1, r3
 80015be:	4811      	ldr	r0, [pc, #68]	@ (8001604 <MX_TIM2_Init+0xe8>)
 80015c0:	f003 fc52 	bl	8004e68 <HAL_TIMEx_MasterConfigSynchronization>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80015ca:	f000 fa25 	bl	8001a18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ce:	2360      	movs	r3, #96	@ 0x60
 80015d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015d6:	2300      	movs	r3, #0
 80015d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015de:	1d3b      	adds	r3, r7, #4
 80015e0:	220c      	movs	r2, #12
 80015e2:	4619      	mov	r1, r3
 80015e4:	4807      	ldr	r0, [pc, #28]	@ (8001604 <MX_TIM2_Init+0xe8>)
 80015e6:	f002 ff71 	bl	80044cc <HAL_TIM_PWM_ConfigChannel>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80015f0:	f000 fa12 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015f4:	4803      	ldr	r0, [pc, #12]	@ (8001604 <MX_TIM2_Init+0xe8>)
 80015f6:	f000 fb49 	bl	8001c8c <HAL_TIM_MspPostInit>

}
 80015fa:	bf00      	nop
 80015fc:	3738      	adds	r7, #56	@ 0x38
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000290 	.word	0x20000290

08001608 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b08c      	sub	sp, #48	@ 0x30
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	2224      	movs	r2, #36	@ 0x24
 8001614:	2100      	movs	r1, #0
 8001616:	4618      	mov	r0, r3
 8001618:	f007 fd7e 	bl	8009118 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001624:	4b20      	ldr	r3, [pc, #128]	@ (80016a8 <MX_TIM3_Init+0xa0>)
 8001626:	4a21      	ldr	r2, [pc, #132]	@ (80016ac <MX_TIM3_Init+0xa4>)
 8001628:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800162a:	4b1f      	ldr	r3, [pc, #124]	@ (80016a8 <MX_TIM3_Init+0xa0>)
 800162c:	2200      	movs	r2, #0
 800162e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001630:	4b1d      	ldr	r3, [pc, #116]	@ (80016a8 <MX_TIM3_Init+0xa0>)
 8001632:	2200      	movs	r2, #0
 8001634:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001636:	4b1c      	ldr	r3, [pc, #112]	@ (80016a8 <MX_TIM3_Init+0xa0>)
 8001638:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800163c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800163e:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <MX_TIM3_Init+0xa0>)
 8001640:	2200      	movs	r2, #0
 8001642:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001644:	4b18      	ldr	r3, [pc, #96]	@ (80016a8 <MX_TIM3_Init+0xa0>)
 8001646:	2200      	movs	r2, #0
 8001648:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800164a:	2301      	movs	r3, #1
 800164c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800164e:	2300      	movs	r3, #0
 8001650:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001652:	2301      	movs	r3, #1
 8001654:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001656:	2300      	movs	r3, #0
 8001658:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800165e:	2300      	movs	r3, #0
 8001660:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001662:	2301      	movs	r3, #1
 8001664:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	4619      	mov	r1, r3
 8001674:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <MX_TIM3_Init+0xa0>)
 8001676:	f002 fd05 	bl	8004084 <HAL_TIM_Encoder_Init>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001680:	f000 f9ca 	bl	8001a18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001684:	2300      	movs	r3, #0
 8001686:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001688:	2300      	movs	r3, #0
 800168a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <MX_TIM3_Init+0xa0>)
 8001692:	f003 fbe9 	bl	8004e68 <HAL_TIMEx_MasterConfigSynchronization>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800169c:	f000 f9bc 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	3730      	adds	r7, #48	@ 0x30
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200002d8 	.word	0x200002d8
 80016ac:	40000400 	.word	0x40000400

080016b0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b092      	sub	sp, #72	@ 0x48
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]
 80016d0:	615a      	str	r2, [r3, #20]
 80016d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	2220      	movs	r2, #32
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f007 fd1c 	bl	8009118 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016e0:	4b33      	ldr	r3, [pc, #204]	@ (80017b0 <MX_TIM8_Init+0x100>)
 80016e2:	4a34      	ldr	r2, [pc, #208]	@ (80017b4 <MX_TIM8_Init+0x104>)
 80016e4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80016e6:	4b32      	ldr	r3, [pc, #200]	@ (80017b0 <MX_TIM8_Init+0x100>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ec:	4b30      	ldr	r3, [pc, #192]	@ (80017b0 <MX_TIM8_Init+0x100>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80016f2:	4b2f      	ldr	r3, [pc, #188]	@ (80017b0 <MX_TIM8_Init+0x100>)
 80016f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016f8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016fa:	4b2d      	ldr	r3, [pc, #180]	@ (80017b0 <MX_TIM8_Init+0x100>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001700:	4b2b      	ldr	r3, [pc, #172]	@ (80017b0 <MX_TIM8_Init+0x100>)
 8001702:	2200      	movs	r2, #0
 8001704:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001706:	4b2a      	ldr	r3, [pc, #168]	@ (80017b0 <MX_TIM8_Init+0x100>)
 8001708:	2200      	movs	r2, #0
 800170a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800170c:	4828      	ldr	r0, [pc, #160]	@ (80017b0 <MX_TIM8_Init+0x100>)
 800170e:	f002 fba1 	bl	8003e54 <HAL_TIM_PWM_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8001718:	f000 f97e 	bl	8001a18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171c:	2300      	movs	r3, #0
 800171e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001720:	2300      	movs	r3, #0
 8001722:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001724:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001728:	4619      	mov	r1, r3
 800172a:	4821      	ldr	r0, [pc, #132]	@ (80017b0 <MX_TIM8_Init+0x100>)
 800172c:	f003 fb9c 	bl	8004e68 <HAL_TIMEx_MasterConfigSynchronization>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001736:	f000 f96f 	bl	8001a18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800173a:	2360      	movs	r3, #96	@ 0x60
 800173c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001742:	2300      	movs	r3, #0
 8001744:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001746:	2300      	movs	r3, #0
 8001748:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800174a:	2300      	movs	r3, #0
 800174c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800174e:	2300      	movs	r3, #0
 8001750:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001752:	2300      	movs	r3, #0
 8001754:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001756:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800175a:	2208      	movs	r2, #8
 800175c:	4619      	mov	r1, r3
 800175e:	4814      	ldr	r0, [pc, #80]	@ (80017b0 <MX_TIM8_Init+0x100>)
 8001760:	f002 feb4 	bl	80044cc <HAL_TIM_PWM_ConfigChannel>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 800176a:	f000 f955 	bl	8001a18 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800176e:	2300      	movs	r3, #0
 8001770:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001782:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001786:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001788:	2300      	movs	r3, #0
 800178a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	4619      	mov	r1, r3
 8001790:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <MX_TIM8_Init+0x100>)
 8001792:	f003 fbe5 	bl	8004f60 <HAL_TIMEx_ConfigBreakDeadTime>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 800179c:	f000 f93c 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80017a0:	4803      	ldr	r0, [pc, #12]	@ (80017b0 <MX_TIM8_Init+0x100>)
 80017a2:	f000 fa73 	bl	8001c8c <HAL_TIM_MspPostInit>

}
 80017a6:	bf00      	nop
 80017a8:	3748      	adds	r7, #72	@ 0x48
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000320 	.word	0x20000320
 80017b4:	40010400 	.word	0x40010400

080017b8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80017bc:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017be:	4a12      	ldr	r2, [pc, #72]	@ (8001808 <MX_UART4_Init+0x50>)
 80017c0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80017c2:	4b10      	ldr	r3, [pc, #64]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017c8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80017ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80017d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80017d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80017dc:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017de:	220c      	movs	r2, #12
 80017e0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e2:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e8:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart4) != HAL_OK)
 80017ee:	4805      	ldr	r0, [pc, #20]	@ (8001804 <MX_UART4_Init+0x4c>)
 80017f0:	f003 fc6c 	bl	80050cc <HAL_HalfDuplex_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80017fa:	f000 f90d 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000368 	.word	0x20000368
 8001808:	40004c00 	.word	0x40004c00

0800180c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001810:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	@ (800185c <MX_USART1_UART_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001816:	4b10      	ldr	r3, [pc, #64]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 8001818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800181c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	@ (8001858 <MX_USART1_UART_Init+0x4c>)
 8001844:	f003 fbf2 	bl	800502c <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800184e:	f000 f8e3 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	200003b0 	.word	0x200003b0
 800185c:	40011000 	.word	0x40011000

08001860 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 8001866:	4a12      	ldr	r2, [pc, #72]	@ (80018b0 <MX_USART2_UART_Init+0x50>)
 8001868:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800186a:	4b10      	ldr	r3, [pc, #64]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 800186c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001870:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001872:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001884:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 8001886:	220c      	movs	r2, #12
 8001888:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188a:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <MX_USART2_UART_Init+0x4c>)
 8001898:	f003 fbc8 	bl	800502c <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018a2:	f000 f8b9 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200003f8 	.word	0x200003f8
 80018b0:	40004400 	.word	0x40004400

080018b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08a      	sub	sp, #40	@ 0x28
 80018b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
 80018c4:	609a      	str	r2, [r3, #8]
 80018c6:	60da      	str	r2, [r3, #12]
 80018c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	4b38      	ldr	r3, [pc, #224]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a37      	ldr	r2, [pc, #220]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b35      	ldr	r3, [pc, #212]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	4b31      	ldr	r3, [pc, #196]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a30      	ldr	r2, [pc, #192]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 80018f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b2e      	ldr	r3, [pc, #184]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60bb      	str	r3, [r7, #8]
 8001906:	4b2a      	ldr	r3, [pc, #168]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a29      	ldr	r2, [pc, #164]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b27      	ldr	r3, [pc, #156]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	4b23      	ldr	r3, [pc, #140]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001926:	4a22      	ldr	r2, [pc, #136]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 8001928:	f043 0302 	orr.w	r3, r3, #2
 800192c:	6313      	str	r3, [r2, #48]	@ 0x30
 800192e:	4b20      	ldr	r3, [pc, #128]	@ (80019b0 <MX_GPIO_Init+0xfc>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	f003 0302 	and.w	r3, r3, #2
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 8001940:	481c      	ldr	r0, [pc, #112]	@ (80019b4 <MX_GPIO_Init+0x100>)
 8001942:	f000 fef5 	bl	8002730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001946:	2200      	movs	r2, #0
 8001948:	2160      	movs	r1, #96	@ 0x60
 800194a:	481b      	ldr	r0, [pc, #108]	@ (80019b8 <MX_GPIO_Init+0x104>)
 800194c:	f000 fef0 	bl	8002730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001950:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001954:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001956:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800195a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001960:	f107 0314 	add.w	r3, r7, #20
 8001964:	4619      	mov	r1, r3
 8001966:	4814      	ldr	r0, [pc, #80]	@ (80019b8 <MX_GPIO_Init+0x104>)
 8001968:	f000 fd4e 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12;
 800196c:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8001970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001972:	2301      	movs	r3, #1
 8001974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197a:	2300      	movs	r3, #0
 800197c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	4619      	mov	r1, r3
 8001984:	480b      	ldr	r0, [pc, #44]	@ (80019b4 <MX_GPIO_Init+0x100>)
 8001986:	f000 fd3f 	bl	8002408 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800198a:	2360      	movs	r3, #96	@ 0x60
 800198c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198e:	2301      	movs	r3, #1
 8001990:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800199a:	f107 0314 	add.w	r3, r7, #20
 800199e:	4619      	mov	r1, r3
 80019a0:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <MX_GPIO_Init+0x104>)
 80019a2:	f000 fd31 	bl	8002408 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019a6:	bf00      	nop
 80019a8:	3728      	adds	r7, #40	@ 0x28
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40020000 	.word	0x40020000
 80019b8:	40020800 	.word	0x40020800

080019bc <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	e009      	b.n	80019e2 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	1c5a      	adds	r2, r3, #1
 80019d2:	60ba      	str	r2, [r7, #8]
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fc4a 	bl	8001270 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	3301      	adds	r3, #1
 80019e0:	617b      	str	r3, [r7, #20]
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	dbf1      	blt.n	80019ce <_write+0x12>
  }
  return len;
 80019ea:	687b      	ldr	r3, [r7, #4]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a04      	ldr	r2, [pc, #16]	@ (8001a14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d101      	bne.n	8001a0a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001a06:	f000 fbfd 	bl	8002204 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40001000 	.word	0x40001000

08001a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a1c:	b672      	cpsid	i
}
 8001a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a20:	bf00      	nop
 8001a22:	e7fd      	b.n	8001a20 <Error_Handler+0x8>

08001a24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <HAL_MspInit+0x54>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a32:	4a11      	ldr	r2, [pc, #68]	@ (8001a78 <HAL_MspInit+0x54>)
 8001a34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a78 <HAL_MspInit+0x54>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a42:	607b      	str	r3, [r7, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	603b      	str	r3, [r7, #0]
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a78 <HAL_MspInit+0x54>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a78 <HAL_MspInit+0x54>)
 8001a50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a56:	4b08      	ldr	r3, [pc, #32]	@ (8001a78 <HAL_MspInit+0x54>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5e:	603b      	str	r3, [r7, #0]
 8001a60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	210f      	movs	r1, #15
 8001a66:	f06f 0001 	mvn.w	r0, #1
 8001a6a:	f000 fca3 	bl	80023b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800

08001a7c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	@ 0x28
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a19      	ldr	r2, [pc, #100]	@ (8001b00 <HAL_I2C_MspInit+0x84>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d12c      	bne.n	8001af8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	4b18      	ldr	r3, [pc, #96]	@ (8001b04 <HAL_I2C_MspInit+0x88>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a17      	ldr	r2, [pc, #92]	@ (8001b04 <HAL_I2C_MspInit+0x88>)
 8001aa8:	f043 0302 	orr.w	r3, r3, #2
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b15      	ldr	r3, [pc, #84]	@ (8001b04 <HAL_I2C_MspInit+0x88>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001abe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ac0:	2312      	movs	r3, #18
 8001ac2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001acc:	2304      	movs	r3, #4
 8001ace:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	480c      	ldr	r0, [pc, #48]	@ (8001b08 <HAL_I2C_MspInit+0x8c>)
 8001ad8:	f000 fc96 	bl	8002408 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	4b08      	ldr	r3, [pc, #32]	@ (8001b04 <HAL_I2C_MspInit+0x88>)
 8001ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae4:	4a07      	ldr	r2, [pc, #28]	@ (8001b04 <HAL_I2C_MspInit+0x88>)
 8001ae6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001aea:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aec:	4b05      	ldr	r3, [pc, #20]	@ (8001b04 <HAL_I2C_MspInit+0x88>)
 8001aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001af8:	bf00      	nop
 8001afa:	3728      	adds	r7, #40	@ 0x28
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40005400 	.word	0x40005400
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40020400 	.word	0x40020400

08001b0c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08c      	sub	sp, #48	@ 0x30
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a32      	ldr	r2, [pc, #200]	@ (8001bf4 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d12d      	bne.n	8001b8a <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
 8001b32:	4b31      	ldr	r3, [pc, #196]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b36:	4a30      	ldr	r2, [pc, #192]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	61bb      	str	r3, [r7, #24]
 8001b48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a29      	ldr	r2, [pc, #164]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b27      	ldr	r3, [pc, #156]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b66:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	2300      	movs	r3, #0
 8001b76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 031c 	add.w	r3, r7, #28
 8001b80:	4619      	mov	r1, r3
 8001b82:	481e      	ldr	r0, [pc, #120]	@ (8001bfc <HAL_TIM_Encoder_MspInit+0xf0>)
 8001b84:	f000 fc40 	bl	8002408 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b88:	e030      	b.n	8001bec <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM3)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001c00 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d12b      	bne.n	8001bec <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b94:	2300      	movs	r3, #0
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	4b17      	ldr	r3, [pc, #92]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9c:	4a16      	ldr	r2, [pc, #88]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001b9e:	f043 0302 	orr.w	r3, r3, #2
 8001ba2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba4:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	613b      	str	r3, [r7, #16]
 8001bae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	4b10      	ldr	r3, [pc, #64]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb8:	4a0f      	ldr	r2, [pc, #60]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001bba:	f043 0302 	orr.w	r3, r3, #2
 8001bbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf8 <HAL_TIM_Encoder_MspInit+0xec>)
 8001bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001bcc:	2330      	movs	r3, #48	@ 0x30
 8001bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be0:	f107 031c 	add.w	r3, r7, #28
 8001be4:	4619      	mov	r1, r3
 8001be6:	4807      	ldr	r0, [pc, #28]	@ (8001c04 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001be8:	f000 fc0e 	bl	8002408 <HAL_GPIO_Init>
}
 8001bec:	bf00      	nop
 8001bee:	3730      	adds	r7, #48	@ 0x30
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40010000 	.word	0x40010000
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020000 	.word	0x40020000
 8001c00:	40000400 	.word	0x40000400
 8001c04:	40020400 	.word	0x40020400

08001c08 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c18:	d10d      	bne.n	8001c36 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <HAL_TIM_Base_MspInit+0x3c>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	4a08      	ldr	r2, [pc, #32]	@ (8001c44 <HAL_TIM_Base_MspInit+0x3c>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2a:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <HAL_TIM_Base_MspInit+0x3c>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	60fb      	str	r3, [r7, #12]
 8001c34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001c36:	bf00      	nop
 8001c38:	3714      	adds	r7, #20
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40023800 	.word	0x40023800

08001c48 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a0b      	ldr	r2, [pc, #44]	@ (8001c84 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d10d      	bne.n	8001c76 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <HAL_TIM_PWM_MspInit+0x40>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	4a09      	ldr	r2, [pc, #36]	@ (8001c88 <HAL_TIM_PWM_MspInit+0x40>)
 8001c64:	f043 0302 	orr.w	r3, r3, #2
 8001c68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c6a:	4b07      	ldr	r3, [pc, #28]	@ (8001c88 <HAL_TIM_PWM_MspInit+0x40>)
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	40010400 	.word	0x40010400
 8001c88:	40023800 	.word	0x40023800

08001c8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	@ 0x28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cac:	d11e      	bne.n	8001cec <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	4b22      	ldr	r3, [pc, #136]	@ (8001d3c <HAL_TIM_MspPostInit+0xb0>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	4a21      	ldr	r2, [pc, #132]	@ (8001d3c <HAL_TIM_MspPostInit+0xb0>)
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <HAL_TIM_MspPostInit+0xb0>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB2     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cca:	2304      	movs	r3, #4
 8001ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cde:	f107 0314 	add.w	r3, r7, #20
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4816      	ldr	r0, [pc, #88]	@ (8001d40 <HAL_TIM_MspPostInit+0xb4>)
 8001ce6:	f000 fb8f 	bl	8002408 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001cea:	e023      	b.n	8001d34 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM8)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a14      	ldr	r2, [pc, #80]	@ (8001d44 <HAL_TIM_MspPostInit+0xb8>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d11e      	bne.n	8001d34 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <HAL_TIM_MspPostInit+0xb0>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a0f      	ldr	r2, [pc, #60]	@ (8001d3c <HAL_TIM_MspPostInit+0xb0>)
 8001d00:	f043 0304 	orr.w	r3, r3, #4
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b0d      	ldr	r3, [pc, #52]	@ (8001d3c <HAL_TIM_MspPostInit+0xb0>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d20:	2300      	movs	r3, #0
 8001d22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001d24:	2303      	movs	r3, #3
 8001d26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4806      	ldr	r0, [pc, #24]	@ (8001d48 <HAL_TIM_MspPostInit+0xbc>)
 8001d30:	f000 fb6a 	bl	8002408 <HAL_GPIO_Init>
}
 8001d34:	bf00      	nop
 8001d36:	3728      	adds	r7, #40	@ 0x28
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020400 	.word	0x40020400
 8001d44:	40010400 	.word	0x40010400
 8001d48:	40020800 	.word	0x40020800

08001d4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08e      	sub	sp, #56	@ 0x38
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
 8001d62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a4b      	ldr	r2, [pc, #300]	@ (8001e98 <HAL_UART_MspInit+0x14c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d12c      	bne.n	8001dc8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	623b      	str	r3, [r7, #32]
 8001d72:	4b4a      	ldr	r3, [pc, #296]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	4a49      	ldr	r2, [pc, #292]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001d78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7e:	4b47      	ldr	r3, [pc, #284]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d86:	623b      	str	r3, [r7, #32]
 8001d88:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61fb      	str	r3, [r7, #28]
 8001d8e:	4b43      	ldr	r3, [pc, #268]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	4a42      	ldr	r2, [pc, #264]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001d94:	f043 0301 	orr.w	r3, r3, #1
 8001d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d9a:	4b40      	ldr	r3, [pc, #256]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	61fb      	str	r3, [r7, #28]
 8001da4:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001da6:	2301      	movs	r3, #1
 8001da8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001daa:	2312      	movs	r3, #18
 8001dac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db2:	2303      	movs	r3, #3
 8001db4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001db6:	2308      	movs	r3, #8
 8001db8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4837      	ldr	r0, [pc, #220]	@ (8001ea0 <HAL_UART_MspInit+0x154>)
 8001dc2:	f000 fb21 	bl	8002408 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dc6:	e062      	b.n	8001e8e <HAL_UART_MspInit+0x142>
  else if(huart->Instance==USART1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a35      	ldr	r2, [pc, #212]	@ (8001ea4 <HAL_UART_MspInit+0x158>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d12c      	bne.n	8001e2c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61bb      	str	r3, [r7, #24]
 8001dd6:	4b31      	ldr	r3, [pc, #196]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	4a30      	ldr	r2, [pc, #192]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001ddc:	f043 0310 	orr.w	r3, r3, #16
 8001de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001de2:	4b2e      	ldr	r3, [pc, #184]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de6:	f003 0310 	and.w	r3, r3, #16
 8001dea:	61bb      	str	r3, [r7, #24]
 8001dec:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a29      	ldr	r2, [pc, #164]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b27      	ldr	r3, [pc, #156]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e0a:	23c0      	movs	r3, #192	@ 0xc0
 8001e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e16:	2303      	movs	r3, #3
 8001e18:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e1a:	2307      	movs	r3, #7
 8001e1c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e22:	4619      	mov	r1, r3
 8001e24:	4820      	ldr	r0, [pc, #128]	@ (8001ea8 <HAL_UART_MspInit+0x15c>)
 8001e26:	f000 faef 	bl	8002408 <HAL_GPIO_Init>
}
 8001e2a:	e030      	b.n	8001e8e <HAL_UART_MspInit+0x142>
  else if(huart->Instance==USART2)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a1e      	ldr	r2, [pc, #120]	@ (8001eac <HAL_UART_MspInit+0x160>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d12b      	bne.n	8001e8e <HAL_UART_MspInit+0x142>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4b18      	ldr	r3, [pc, #96]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3e:	4a17      	ldr	r2, [pc, #92]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e46:	4b15      	ldr	r3, [pc, #84]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	4a10      	ldr	r2, [pc, #64]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e62:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <HAL_UART_MspInit+0x150>)
 8001e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e6e:	230c      	movs	r3, #12
 8001e70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e72:	2302      	movs	r3, #2
 8001e74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e7e:	2307      	movs	r3, #7
 8001e80:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e86:	4619      	mov	r1, r3
 8001e88:	4805      	ldr	r0, [pc, #20]	@ (8001ea0 <HAL_UART_MspInit+0x154>)
 8001e8a:	f000 fabd 	bl	8002408 <HAL_GPIO_Init>
}
 8001e8e:	bf00      	nop
 8001e90:	3738      	adds	r7, #56	@ 0x38
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40004c00 	.word	0x40004c00
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	40011000 	.word	0x40011000
 8001ea8:	40020400 	.word	0x40020400
 8001eac:	40004400 	.word	0x40004400

08001eb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08e      	sub	sp, #56	@ 0x38
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	4b33      	ldr	r3, [pc, #204]	@ (8001f94 <HAL_InitTick+0xe4>)
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec8:	4a32      	ldr	r2, [pc, #200]	@ (8001f94 <HAL_InitTick+0xe4>)
 8001eca:	f043 0310 	orr.w	r3, r3, #16
 8001ece:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed0:	4b30      	ldr	r3, [pc, #192]	@ (8001f94 <HAL_InitTick+0xe4>)
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed4:	f003 0310 	and.w	r3, r3, #16
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001edc:	f107 0210 	add.w	r2, r7, #16
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4611      	mov	r1, r2
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f001 f9f4 	bl	80032d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001eec:	6a3b      	ldr	r3, [r7, #32]
 8001eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d103      	bne.n	8001efe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ef6:	f001 f9c5 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 8001efa:	6378      	str	r0, [r7, #52]	@ 0x34
 8001efc:	e004      	b.n	8001f08 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001efe:	f001 f9c1 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 8001f02:	4603      	mov	r3, r0
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f0a:	4a23      	ldr	r2, [pc, #140]	@ (8001f98 <HAL_InitTick+0xe8>)
 8001f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f10:	0c9b      	lsrs	r3, r3, #18
 8001f12:	3b01      	subs	r3, #1
 8001f14:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f16:	4b21      	ldr	r3, [pc, #132]	@ (8001f9c <HAL_InitTick+0xec>)
 8001f18:	4a21      	ldr	r2, [pc, #132]	@ (8001fa0 <HAL_InitTick+0xf0>)
 8001f1a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f9c <HAL_InitTick+0xec>)
 8001f1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f22:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f24:	4a1d      	ldr	r2, [pc, #116]	@ (8001f9c <HAL_InitTick+0xec>)
 8001f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f28:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f9c <HAL_InitTick+0xec>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f30:	4b1a      	ldr	r3, [pc, #104]	@ (8001f9c <HAL_InitTick+0xec>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f36:	4b19      	ldr	r3, [pc, #100]	@ (8001f9c <HAL_InitTick+0xec>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001f3c:	4817      	ldr	r0, [pc, #92]	@ (8001f9c <HAL_InitTick+0xec>)
 8001f3e:	f001 fec9 	bl	8003cd4 <HAL_TIM_Base_Init>
 8001f42:	4603      	mov	r3, r0
 8001f44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001f48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d11b      	bne.n	8001f88 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001f50:	4812      	ldr	r0, [pc, #72]	@ (8001f9c <HAL_InitTick+0xec>)
 8001f52:	f001 ff0f 	bl	8003d74 <HAL_TIM_Base_Start_IT>
 8001f56:	4603      	mov	r3, r0
 8001f58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001f5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d111      	bne.n	8001f88 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f64:	2036      	movs	r0, #54	@ 0x36
 8001f66:	f000 fa41 	bl	80023ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b0f      	cmp	r3, #15
 8001f6e:	d808      	bhi.n	8001f82 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001f70:	2200      	movs	r2, #0
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	2036      	movs	r0, #54	@ 0x36
 8001f76:	f000 fa1d 	bl	80023b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa4 <HAL_InitTick+0xf4>)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	e002      	b.n	8001f88 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3738      	adds	r7, #56	@ 0x38
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40023800 	.word	0x40023800
 8001f98:	431bde83 	.word	0x431bde83
 8001f9c:	20000448 	.word	0x20000448
 8001fa0:	40001000 	.word	0x40001000
 8001fa4:	20000004 	.word	0x20000004

08001fa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <NMI_Handler+0x4>

08001fb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <HardFault_Handler+0x4>

08001fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fbc:	bf00      	nop
 8001fbe:	e7fd      	b.n	8001fbc <MemManage_Handler+0x4>

08001fc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <BusFault_Handler+0x4>

08001fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fcc:	bf00      	nop
 8001fce:	e7fd      	b.n	8001fcc <UsageFault_Handler+0x4>

08001fd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
	...

08001fe0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001fe4:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <TIM6_DAC_IRQHandler+0x10>)
 8001fe6:	f002 f981 	bl	80042ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20000448 	.word	0x20000448

08001ff4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return 1;
 8001ff8:	2301      	movs	r3, #1
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <_kill>:

int _kill(int pid, int sig)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800200e:	f007 f933 	bl	8009278 <__errno>
 8002012:	4603      	mov	r3, r0
 8002014:	2216      	movs	r2, #22
 8002016:	601a      	str	r2, [r3, #0]
  return -1;
 8002018:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <_exit>:

void _exit (int status)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800202c:	f04f 31ff 	mov.w	r1, #4294967295
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ffe7 	bl	8002004 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002036:	bf00      	nop
 8002038:	e7fd      	b.n	8002036 <_exit+0x12>

0800203a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b086      	sub	sp, #24
 800203e:	af00      	add	r7, sp, #0
 8002040:	60f8      	str	r0, [r7, #12]
 8002042:	60b9      	str	r1, [r7, #8]
 8002044:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	e00a      	b.n	8002062 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800204c:	f3af 8000 	nop.w
 8002050:	4601      	mov	r1, r0
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	1c5a      	adds	r2, r3, #1
 8002056:	60ba      	str	r2, [r7, #8]
 8002058:	b2ca      	uxtb	r2, r1
 800205a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	3301      	adds	r3, #1
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	429a      	cmp	r2, r3
 8002068:	dbf0      	blt.n	800204c <_read+0x12>
  }

  return len;
 800206a:	687b      	ldr	r3, [r7, #4]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800207c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800209c:	605a      	str	r2, [r3, #4]
  return 0;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <_isatty>:

int _isatty(int file)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020b4:	2301      	movs	r3, #1
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b085      	sub	sp, #20
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020e4:	4a14      	ldr	r2, [pc, #80]	@ (8002138 <_sbrk+0x5c>)
 80020e6:	4b15      	ldr	r3, [pc, #84]	@ (800213c <_sbrk+0x60>)
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020f0:	4b13      	ldr	r3, [pc, #76]	@ (8002140 <_sbrk+0x64>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d102      	bne.n	80020fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f8:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <_sbrk+0x64>)
 80020fa:	4a12      	ldr	r2, [pc, #72]	@ (8002144 <_sbrk+0x68>)
 80020fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020fe:	4b10      	ldr	r3, [pc, #64]	@ (8002140 <_sbrk+0x64>)
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4413      	add	r3, r2
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	429a      	cmp	r2, r3
 800210a:	d207      	bcs.n	800211c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800210c:	f007 f8b4 	bl	8009278 <__errno>
 8002110:	4603      	mov	r3, r0
 8002112:	220c      	movs	r2, #12
 8002114:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002116:	f04f 33ff 	mov.w	r3, #4294967295
 800211a:	e009      	b.n	8002130 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800211c:	4b08      	ldr	r3, [pc, #32]	@ (8002140 <_sbrk+0x64>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002122:	4b07      	ldr	r3, [pc, #28]	@ (8002140 <_sbrk+0x64>)
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4413      	add	r3, r2
 800212a:	4a05      	ldr	r2, [pc, #20]	@ (8002140 <_sbrk+0x64>)
 800212c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800212e:	68fb      	ldr	r3, [r7, #12]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20020000 	.word	0x20020000
 800213c:	00000400 	.word	0x00000400
 8002140:	20000490 	.word	0x20000490
 8002144:	20004fd8 	.word	0x20004fd8

08002148 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800214c:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <SystemInit+0x20>)
 800214e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002152:	4a05      	ldr	r2, [pc, #20]	@ (8002168 <SystemInit+0x20>)
 8002154:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002158:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800216c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002170:	f7ff ffea 	bl	8002148 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002174:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002176:	490d      	ldr	r1, [pc, #52]	@ (80021ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002178:	4a0d      	ldr	r2, [pc, #52]	@ (80021b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800217a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800217c:	e002      	b.n	8002184 <LoopCopyDataInit>

0800217e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800217e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002180:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002182:	3304      	adds	r3, #4

08002184 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002184:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002186:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002188:	d3f9      	bcc.n	800217e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800218a:	4a0a      	ldr	r2, [pc, #40]	@ (80021b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800218c:	4c0a      	ldr	r4, [pc, #40]	@ (80021b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800218e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002190:	e001      	b.n	8002196 <LoopFillZerobss>

08002192 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002192:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002194:	3204      	adds	r2, #4

08002196 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002196:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002198:	d3fb      	bcc.n	8002192 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800219a:	f007 f873 	bl	8009284 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800219e:	f7ff f88f 	bl	80012c0 <main>
  bx  lr    
 80021a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021ac:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80021b0:	0800b55c 	.word	0x0800b55c
  ldr r2, =_sbss
 80021b4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80021b8:	20004fd4 	.word	0x20004fd4

080021bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021bc:	e7fe      	b.n	80021bc <ADC_IRQHandler>
	...

080021c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002200 <HAL_Init+0x40>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002200 <HAL_Init+0x40>)
 80021ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002200 <HAL_Init+0x40>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002200 <HAL_Init+0x40>)
 80021d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <HAL_Init+0x40>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a07      	ldr	r2, [pc, #28]	@ (8002200 <HAL_Init+0x40>)
 80021e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021e8:	2003      	movs	r0, #3
 80021ea:	f000 f8d8 	bl	800239e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ee:	200f      	movs	r0, #15
 80021f0:	f7ff fe5e 	bl	8001eb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021f4:	f7ff fc16 	bl	8001a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40023c00 	.word	0x40023c00

08002204 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002208:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <HAL_IncTick+0x20>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	461a      	mov	r2, r3
 800220e:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_IncTick+0x24>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4413      	add	r3, r2
 8002214:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <HAL_IncTick+0x24>)
 8002216:	6013      	str	r3, [r2, #0]
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	20000008 	.word	0x20000008
 8002228:	20000494 	.word	0x20000494

0800222c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return uwTick;
 8002230:	4b03      	ldr	r3, [pc, #12]	@ (8002240 <HAL_GetTick+0x14>)
 8002232:	681b      	ldr	r3, [r3, #0]
}
 8002234:	4618      	mov	r0, r3
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	20000494 	.word	0x20000494

08002244 <__NVIC_SetPriorityGrouping>:
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f003 0307 	and.w	r3, r3, #7
 8002252:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002254:	4b0c      	ldr	r3, [pc, #48]	@ (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002260:	4013      	ands	r3, r2
 8002262:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800226c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002270:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002276:	4a04      	ldr	r2, [pc, #16]	@ (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	60d3      	str	r3, [r2, #12]
}
 800227c:	bf00      	nop
 800227e:	3714      	adds	r7, #20
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <__NVIC_GetPriorityGrouping>:
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002290:	4b04      	ldr	r3, [pc, #16]	@ (80022a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	0a1b      	lsrs	r3, r3, #8
 8002296:	f003 0307 	and.w	r3, r3, #7
}
 800229a:	4618      	mov	r0, r3
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <__NVIC_EnableIRQ>:
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	db0b      	blt.n	80022d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	f003 021f 	and.w	r2, r3, #31
 80022c0:	4907      	ldr	r1, [pc, #28]	@ (80022e0 <__NVIC_EnableIRQ+0x38>)
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	2001      	movs	r0, #1
 80022ca:	fa00 f202 	lsl.w	r2, r0, r2
 80022ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	e000e100 	.word	0xe000e100

080022e4 <__NVIC_SetPriority>:
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	6039      	str	r1, [r7, #0]
 80022ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	db0a      	blt.n	800230e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	490c      	ldr	r1, [pc, #48]	@ (8002330 <__NVIC_SetPriority+0x4c>)
 80022fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002302:	0112      	lsls	r2, r2, #4
 8002304:	b2d2      	uxtb	r2, r2
 8002306:	440b      	add	r3, r1
 8002308:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800230c:	e00a      	b.n	8002324 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	b2da      	uxtb	r2, r3
 8002312:	4908      	ldr	r1, [pc, #32]	@ (8002334 <__NVIC_SetPriority+0x50>)
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	3b04      	subs	r3, #4
 800231c:	0112      	lsls	r2, r2, #4
 800231e:	b2d2      	uxtb	r2, r2
 8002320:	440b      	add	r3, r1
 8002322:	761a      	strb	r2, [r3, #24]
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000e100 	.word	0xe000e100
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <NVIC_EncodePriority>:
{
 8002338:	b480      	push	{r7}
 800233a:	b089      	sub	sp, #36	@ 0x24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	f1c3 0307 	rsb	r3, r3, #7
 8002352:	2b04      	cmp	r3, #4
 8002354:	bf28      	it	cs
 8002356:	2304      	movcs	r3, #4
 8002358:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3304      	adds	r3, #4
 800235e:	2b06      	cmp	r3, #6
 8002360:	d902      	bls.n	8002368 <NVIC_EncodePriority+0x30>
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	3b03      	subs	r3, #3
 8002366:	e000      	b.n	800236a <NVIC_EncodePriority+0x32>
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800236c:	f04f 32ff 	mov.w	r2, #4294967295
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43da      	mvns	r2, r3
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	401a      	ands	r2, r3
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002380:	f04f 31ff 	mov.w	r1, #4294967295
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	fa01 f303 	lsl.w	r3, r1, r3
 800238a:	43d9      	mvns	r1, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002390:	4313      	orrs	r3, r2
}
 8002392:	4618      	mov	r0, r3
 8002394:	3724      	adds	r7, #36	@ 0x24
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b082      	sub	sp, #8
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7ff ff4c 	bl	8002244 <__NVIC_SetPriorityGrouping>
}
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
 80023c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023c6:	f7ff ff61 	bl	800228c <__NVIC_GetPriorityGrouping>
 80023ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	68b9      	ldr	r1, [r7, #8]
 80023d0:	6978      	ldr	r0, [r7, #20]
 80023d2:	f7ff ffb1 	bl	8002338 <NVIC_EncodePriority>
 80023d6:	4602      	mov	r2, r0
 80023d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023dc:	4611      	mov	r1, r2
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff ff80 	bl	80022e4 <__NVIC_SetPriority>
}
 80023e4:	bf00      	nop
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff ff54 	bl	80022a8 <__NVIC_EnableIRQ>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002408:	b480      	push	{r7}
 800240a:	b089      	sub	sp, #36	@ 0x24
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002412:	2300      	movs	r3, #0
 8002414:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002416:	2300      	movs	r3, #0
 8002418:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800241a:	2300      	movs	r3, #0
 800241c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
 8002422:	e165      	b.n	80026f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002424:	2201      	movs	r2, #1
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	697a      	ldr	r2, [r7, #20]
 8002434:	4013      	ands	r3, r2
 8002436:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	429a      	cmp	r2, r3
 800243e:	f040 8154 	bne.w	80026ea <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f003 0303 	and.w	r3, r3, #3
 800244a:	2b01      	cmp	r3, #1
 800244c:	d005      	beq.n	800245a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002456:	2b02      	cmp	r3, #2
 8002458:	d130      	bne.n	80024bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	2203      	movs	r2, #3
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	43db      	mvns	r3, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4013      	ands	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	68da      	ldr	r2, [r3, #12]
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4313      	orrs	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002490:	2201      	movs	r2, #1
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	43db      	mvns	r3, r3
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	4013      	ands	r3, r2
 800249e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	091b      	lsrs	r3, r3, #4
 80024a6:	f003 0201 	and.w	r2, r3, #1
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 0303 	and.w	r3, r3, #3
 80024c4:	2b03      	cmp	r3, #3
 80024c6:	d017      	beq.n	80024f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	2203      	movs	r2, #3
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	689a      	ldr	r2, [r3, #8]
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 0303 	and.w	r3, r3, #3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d123      	bne.n	800254c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	08da      	lsrs	r2, r3, #3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3208      	adds	r2, #8
 800250c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002510:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	220f      	movs	r2, #15
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	4013      	ands	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	691a      	ldr	r2, [r3, #16]
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	4313      	orrs	r3, r2
 800253c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	08da      	lsrs	r2, r3, #3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	3208      	adds	r2, #8
 8002546:	69b9      	ldr	r1, [r7, #24]
 8002548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	2203      	movs	r2, #3
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	43db      	mvns	r3, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4013      	ands	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f003 0203 	and.w	r2, r3, #3
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	4313      	orrs	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002588:	2b00      	cmp	r3, #0
 800258a:	f000 80ae 	beq.w	80026ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	4b5d      	ldr	r3, [pc, #372]	@ (8002708 <HAL_GPIO_Init+0x300>)
 8002594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002596:	4a5c      	ldr	r2, [pc, #368]	@ (8002708 <HAL_GPIO_Init+0x300>)
 8002598:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800259c:	6453      	str	r3, [r2, #68]	@ 0x44
 800259e:	4b5a      	ldr	r3, [pc, #360]	@ (8002708 <HAL_GPIO_Init+0x300>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025aa:	4a58      	ldr	r2, [pc, #352]	@ (800270c <HAL_GPIO_Init+0x304>)
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	089b      	lsrs	r3, r3, #2
 80025b0:	3302      	adds	r3, #2
 80025b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	f003 0303 	and.w	r3, r3, #3
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	220f      	movs	r2, #15
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	43db      	mvns	r3, r3
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	4013      	ands	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4f      	ldr	r2, [pc, #316]	@ (8002710 <HAL_GPIO_Init+0x308>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d025      	beq.n	8002622 <HAL_GPIO_Init+0x21a>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a4e      	ldr	r2, [pc, #312]	@ (8002714 <HAL_GPIO_Init+0x30c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d01f      	beq.n	800261e <HAL_GPIO_Init+0x216>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a4d      	ldr	r2, [pc, #308]	@ (8002718 <HAL_GPIO_Init+0x310>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d019      	beq.n	800261a <HAL_GPIO_Init+0x212>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a4c      	ldr	r2, [pc, #304]	@ (800271c <HAL_GPIO_Init+0x314>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d013      	beq.n	8002616 <HAL_GPIO_Init+0x20e>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a4b      	ldr	r2, [pc, #300]	@ (8002720 <HAL_GPIO_Init+0x318>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d00d      	beq.n	8002612 <HAL_GPIO_Init+0x20a>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a4a      	ldr	r2, [pc, #296]	@ (8002724 <HAL_GPIO_Init+0x31c>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d007      	beq.n	800260e <HAL_GPIO_Init+0x206>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a49      	ldr	r2, [pc, #292]	@ (8002728 <HAL_GPIO_Init+0x320>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d101      	bne.n	800260a <HAL_GPIO_Init+0x202>
 8002606:	2306      	movs	r3, #6
 8002608:	e00c      	b.n	8002624 <HAL_GPIO_Init+0x21c>
 800260a:	2307      	movs	r3, #7
 800260c:	e00a      	b.n	8002624 <HAL_GPIO_Init+0x21c>
 800260e:	2305      	movs	r3, #5
 8002610:	e008      	b.n	8002624 <HAL_GPIO_Init+0x21c>
 8002612:	2304      	movs	r3, #4
 8002614:	e006      	b.n	8002624 <HAL_GPIO_Init+0x21c>
 8002616:	2303      	movs	r3, #3
 8002618:	e004      	b.n	8002624 <HAL_GPIO_Init+0x21c>
 800261a:	2302      	movs	r3, #2
 800261c:	e002      	b.n	8002624 <HAL_GPIO_Init+0x21c>
 800261e:	2301      	movs	r3, #1
 8002620:	e000      	b.n	8002624 <HAL_GPIO_Init+0x21c>
 8002622:	2300      	movs	r3, #0
 8002624:	69fa      	ldr	r2, [r7, #28]
 8002626:	f002 0203 	and.w	r2, r2, #3
 800262a:	0092      	lsls	r2, r2, #2
 800262c:	4093      	lsls	r3, r2
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4313      	orrs	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002634:	4935      	ldr	r1, [pc, #212]	@ (800270c <HAL_GPIO_Init+0x304>)
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	089b      	lsrs	r3, r3, #2
 800263a:	3302      	adds	r3, #2
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002642:	4b3a      	ldr	r3, [pc, #232]	@ (800272c <HAL_GPIO_Init+0x324>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	43db      	mvns	r3, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4013      	ands	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	4313      	orrs	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002666:	4a31      	ldr	r2, [pc, #196]	@ (800272c <HAL_GPIO_Init+0x324>)
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800266c:	4b2f      	ldr	r3, [pc, #188]	@ (800272c <HAL_GPIO_Init+0x324>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d003      	beq.n	8002690 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	4313      	orrs	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002690:	4a26      	ldr	r2, [pc, #152]	@ (800272c <HAL_GPIO_Init+0x324>)
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002696:	4b25      	ldr	r3, [pc, #148]	@ (800272c <HAL_GPIO_Init+0x324>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	43db      	mvns	r3, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4013      	ands	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026ba:	4a1c      	ldr	r2, [pc, #112]	@ (800272c <HAL_GPIO_Init+0x324>)
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026c0:	4b1a      	ldr	r3, [pc, #104]	@ (800272c <HAL_GPIO_Init+0x324>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	4013      	ands	r3, r2
 80026ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026e4:	4a11      	ldr	r2, [pc, #68]	@ (800272c <HAL_GPIO_Init+0x324>)
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	3301      	adds	r3, #1
 80026ee:	61fb      	str	r3, [r7, #28]
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	2b0f      	cmp	r3, #15
 80026f4:	f67f ae96 	bls.w	8002424 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026f8:	bf00      	nop
 80026fa:	bf00      	nop
 80026fc:	3724      	adds	r7, #36	@ 0x24
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	40023800 	.word	0x40023800
 800270c:	40013800 	.word	0x40013800
 8002710:	40020000 	.word	0x40020000
 8002714:	40020400 	.word	0x40020400
 8002718:	40020800 	.word	0x40020800
 800271c:	40020c00 	.word	0x40020c00
 8002720:	40021000 	.word	0x40021000
 8002724:	40021400 	.word	0x40021400
 8002728:	40021800 	.word	0x40021800
 800272c:	40013c00 	.word	0x40013c00

08002730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	460b      	mov	r3, r1
 800273a:	807b      	strh	r3, [r7, #2]
 800273c:	4613      	mov	r3, r2
 800273e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002740:	787b      	ldrb	r3, [r7, #1]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002746:	887a      	ldrh	r2, [r7, #2]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800274c:	e003      	b.n	8002756 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800274e:	887b      	ldrh	r3, [r7, #2]
 8002750:	041a      	lsls	r2, r3, #16
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	619a      	str	r2, [r3, #24]
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e12b      	b.n	80029ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d106      	bne.n	8002790 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f7ff f976 	bl	8001a7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2224      	movs	r2, #36	@ 0x24
 8002794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f022 0201 	bic.w	r2, r2, #1
 80027a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027c8:	f000 fd5c 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 80027cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	4a81      	ldr	r2, [pc, #516]	@ (80029d8 <HAL_I2C_Init+0x274>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d807      	bhi.n	80027e8 <HAL_I2C_Init+0x84>
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4a80      	ldr	r2, [pc, #512]	@ (80029dc <HAL_I2C_Init+0x278>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	bf94      	ite	ls
 80027e0:	2301      	movls	r3, #1
 80027e2:	2300      	movhi	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	e006      	b.n	80027f6 <HAL_I2C_Init+0x92>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	4a7d      	ldr	r2, [pc, #500]	@ (80029e0 <HAL_I2C_Init+0x27c>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	bf94      	ite	ls
 80027f0:	2301      	movls	r3, #1
 80027f2:	2300      	movhi	r3, #0
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e0e7      	b.n	80029ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	4a78      	ldr	r2, [pc, #480]	@ (80029e4 <HAL_I2C_Init+0x280>)
 8002802:	fba2 2303 	umull	r2, r3, r2, r3
 8002806:	0c9b      	lsrs	r3, r3, #18
 8002808:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68ba      	ldr	r2, [r7, #8]
 800281a:	430a      	orrs	r2, r1
 800281c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	4a6a      	ldr	r2, [pc, #424]	@ (80029d8 <HAL_I2C_Init+0x274>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d802      	bhi.n	8002838 <HAL_I2C_Init+0xd4>
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	3301      	adds	r3, #1
 8002836:	e009      	b.n	800284c <HAL_I2C_Init+0xe8>
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800283e:	fb02 f303 	mul.w	r3, r2, r3
 8002842:	4a69      	ldr	r2, [pc, #420]	@ (80029e8 <HAL_I2C_Init+0x284>)
 8002844:	fba2 2303 	umull	r2, r3, r2, r3
 8002848:	099b      	lsrs	r3, r3, #6
 800284a:	3301      	adds	r3, #1
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6812      	ldr	r2, [r2, #0]
 8002850:	430b      	orrs	r3, r1
 8002852:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800285e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	495c      	ldr	r1, [pc, #368]	@ (80029d8 <HAL_I2C_Init+0x274>)
 8002868:	428b      	cmp	r3, r1
 800286a:	d819      	bhi.n	80028a0 <HAL_I2C_Init+0x13c>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	1e59      	subs	r1, r3, #1
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	fbb1 f3f3 	udiv	r3, r1, r3
 800287a:	1c59      	adds	r1, r3, #1
 800287c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002880:	400b      	ands	r3, r1
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00a      	beq.n	800289c <HAL_I2C_Init+0x138>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	1e59      	subs	r1, r3, #1
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fbb1 f3f3 	udiv	r3, r1, r3
 8002894:	3301      	adds	r3, #1
 8002896:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800289a:	e051      	b.n	8002940 <HAL_I2C_Init+0x1dc>
 800289c:	2304      	movs	r3, #4
 800289e:	e04f      	b.n	8002940 <HAL_I2C_Init+0x1dc>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d111      	bne.n	80028cc <HAL_I2C_Init+0x168>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	1e58      	subs	r0, r3, #1
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6859      	ldr	r1, [r3, #4]
 80028b0:	460b      	mov	r3, r1
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	440b      	add	r3, r1
 80028b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028ba:	3301      	adds	r3, #1
 80028bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	bf0c      	ite	eq
 80028c4:	2301      	moveq	r3, #1
 80028c6:	2300      	movne	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	e012      	b.n	80028f2 <HAL_I2C_Init+0x18e>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1e58      	subs	r0, r3, #1
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6859      	ldr	r1, [r3, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	0099      	lsls	r1, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	fbb0 f3f3 	udiv	r3, r0, r3
 80028e2:	3301      	adds	r3, #1
 80028e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	bf0c      	ite	eq
 80028ec:	2301      	moveq	r3, #1
 80028ee:	2300      	movne	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <HAL_I2C_Init+0x196>
 80028f6:	2301      	movs	r3, #1
 80028f8:	e022      	b.n	8002940 <HAL_I2C_Init+0x1dc>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10e      	bne.n	8002920 <HAL_I2C_Init+0x1bc>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	1e58      	subs	r0, r3, #1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6859      	ldr	r1, [r3, #4]
 800290a:	460b      	mov	r3, r1
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	440b      	add	r3, r1
 8002910:	fbb0 f3f3 	udiv	r3, r0, r3
 8002914:	3301      	adds	r3, #1
 8002916:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800291a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800291e:	e00f      	b.n	8002940 <HAL_I2C_Init+0x1dc>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	1e58      	subs	r0, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6859      	ldr	r1, [r3, #4]
 8002928:	460b      	mov	r3, r1
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	0099      	lsls	r1, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	fbb0 f3f3 	udiv	r3, r0, r3
 8002936:	3301      	adds	r3, #1
 8002938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800293c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002940:	6879      	ldr	r1, [r7, #4]
 8002942:	6809      	ldr	r1, [r1, #0]
 8002944:	4313      	orrs	r3, r2
 8002946:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69da      	ldr	r2, [r3, #28]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	431a      	orrs	r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	430a      	orrs	r2, r1
 8002962:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800296e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6911      	ldr	r1, [r2, #16]
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	68d2      	ldr	r2, [r2, #12]
 800297a:	4311      	orrs	r1, r2
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6812      	ldr	r2, [r2, #0]
 8002980:	430b      	orrs	r3, r1
 8002982:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	695a      	ldr	r2, [r3, #20]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	430a      	orrs	r2, r1
 800299e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 0201 	orr.w	r2, r2, #1
 80029ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2220      	movs	r2, #32
 80029ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	000186a0 	.word	0x000186a0
 80029dc:	001e847f 	.word	0x001e847f
 80029e0:	003d08ff 	.word	0x003d08ff
 80029e4:	431bde83 	.word	0x431bde83
 80029e8:	10624dd3 	.word	0x10624dd3

080029ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	607a      	str	r2, [r7, #4]
 80029f6:	461a      	mov	r2, r3
 80029f8:	460b      	mov	r3, r1
 80029fa:	817b      	strh	r3, [r7, #10]
 80029fc:	4613      	mov	r3, r2
 80029fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a00:	f7ff fc14 	bl	800222c <HAL_GetTick>
 8002a04:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	2b20      	cmp	r3, #32
 8002a10:	f040 80e0 	bne.w	8002bd4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	2319      	movs	r3, #25
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	4970      	ldr	r1, [pc, #448]	@ (8002be0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 f964 	bl	8002cec <I2C_WaitOnFlagUntilTimeout>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	e0d3      	b.n	8002bd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d101      	bne.n	8002a3c <HAL_I2C_Master_Transmit+0x50>
 8002a38:	2302      	movs	r3, #2
 8002a3a:	e0cc      	b.n	8002bd6 <HAL_I2C_Master_Transmit+0x1ea>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d007      	beq.n	8002a62 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f042 0201 	orr.w	r2, r2, #1
 8002a60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2221      	movs	r2, #33	@ 0x21
 8002a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	893a      	ldrh	r2, [r7, #8]
 8002a92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4a50      	ldr	r2, [pc, #320]	@ (8002be4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002aa2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002aa4:	8979      	ldrh	r1, [r7, #10]
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	6a3a      	ldr	r2, [r7, #32]
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	f000 f89c 	bl	8002be8 <I2C_MasterRequestWrite>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e08d      	b.n	8002bd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aba:	2300      	movs	r3, #0
 8002abc:	613b      	str	r3, [r7, #16]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	613b      	str	r3, [r7, #16]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	613b      	str	r3, [r7, #16]
 8002ace:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ad0:	e066      	b.n	8002ba0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	6a39      	ldr	r1, [r7, #32]
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f000 fa22 	bl	8002f20 <I2C_WaitOnTXEFlagUntilTimeout>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00d      	beq.n	8002afe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	d107      	bne.n	8002afa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002af8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e06b      	b.n	8002bd6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b02:	781a      	ldrb	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0e:	1c5a      	adds	r2, r3, #1
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b26:	3b01      	subs	r3, #1
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b04      	cmp	r3, #4
 8002b3a:	d11b      	bne.n	8002b74 <HAL_I2C_Master_Transmit+0x188>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d017      	beq.n	8002b74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b48:	781a      	ldrb	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	3b01      	subs	r3, #1
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b74:	697a      	ldr	r2, [r7, #20]
 8002b76:	6a39      	ldr	r1, [r7, #32]
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 fa19 	bl	8002fb0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00d      	beq.n	8002ba0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b88:	2b04      	cmp	r3, #4
 8002b8a:	d107      	bne.n	8002b9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e01a      	b.n	8002bd6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d194      	bne.n	8002ad2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2220      	movs	r2, #32
 8002bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	e000      	b.n	8002bd6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002bd4:	2302      	movs	r3, #2
  }
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	00100002 	.word	0x00100002
 8002be4:	ffff0000 	.word	0xffff0000

08002be8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af02      	add	r7, sp, #8
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	607a      	str	r2, [r7, #4]
 8002bf2:	603b      	str	r3, [r7, #0]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bfc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	d006      	beq.n	8002c12 <I2C_MasterRequestWrite+0x2a>
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d003      	beq.n	8002c12 <I2C_MasterRequestWrite+0x2a>
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002c10:	d108      	bne.n	8002c24 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	e00b      	b.n	8002c3c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c28:	2b12      	cmp	r3, #18
 8002c2a:	d107      	bne.n	8002c3c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c3a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	9300      	str	r3, [sp, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c48:	68f8      	ldr	r0, [r7, #12]
 8002c4a:	f000 f84f 	bl	8002cec <I2C_WaitOnFlagUntilTimeout>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00d      	beq.n	8002c70 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c62:	d103      	bne.n	8002c6c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c6a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e035      	b.n	8002cdc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c78:	d108      	bne.n	8002c8c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c7a:	897b      	ldrh	r3, [r7, #10]
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	461a      	mov	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c88:	611a      	str	r2, [r3, #16]
 8002c8a:	e01b      	b.n	8002cc4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c8c:	897b      	ldrh	r3, [r7, #10]
 8002c8e:	11db      	asrs	r3, r3, #7
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	f003 0306 	and.w	r3, r3, #6
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	f063 030f 	orn	r3, r3, #15
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	490e      	ldr	r1, [pc, #56]	@ (8002ce4 <I2C_MasterRequestWrite+0xfc>)
 8002caa:	68f8      	ldr	r0, [r7, #12]
 8002cac:	f000 f898 	bl	8002de0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e010      	b.n	8002cdc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002cba:	897b      	ldrh	r3, [r7, #10]
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	4907      	ldr	r1, [pc, #28]	@ (8002ce8 <I2C_MasterRequestWrite+0x100>)
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 f888 	bl	8002de0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e000      	b.n	8002cdc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3718      	adds	r7, #24
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	00010008 	.word	0x00010008
 8002ce8:	00010002 	.word	0x00010002

08002cec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	603b      	str	r3, [r7, #0]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cfc:	e048      	b.n	8002d90 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d04:	d044      	beq.n	8002d90 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d06:	f7ff fa91 	bl	800222c <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d302      	bcc.n	8002d1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d139      	bne.n	8002d90 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	0c1b      	lsrs	r3, r3, #16
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d10d      	bne.n	8002d42 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	43da      	mvns	r2, r3
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	4013      	ands	r3, r2
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	bf0c      	ite	eq
 8002d38:	2301      	moveq	r3, #1
 8002d3a:	2300      	movne	r3, #0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	461a      	mov	r2, r3
 8002d40:	e00c      	b.n	8002d5c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	43da      	mvns	r2, r3
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bf0c      	ite	eq
 8002d54:	2301      	moveq	r3, #1
 8002d56:	2300      	movne	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d116      	bne.n	8002d90 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	f043 0220 	orr.w	r2, r3, #32
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e023      	b.n	8002dd8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	0c1b      	lsrs	r3, r3, #16
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d10d      	bne.n	8002db6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	43da      	mvns	r2, r3
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	4013      	ands	r3, r2
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	bf0c      	ite	eq
 8002dac:	2301      	moveq	r3, #1
 8002dae:	2300      	movne	r3, #0
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	461a      	mov	r2, r3
 8002db4:	e00c      	b.n	8002dd0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	43da      	mvns	r2, r3
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	bf0c      	ite	eq
 8002dc8:	2301      	moveq	r3, #1
 8002dca:	2300      	movne	r3, #0
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	461a      	mov	r2, r3
 8002dd0:	79fb      	ldrb	r3, [r7, #7]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d093      	beq.n	8002cfe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
 8002dec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002dee:	e071      	b.n	8002ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dfe:	d123      	bne.n	8002e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e0e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2220      	movs	r2, #32
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e34:	f043 0204 	orr.w	r2, r3, #4
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e067      	b.n	8002f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4e:	d041      	beq.n	8002ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e50:	f7ff f9ec 	bl	800222c <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d302      	bcc.n	8002e66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d136      	bne.n	8002ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	0c1b      	lsrs	r3, r3, #16
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d10c      	bne.n	8002e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	43da      	mvns	r2, r3
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	bf14      	ite	ne
 8002e82:	2301      	movne	r3, #1
 8002e84:	2300      	moveq	r3, #0
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	e00b      	b.n	8002ea2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	43da      	mvns	r2, r3
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	4013      	ands	r3, r2
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	bf14      	ite	ne
 8002e9c:	2301      	movne	r3, #1
 8002e9e:	2300      	moveq	r3, #0
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d016      	beq.n	8002ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec0:	f043 0220 	orr.w	r2, r3, #32
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e021      	b.n	8002f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	0c1b      	lsrs	r3, r3, #16
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d10c      	bne.n	8002ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	43da      	mvns	r2, r3
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	bf14      	ite	ne
 8002ef0:	2301      	movne	r3, #1
 8002ef2:	2300      	moveq	r3, #0
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	e00b      	b.n	8002f10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	43da      	mvns	r2, r3
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	4013      	ands	r3, r2
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	bf14      	ite	ne
 8002f0a:	2301      	movne	r3, #1
 8002f0c:	2300      	moveq	r3, #0
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f47f af6d 	bne.w	8002df0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f2c:	e034      	b.n	8002f98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 f886 	bl	8003040 <I2C_IsAcknowledgeFailed>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e034      	b.n	8002fa8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f44:	d028      	beq.n	8002f98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f46:	f7ff f971 	bl	800222c <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	68ba      	ldr	r2, [r7, #8]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d302      	bcc.n	8002f5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d11d      	bne.n	8002f98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f66:	2b80      	cmp	r3, #128	@ 0x80
 8002f68:	d016      	beq.n	8002f98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2220      	movs	r2, #32
 8002f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f84:	f043 0220 	orr.w	r2, r3, #32
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e007      	b.n	8002fa8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fa2:	2b80      	cmp	r3, #128	@ 0x80
 8002fa4:	d1c3      	bne.n	8002f2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3710      	adds	r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fbc:	e034      	b.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f000 f83e 	bl	8003040 <I2C_IsAcknowledgeFailed>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e034      	b.n	8003038 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd4:	d028      	beq.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fd6:	f7ff f929 	bl	800222c <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	68ba      	ldr	r2, [r7, #8]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d302      	bcc.n	8002fec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d11d      	bne.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	f003 0304 	and.w	r3, r3, #4
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d016      	beq.n	8003028 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2220      	movs	r2, #32
 8003004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	f043 0220 	orr.w	r2, r3, #32
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e007      	b.n	8003038 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	2b04      	cmp	r3, #4
 8003034:	d1c3      	bne.n	8002fbe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003056:	d11b      	bne.n	8003090 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003060:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2220      	movs	r2, #32
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307c:	f043 0204 	orr.w	r2, r3, #4
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e000      	b.n	8003092 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
	...

080030a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0cc      	b.n	800324e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030b4:	4b68      	ldr	r3, [pc, #416]	@ (8003258 <HAL_RCC_ClockConfig+0x1b8>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 030f 	and.w	r3, r3, #15
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d90c      	bls.n	80030dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c2:	4b65      	ldr	r3, [pc, #404]	@ (8003258 <HAL_RCC_ClockConfig+0x1b8>)
 80030c4:	683a      	ldr	r2, [r7, #0]
 80030c6:	b2d2      	uxtb	r2, r2
 80030c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ca:	4b63      	ldr	r3, [pc, #396]	@ (8003258 <HAL_RCC_ClockConfig+0x1b8>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 030f 	and.w	r3, r3, #15
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d001      	beq.n	80030dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e0b8      	b.n	800324e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d020      	beq.n	800312a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d005      	beq.n	8003100 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030f4:	4b59      	ldr	r3, [pc, #356]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	4a58      	ldr	r2, [pc, #352]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 80030fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0308 	and.w	r3, r3, #8
 8003108:	2b00      	cmp	r3, #0
 800310a:	d005      	beq.n	8003118 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800310c:	4b53      	ldr	r3, [pc, #332]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	4a52      	ldr	r2, [pc, #328]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003112:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003116:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003118:	4b50      	ldr	r3, [pc, #320]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	494d      	ldr	r1, [pc, #308]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003126:	4313      	orrs	r3, r2
 8003128:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b00      	cmp	r3, #0
 8003134:	d044      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d107      	bne.n	800314e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800313e:	4b47      	ldr	r3, [pc, #284]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d119      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e07f      	b.n	800324e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	2b02      	cmp	r3, #2
 8003154:	d003      	beq.n	800315e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800315a:	2b03      	cmp	r3, #3
 800315c:	d107      	bne.n	800316e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800315e:	4b3f      	ldr	r3, [pc, #252]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d109      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e06f      	b.n	800324e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316e:	4b3b      	ldr	r3, [pc, #236]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e067      	b.n	800324e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800317e:	4b37      	ldr	r3, [pc, #220]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f023 0203 	bic.w	r2, r3, #3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	4934      	ldr	r1, [pc, #208]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 800318c:	4313      	orrs	r3, r2
 800318e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003190:	f7ff f84c 	bl	800222c <HAL_GetTick>
 8003194:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003196:	e00a      	b.n	80031ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003198:	f7ff f848 	bl	800222c <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e04f      	b.n	800324e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ae:	4b2b      	ldr	r3, [pc, #172]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 020c 	and.w	r2, r3, #12
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	429a      	cmp	r2, r3
 80031be:	d1eb      	bne.n	8003198 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031c0:	4b25      	ldr	r3, [pc, #148]	@ (8003258 <HAL_RCC_ClockConfig+0x1b8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 030f 	and.w	r3, r3, #15
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d20c      	bcs.n	80031e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ce:	4b22      	ldr	r3, [pc, #136]	@ (8003258 <HAL_RCC_ClockConfig+0x1b8>)
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031d6:	4b20      	ldr	r3, [pc, #128]	@ (8003258 <HAL_RCC_ClockConfig+0x1b8>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 030f 	and.w	r3, r3, #15
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d001      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e032      	b.n	800324e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0304 	and.w	r3, r3, #4
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d008      	beq.n	8003206 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031f4:	4b19      	ldr	r3, [pc, #100]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	4916      	ldr	r1, [pc, #88]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	4313      	orrs	r3, r2
 8003204:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	2b00      	cmp	r3, #0
 8003210:	d009      	beq.n	8003226 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003212:	4b12      	ldr	r3, [pc, #72]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	490e      	ldr	r1, [pc, #56]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	4313      	orrs	r3, r2
 8003224:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003226:	f000 f887 	bl	8003338 <HAL_RCC_GetSysClockFreq>
 800322a:	4602      	mov	r2, r0
 800322c:	4b0b      	ldr	r3, [pc, #44]	@ (800325c <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	091b      	lsrs	r3, r3, #4
 8003232:	f003 030f 	and.w	r3, r3, #15
 8003236:	490a      	ldr	r1, [pc, #40]	@ (8003260 <HAL_RCC_ClockConfig+0x1c0>)
 8003238:	5ccb      	ldrb	r3, [r1, r3]
 800323a:	fa22 f303 	lsr.w	r3, r2, r3
 800323e:	4a09      	ldr	r2, [pc, #36]	@ (8003264 <HAL_RCC_ClockConfig+0x1c4>)
 8003240:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003242:	4b09      	ldr	r3, [pc, #36]	@ (8003268 <HAL_RCC_ClockConfig+0x1c8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f7fe fe32 	bl	8001eb0 <HAL_InitTick>

  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	40023c00 	.word	0x40023c00
 800325c:	40023800 	.word	0x40023800
 8003260:	0800b1bc 	.word	0x0800b1bc
 8003264:	20000000 	.word	0x20000000
 8003268:	20000004 	.word	0x20000004

0800326c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003270:	4b03      	ldr	r3, [pc, #12]	@ (8003280 <HAL_RCC_GetHCLKFreq+0x14>)
 8003272:	681b      	ldr	r3, [r3, #0]
}
 8003274:	4618      	mov	r0, r3
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	20000000 	.word	0x20000000

08003284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003288:	f7ff fff0 	bl	800326c <HAL_RCC_GetHCLKFreq>
 800328c:	4602      	mov	r2, r0
 800328e:	4b05      	ldr	r3, [pc, #20]	@ (80032a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	0a9b      	lsrs	r3, r3, #10
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	4903      	ldr	r1, [pc, #12]	@ (80032a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800329a:	5ccb      	ldrb	r3, [r1, r3]
 800329c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40023800 	.word	0x40023800
 80032a8:	0800b1cc 	.word	0x0800b1cc

080032ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032b0:	f7ff ffdc 	bl	800326c <HAL_RCC_GetHCLKFreq>
 80032b4:	4602      	mov	r2, r0
 80032b6:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	0b5b      	lsrs	r3, r3, #13
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	4903      	ldr	r1, [pc, #12]	@ (80032d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032c2:	5ccb      	ldrb	r3, [r1, r3]
 80032c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40023800 	.word	0x40023800
 80032d0:	0800b1cc 	.word	0x0800b1cc

080032d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	220f      	movs	r2, #15
 80032e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032e4:	4b12      	ldr	r3, [pc, #72]	@ (8003330 <HAL_RCC_GetClockConfig+0x5c>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f003 0203 	and.w	r2, r3, #3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003330 <HAL_RCC_GetClockConfig+0x5c>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80032fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003330 <HAL_RCC_GetClockConfig+0x5c>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003308:	4b09      	ldr	r3, [pc, #36]	@ (8003330 <HAL_RCC_GetClockConfig+0x5c>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	08db      	lsrs	r3, r3, #3
 800330e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003316:	4b07      	ldr	r3, [pc, #28]	@ (8003334 <HAL_RCC_GetClockConfig+0x60>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 020f 	and.w	r2, r3, #15
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	601a      	str	r2, [r3, #0]
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40023800 	.word	0x40023800
 8003334:	40023c00 	.word	0x40023c00

08003338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800333c:	b0ae      	sub	sp, #184	@ 0xb8
 800333e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003340:	2300      	movs	r3, #0
 8003342:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003346:	2300      	movs	r3, #0
 8003348:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003352:	2300      	movs	r3, #0
 8003354:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003358:	2300      	movs	r3, #0
 800335a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800335e:	4bcb      	ldr	r3, [pc, #812]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f003 030c 	and.w	r3, r3, #12
 8003366:	2b0c      	cmp	r3, #12
 8003368:	f200 8206 	bhi.w	8003778 <HAL_RCC_GetSysClockFreq+0x440>
 800336c:	a201      	add	r2, pc, #4	@ (adr r2, 8003374 <HAL_RCC_GetSysClockFreq+0x3c>)
 800336e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003372:	bf00      	nop
 8003374:	080033a9 	.word	0x080033a9
 8003378:	08003779 	.word	0x08003779
 800337c:	08003779 	.word	0x08003779
 8003380:	08003779 	.word	0x08003779
 8003384:	080033b1 	.word	0x080033b1
 8003388:	08003779 	.word	0x08003779
 800338c:	08003779 	.word	0x08003779
 8003390:	08003779 	.word	0x08003779
 8003394:	080033b9 	.word	0x080033b9
 8003398:	08003779 	.word	0x08003779
 800339c:	08003779 	.word	0x08003779
 80033a0:	08003779 	.word	0x08003779
 80033a4:	080035a9 	.word	0x080035a9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033a8:	4bb9      	ldr	r3, [pc, #740]	@ (8003690 <HAL_RCC_GetSysClockFreq+0x358>)
 80033aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80033ae:	e1e7      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033b0:	4bb8      	ldr	r3, [pc, #736]	@ (8003694 <HAL_RCC_GetSysClockFreq+0x35c>)
 80033b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80033b6:	e1e3      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033b8:	4bb4      	ldr	r3, [pc, #720]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033c4:	4bb1      	ldr	r3, [pc, #708]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d071      	beq.n	80034b4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d0:	4bae      	ldr	r3, [pc, #696]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	099b      	lsrs	r3, r3, #6
 80033d6:	2200      	movs	r2, #0
 80033d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80033dc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80033e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80033e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80033ec:	2300      	movs	r3, #0
 80033ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80033f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80033f6:	4622      	mov	r2, r4
 80033f8:	462b      	mov	r3, r5
 80033fa:	f04f 0000 	mov.w	r0, #0
 80033fe:	f04f 0100 	mov.w	r1, #0
 8003402:	0159      	lsls	r1, r3, #5
 8003404:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003408:	0150      	lsls	r0, r2, #5
 800340a:	4602      	mov	r2, r0
 800340c:	460b      	mov	r3, r1
 800340e:	4621      	mov	r1, r4
 8003410:	1a51      	subs	r1, r2, r1
 8003412:	6439      	str	r1, [r7, #64]	@ 0x40
 8003414:	4629      	mov	r1, r5
 8003416:	eb63 0301 	sbc.w	r3, r3, r1
 800341a:	647b      	str	r3, [r7, #68]	@ 0x44
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	f04f 0300 	mov.w	r3, #0
 8003424:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003428:	4649      	mov	r1, r9
 800342a:	018b      	lsls	r3, r1, #6
 800342c:	4641      	mov	r1, r8
 800342e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003432:	4641      	mov	r1, r8
 8003434:	018a      	lsls	r2, r1, #6
 8003436:	4641      	mov	r1, r8
 8003438:	1a51      	subs	r1, r2, r1
 800343a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800343c:	4649      	mov	r1, r9
 800343e:	eb63 0301 	sbc.w	r3, r3, r1
 8003442:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	f04f 0300 	mov.w	r3, #0
 800344c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003450:	4649      	mov	r1, r9
 8003452:	00cb      	lsls	r3, r1, #3
 8003454:	4641      	mov	r1, r8
 8003456:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800345a:	4641      	mov	r1, r8
 800345c:	00ca      	lsls	r2, r1, #3
 800345e:	4610      	mov	r0, r2
 8003460:	4619      	mov	r1, r3
 8003462:	4603      	mov	r3, r0
 8003464:	4622      	mov	r2, r4
 8003466:	189b      	adds	r3, r3, r2
 8003468:	633b      	str	r3, [r7, #48]	@ 0x30
 800346a:	462b      	mov	r3, r5
 800346c:	460a      	mov	r2, r1
 800346e:	eb42 0303 	adc.w	r3, r2, r3
 8003472:	637b      	str	r3, [r7, #52]	@ 0x34
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	f04f 0300 	mov.w	r3, #0
 800347c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003480:	4629      	mov	r1, r5
 8003482:	024b      	lsls	r3, r1, #9
 8003484:	4621      	mov	r1, r4
 8003486:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800348a:	4621      	mov	r1, r4
 800348c:	024a      	lsls	r2, r1, #9
 800348e:	4610      	mov	r0, r2
 8003490:	4619      	mov	r1, r3
 8003492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003496:	2200      	movs	r2, #0
 8003498:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800349c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80034a0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80034a4:	f7fd fba0 	bl	8000be8 <__aeabi_uldivmod>
 80034a8:	4602      	mov	r2, r0
 80034aa:	460b      	mov	r3, r1
 80034ac:	4613      	mov	r3, r2
 80034ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034b2:	e067      	b.n	8003584 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034b4:	4b75      	ldr	r3, [pc, #468]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	099b      	lsrs	r3, r3, #6
 80034ba:	2200      	movs	r2, #0
 80034bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034c0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80034c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80034ce:	2300      	movs	r3, #0
 80034d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80034d2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80034d6:	4622      	mov	r2, r4
 80034d8:	462b      	mov	r3, r5
 80034da:	f04f 0000 	mov.w	r0, #0
 80034de:	f04f 0100 	mov.w	r1, #0
 80034e2:	0159      	lsls	r1, r3, #5
 80034e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034e8:	0150      	lsls	r0, r2, #5
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	4621      	mov	r1, r4
 80034f0:	1a51      	subs	r1, r2, r1
 80034f2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80034f4:	4629      	mov	r1, r5
 80034f6:	eb63 0301 	sbc.w	r3, r3, r1
 80034fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034fc:	f04f 0200 	mov.w	r2, #0
 8003500:	f04f 0300 	mov.w	r3, #0
 8003504:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003508:	4649      	mov	r1, r9
 800350a:	018b      	lsls	r3, r1, #6
 800350c:	4641      	mov	r1, r8
 800350e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003512:	4641      	mov	r1, r8
 8003514:	018a      	lsls	r2, r1, #6
 8003516:	4641      	mov	r1, r8
 8003518:	ebb2 0a01 	subs.w	sl, r2, r1
 800351c:	4649      	mov	r1, r9
 800351e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003522:	f04f 0200 	mov.w	r2, #0
 8003526:	f04f 0300 	mov.w	r3, #0
 800352a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800352e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003532:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003536:	4692      	mov	sl, r2
 8003538:	469b      	mov	fp, r3
 800353a:	4623      	mov	r3, r4
 800353c:	eb1a 0303 	adds.w	r3, sl, r3
 8003540:	623b      	str	r3, [r7, #32]
 8003542:	462b      	mov	r3, r5
 8003544:	eb4b 0303 	adc.w	r3, fp, r3
 8003548:	627b      	str	r3, [r7, #36]	@ 0x24
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	f04f 0300 	mov.w	r3, #0
 8003552:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003556:	4629      	mov	r1, r5
 8003558:	028b      	lsls	r3, r1, #10
 800355a:	4621      	mov	r1, r4
 800355c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003560:	4621      	mov	r1, r4
 8003562:	028a      	lsls	r2, r1, #10
 8003564:	4610      	mov	r0, r2
 8003566:	4619      	mov	r1, r3
 8003568:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800356c:	2200      	movs	r2, #0
 800356e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003570:	677a      	str	r2, [r7, #116]	@ 0x74
 8003572:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003576:	f7fd fb37 	bl	8000be8 <__aeabi_uldivmod>
 800357a:	4602      	mov	r2, r0
 800357c:	460b      	mov	r3, r1
 800357e:	4613      	mov	r3, r2
 8003580:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003584:	4b41      	ldr	r3, [pc, #260]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	0c1b      	lsrs	r3, r3, #16
 800358a:	f003 0303 	and.w	r3, r3, #3
 800358e:	3301      	adds	r3, #1
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003596:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800359a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800359e:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035a6:	e0eb      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035a8:	4b38      	ldr	r3, [pc, #224]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035b4:	4b35      	ldr	r3, [pc, #212]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d06b      	beq.n	8003698 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035c0:	4b32      	ldr	r3, [pc, #200]	@ (800368c <HAL_RCC_GetSysClockFreq+0x354>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	099b      	lsrs	r3, r3, #6
 80035c6:	2200      	movs	r2, #0
 80035c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80035cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80035d4:	2300      	movs	r3, #0
 80035d6:	667b      	str	r3, [r7, #100]	@ 0x64
 80035d8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80035dc:	4622      	mov	r2, r4
 80035de:	462b      	mov	r3, r5
 80035e0:	f04f 0000 	mov.w	r0, #0
 80035e4:	f04f 0100 	mov.w	r1, #0
 80035e8:	0159      	lsls	r1, r3, #5
 80035ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035ee:	0150      	lsls	r0, r2, #5
 80035f0:	4602      	mov	r2, r0
 80035f2:	460b      	mov	r3, r1
 80035f4:	4621      	mov	r1, r4
 80035f6:	1a51      	subs	r1, r2, r1
 80035f8:	61b9      	str	r1, [r7, #24]
 80035fa:	4629      	mov	r1, r5
 80035fc:	eb63 0301 	sbc.w	r3, r3, r1
 8003600:	61fb      	str	r3, [r7, #28]
 8003602:	f04f 0200 	mov.w	r2, #0
 8003606:	f04f 0300 	mov.w	r3, #0
 800360a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800360e:	4659      	mov	r1, fp
 8003610:	018b      	lsls	r3, r1, #6
 8003612:	4651      	mov	r1, sl
 8003614:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003618:	4651      	mov	r1, sl
 800361a:	018a      	lsls	r2, r1, #6
 800361c:	4651      	mov	r1, sl
 800361e:	ebb2 0801 	subs.w	r8, r2, r1
 8003622:	4659      	mov	r1, fp
 8003624:	eb63 0901 	sbc.w	r9, r3, r1
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	f04f 0300 	mov.w	r3, #0
 8003630:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003634:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003638:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800363c:	4690      	mov	r8, r2
 800363e:	4699      	mov	r9, r3
 8003640:	4623      	mov	r3, r4
 8003642:	eb18 0303 	adds.w	r3, r8, r3
 8003646:	613b      	str	r3, [r7, #16]
 8003648:	462b      	mov	r3, r5
 800364a:	eb49 0303 	adc.w	r3, r9, r3
 800364e:	617b      	str	r3, [r7, #20]
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800365c:	4629      	mov	r1, r5
 800365e:	024b      	lsls	r3, r1, #9
 8003660:	4621      	mov	r1, r4
 8003662:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003666:	4621      	mov	r1, r4
 8003668:	024a      	lsls	r2, r1, #9
 800366a:	4610      	mov	r0, r2
 800366c:	4619      	mov	r1, r3
 800366e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003672:	2200      	movs	r2, #0
 8003674:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003676:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003678:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800367c:	f7fd fab4 	bl	8000be8 <__aeabi_uldivmod>
 8003680:	4602      	mov	r2, r0
 8003682:	460b      	mov	r3, r1
 8003684:	4613      	mov	r3, r2
 8003686:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800368a:	e065      	b.n	8003758 <HAL_RCC_GetSysClockFreq+0x420>
 800368c:	40023800 	.word	0x40023800
 8003690:	00f42400 	.word	0x00f42400
 8003694:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003698:	4b3d      	ldr	r3, [pc, #244]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x458>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	099b      	lsrs	r3, r3, #6
 800369e:	2200      	movs	r2, #0
 80036a0:	4618      	mov	r0, r3
 80036a2:	4611      	mov	r1, r2
 80036a4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80036aa:	2300      	movs	r3, #0
 80036ac:	657b      	str	r3, [r7, #84]	@ 0x54
 80036ae:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80036b2:	4642      	mov	r2, r8
 80036b4:	464b      	mov	r3, r9
 80036b6:	f04f 0000 	mov.w	r0, #0
 80036ba:	f04f 0100 	mov.w	r1, #0
 80036be:	0159      	lsls	r1, r3, #5
 80036c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036c4:	0150      	lsls	r0, r2, #5
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	4641      	mov	r1, r8
 80036cc:	1a51      	subs	r1, r2, r1
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	4649      	mov	r1, r9
 80036d2:	eb63 0301 	sbc.w	r3, r3, r1
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	f04f 0200 	mov.w	r2, #0
 80036dc:	f04f 0300 	mov.w	r3, #0
 80036e0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80036e4:	4659      	mov	r1, fp
 80036e6:	018b      	lsls	r3, r1, #6
 80036e8:	4651      	mov	r1, sl
 80036ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036ee:	4651      	mov	r1, sl
 80036f0:	018a      	lsls	r2, r1, #6
 80036f2:	4651      	mov	r1, sl
 80036f4:	1a54      	subs	r4, r2, r1
 80036f6:	4659      	mov	r1, fp
 80036f8:	eb63 0501 	sbc.w	r5, r3, r1
 80036fc:	f04f 0200 	mov.w	r2, #0
 8003700:	f04f 0300 	mov.w	r3, #0
 8003704:	00eb      	lsls	r3, r5, #3
 8003706:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800370a:	00e2      	lsls	r2, r4, #3
 800370c:	4614      	mov	r4, r2
 800370e:	461d      	mov	r5, r3
 8003710:	4643      	mov	r3, r8
 8003712:	18e3      	adds	r3, r4, r3
 8003714:	603b      	str	r3, [r7, #0]
 8003716:	464b      	mov	r3, r9
 8003718:	eb45 0303 	adc.w	r3, r5, r3
 800371c:	607b      	str	r3, [r7, #4]
 800371e:	f04f 0200 	mov.w	r2, #0
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	e9d7 4500 	ldrd	r4, r5, [r7]
 800372a:	4629      	mov	r1, r5
 800372c:	028b      	lsls	r3, r1, #10
 800372e:	4621      	mov	r1, r4
 8003730:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003734:	4621      	mov	r1, r4
 8003736:	028a      	lsls	r2, r1, #10
 8003738:	4610      	mov	r0, r2
 800373a:	4619      	mov	r1, r3
 800373c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003740:	2200      	movs	r2, #0
 8003742:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003744:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003746:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800374a:	f7fd fa4d 	bl	8000be8 <__aeabi_uldivmod>
 800374e:	4602      	mov	r2, r0
 8003750:	460b      	mov	r3, r1
 8003752:	4613      	mov	r3, r2
 8003754:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003758:	4b0d      	ldr	r3, [pc, #52]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x458>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	0f1b      	lsrs	r3, r3, #28
 800375e:	f003 0307 	and.w	r3, r3, #7
 8003762:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003766:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800376a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800376e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003772:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003776:	e003      	b.n	8003780 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003778:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x45c>)
 800377a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800377e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003780:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003784:	4618      	mov	r0, r3
 8003786:	37b8      	adds	r7, #184	@ 0xb8
 8003788:	46bd      	mov	sp, r7
 800378a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800378e:	bf00      	nop
 8003790:	40023800 	.word	0x40023800
 8003794:	00f42400 	.word	0x00f42400

08003798 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e28d      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 8083 	beq.w	80038be <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80037b8:	4b94      	ldr	r3, [pc, #592]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 030c 	and.w	r3, r3, #12
 80037c0:	2b04      	cmp	r3, #4
 80037c2:	d019      	beq.n	80037f8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80037c4:	4b91      	ldr	r3, [pc, #580]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f003 030c 	and.w	r3, r3, #12
        || \
 80037cc:	2b08      	cmp	r3, #8
 80037ce:	d106      	bne.n	80037de <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80037d0:	4b8e      	ldr	r3, [pc, #568]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037dc:	d00c      	beq.n	80037f8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037de:	4b8b      	ldr	r3, [pc, #556]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80037e6:	2b0c      	cmp	r3, #12
 80037e8:	d112      	bne.n	8003810 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ea:	4b88      	ldr	r3, [pc, #544]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037f6:	d10b      	bne.n	8003810 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f8:	4b84      	ldr	r3, [pc, #528]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d05b      	beq.n	80038bc <HAL_RCC_OscConfig+0x124>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d157      	bne.n	80038bc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e25a      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003818:	d106      	bne.n	8003828 <HAL_RCC_OscConfig+0x90>
 800381a:	4b7c      	ldr	r3, [pc, #496]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a7b      	ldr	r2, [pc, #492]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003824:	6013      	str	r3, [r2, #0]
 8003826:	e01d      	b.n	8003864 <HAL_RCC_OscConfig+0xcc>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003830:	d10c      	bne.n	800384c <HAL_RCC_OscConfig+0xb4>
 8003832:	4b76      	ldr	r3, [pc, #472]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a75      	ldr	r2, [pc, #468]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003838:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800383c:	6013      	str	r3, [r2, #0]
 800383e:	4b73      	ldr	r3, [pc, #460]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a72      	ldr	r2, [pc, #456]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003848:	6013      	str	r3, [r2, #0]
 800384a:	e00b      	b.n	8003864 <HAL_RCC_OscConfig+0xcc>
 800384c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a6e      	ldr	r2, [pc, #440]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	4b6c      	ldr	r3, [pc, #432]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a6b      	ldr	r2, [pc, #428]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 800385e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003862:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d013      	beq.n	8003894 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386c:	f7fe fcde 	bl	800222c <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003874:	f7fe fcda 	bl	800222c <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b64      	cmp	r3, #100	@ 0x64
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e21f      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003886:	4b61      	ldr	r3, [pc, #388]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d0f0      	beq.n	8003874 <HAL_RCC_OscConfig+0xdc>
 8003892:	e014      	b.n	80038be <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003894:	f7fe fcca 	bl	800222c <HAL_GetTick>
 8003898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800389a:	e008      	b.n	80038ae <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800389c:	f7fe fcc6 	bl	800222c <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b64      	cmp	r3, #100	@ 0x64
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e20b      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ae:	4b57      	ldr	r3, [pc, #348]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1f0      	bne.n	800389c <HAL_RCC_OscConfig+0x104>
 80038ba:	e000      	b.n	80038be <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d06f      	beq.n	80039aa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80038ca:	4b50      	ldr	r3, [pc, #320]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f003 030c 	and.w	r3, r3, #12
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d017      	beq.n	8003906 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80038d6:	4b4d      	ldr	r3, [pc, #308]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f003 030c 	and.w	r3, r3, #12
        || \
 80038de:	2b08      	cmp	r3, #8
 80038e0:	d105      	bne.n	80038ee <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80038e2:	4b4a      	ldr	r3, [pc, #296]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00b      	beq.n	8003906 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ee:	4b47      	ldr	r3, [pc, #284]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80038f6:	2b0c      	cmp	r3, #12
 80038f8:	d11c      	bne.n	8003934 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038fa:	4b44      	ldr	r3, [pc, #272]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d116      	bne.n	8003934 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003906:	4b41      	ldr	r3, [pc, #260]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d005      	beq.n	800391e <HAL_RCC_OscConfig+0x186>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d001      	beq.n	800391e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e1d3      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800391e:	4b3b      	ldr	r3, [pc, #236]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	4937      	ldr	r1, [pc, #220]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 800392e:	4313      	orrs	r3, r2
 8003930:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003932:	e03a      	b.n	80039aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d020      	beq.n	800397e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800393c:	4b34      	ldr	r3, [pc, #208]	@ (8003a10 <HAL_RCC_OscConfig+0x278>)
 800393e:	2201      	movs	r2, #1
 8003940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003942:	f7fe fc73 	bl	800222c <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800394a:	f7fe fc6f 	bl	800222c <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e1b4      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800395c:	4b2b      	ldr	r3, [pc, #172]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0f0      	beq.n	800394a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003968:	4b28      	ldr	r3, [pc, #160]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	00db      	lsls	r3, r3, #3
 8003976:	4925      	ldr	r1, [pc, #148]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 8003978:	4313      	orrs	r3, r2
 800397a:	600b      	str	r3, [r1, #0]
 800397c:	e015      	b.n	80039aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800397e:	4b24      	ldr	r3, [pc, #144]	@ (8003a10 <HAL_RCC_OscConfig+0x278>)
 8003980:	2200      	movs	r2, #0
 8003982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003984:	f7fe fc52 	bl	800222c <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800398a:	e008      	b.n	800399e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800398c:	f7fe fc4e 	bl	800222c <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e193      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800399e:	4b1b      	ldr	r3, [pc, #108]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1f0      	bne.n	800398c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0308 	and.w	r3, r3, #8
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d036      	beq.n	8003a24 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d016      	beq.n	80039ec <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039be:	4b15      	ldr	r3, [pc, #84]	@ (8003a14 <HAL_RCC_OscConfig+0x27c>)
 80039c0:	2201      	movs	r2, #1
 80039c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c4:	f7fe fc32 	bl	800222c <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039cc:	f7fe fc2e 	bl	800222c <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e173      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039de:	4b0b      	ldr	r3, [pc, #44]	@ (8003a0c <HAL_RCC_OscConfig+0x274>)
 80039e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039e2:	f003 0302 	and.w	r3, r3, #2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0f0      	beq.n	80039cc <HAL_RCC_OscConfig+0x234>
 80039ea:	e01b      	b.n	8003a24 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039ec:	4b09      	ldr	r3, [pc, #36]	@ (8003a14 <HAL_RCC_OscConfig+0x27c>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f2:	f7fe fc1b 	bl	800222c <HAL_GetTick>
 80039f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039f8:	e00e      	b.n	8003a18 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039fa:	f7fe fc17 	bl	800222c <HAL_GetTick>
 80039fe:	4602      	mov	r2, r0
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d907      	bls.n	8003a18 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e15c      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
 8003a0c:	40023800 	.word	0x40023800
 8003a10:	42470000 	.word	0x42470000
 8003a14:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a18:	4b8a      	ldr	r3, [pc, #552]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003a1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1ea      	bne.n	80039fa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 8097 	beq.w	8003b60 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a32:	2300      	movs	r3, #0
 8003a34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a36:	4b83      	ldr	r3, [pc, #524]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10f      	bne.n	8003a62 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a42:	2300      	movs	r3, #0
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	4b7f      	ldr	r3, [pc, #508]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4a:	4a7e      	ldr	r2, [pc, #504]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a52:	4b7c      	ldr	r3, [pc, #496]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a5a:	60bb      	str	r3, [r7, #8]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a62:	4b79      	ldr	r3, [pc, #484]	@ (8003c48 <HAL_RCC_OscConfig+0x4b0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d118      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a6e:	4b76      	ldr	r3, [pc, #472]	@ (8003c48 <HAL_RCC_OscConfig+0x4b0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a75      	ldr	r2, [pc, #468]	@ (8003c48 <HAL_RCC_OscConfig+0x4b0>)
 8003a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a7a:	f7fe fbd7 	bl	800222c <HAL_GetTick>
 8003a7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a80:	e008      	b.n	8003a94 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a82:	f7fe fbd3 	bl	800222c <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e118      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a94:	4b6c      	ldr	r3, [pc, #432]	@ (8003c48 <HAL_RCC_OscConfig+0x4b0>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0f0      	beq.n	8003a82 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d106      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x31e>
 8003aa8:	4b66      	ldr	r3, [pc, #408]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aac:	4a65      	ldr	r2, [pc, #404]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003aae:	f043 0301 	orr.w	r3, r3, #1
 8003ab2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ab4:	e01c      	b.n	8003af0 <HAL_RCC_OscConfig+0x358>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	2b05      	cmp	r3, #5
 8003abc:	d10c      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x340>
 8003abe:	4b61      	ldr	r3, [pc, #388]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac2:	4a60      	ldr	r2, [pc, #384]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003ac4:	f043 0304 	orr.w	r3, r3, #4
 8003ac8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aca:	4b5e      	ldr	r3, [pc, #376]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ace:	4a5d      	ldr	r2, [pc, #372]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003ad0:	f043 0301 	orr.w	r3, r3, #1
 8003ad4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ad6:	e00b      	b.n	8003af0 <HAL_RCC_OscConfig+0x358>
 8003ad8:	4b5a      	ldr	r3, [pc, #360]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003adc:	4a59      	ldr	r2, [pc, #356]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003ade:	f023 0301 	bic.w	r3, r3, #1
 8003ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ae4:	4b57      	ldr	r3, [pc, #348]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae8:	4a56      	ldr	r2, [pc, #344]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003aea:	f023 0304 	bic.w	r3, r3, #4
 8003aee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d015      	beq.n	8003b24 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af8:	f7fe fb98 	bl	800222c <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003afe:	e00a      	b.n	8003b16 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b00:	f7fe fb94 	bl	800222c <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e0d7      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b16:	4b4b      	ldr	r3, [pc, #300]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0ee      	beq.n	8003b00 <HAL_RCC_OscConfig+0x368>
 8003b22:	e014      	b.n	8003b4e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b24:	f7fe fb82 	bl	800222c <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b2a:	e00a      	b.n	8003b42 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b2c:	f7fe fb7e 	bl	800222c <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e0c1      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b42:	4b40      	ldr	r3, [pc, #256]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1ee      	bne.n	8003b2c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b4e:	7dfb      	ldrb	r3, [r7, #23]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d105      	bne.n	8003b60 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b54:	4b3b      	ldr	r3, [pc, #236]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b58:	4a3a      	ldr	r2, [pc, #232]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003b5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b5e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80ad 	beq.w	8003cc4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b6a:	4b36      	ldr	r3, [pc, #216]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	2b08      	cmp	r3, #8
 8003b74:	d060      	beq.n	8003c38 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d145      	bne.n	8003c0a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b7e:	4b33      	ldr	r3, [pc, #204]	@ (8003c4c <HAL_RCC_OscConfig+0x4b4>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b84:	f7fe fb52 	bl	800222c <HAL_GetTick>
 8003b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b8c:	f7fe fb4e 	bl	800222c <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e093      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b9e:	4b29      	ldr	r3, [pc, #164]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1f0      	bne.n	8003b8c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69da      	ldr	r2, [r3, #28]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb8:	019b      	lsls	r3, r3, #6
 8003bba:	431a      	orrs	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc0:	085b      	lsrs	r3, r3, #1
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	041b      	lsls	r3, r3, #16
 8003bc6:	431a      	orrs	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bcc:	061b      	lsls	r3, r3, #24
 8003bce:	431a      	orrs	r2, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd4:	071b      	lsls	r3, r3, #28
 8003bd6:	491b      	ldr	r1, [pc, #108]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8003c4c <HAL_RCC_OscConfig+0x4b4>)
 8003bde:	2201      	movs	r2, #1
 8003be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be2:	f7fe fb23 	bl	800222c <HAL_GetTick>
 8003be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003be8:	e008      	b.n	8003bfc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bea:	f7fe fb1f 	bl	800222c <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d901      	bls.n	8003bfc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e064      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bfc:	4b11      	ldr	r3, [pc, #68]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d0f0      	beq.n	8003bea <HAL_RCC_OscConfig+0x452>
 8003c08:	e05c      	b.n	8003cc4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c0a:	4b10      	ldr	r3, [pc, #64]	@ (8003c4c <HAL_RCC_OscConfig+0x4b4>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c10:	f7fe fb0c 	bl	800222c <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c18:	f7fe fb08 	bl	800222c <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e04d      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2a:	4b06      	ldr	r3, [pc, #24]	@ (8003c44 <HAL_RCC_OscConfig+0x4ac>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f0      	bne.n	8003c18 <HAL_RCC_OscConfig+0x480>
 8003c36:	e045      	b.n	8003cc4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d107      	bne.n	8003c50 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e040      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
 8003c44:	40023800 	.word	0x40023800
 8003c48:	40007000 	.word	0x40007000
 8003c4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c50:	4b1f      	ldr	r3, [pc, #124]	@ (8003cd0 <HAL_RCC_OscConfig+0x538>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d030      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d129      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d122      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c80:	4013      	ands	r3, r2
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d119      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c96:	085b      	lsrs	r3, r3, #1
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d10f      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003caa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d107      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d001      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e000      	b.n	8003cc6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40023800 	.word	0x40023800

08003cd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e041      	b.n	8003d6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d106      	bne.n	8003d00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7fd ff84 	bl	8001c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2202      	movs	r2, #2
 8003d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	4619      	mov	r1, r3
 8003d12:	4610      	mov	r0, r2
 8003d14:	f000 fd8c 	bl	8004830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
	...

08003d74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d001      	beq.n	8003d8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e04e      	b.n	8003e2a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0201 	orr.w	r2, r2, #1
 8003da2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a23      	ldr	r2, [pc, #140]	@ (8003e38 <HAL_TIM_Base_Start_IT+0xc4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d022      	beq.n	8003df4 <HAL_TIM_Base_Start_IT+0x80>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003db6:	d01d      	beq.n	8003df4 <HAL_TIM_Base_Start_IT+0x80>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a1f      	ldr	r2, [pc, #124]	@ (8003e3c <HAL_TIM_Base_Start_IT+0xc8>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d018      	beq.n	8003df4 <HAL_TIM_Base_Start_IT+0x80>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8003e40 <HAL_TIM_Base_Start_IT+0xcc>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d013      	beq.n	8003df4 <HAL_TIM_Base_Start_IT+0x80>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a1c      	ldr	r2, [pc, #112]	@ (8003e44 <HAL_TIM_Base_Start_IT+0xd0>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d00e      	beq.n	8003df4 <HAL_TIM_Base_Start_IT+0x80>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a1b      	ldr	r2, [pc, #108]	@ (8003e48 <HAL_TIM_Base_Start_IT+0xd4>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d009      	beq.n	8003df4 <HAL_TIM_Base_Start_IT+0x80>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a19      	ldr	r2, [pc, #100]	@ (8003e4c <HAL_TIM_Base_Start_IT+0xd8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d004      	beq.n	8003df4 <HAL_TIM_Base_Start_IT+0x80>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a18      	ldr	r2, [pc, #96]	@ (8003e50 <HAL_TIM_Base_Start_IT+0xdc>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d111      	bne.n	8003e18 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2b06      	cmp	r3, #6
 8003e04:	d010      	beq.n	8003e28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f042 0201 	orr.w	r2, r2, #1
 8003e14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e16:	e007      	b.n	8003e28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0201 	orr.w	r2, r2, #1
 8003e26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3714      	adds	r7, #20
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	40010000 	.word	0x40010000
 8003e3c:	40000400 	.word	0x40000400
 8003e40:	40000800 	.word	0x40000800
 8003e44:	40000c00 	.word	0x40000c00
 8003e48:	40010400 	.word	0x40010400
 8003e4c:	40014000 	.word	0x40014000
 8003e50:	40001800 	.word	0x40001800

08003e54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e041      	b.n	8003eea <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d106      	bne.n	8003e80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7fd fee4 	bl	8001c48 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2202      	movs	r2, #2
 8003e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3304      	adds	r3, #4
 8003e90:	4619      	mov	r1, r3
 8003e92:	4610      	mov	r0, r2
 8003e94:	f000 fccc 	bl	8004830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d109      	bne.n	8003f18 <HAL_TIM_PWM_Start+0x24>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	bf14      	ite	ne
 8003f10:	2301      	movne	r3, #1
 8003f12:	2300      	moveq	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	e022      	b.n	8003f5e <HAL_TIM_PWM_Start+0x6a>
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	d109      	bne.n	8003f32 <HAL_TIM_PWM_Start+0x3e>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	bf14      	ite	ne
 8003f2a:	2301      	movne	r3, #1
 8003f2c:	2300      	moveq	r3, #0
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	e015      	b.n	8003f5e <HAL_TIM_PWM_Start+0x6a>
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d109      	bne.n	8003f4c <HAL_TIM_PWM_Start+0x58>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	bf14      	ite	ne
 8003f44:	2301      	movne	r3, #1
 8003f46:	2300      	moveq	r3, #0
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	e008      	b.n	8003f5e <HAL_TIM_PWM_Start+0x6a>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	bf14      	ite	ne
 8003f58:	2301      	movne	r3, #1
 8003f5a:	2300      	moveq	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e07c      	b.n	8004060 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d104      	bne.n	8003f76 <HAL_TIM_PWM_Start+0x82>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f74:	e013      	b.n	8003f9e <HAL_TIM_PWM_Start+0xaa>
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b04      	cmp	r3, #4
 8003f7a:	d104      	bne.n	8003f86 <HAL_TIM_PWM_Start+0x92>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f84:	e00b      	b.n	8003f9e <HAL_TIM_PWM_Start+0xaa>
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d104      	bne.n	8003f96 <HAL_TIM_PWM_Start+0xa2>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f94:	e003      	b.n	8003f9e <HAL_TIM_PWM_Start+0xaa>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2202      	movs	r2, #2
 8003f9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	6839      	ldr	r1, [r7, #0]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 ff38 	bl	8004e1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a2d      	ldr	r2, [pc, #180]	@ (8004068 <HAL_TIM_PWM_Start+0x174>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d004      	beq.n	8003fc0 <HAL_TIM_PWM_Start+0xcc>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a2c      	ldr	r2, [pc, #176]	@ (800406c <HAL_TIM_PWM_Start+0x178>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d101      	bne.n	8003fc4 <HAL_TIM_PWM_Start+0xd0>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <HAL_TIM_PWM_Start+0xd2>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d007      	beq.n	8003fda <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a22      	ldr	r2, [pc, #136]	@ (8004068 <HAL_TIM_PWM_Start+0x174>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d022      	beq.n	800402a <HAL_TIM_PWM_Start+0x136>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fec:	d01d      	beq.n	800402a <HAL_TIM_PWM_Start+0x136>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a1f      	ldr	r2, [pc, #124]	@ (8004070 <HAL_TIM_PWM_Start+0x17c>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d018      	beq.n	800402a <HAL_TIM_PWM_Start+0x136>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8004074 <HAL_TIM_PWM_Start+0x180>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d013      	beq.n	800402a <HAL_TIM_PWM_Start+0x136>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a1c      	ldr	r2, [pc, #112]	@ (8004078 <HAL_TIM_PWM_Start+0x184>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d00e      	beq.n	800402a <HAL_TIM_PWM_Start+0x136>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a16      	ldr	r2, [pc, #88]	@ (800406c <HAL_TIM_PWM_Start+0x178>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d009      	beq.n	800402a <HAL_TIM_PWM_Start+0x136>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a18      	ldr	r2, [pc, #96]	@ (800407c <HAL_TIM_PWM_Start+0x188>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d004      	beq.n	800402a <HAL_TIM_PWM_Start+0x136>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a16      	ldr	r2, [pc, #88]	@ (8004080 <HAL_TIM_PWM_Start+0x18c>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d111      	bne.n	800404e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2b06      	cmp	r3, #6
 800403a:	d010      	beq.n	800405e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0201 	orr.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800404c:	e007      	b.n	800405e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f042 0201 	orr.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40010000 	.word	0x40010000
 800406c:	40010400 	.word	0x40010400
 8004070:	40000400 	.word	0x40000400
 8004074:	40000800 	.word	0x40000800
 8004078:	40000c00 	.word	0x40000c00
 800407c:	40014000 	.word	0x40014000
 8004080:	40001800 	.word	0x40001800

08004084 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e097      	b.n	80041c8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d106      	bne.n	80040b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f7fd fd2d 	bl	8001b0c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2202      	movs	r2, #2
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	6812      	ldr	r2, [r2, #0]
 80040c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80040c8:	f023 0307 	bic.w	r3, r3, #7
 80040cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	3304      	adds	r3, #4
 80040d6:	4619      	mov	r1, r3
 80040d8:	4610      	mov	r0, r2
 80040da:	f000 fba9 	bl	8004830 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004106:	f023 0303 	bic.w	r3, r3, #3
 800410a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	021b      	lsls	r3, r3, #8
 8004116:	4313      	orrs	r3, r2
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4313      	orrs	r3, r2
 800411c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004124:	f023 030c 	bic.w	r3, r3, #12
 8004128:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004130:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004134:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68da      	ldr	r2, [r3, #12]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	4313      	orrs	r3, r2
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	4313      	orrs	r3, r2
 8004146:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	691b      	ldr	r3, [r3, #16]
 800414c:	011a      	lsls	r2, r3, #4
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	031b      	lsls	r3, r3, #12
 8004154:	4313      	orrs	r3, r2
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	4313      	orrs	r3, r2
 800415a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004162:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800416a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	011b      	lsls	r3, r3, #4
 8004176:	4313      	orrs	r3, r2
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041e0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041e8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041f0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80041f8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d110      	bne.n	8004222 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004200:	7bfb      	ldrb	r3, [r7, #15]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d102      	bne.n	800420c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004206:	7b7b      	ldrb	r3, [r7, #13]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d001      	beq.n	8004210 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e069      	b.n	80042e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004220:	e031      	b.n	8004286 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b04      	cmp	r3, #4
 8004226:	d110      	bne.n	800424a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004228:	7bbb      	ldrb	r3, [r7, #14]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d102      	bne.n	8004234 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800422e:	7b3b      	ldrb	r3, [r7, #12]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d001      	beq.n	8004238 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e055      	b.n	80042e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004248:	e01d      	b.n	8004286 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800424a:	7bfb      	ldrb	r3, [r7, #15]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d108      	bne.n	8004262 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004250:	7bbb      	ldrb	r3, [r7, #14]
 8004252:	2b01      	cmp	r3, #1
 8004254:	d105      	bne.n	8004262 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004256:	7b7b      	ldrb	r3, [r7, #13]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d102      	bne.n	8004262 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800425c:	7b3b      	ldrb	r3, [r7, #12]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d001      	beq.n	8004266 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e03e      	b.n	80042e4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2202      	movs	r2, #2
 800426a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2202      	movs	r2, #2
 8004272:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2202      	movs	r2, #2
 800427a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2202      	movs	r2, #2
 8004282:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_TIM_Encoder_Start+0xc4>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	2b04      	cmp	r3, #4
 8004290:	d008      	beq.n	80042a4 <HAL_TIM_Encoder_Start+0xd4>
 8004292:	e00f      	b.n	80042b4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2201      	movs	r2, #1
 800429a:	2100      	movs	r1, #0
 800429c:	4618      	mov	r0, r3
 800429e:	f000 fdbd 	bl	8004e1c <TIM_CCxChannelCmd>
      break;
 80042a2:	e016      	b.n	80042d2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2201      	movs	r2, #1
 80042aa:	2104      	movs	r1, #4
 80042ac:	4618      	mov	r0, r3
 80042ae:	f000 fdb5 	bl	8004e1c <TIM_CCxChannelCmd>
      break;
 80042b2:	e00e      	b.n	80042d2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2201      	movs	r2, #1
 80042ba:	2100      	movs	r1, #0
 80042bc:	4618      	mov	r0, r3
 80042be:	f000 fdad 	bl	8004e1c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2201      	movs	r2, #1
 80042c8:	2104      	movs	r1, #4
 80042ca:	4618      	mov	r0, r3
 80042cc:	f000 fda6 	bl	8004e1c <TIM_CCxChannelCmd>
      break;
 80042d0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f042 0201 	orr.w	r2, r2, #1
 80042e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80042e2:	2300      	movs	r3, #0
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3710      	adds	r7, #16
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d020      	beq.n	8004350 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d01b      	beq.n	8004350 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f06f 0202 	mvn.w	r2, #2
 8004320:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2201      	movs	r2, #1
 8004326:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	f003 0303 	and.w	r3, r3, #3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d003      	beq.n	800433e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 fa5b 	bl	80047f2 <HAL_TIM_IC_CaptureCallback>
 800433c:	e005      	b.n	800434a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 fa4d 	bl	80047de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f000 fa5e 	bl	8004806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f003 0304 	and.w	r3, r3, #4
 8004356:	2b00      	cmp	r3, #0
 8004358:	d020      	beq.n	800439c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f003 0304 	and.w	r3, r3, #4
 8004360:	2b00      	cmp	r3, #0
 8004362:	d01b      	beq.n	800439c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f06f 0204 	mvn.w	r2, #4
 800436c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2202      	movs	r2, #2
 8004372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800437e:	2b00      	cmp	r3, #0
 8004380:	d003      	beq.n	800438a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 fa35 	bl	80047f2 <HAL_TIM_IC_CaptureCallback>
 8004388:	e005      	b.n	8004396 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 fa27 	bl	80047de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 fa38 	bl	8004806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	f003 0308 	and.w	r3, r3, #8
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d020      	beq.n	80043e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f003 0308 	and.w	r3, r3, #8
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d01b      	beq.n	80043e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f06f 0208 	mvn.w	r2, #8
 80043b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2204      	movs	r2, #4
 80043be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	f003 0303 	and.w	r3, r3, #3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 fa0f 	bl	80047f2 <HAL_TIM_IC_CaptureCallback>
 80043d4:	e005      	b.n	80043e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 fa01 	bl	80047de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 fa12 	bl	8004806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	f003 0310 	and.w	r3, r3, #16
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d020      	beq.n	8004434 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f003 0310 	and.w	r3, r3, #16
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d01b      	beq.n	8004434 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f06f 0210 	mvn.w	r2, #16
 8004404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2208      	movs	r2, #8
 800440a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f9e9 	bl	80047f2 <HAL_TIM_IC_CaptureCallback>
 8004420:	e005      	b.n	800442e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 f9db 	bl	80047de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 f9ec 	bl	8004806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00c      	beq.n	8004458 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f003 0301 	and.w	r3, r3, #1
 8004444:	2b00      	cmp	r3, #0
 8004446:	d007      	beq.n	8004458 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f06f 0201 	mvn.w	r2, #1
 8004450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7fd face 	bl	80019f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00c      	beq.n	800447c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004468:	2b00      	cmp	r3, #0
 800446a:	d007      	beq.n	800447c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fdce 	bl	8005018 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00c      	beq.n	80044a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448c:	2b00      	cmp	r3, #0
 800448e:	d007      	beq.n	80044a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 f9bd 	bl	800481a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f003 0320 	and.w	r3, r3, #32
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00c      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f003 0320 	and.w	r3, r3, #32
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d007      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0220 	mvn.w	r2, #32
 80044bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fda0 	bl	8005004 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044c4:	bf00      	nop
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044d8:	2300      	movs	r3, #0
 80044da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d101      	bne.n	80044ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80044e6:	2302      	movs	r3, #2
 80044e8:	e0ae      	b.n	8004648 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2201      	movs	r2, #1
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b0c      	cmp	r3, #12
 80044f6:	f200 809f 	bhi.w	8004638 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80044fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004500 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80044fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004500:	08004535 	.word	0x08004535
 8004504:	08004639 	.word	0x08004639
 8004508:	08004639 	.word	0x08004639
 800450c:	08004639 	.word	0x08004639
 8004510:	08004575 	.word	0x08004575
 8004514:	08004639 	.word	0x08004639
 8004518:	08004639 	.word	0x08004639
 800451c:	08004639 	.word	0x08004639
 8004520:	080045b7 	.word	0x080045b7
 8004524:	08004639 	.word	0x08004639
 8004528:	08004639 	.word	0x08004639
 800452c:	08004639 	.word	0x08004639
 8004530:	080045f7 	.word	0x080045f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68b9      	ldr	r1, [r7, #8]
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fa24 	bl	8004988 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699a      	ldr	r2, [r3, #24]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0208 	orr.w	r2, r2, #8
 800454e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	699a      	ldr	r2, [r3, #24]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0204 	bic.w	r2, r2, #4
 800455e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6999      	ldr	r1, [r3, #24]
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	691a      	ldr	r2, [r3, #16]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	619a      	str	r2, [r3, #24]
      break;
 8004572:	e064      	b.n	800463e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68b9      	ldr	r1, [r7, #8]
 800457a:	4618      	mov	r0, r3
 800457c:	f000 fa74 	bl	8004a68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699a      	ldr	r2, [r3, #24]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800458e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	699a      	ldr	r2, [r3, #24]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800459e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6999      	ldr	r1, [r3, #24]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	021a      	lsls	r2, r3, #8
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	430a      	orrs	r2, r1
 80045b2:	619a      	str	r2, [r3, #24]
      break;
 80045b4:	e043      	b.n	800463e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68b9      	ldr	r1, [r7, #8]
 80045bc:	4618      	mov	r0, r3
 80045be:	f000 fac9 	bl	8004b54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	69da      	ldr	r2, [r3, #28]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f042 0208 	orr.w	r2, r2, #8
 80045d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	69da      	ldr	r2, [r3, #28]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 0204 	bic.w	r2, r2, #4
 80045e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	69d9      	ldr	r1, [r3, #28]
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	691a      	ldr	r2, [r3, #16]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	61da      	str	r2, [r3, #28]
      break;
 80045f4:	e023      	b.n	800463e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68b9      	ldr	r1, [r7, #8]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 fb1d 	bl	8004c3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	69da      	ldr	r2, [r3, #28]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004610:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004620:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69d9      	ldr	r1, [r3, #28]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	021a      	lsls	r2, r3, #8
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	61da      	str	r2, [r3, #28]
      break;
 8004636:	e002      	b.n	800463e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	75fb      	strb	r3, [r7, #23]
      break;
 800463c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004646:	7dfb      	ldrb	r3, [r7, #23]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3718      	adds	r7, #24
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004664:	2b01      	cmp	r3, #1
 8004666:	d101      	bne.n	800466c <HAL_TIM_ConfigClockSource+0x1c>
 8004668:	2302      	movs	r3, #2
 800466a:	e0b4      	b.n	80047d6 <HAL_TIM_ConfigClockSource+0x186>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2202      	movs	r2, #2
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800468a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004692:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046a4:	d03e      	beq.n	8004724 <HAL_TIM_ConfigClockSource+0xd4>
 80046a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046aa:	f200 8087 	bhi.w	80047bc <HAL_TIM_ConfigClockSource+0x16c>
 80046ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046b2:	f000 8086 	beq.w	80047c2 <HAL_TIM_ConfigClockSource+0x172>
 80046b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046ba:	d87f      	bhi.n	80047bc <HAL_TIM_ConfigClockSource+0x16c>
 80046bc:	2b70      	cmp	r3, #112	@ 0x70
 80046be:	d01a      	beq.n	80046f6 <HAL_TIM_ConfigClockSource+0xa6>
 80046c0:	2b70      	cmp	r3, #112	@ 0x70
 80046c2:	d87b      	bhi.n	80047bc <HAL_TIM_ConfigClockSource+0x16c>
 80046c4:	2b60      	cmp	r3, #96	@ 0x60
 80046c6:	d050      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x11a>
 80046c8:	2b60      	cmp	r3, #96	@ 0x60
 80046ca:	d877      	bhi.n	80047bc <HAL_TIM_ConfigClockSource+0x16c>
 80046cc:	2b50      	cmp	r3, #80	@ 0x50
 80046ce:	d03c      	beq.n	800474a <HAL_TIM_ConfigClockSource+0xfa>
 80046d0:	2b50      	cmp	r3, #80	@ 0x50
 80046d2:	d873      	bhi.n	80047bc <HAL_TIM_ConfigClockSource+0x16c>
 80046d4:	2b40      	cmp	r3, #64	@ 0x40
 80046d6:	d058      	beq.n	800478a <HAL_TIM_ConfigClockSource+0x13a>
 80046d8:	2b40      	cmp	r3, #64	@ 0x40
 80046da:	d86f      	bhi.n	80047bc <HAL_TIM_ConfigClockSource+0x16c>
 80046dc:	2b30      	cmp	r3, #48	@ 0x30
 80046de:	d064      	beq.n	80047aa <HAL_TIM_ConfigClockSource+0x15a>
 80046e0:	2b30      	cmp	r3, #48	@ 0x30
 80046e2:	d86b      	bhi.n	80047bc <HAL_TIM_ConfigClockSource+0x16c>
 80046e4:	2b20      	cmp	r3, #32
 80046e6:	d060      	beq.n	80047aa <HAL_TIM_ConfigClockSource+0x15a>
 80046e8:	2b20      	cmp	r3, #32
 80046ea:	d867      	bhi.n	80047bc <HAL_TIM_ConfigClockSource+0x16c>
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d05c      	beq.n	80047aa <HAL_TIM_ConfigClockSource+0x15a>
 80046f0:	2b10      	cmp	r3, #16
 80046f2:	d05a      	beq.n	80047aa <HAL_TIM_ConfigClockSource+0x15a>
 80046f4:	e062      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004706:	f000 fb69 	bl	8004ddc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004718:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	609a      	str	r2, [r3, #8]
      break;
 8004722:	e04f      	b.n	80047c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004734:	f000 fb52 	bl	8004ddc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689a      	ldr	r2, [r3, #8]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004746:	609a      	str	r2, [r3, #8]
      break;
 8004748:	e03c      	b.n	80047c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004756:	461a      	mov	r2, r3
 8004758:	f000 fac6 	bl	8004ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2150      	movs	r1, #80	@ 0x50
 8004762:	4618      	mov	r0, r3
 8004764:	f000 fb1f 	bl	8004da6 <TIM_ITRx_SetConfig>
      break;
 8004768:	e02c      	b.n	80047c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004776:	461a      	mov	r2, r3
 8004778:	f000 fae5 	bl	8004d46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2160      	movs	r1, #96	@ 0x60
 8004782:	4618      	mov	r0, r3
 8004784:	f000 fb0f 	bl	8004da6 <TIM_ITRx_SetConfig>
      break;
 8004788:	e01c      	b.n	80047c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004796:	461a      	mov	r2, r3
 8004798:	f000 faa6 	bl	8004ce8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2140      	movs	r1, #64	@ 0x40
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 faff 	bl	8004da6 <TIM_ITRx_SetConfig>
      break;
 80047a8:	e00c      	b.n	80047c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4619      	mov	r1, r3
 80047b4:	4610      	mov	r0, r2
 80047b6:	f000 faf6 	bl	8004da6 <TIM_ITRx_SetConfig>
      break;
 80047ba:	e003      	b.n	80047c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	73fb      	strb	r3, [r7, #15]
      break;
 80047c0:	e000      	b.n	80047c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047de:	b480      	push	{r7}
 80047e0:	b083      	sub	sp, #12
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800481a:	b480      	push	{r7}
 800481c:	b083      	sub	sp, #12
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004822:	bf00      	nop
 8004824:	370c      	adds	r7, #12
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
	...

08004830 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a46      	ldr	r2, [pc, #280]	@ (800495c <TIM_Base_SetConfig+0x12c>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d013      	beq.n	8004870 <TIM_Base_SetConfig+0x40>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800484e:	d00f      	beq.n	8004870 <TIM_Base_SetConfig+0x40>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4a43      	ldr	r2, [pc, #268]	@ (8004960 <TIM_Base_SetConfig+0x130>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d00b      	beq.n	8004870 <TIM_Base_SetConfig+0x40>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a42      	ldr	r2, [pc, #264]	@ (8004964 <TIM_Base_SetConfig+0x134>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d007      	beq.n	8004870 <TIM_Base_SetConfig+0x40>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a41      	ldr	r2, [pc, #260]	@ (8004968 <TIM_Base_SetConfig+0x138>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d003      	beq.n	8004870 <TIM_Base_SetConfig+0x40>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a40      	ldr	r2, [pc, #256]	@ (800496c <TIM_Base_SetConfig+0x13c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d108      	bne.n	8004882 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004876:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a35      	ldr	r2, [pc, #212]	@ (800495c <TIM_Base_SetConfig+0x12c>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d02b      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004890:	d027      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a32      	ldr	r2, [pc, #200]	@ (8004960 <TIM_Base_SetConfig+0x130>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d023      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a31      	ldr	r2, [pc, #196]	@ (8004964 <TIM_Base_SetConfig+0x134>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d01f      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a30      	ldr	r2, [pc, #192]	@ (8004968 <TIM_Base_SetConfig+0x138>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d01b      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a2f      	ldr	r2, [pc, #188]	@ (800496c <TIM_Base_SetConfig+0x13c>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d017      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a2e      	ldr	r2, [pc, #184]	@ (8004970 <TIM_Base_SetConfig+0x140>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d013      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a2d      	ldr	r2, [pc, #180]	@ (8004974 <TIM_Base_SetConfig+0x144>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d00f      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004978 <TIM_Base_SetConfig+0x148>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00b      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a2b      	ldr	r2, [pc, #172]	@ (800497c <TIM_Base_SetConfig+0x14c>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d007      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004980 <TIM_Base_SetConfig+0x150>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d003      	beq.n	80048e2 <TIM_Base_SetConfig+0xb2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a29      	ldr	r2, [pc, #164]	@ (8004984 <TIM_Base_SetConfig+0x154>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d108      	bne.n	80048f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	4313      	orrs	r3, r2
 8004900:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a10      	ldr	r2, [pc, #64]	@ (800495c <TIM_Base_SetConfig+0x12c>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d003      	beq.n	8004928 <TIM_Base_SetConfig+0xf8>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a12      	ldr	r2, [pc, #72]	@ (800496c <TIM_Base_SetConfig+0x13c>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d103      	bne.n	8004930 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b01      	cmp	r3, #1
 8004940:	d105      	bne.n	800494e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	f023 0201 	bic.w	r2, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	611a      	str	r2, [r3, #16]
  }
}
 800494e:	bf00      	nop
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	40010000 	.word	0x40010000
 8004960:	40000400 	.word	0x40000400
 8004964:	40000800 	.word	0x40000800
 8004968:	40000c00 	.word	0x40000c00
 800496c:	40010400 	.word	0x40010400
 8004970:	40014000 	.word	0x40014000
 8004974:	40014400 	.word	0x40014400
 8004978:	40014800 	.word	0x40014800
 800497c:	40001800 	.word	0x40001800
 8004980:	40001c00 	.word	0x40001c00
 8004984:	40002000 	.word	0x40002000

08004988 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	f023 0201 	bic.w	r2, r3, #1
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f023 0303 	bic.w	r3, r3, #3
 80049be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f023 0302 	bic.w	r3, r3, #2
 80049d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	4313      	orrs	r3, r2
 80049da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a20      	ldr	r2, [pc, #128]	@ (8004a60 <TIM_OC1_SetConfig+0xd8>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d003      	beq.n	80049ec <TIM_OC1_SetConfig+0x64>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a1f      	ldr	r2, [pc, #124]	@ (8004a64 <TIM_OC1_SetConfig+0xdc>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d10c      	bne.n	8004a06 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f023 0308 	bic.w	r3, r3, #8
 80049f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	f023 0304 	bic.w	r3, r3, #4
 8004a04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a15      	ldr	r2, [pc, #84]	@ (8004a60 <TIM_OC1_SetConfig+0xd8>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d003      	beq.n	8004a16 <TIM_OC1_SetConfig+0x8e>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a14      	ldr	r2, [pc, #80]	@ (8004a64 <TIM_OC1_SetConfig+0xdc>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d111      	bne.n	8004a3a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	693a      	ldr	r2, [r7, #16]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	693a      	ldr	r2, [r7, #16]
 8004a3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68fa      	ldr	r2, [r7, #12]
 8004a44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	621a      	str	r2, [r3, #32]
}
 8004a54:	bf00      	nop
 8004a56:	371c      	adds	r7, #28
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr
 8004a60:	40010000 	.word	0x40010000
 8004a64:	40010400 	.word	0x40010400

08004a68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b087      	sub	sp, #28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	f023 0210 	bic.w	r2, r3, #16
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	021b      	lsls	r3, r3, #8
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f023 0320 	bic.w	r3, r3, #32
 8004ab2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	011b      	lsls	r3, r3, #4
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a22      	ldr	r2, [pc, #136]	@ (8004b4c <TIM_OC2_SetConfig+0xe4>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d003      	beq.n	8004ad0 <TIM_OC2_SetConfig+0x68>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a21      	ldr	r2, [pc, #132]	@ (8004b50 <TIM_OC2_SetConfig+0xe8>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d10d      	bne.n	8004aec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ad6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	011b      	lsls	r3, r3, #4
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a17      	ldr	r2, [pc, #92]	@ (8004b4c <TIM_OC2_SetConfig+0xe4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d003      	beq.n	8004afc <TIM_OC2_SetConfig+0x94>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a16      	ldr	r2, [pc, #88]	@ (8004b50 <TIM_OC2_SetConfig+0xe8>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d113      	bne.n	8004b24 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	621a      	str	r2, [r3, #32]
}
 8004b3e:	bf00      	nop
 8004b40:	371c      	adds	r7, #28
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40010000 	.word	0x40010000
 8004b50:	40010400 	.word	0x40010400

08004b54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b087      	sub	sp, #28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f023 0303 	bic.w	r3, r3, #3
 8004b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	021b      	lsls	r3, r3, #8
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a21      	ldr	r2, [pc, #132]	@ (8004c34 <TIM_OC3_SetConfig+0xe0>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d003      	beq.n	8004bba <TIM_OC3_SetConfig+0x66>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a20      	ldr	r2, [pc, #128]	@ (8004c38 <TIM_OC3_SetConfig+0xe4>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d10d      	bne.n	8004bd6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	021b      	lsls	r3, r3, #8
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a16      	ldr	r2, [pc, #88]	@ (8004c34 <TIM_OC3_SetConfig+0xe0>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d003      	beq.n	8004be6 <TIM_OC3_SetConfig+0x92>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a15      	ldr	r2, [pc, #84]	@ (8004c38 <TIM_OC3_SetConfig+0xe4>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d113      	bne.n	8004c0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004bf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	621a      	str	r2, [r3, #32]
}
 8004c28:	bf00      	nop
 8004c2a:	371c      	adds	r7, #28
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	40010000 	.word	0x40010000
 8004c38:	40010400 	.word	0x40010400

08004c3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a1b      	ldr	r3, [r3, #32]
 8004c50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	021b      	lsls	r3, r3, #8
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	031b      	lsls	r3, r3, #12
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a12      	ldr	r2, [pc, #72]	@ (8004ce0 <TIM_OC4_SetConfig+0xa4>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d003      	beq.n	8004ca4 <TIM_OC4_SetConfig+0x68>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a11      	ldr	r2, [pc, #68]	@ (8004ce4 <TIM_OC4_SetConfig+0xa8>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d109      	bne.n	8004cb8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004caa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	695b      	ldr	r3, [r3, #20]
 8004cb0:	019b      	lsls	r3, r3, #6
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	621a      	str	r2, [r3, #32]
}
 8004cd2:	bf00      	nop
 8004cd4:	371c      	adds	r7, #28
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40010000 	.word	0x40010000
 8004ce4:	40010400 	.word	0x40010400

08004ce8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b087      	sub	sp, #28
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	f023 0201 	bic.w	r2, r3, #1
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f023 030a 	bic.w	r3, r3, #10
 8004d24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	621a      	str	r2, [r3, #32]
}
 8004d3a:	bf00      	nop
 8004d3c:	371c      	adds	r7, #28
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d46:	b480      	push	{r7}
 8004d48:	b087      	sub	sp, #28
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	60f8      	str	r0, [r7, #12]
 8004d4e:	60b9      	str	r1, [r7, #8]
 8004d50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6a1b      	ldr	r3, [r3, #32]
 8004d56:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	f023 0210 	bic.w	r2, r3, #16
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	699b      	ldr	r3, [r3, #24]
 8004d68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	031b      	lsls	r3, r3, #12
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d82:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	697a      	ldr	r2, [r7, #20]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	693a      	ldr	r2, [r7, #16]
 8004d92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	697a      	ldr	r2, [r7, #20]
 8004d98:	621a      	str	r2, [r3, #32]
}
 8004d9a:	bf00      	nop
 8004d9c:	371c      	adds	r7, #28
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr

08004da6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004da6:	b480      	push	{r7}
 8004da8:	b085      	sub	sp, #20
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
 8004dae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dbe:	683a      	ldr	r2, [r7, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	f043 0307 	orr.w	r3, r3, #7
 8004dc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	609a      	str	r2, [r3, #8]
}
 8004dd0:	bf00      	nop
 8004dd2:	3714      	adds	r7, #20
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b087      	sub	sp, #28
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
 8004de8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004df6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	021a      	lsls	r2, r3, #8
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	697a      	ldr	r2, [r7, #20]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	609a      	str	r2, [r3, #8]
}
 8004e10:	bf00      	nop
 8004e12:	371c      	adds	r7, #28
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	f003 031f 	and.w	r3, r3, #31
 8004e2e:	2201      	movs	r2, #1
 8004e30:	fa02 f303 	lsl.w	r3, r2, r3
 8004e34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6a1a      	ldr	r2, [r3, #32]
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	43db      	mvns	r3, r3
 8004e3e:	401a      	ands	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6a1a      	ldr	r2, [r3, #32]
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	f003 031f 	and.w	r3, r3, #31
 8004e4e:	6879      	ldr	r1, [r7, #4]
 8004e50:	fa01 f303 	lsl.w	r3, r1, r3
 8004e54:	431a      	orrs	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	621a      	str	r2, [r3, #32]
}
 8004e5a:	bf00      	nop
 8004e5c:	371c      	adds	r7, #28
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
	...

08004e68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d101      	bne.n	8004e80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	e05a      	b.n	8004f36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2202      	movs	r2, #2
 8004e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ea6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68fa      	ldr	r2, [r7, #12]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a21      	ldr	r2, [pc, #132]	@ (8004f44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d022      	beq.n	8004f0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ecc:	d01d      	beq.n	8004f0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8004f48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d018      	beq.n	8004f0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a1b      	ldr	r2, [pc, #108]	@ (8004f4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d013      	beq.n	8004f0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a1a      	ldr	r2, [pc, #104]	@ (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d00e      	beq.n	8004f0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a18      	ldr	r2, [pc, #96]	@ (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d009      	beq.n	8004f0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a17      	ldr	r2, [pc, #92]	@ (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d004      	beq.n	8004f0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a15      	ldr	r2, [pc, #84]	@ (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d10c      	bne.n	8004f24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3714      	adds	r7, #20
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40010000 	.word	0x40010000
 8004f48:	40000400 	.word	0x40000400
 8004f4c:	40000800 	.word	0x40000800
 8004f50:	40000c00 	.word	0x40000c00
 8004f54:	40010400 	.word	0x40010400
 8004f58:	40014000 	.word	0x40014000
 8004f5c:	40001800 	.word	0x40001800

08004f60 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d101      	bne.n	8004f7c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f78:	2302      	movs	r3, #2
 8004f7a:	e03d      	b.n	8004ff8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	695b      	ldr	r3, [r3, #20]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3714      	adds	r7, #20
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b082      	sub	sp, #8
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e042      	b.n	80050c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d106      	bne.n	8005058 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f7fc fe7a 	bl	8001d4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2224      	movs	r2, #36	@ 0x24
 800505c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68da      	ldr	r2, [r3, #12]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800506e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f883 	bl	800517c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	691a      	ldr	r2, [r3, #16]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005084:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	695a      	ldr	r2, [r3, #20]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005094:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68da      	ldr	r2, [r3, #12]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2220      	movs	r2, #32
 80050b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050c2:	2300      	movs	r3, #0
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e04a      	b.n	8005174 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d106      	bne.n	80050f8 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f7fc fe2a 	bl	8001d4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2224      	movs	r2, #36	@ 0x24
 80050fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800510e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 f833 	bl	800517c <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005124:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	695a      	ldr	r2, [r3, #20]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8005134:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	695a      	ldr	r2, [r3, #20]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f042 0208 	orr.w	r2, r2, #8
 8005144:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68da      	ldr	r2, [r3, #12]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005154:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2220      	movs	r2, #32
 8005160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2220      	movs	r2, #32
 8005168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005172:	2300      	movs	r3, #0
}
 8005174:	4618      	mov	r0, r3
 8005176:	3708      	adds	r7, #8
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800517c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005180:	b0c0      	sub	sp, #256	@ 0x100
 8005182:	af00      	add	r7, sp, #0
 8005184:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	691b      	ldr	r3, [r3, #16]
 8005190:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005198:	68d9      	ldr	r1, [r3, #12]
 800519a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	ea40 0301 	orr.w	r3, r0, r1
 80051a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80051a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051aa:	689a      	ldr	r2, [r3, #8]
 80051ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	431a      	orrs	r2, r3
 80051b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	431a      	orrs	r2, r3
 80051bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051c0:	69db      	ldr	r3, [r3, #28]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80051c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80051d4:	f021 010c 	bic.w	r1, r1, #12
 80051d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051e2:	430b      	orrs	r3, r1
 80051e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	695b      	ldr	r3, [r3, #20]
 80051ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80051f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f6:	6999      	ldr	r1, [r3, #24]
 80051f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	ea40 0301 	orr.w	r3, r0, r1
 8005202:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	4b8f      	ldr	r3, [pc, #572]	@ (8005448 <UART_SetConfig+0x2cc>)
 800520c:	429a      	cmp	r2, r3
 800520e:	d005      	beq.n	800521c <UART_SetConfig+0xa0>
 8005210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	4b8d      	ldr	r3, [pc, #564]	@ (800544c <UART_SetConfig+0x2d0>)
 8005218:	429a      	cmp	r2, r3
 800521a:	d104      	bne.n	8005226 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800521c:	f7fe f846 	bl	80032ac <HAL_RCC_GetPCLK2Freq>
 8005220:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005224:	e003      	b.n	800522e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005226:	f7fe f82d 	bl	8003284 <HAL_RCC_GetPCLK1Freq>
 800522a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800522e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005238:	f040 810c 	bne.w	8005454 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800523c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005240:	2200      	movs	r2, #0
 8005242:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005246:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800524a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800524e:	4622      	mov	r2, r4
 8005250:	462b      	mov	r3, r5
 8005252:	1891      	adds	r1, r2, r2
 8005254:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005256:	415b      	adcs	r3, r3
 8005258:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800525a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800525e:	4621      	mov	r1, r4
 8005260:	eb12 0801 	adds.w	r8, r2, r1
 8005264:	4629      	mov	r1, r5
 8005266:	eb43 0901 	adc.w	r9, r3, r1
 800526a:	f04f 0200 	mov.w	r2, #0
 800526e:	f04f 0300 	mov.w	r3, #0
 8005272:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005276:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800527a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800527e:	4690      	mov	r8, r2
 8005280:	4699      	mov	r9, r3
 8005282:	4623      	mov	r3, r4
 8005284:	eb18 0303 	adds.w	r3, r8, r3
 8005288:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800528c:	462b      	mov	r3, r5
 800528e:	eb49 0303 	adc.w	r3, r9, r3
 8005292:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80052a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80052a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80052aa:	460b      	mov	r3, r1
 80052ac:	18db      	adds	r3, r3, r3
 80052ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80052b0:	4613      	mov	r3, r2
 80052b2:	eb42 0303 	adc.w	r3, r2, r3
 80052b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80052b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80052bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80052c0:	f7fb fc92 	bl	8000be8 <__aeabi_uldivmod>
 80052c4:	4602      	mov	r2, r0
 80052c6:	460b      	mov	r3, r1
 80052c8:	4b61      	ldr	r3, [pc, #388]	@ (8005450 <UART_SetConfig+0x2d4>)
 80052ca:	fba3 2302 	umull	r2, r3, r3, r2
 80052ce:	095b      	lsrs	r3, r3, #5
 80052d0:	011c      	lsls	r4, r3, #4
 80052d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052d6:	2200      	movs	r2, #0
 80052d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052dc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80052e4:	4642      	mov	r2, r8
 80052e6:	464b      	mov	r3, r9
 80052e8:	1891      	adds	r1, r2, r2
 80052ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 80052ec:	415b      	adcs	r3, r3
 80052ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80052f4:	4641      	mov	r1, r8
 80052f6:	eb12 0a01 	adds.w	sl, r2, r1
 80052fa:	4649      	mov	r1, r9
 80052fc:	eb43 0b01 	adc.w	fp, r3, r1
 8005300:	f04f 0200 	mov.w	r2, #0
 8005304:	f04f 0300 	mov.w	r3, #0
 8005308:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800530c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005310:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005314:	4692      	mov	sl, r2
 8005316:	469b      	mov	fp, r3
 8005318:	4643      	mov	r3, r8
 800531a:	eb1a 0303 	adds.w	r3, sl, r3
 800531e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005322:	464b      	mov	r3, r9
 8005324:	eb4b 0303 	adc.w	r3, fp, r3
 8005328:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800532c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005338:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800533c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005340:	460b      	mov	r3, r1
 8005342:	18db      	adds	r3, r3, r3
 8005344:	643b      	str	r3, [r7, #64]	@ 0x40
 8005346:	4613      	mov	r3, r2
 8005348:	eb42 0303 	adc.w	r3, r2, r3
 800534c:	647b      	str	r3, [r7, #68]	@ 0x44
 800534e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005352:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005356:	f7fb fc47 	bl	8000be8 <__aeabi_uldivmod>
 800535a:	4602      	mov	r2, r0
 800535c:	460b      	mov	r3, r1
 800535e:	4611      	mov	r1, r2
 8005360:	4b3b      	ldr	r3, [pc, #236]	@ (8005450 <UART_SetConfig+0x2d4>)
 8005362:	fba3 2301 	umull	r2, r3, r3, r1
 8005366:	095b      	lsrs	r3, r3, #5
 8005368:	2264      	movs	r2, #100	@ 0x64
 800536a:	fb02 f303 	mul.w	r3, r2, r3
 800536e:	1acb      	subs	r3, r1, r3
 8005370:	00db      	lsls	r3, r3, #3
 8005372:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005376:	4b36      	ldr	r3, [pc, #216]	@ (8005450 <UART_SetConfig+0x2d4>)
 8005378:	fba3 2302 	umull	r2, r3, r3, r2
 800537c:	095b      	lsrs	r3, r3, #5
 800537e:	005b      	lsls	r3, r3, #1
 8005380:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005384:	441c      	add	r4, r3
 8005386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800538a:	2200      	movs	r2, #0
 800538c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005390:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005394:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005398:	4642      	mov	r2, r8
 800539a:	464b      	mov	r3, r9
 800539c:	1891      	adds	r1, r2, r2
 800539e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80053a0:	415b      	adcs	r3, r3
 80053a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80053a8:	4641      	mov	r1, r8
 80053aa:	1851      	adds	r1, r2, r1
 80053ac:	6339      	str	r1, [r7, #48]	@ 0x30
 80053ae:	4649      	mov	r1, r9
 80053b0:	414b      	adcs	r3, r1
 80053b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	f04f 0300 	mov.w	r3, #0
 80053bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80053c0:	4659      	mov	r1, fp
 80053c2:	00cb      	lsls	r3, r1, #3
 80053c4:	4651      	mov	r1, sl
 80053c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053ca:	4651      	mov	r1, sl
 80053cc:	00ca      	lsls	r2, r1, #3
 80053ce:	4610      	mov	r0, r2
 80053d0:	4619      	mov	r1, r3
 80053d2:	4603      	mov	r3, r0
 80053d4:	4642      	mov	r2, r8
 80053d6:	189b      	adds	r3, r3, r2
 80053d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053dc:	464b      	mov	r3, r9
 80053de:	460a      	mov	r2, r1
 80053e0:	eb42 0303 	adc.w	r3, r2, r3
 80053e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80053f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053fc:	460b      	mov	r3, r1
 80053fe:	18db      	adds	r3, r3, r3
 8005400:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005402:	4613      	mov	r3, r2
 8005404:	eb42 0303 	adc.w	r3, r2, r3
 8005408:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800540a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800540e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005412:	f7fb fbe9 	bl	8000be8 <__aeabi_uldivmod>
 8005416:	4602      	mov	r2, r0
 8005418:	460b      	mov	r3, r1
 800541a:	4b0d      	ldr	r3, [pc, #52]	@ (8005450 <UART_SetConfig+0x2d4>)
 800541c:	fba3 1302 	umull	r1, r3, r3, r2
 8005420:	095b      	lsrs	r3, r3, #5
 8005422:	2164      	movs	r1, #100	@ 0x64
 8005424:	fb01 f303 	mul.w	r3, r1, r3
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	00db      	lsls	r3, r3, #3
 800542c:	3332      	adds	r3, #50	@ 0x32
 800542e:	4a08      	ldr	r2, [pc, #32]	@ (8005450 <UART_SetConfig+0x2d4>)
 8005430:	fba2 2303 	umull	r2, r3, r2, r3
 8005434:	095b      	lsrs	r3, r3, #5
 8005436:	f003 0207 	and.w	r2, r3, #7
 800543a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4422      	add	r2, r4
 8005442:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005444:	e106      	b.n	8005654 <UART_SetConfig+0x4d8>
 8005446:	bf00      	nop
 8005448:	40011000 	.word	0x40011000
 800544c:	40011400 	.word	0x40011400
 8005450:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005454:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005458:	2200      	movs	r2, #0
 800545a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800545e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005462:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005466:	4642      	mov	r2, r8
 8005468:	464b      	mov	r3, r9
 800546a:	1891      	adds	r1, r2, r2
 800546c:	6239      	str	r1, [r7, #32]
 800546e:	415b      	adcs	r3, r3
 8005470:	627b      	str	r3, [r7, #36]	@ 0x24
 8005472:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005476:	4641      	mov	r1, r8
 8005478:	1854      	adds	r4, r2, r1
 800547a:	4649      	mov	r1, r9
 800547c:	eb43 0501 	adc.w	r5, r3, r1
 8005480:	f04f 0200 	mov.w	r2, #0
 8005484:	f04f 0300 	mov.w	r3, #0
 8005488:	00eb      	lsls	r3, r5, #3
 800548a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800548e:	00e2      	lsls	r2, r4, #3
 8005490:	4614      	mov	r4, r2
 8005492:	461d      	mov	r5, r3
 8005494:	4643      	mov	r3, r8
 8005496:	18e3      	adds	r3, r4, r3
 8005498:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800549c:	464b      	mov	r3, r9
 800549e:	eb45 0303 	adc.w	r3, r5, r3
 80054a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80054b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054b6:	f04f 0200 	mov.w	r2, #0
 80054ba:	f04f 0300 	mov.w	r3, #0
 80054be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80054c2:	4629      	mov	r1, r5
 80054c4:	008b      	lsls	r3, r1, #2
 80054c6:	4621      	mov	r1, r4
 80054c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054cc:	4621      	mov	r1, r4
 80054ce:	008a      	lsls	r2, r1, #2
 80054d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80054d4:	f7fb fb88 	bl	8000be8 <__aeabi_uldivmod>
 80054d8:	4602      	mov	r2, r0
 80054da:	460b      	mov	r3, r1
 80054dc:	4b60      	ldr	r3, [pc, #384]	@ (8005660 <UART_SetConfig+0x4e4>)
 80054de:	fba3 2302 	umull	r2, r3, r3, r2
 80054e2:	095b      	lsrs	r3, r3, #5
 80054e4:	011c      	lsls	r4, r3, #4
 80054e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054ea:	2200      	movs	r2, #0
 80054ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80054f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80054f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80054f8:	4642      	mov	r2, r8
 80054fa:	464b      	mov	r3, r9
 80054fc:	1891      	adds	r1, r2, r2
 80054fe:	61b9      	str	r1, [r7, #24]
 8005500:	415b      	adcs	r3, r3
 8005502:	61fb      	str	r3, [r7, #28]
 8005504:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005508:	4641      	mov	r1, r8
 800550a:	1851      	adds	r1, r2, r1
 800550c:	6139      	str	r1, [r7, #16]
 800550e:	4649      	mov	r1, r9
 8005510:	414b      	adcs	r3, r1
 8005512:	617b      	str	r3, [r7, #20]
 8005514:	f04f 0200 	mov.w	r2, #0
 8005518:	f04f 0300 	mov.w	r3, #0
 800551c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005520:	4659      	mov	r1, fp
 8005522:	00cb      	lsls	r3, r1, #3
 8005524:	4651      	mov	r1, sl
 8005526:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800552a:	4651      	mov	r1, sl
 800552c:	00ca      	lsls	r2, r1, #3
 800552e:	4610      	mov	r0, r2
 8005530:	4619      	mov	r1, r3
 8005532:	4603      	mov	r3, r0
 8005534:	4642      	mov	r2, r8
 8005536:	189b      	adds	r3, r3, r2
 8005538:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800553c:	464b      	mov	r3, r9
 800553e:	460a      	mov	r2, r1
 8005540:	eb42 0303 	adc.w	r3, r2, r3
 8005544:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005552:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005554:	f04f 0200 	mov.w	r2, #0
 8005558:	f04f 0300 	mov.w	r3, #0
 800555c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005560:	4649      	mov	r1, r9
 8005562:	008b      	lsls	r3, r1, #2
 8005564:	4641      	mov	r1, r8
 8005566:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800556a:	4641      	mov	r1, r8
 800556c:	008a      	lsls	r2, r1, #2
 800556e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005572:	f7fb fb39 	bl	8000be8 <__aeabi_uldivmod>
 8005576:	4602      	mov	r2, r0
 8005578:	460b      	mov	r3, r1
 800557a:	4611      	mov	r1, r2
 800557c:	4b38      	ldr	r3, [pc, #224]	@ (8005660 <UART_SetConfig+0x4e4>)
 800557e:	fba3 2301 	umull	r2, r3, r3, r1
 8005582:	095b      	lsrs	r3, r3, #5
 8005584:	2264      	movs	r2, #100	@ 0x64
 8005586:	fb02 f303 	mul.w	r3, r2, r3
 800558a:	1acb      	subs	r3, r1, r3
 800558c:	011b      	lsls	r3, r3, #4
 800558e:	3332      	adds	r3, #50	@ 0x32
 8005590:	4a33      	ldr	r2, [pc, #204]	@ (8005660 <UART_SetConfig+0x4e4>)
 8005592:	fba2 2303 	umull	r2, r3, r2, r3
 8005596:	095b      	lsrs	r3, r3, #5
 8005598:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800559c:	441c      	add	r4, r3
 800559e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055a2:	2200      	movs	r2, #0
 80055a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80055a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80055a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80055ac:	4642      	mov	r2, r8
 80055ae:	464b      	mov	r3, r9
 80055b0:	1891      	adds	r1, r2, r2
 80055b2:	60b9      	str	r1, [r7, #8]
 80055b4:	415b      	adcs	r3, r3
 80055b6:	60fb      	str	r3, [r7, #12]
 80055b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80055bc:	4641      	mov	r1, r8
 80055be:	1851      	adds	r1, r2, r1
 80055c0:	6039      	str	r1, [r7, #0]
 80055c2:	4649      	mov	r1, r9
 80055c4:	414b      	adcs	r3, r1
 80055c6:	607b      	str	r3, [r7, #4]
 80055c8:	f04f 0200 	mov.w	r2, #0
 80055cc:	f04f 0300 	mov.w	r3, #0
 80055d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80055d4:	4659      	mov	r1, fp
 80055d6:	00cb      	lsls	r3, r1, #3
 80055d8:	4651      	mov	r1, sl
 80055da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055de:	4651      	mov	r1, sl
 80055e0:	00ca      	lsls	r2, r1, #3
 80055e2:	4610      	mov	r0, r2
 80055e4:	4619      	mov	r1, r3
 80055e6:	4603      	mov	r3, r0
 80055e8:	4642      	mov	r2, r8
 80055ea:	189b      	adds	r3, r3, r2
 80055ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055ee:	464b      	mov	r3, r9
 80055f0:	460a      	mov	r2, r1
 80055f2:	eb42 0303 	adc.w	r3, r2, r3
 80055f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	663b      	str	r3, [r7, #96]	@ 0x60
 8005602:	667a      	str	r2, [r7, #100]	@ 0x64
 8005604:	f04f 0200 	mov.w	r2, #0
 8005608:	f04f 0300 	mov.w	r3, #0
 800560c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005610:	4649      	mov	r1, r9
 8005612:	008b      	lsls	r3, r1, #2
 8005614:	4641      	mov	r1, r8
 8005616:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800561a:	4641      	mov	r1, r8
 800561c:	008a      	lsls	r2, r1, #2
 800561e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005622:	f7fb fae1 	bl	8000be8 <__aeabi_uldivmod>
 8005626:	4602      	mov	r2, r0
 8005628:	460b      	mov	r3, r1
 800562a:	4b0d      	ldr	r3, [pc, #52]	@ (8005660 <UART_SetConfig+0x4e4>)
 800562c:	fba3 1302 	umull	r1, r3, r3, r2
 8005630:	095b      	lsrs	r3, r3, #5
 8005632:	2164      	movs	r1, #100	@ 0x64
 8005634:	fb01 f303 	mul.w	r3, r1, r3
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	011b      	lsls	r3, r3, #4
 800563c:	3332      	adds	r3, #50	@ 0x32
 800563e:	4a08      	ldr	r2, [pc, #32]	@ (8005660 <UART_SetConfig+0x4e4>)
 8005640:	fba2 2303 	umull	r2, r3, r2, r3
 8005644:	095b      	lsrs	r3, r3, #5
 8005646:	f003 020f 	and.w	r2, r3, #15
 800564a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4422      	add	r2, r4
 8005652:	609a      	str	r2, [r3, #8]
}
 8005654:	bf00      	nop
 8005656:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800565a:	46bd      	mov	sp, r7
 800565c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005660:	51eb851f 	.word	0x51eb851f

08005664 <__NVIC_SetPriority>:
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	4603      	mov	r3, r0
 800566c:	6039      	str	r1, [r7, #0]
 800566e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005674:	2b00      	cmp	r3, #0
 8005676:	db0a      	blt.n	800568e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	b2da      	uxtb	r2, r3
 800567c:	490c      	ldr	r1, [pc, #48]	@ (80056b0 <__NVIC_SetPriority+0x4c>)
 800567e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005682:	0112      	lsls	r2, r2, #4
 8005684:	b2d2      	uxtb	r2, r2
 8005686:	440b      	add	r3, r1
 8005688:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800568c:	e00a      	b.n	80056a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	b2da      	uxtb	r2, r3
 8005692:	4908      	ldr	r1, [pc, #32]	@ (80056b4 <__NVIC_SetPriority+0x50>)
 8005694:	79fb      	ldrb	r3, [r7, #7]
 8005696:	f003 030f 	and.w	r3, r3, #15
 800569a:	3b04      	subs	r3, #4
 800569c:	0112      	lsls	r2, r2, #4
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	440b      	add	r3, r1
 80056a2:	761a      	strb	r2, [r3, #24]
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	e000e100 	.word	0xe000e100
 80056b4:	e000ed00 	.word	0xe000ed00

080056b8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80056b8:	b580      	push	{r7, lr}
 80056ba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80056bc:	4b05      	ldr	r3, [pc, #20]	@ (80056d4 <SysTick_Handler+0x1c>)
 80056be:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80056c0:	f001 fe50 	bl	8007364 <xTaskGetSchedulerState>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d001      	beq.n	80056ce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80056ca:	f002 fc45 	bl	8007f58 <xPortSysTickHandler>
  }
}
 80056ce:	bf00      	nop
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	e000e010 	.word	0xe000e010

080056d8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80056d8:	b580      	push	{r7, lr}
 80056da:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80056dc:	2100      	movs	r1, #0
 80056de:	f06f 0004 	mvn.w	r0, #4
 80056e2:	f7ff ffbf 	bl	8005664 <__NVIC_SetPriority>
#endif
}
 80056e6:	bf00      	nop
 80056e8:	bd80      	pop	{r7, pc}
	...

080056ec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056f2:	f3ef 8305 	mrs	r3, IPSR
 80056f6:	603b      	str	r3, [r7, #0]
  return(result);
 80056f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d003      	beq.n	8005706 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80056fe:	f06f 0305 	mvn.w	r3, #5
 8005702:	607b      	str	r3, [r7, #4]
 8005704:	e00c      	b.n	8005720 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005706:	4b0a      	ldr	r3, [pc, #40]	@ (8005730 <osKernelInitialize+0x44>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d105      	bne.n	800571a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800570e:	4b08      	ldr	r3, [pc, #32]	@ (8005730 <osKernelInitialize+0x44>)
 8005710:	2201      	movs	r2, #1
 8005712:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005714:	2300      	movs	r3, #0
 8005716:	607b      	str	r3, [r7, #4]
 8005718:	e002      	b.n	8005720 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800571a:	f04f 33ff 	mov.w	r3, #4294967295
 800571e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005720:	687b      	ldr	r3, [r7, #4]
}
 8005722:	4618      	mov	r0, r3
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	20000498 	.word	0x20000498

08005734 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800573a:	f3ef 8305 	mrs	r3, IPSR
 800573e:	603b      	str	r3, [r7, #0]
  return(result);
 8005740:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005742:	2b00      	cmp	r3, #0
 8005744:	d003      	beq.n	800574e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005746:	f06f 0305 	mvn.w	r3, #5
 800574a:	607b      	str	r3, [r7, #4]
 800574c:	e010      	b.n	8005770 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800574e:	4b0b      	ldr	r3, [pc, #44]	@ (800577c <osKernelStart+0x48>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d109      	bne.n	800576a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005756:	f7ff ffbf 	bl	80056d8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800575a:	4b08      	ldr	r3, [pc, #32]	@ (800577c <osKernelStart+0x48>)
 800575c:	2202      	movs	r2, #2
 800575e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005760:	f001 f99c 	bl	8006a9c <vTaskStartScheduler>
      stat = osOK;
 8005764:	2300      	movs	r3, #0
 8005766:	607b      	str	r3, [r7, #4]
 8005768:	e002      	b.n	8005770 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800576a:	f04f 33ff 	mov.w	r3, #4294967295
 800576e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005770:	687b      	ldr	r3, [r7, #4]
}
 8005772:	4618      	mov	r0, r3
 8005774:	3708      	adds	r7, #8
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	20000498 	.word	0x20000498

08005780 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005780:	b580      	push	{r7, lr}
 8005782:	b08e      	sub	sp, #56	@ 0x38
 8005784:	af04      	add	r7, sp, #16
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800578c:	2300      	movs	r3, #0
 800578e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005790:	f3ef 8305 	mrs	r3, IPSR
 8005794:	617b      	str	r3, [r7, #20]
  return(result);
 8005796:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005798:	2b00      	cmp	r3, #0
 800579a:	d17e      	bne.n	800589a <osThreadNew+0x11a>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d07b      	beq.n	800589a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80057a2:	2380      	movs	r3, #128	@ 0x80
 80057a4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80057a6:	2318      	movs	r3, #24
 80057a8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80057aa:	2300      	movs	r3, #0
 80057ac:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80057ae:	f04f 33ff 	mov.w	r3, #4294967295
 80057b2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d045      	beq.n	8005846 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <osThreadNew+0x48>
        name = attr->name;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d002      	beq.n	80057d6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d008      	beq.n	80057ee <osThreadNew+0x6e>
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	2b38      	cmp	r3, #56	@ 0x38
 80057e0:	d805      	bhi.n	80057ee <osThreadNew+0x6e>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f003 0301 	and.w	r3, r3, #1
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d001      	beq.n	80057f2 <osThreadNew+0x72>
        return (NULL);
 80057ee:	2300      	movs	r3, #0
 80057f0:	e054      	b.n	800589c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	695b      	ldr	r3, [r3, #20]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	089b      	lsrs	r3, r3, #2
 8005800:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00e      	beq.n	8005828 <osThreadNew+0xa8>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	2bab      	cmp	r3, #171	@ 0xab
 8005810:	d90a      	bls.n	8005828 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005816:	2b00      	cmp	r3, #0
 8005818:	d006      	beq.n	8005828 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d002      	beq.n	8005828 <osThreadNew+0xa8>
        mem = 1;
 8005822:	2301      	movs	r3, #1
 8005824:	61bb      	str	r3, [r7, #24]
 8005826:	e010      	b.n	800584a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10c      	bne.n	800584a <osThreadNew+0xca>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d108      	bne.n	800584a <osThreadNew+0xca>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d104      	bne.n	800584a <osThreadNew+0xca>
          mem = 0;
 8005840:	2300      	movs	r3, #0
 8005842:	61bb      	str	r3, [r7, #24]
 8005844:	e001      	b.n	800584a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005846:	2300      	movs	r3, #0
 8005848:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d110      	bne.n	8005872 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005858:	9202      	str	r2, [sp, #8]
 800585a:	9301      	str	r3, [sp, #4]
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	6a3a      	ldr	r2, [r7, #32]
 8005864:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 fe46 	bl	80064f8 <xTaskCreateStatic>
 800586c:	4603      	mov	r3, r0
 800586e:	613b      	str	r3, [r7, #16]
 8005870:	e013      	b.n	800589a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d110      	bne.n	800589a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	b29a      	uxth	r2, r3
 800587c:	f107 0310 	add.w	r3, r7, #16
 8005880:	9301      	str	r3, [sp, #4]
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f000 fe94 	bl	80065b8 <xTaskCreate>
 8005890:	4603      	mov	r3, r0
 8005892:	2b01      	cmp	r3, #1
 8005894:	d001      	beq.n	800589a <osThreadNew+0x11a>
            hTask = NULL;
 8005896:	2300      	movs	r3, #0
 8005898:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800589a:	693b      	ldr	r3, [r7, #16]
}
 800589c:	4618      	mov	r0, r3
 800589e:	3728      	adds	r7, #40	@ 0x28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b086      	sub	sp, #24
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058b0:	f3ef 8305 	mrs	r3, IPSR
 80058b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80058b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <osThreadTerminate+0x20>
    stat = osErrorISR;
 80058bc:	f06f 0305 	mvn.w	r3, #5
 80058c0:	617b      	str	r3, [r7, #20]
 80058c2:	e017      	b.n	80058f4 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d103      	bne.n	80058d2 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 80058ca:	f06f 0303 	mvn.w	r3, #3
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	e010      	b.n	80058f4 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 80058d2:	6938      	ldr	r0, [r7, #16]
 80058d4:	f001 f87a 	bl	80069cc <eTaskGetState>
 80058d8:	4603      	mov	r3, r0
 80058da:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 80058dc:	7bfb      	ldrb	r3, [r7, #15]
 80058de:	2b04      	cmp	r3, #4
 80058e0:	d005      	beq.n	80058ee <osThreadTerminate+0x4a>
      stat = osOK;
 80058e2:	2300      	movs	r3, #0
 80058e4:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 80058e6:	6938      	ldr	r0, [r7, #16]
 80058e8:	f000 ffc6 	bl	8006878 <vTaskDelete>
 80058ec:	e002      	b.n	80058f4 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 80058ee:	f06f 0302 	mvn.w	r3, #2
 80058f2:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 80058f4:	697b      	ldr	r3, [r7, #20]
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3718      	adds	r7, #24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80058fe:	b580      	push	{r7, lr}
 8005900:	b084      	sub	sp, #16
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005906:	f3ef 8305 	mrs	r3, IPSR
 800590a:	60bb      	str	r3, [r7, #8]
  return(result);
 800590c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800590e:	2b00      	cmp	r3, #0
 8005910:	d003      	beq.n	800591a <osDelay+0x1c>
    stat = osErrorISR;
 8005912:	f06f 0305 	mvn.w	r3, #5
 8005916:	60fb      	str	r3, [r7, #12]
 8005918:	e007      	b.n	800592a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800591a:	2300      	movs	r3, #0
 800591c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d002      	beq.n	800592a <osDelay+0x2c>
      vTaskDelay(ticks);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f001 f81b 	bl	8006960 <vTaskDelay>
    }
  }

  return (stat);
 800592a:	68fb      	ldr	r3, [r7, #12]
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4a07      	ldr	r2, [pc, #28]	@ (8005960 <vApplicationGetIdleTaskMemory+0x2c>)
 8005944:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	4a06      	ldr	r2, [pc, #24]	@ (8005964 <vApplicationGetIdleTaskMemory+0x30>)
 800594a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2280      	movs	r2, #128	@ 0x80
 8005950:	601a      	str	r2, [r3, #0]
}
 8005952:	bf00      	nop
 8005954:	3714      	adds	r7, #20
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	2000049c 	.word	0x2000049c
 8005964:	20000548 	.word	0x20000548

08005968 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	4a07      	ldr	r2, [pc, #28]	@ (8005994 <vApplicationGetTimerTaskMemory+0x2c>)
 8005978:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	4a06      	ldr	r2, [pc, #24]	@ (8005998 <vApplicationGetTimerTaskMemory+0x30>)
 800597e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005986:	601a      	str	r2, [r3, #0]
}
 8005988:	bf00      	nop
 800598a:	3714      	adds	r7, #20
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr
 8005994:	20000748 	.word	0x20000748
 8005998:	200007f4 	.word	0x200007f4

0800599c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f103 0208 	add.w	r2, r3, #8
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f04f 32ff 	mov.w	r2, #4294967295
 80059b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f103 0208 	add.w	r2, r3, #8
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f103 0208 	add.w	r2, r3, #8
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059f6:	b480      	push	{r7}
 80059f8:	b085      	sub	sp, #20
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
 80059fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	689a      	ldr	r2, [r3, #8]
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	683a      	ldr	r2, [r7, #0]
 8005a1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	683a      	ldr	r2, [r7, #0]
 8005a20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	1c5a      	adds	r2, r3, #1
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	601a      	str	r2, [r3, #0]
}
 8005a32:	bf00      	nop
 8005a34:	3714      	adds	r7, #20
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr

08005a3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b085      	sub	sp, #20
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
 8005a46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a54:	d103      	bne.n	8005a5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	60fb      	str	r3, [r7, #12]
 8005a5c:	e00c      	b.n	8005a78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	3308      	adds	r3, #8
 8005a62:	60fb      	str	r3, [r7, #12]
 8005a64:	e002      	b.n	8005a6c <vListInsert+0x2e>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d2f6      	bcs.n	8005a66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	683a      	ldr	r2, [r7, #0]
 8005a86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	683a      	ldr	r2, [r7, #0]
 8005a92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	601a      	str	r2, [r3, #0]
}
 8005aa4:	bf00      	nop
 8005aa6:	3714      	adds	r7, #20
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6892      	ldr	r2, [r2, #8]
 8005ac6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	6852      	ldr	r2, [r2, #4]
 8005ad0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d103      	bne.n	8005ae4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	1e5a      	subs	r2, r3, #1
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3714      	adds	r7, #20
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d10b      	bne.n	8005b30 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005b18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1c:	f383 8811 	msr	BASEPRI, r3
 8005b20:	f3bf 8f6f 	isb	sy
 8005b24:	f3bf 8f4f 	dsb	sy
 8005b28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005b2a:	bf00      	nop
 8005b2c:	bf00      	nop
 8005b2e:	e7fd      	b.n	8005b2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005b30:	f002 f982 	bl	8007e38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b3c:	68f9      	ldr	r1, [r7, #12]
 8005b3e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b40:	fb01 f303 	mul.w	r3, r1, r3
 8005b44:	441a      	add	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b60:	3b01      	subs	r3, #1
 8005b62:	68f9      	ldr	r1, [r7, #12]
 8005b64:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005b66:	fb01 f303 	mul.w	r3, r1, r3
 8005b6a:	441a      	add	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	22ff      	movs	r2, #255	@ 0xff
 8005b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	22ff      	movs	r2, #255	@ 0xff
 8005b7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d114      	bne.n	8005bb0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d01a      	beq.n	8005bc4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	3310      	adds	r3, #16
 8005b92:	4618      	mov	r0, r3
 8005b94:	f001 fa20 	bl	8006fd8 <xTaskRemoveFromEventList>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d012      	beq.n	8005bc4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd4 <xQueueGenericReset+0xd0>)
 8005ba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	f3bf 8f4f 	dsb	sy
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	e009      	b.n	8005bc4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	3310      	adds	r3, #16
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7ff fef1 	bl	800599c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	3324      	adds	r3, #36	@ 0x24
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7ff feec 	bl	800599c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005bc4:	f002 f96a 	bl	8007e9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005bc8:	2301      	movs	r3, #1
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	e000ed04 	.word	0xe000ed04

08005bd8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b08e      	sub	sp, #56	@ 0x38
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	60f8      	str	r0, [r7, #12]
 8005be0:	60b9      	str	r1, [r7, #8]
 8005be2:	607a      	str	r2, [r7, #4]
 8005be4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10b      	bne.n	8005c04 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf0:	f383 8811 	msr	BASEPRI, r3
 8005bf4:	f3bf 8f6f 	isb	sy
 8005bf8:	f3bf 8f4f 	dsb	sy
 8005bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005bfe:	bf00      	nop
 8005c00:	bf00      	nop
 8005c02:	e7fd      	b.n	8005c00 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10b      	bne.n	8005c22 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0e:	f383 8811 	msr	BASEPRI, r3
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005c1c:	bf00      	nop
 8005c1e:	bf00      	nop
 8005c20:	e7fd      	b.n	8005c1e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <xQueueGenericCreateStatic+0x56>
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d001      	beq.n	8005c32 <xQueueGenericCreateStatic+0x5a>
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e000      	b.n	8005c34 <xQueueGenericCreateStatic+0x5c>
 8005c32:	2300      	movs	r3, #0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d10b      	bne.n	8005c50 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3c:	f383 8811 	msr	BASEPRI, r3
 8005c40:	f3bf 8f6f 	isb	sy
 8005c44:	f3bf 8f4f 	dsb	sy
 8005c48:	623b      	str	r3, [r7, #32]
}
 8005c4a:	bf00      	nop
 8005c4c:	bf00      	nop
 8005c4e:	e7fd      	b.n	8005c4c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d102      	bne.n	8005c5c <xQueueGenericCreateStatic+0x84>
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d101      	bne.n	8005c60 <xQueueGenericCreateStatic+0x88>
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e000      	b.n	8005c62 <xQueueGenericCreateStatic+0x8a>
 8005c60:	2300      	movs	r3, #0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10b      	bne.n	8005c7e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	61fb      	str	r3, [r7, #28]
}
 8005c78:	bf00      	nop
 8005c7a:	bf00      	nop
 8005c7c:	e7fd      	b.n	8005c7a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c7e:	2350      	movs	r3, #80	@ 0x50
 8005c80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	2b50      	cmp	r3, #80	@ 0x50
 8005c86:	d00b      	beq.n	8005ca0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c8c:	f383 8811 	msr	BASEPRI, r3
 8005c90:	f3bf 8f6f 	isb	sy
 8005c94:	f3bf 8f4f 	dsb	sy
 8005c98:	61bb      	str	r3, [r7, #24]
}
 8005c9a:	bf00      	nop
 8005c9c:	bf00      	nop
 8005c9e:	e7fd      	b.n	8005c9c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005ca0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d00d      	beq.n	8005cc8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005cb4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	68b9      	ldr	r1, [r7, #8]
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f000 f805 	bl	8005cd2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3730      	adds	r7, #48	@ 0x30
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	607a      	str	r2, [r7, #4]
 8005cde:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d103      	bne.n	8005cee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	69ba      	ldr	r2, [r7, #24]
 8005cea:	601a      	str	r2, [r3, #0]
 8005cec:	e002      	b.n	8005cf4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	68ba      	ldr	r2, [r7, #8]
 8005cfe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d00:	2101      	movs	r1, #1
 8005d02:	69b8      	ldr	r0, [r7, #24]
 8005d04:	f7ff fefe 	bl	8005b04 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	78fa      	ldrb	r2, [r7, #3]
 8005d0c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005d10:	bf00      	nop
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b08e      	sub	sp, #56	@ 0x38
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
 8005d24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005d26:	2300      	movs	r3, #0
 8005d28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10b      	bne.n	8005d4c <xQueueGenericSend+0x34>
	__asm volatile
 8005d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d38:	f383 8811 	msr	BASEPRI, r3
 8005d3c:	f3bf 8f6f 	isb	sy
 8005d40:	f3bf 8f4f 	dsb	sy
 8005d44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005d46:	bf00      	nop
 8005d48:	bf00      	nop
 8005d4a:	e7fd      	b.n	8005d48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d103      	bne.n	8005d5a <xQueueGenericSend+0x42>
 8005d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d101      	bne.n	8005d5e <xQueueGenericSend+0x46>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e000      	b.n	8005d60 <xQueueGenericSend+0x48>
 8005d5e:	2300      	movs	r3, #0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10b      	bne.n	8005d7c <xQueueGenericSend+0x64>
	__asm volatile
 8005d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d68:	f383 8811 	msr	BASEPRI, r3
 8005d6c:	f3bf 8f6f 	isb	sy
 8005d70:	f3bf 8f4f 	dsb	sy
 8005d74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d76:	bf00      	nop
 8005d78:	bf00      	nop
 8005d7a:	e7fd      	b.n	8005d78 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d103      	bne.n	8005d8a <xQueueGenericSend+0x72>
 8005d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d101      	bne.n	8005d8e <xQueueGenericSend+0x76>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e000      	b.n	8005d90 <xQueueGenericSend+0x78>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10b      	bne.n	8005dac <xQueueGenericSend+0x94>
	__asm volatile
 8005d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d98:	f383 8811 	msr	BASEPRI, r3
 8005d9c:	f3bf 8f6f 	isb	sy
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	623b      	str	r3, [r7, #32]
}
 8005da6:	bf00      	nop
 8005da8:	bf00      	nop
 8005daa:	e7fd      	b.n	8005da8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005dac:	f001 fada 	bl	8007364 <xTaskGetSchedulerState>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d102      	bne.n	8005dbc <xQueueGenericSend+0xa4>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d101      	bne.n	8005dc0 <xQueueGenericSend+0xa8>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e000      	b.n	8005dc2 <xQueueGenericSend+0xaa>
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d10b      	bne.n	8005dde <xQueueGenericSend+0xc6>
	__asm volatile
 8005dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dca:	f383 8811 	msr	BASEPRI, r3
 8005dce:	f3bf 8f6f 	isb	sy
 8005dd2:	f3bf 8f4f 	dsb	sy
 8005dd6:	61fb      	str	r3, [r7, #28]
}
 8005dd8:	bf00      	nop
 8005dda:	bf00      	nop
 8005ddc:	e7fd      	b.n	8005dda <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005dde:	f002 f82b 	bl	8007e38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d302      	bcc.n	8005df4 <xQueueGenericSend+0xdc>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	d129      	bne.n	8005e48 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005df4:	683a      	ldr	r2, [r7, #0]
 8005df6:	68b9      	ldr	r1, [r7, #8]
 8005df8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005dfa:	f000 fa0f 	bl	800621c <prvCopyDataToQueue>
 8005dfe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d010      	beq.n	8005e2a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0a:	3324      	adds	r3, #36	@ 0x24
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f001 f8e3 	bl	8006fd8 <xTaskRemoveFromEventList>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d013      	beq.n	8005e40 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005e18:	4b3f      	ldr	r3, [pc, #252]	@ (8005f18 <xQueueGenericSend+0x200>)
 8005e1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e1e:	601a      	str	r2, [r3, #0]
 8005e20:	f3bf 8f4f 	dsb	sy
 8005e24:	f3bf 8f6f 	isb	sy
 8005e28:	e00a      	b.n	8005e40 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d007      	beq.n	8005e40 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005e30:	4b39      	ldr	r3, [pc, #228]	@ (8005f18 <xQueueGenericSend+0x200>)
 8005e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e36:	601a      	str	r2, [r3, #0]
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005e40:	f002 f82c 	bl	8007e9c <vPortExitCritical>
				return pdPASS;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e063      	b.n	8005f10 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d103      	bne.n	8005e56 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005e4e:	f002 f825 	bl	8007e9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005e52:	2300      	movs	r3, #0
 8005e54:	e05c      	b.n	8005f10 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d106      	bne.n	8005e6a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e5c:	f107 0314 	add.w	r3, r7, #20
 8005e60:	4618      	mov	r0, r3
 8005e62:	f001 f91d 	bl	80070a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e66:	2301      	movs	r3, #1
 8005e68:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e6a:	f002 f817 	bl	8007e9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e6e:	f000 fe85 	bl	8006b7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e72:	f001 ffe1 	bl	8007e38 <vPortEnterCritical>
 8005e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e7c:	b25b      	sxtb	r3, r3
 8005e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e82:	d103      	bne.n	8005e8c <xQueueGenericSend+0x174>
 8005e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e92:	b25b      	sxtb	r3, r3
 8005e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e98:	d103      	bne.n	8005ea2 <xQueueGenericSend+0x18a>
 8005e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ea2:	f001 fffb 	bl	8007e9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ea6:	1d3a      	adds	r2, r7, #4
 8005ea8:	f107 0314 	add.w	r3, r7, #20
 8005eac:	4611      	mov	r1, r2
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f001 f90c 	bl	80070cc <xTaskCheckForTimeOut>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d124      	bne.n	8005f04 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005eba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ebc:	f000 faa6 	bl	800640c <prvIsQueueFull>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d018      	beq.n	8005ef8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec8:	3310      	adds	r3, #16
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	4611      	mov	r1, r2
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f001 f830 	bl	8006f34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005ed4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ed6:	f000 fa31 	bl	800633c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005eda:	f000 fe5d 	bl	8006b98 <xTaskResumeAll>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f47f af7c 	bne.w	8005dde <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8005f18 <xQueueGenericSend+0x200>)
 8005ee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	f3bf 8f6f 	isb	sy
 8005ef6:	e772      	b.n	8005dde <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005ef8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005efa:	f000 fa1f 	bl	800633c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005efe:	f000 fe4b 	bl	8006b98 <xTaskResumeAll>
 8005f02:	e76c      	b.n	8005dde <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005f04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f06:	f000 fa19 	bl	800633c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f0a:	f000 fe45 	bl	8006b98 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005f0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005f10:	4618      	mov	r0, r3
 8005f12:	3738      	adds	r7, #56	@ 0x38
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	e000ed04 	.word	0xe000ed04

08005f1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b090      	sub	sp, #64	@ 0x40
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
 8005f28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d10b      	bne.n	8005f4c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f38:	f383 8811 	msr	BASEPRI, r3
 8005f3c:	f3bf 8f6f 	isb	sy
 8005f40:	f3bf 8f4f 	dsb	sy
 8005f44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005f46:	bf00      	nop
 8005f48:	bf00      	nop
 8005f4a:	e7fd      	b.n	8005f48 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d103      	bne.n	8005f5a <xQueueGenericSendFromISR+0x3e>
 8005f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <xQueueGenericSendFromISR+0x42>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e000      	b.n	8005f60 <xQueueGenericSendFromISR+0x44>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10b      	bne.n	8005f7c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f76:	bf00      	nop
 8005f78:	bf00      	nop
 8005f7a:	e7fd      	b.n	8005f78 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d103      	bne.n	8005f8a <xQueueGenericSendFromISR+0x6e>
 8005f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d101      	bne.n	8005f8e <xQueueGenericSendFromISR+0x72>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e000      	b.n	8005f90 <xQueueGenericSendFromISR+0x74>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d10b      	bne.n	8005fac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f98:	f383 8811 	msr	BASEPRI, r3
 8005f9c:	f3bf 8f6f 	isb	sy
 8005fa0:	f3bf 8f4f 	dsb	sy
 8005fa4:	623b      	str	r3, [r7, #32]
}
 8005fa6:	bf00      	nop
 8005fa8:	bf00      	nop
 8005faa:	e7fd      	b.n	8005fa8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005fac:	f002 f824 	bl	8007ff8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005fb0:	f3ef 8211 	mrs	r2, BASEPRI
 8005fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb8:	f383 8811 	msr	BASEPRI, r3
 8005fbc:	f3bf 8f6f 	isb	sy
 8005fc0:	f3bf 8f4f 	dsb	sy
 8005fc4:	61fa      	str	r2, [r7, #28]
 8005fc6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005fc8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005fca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d302      	bcc.n	8005fde <xQueueGenericSendFromISR+0xc2>
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	d12f      	bne.n	800603e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fe4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005fee:	683a      	ldr	r2, [r7, #0]
 8005ff0:	68b9      	ldr	r1, [r7, #8]
 8005ff2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005ff4:	f000 f912 	bl	800621c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005ff8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006000:	d112      	bne.n	8006028 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006006:	2b00      	cmp	r3, #0
 8006008:	d016      	beq.n	8006038 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800600a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800600c:	3324      	adds	r3, #36	@ 0x24
 800600e:	4618      	mov	r0, r3
 8006010:	f000 ffe2 	bl	8006fd8 <xTaskRemoveFromEventList>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00e      	beq.n	8006038 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00b      	beq.n	8006038 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	601a      	str	r2, [r3, #0]
 8006026:	e007      	b.n	8006038 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006028:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800602c:	3301      	adds	r3, #1
 800602e:	b2db      	uxtb	r3, r3
 8006030:	b25a      	sxtb	r2, r3
 8006032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006038:	2301      	movs	r3, #1
 800603a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800603c:	e001      	b.n	8006042 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800603e:	2300      	movs	r3, #0
 8006040:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006044:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800604c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800604e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006050:	4618      	mov	r0, r3
 8006052:	3740      	adds	r7, #64	@ 0x40
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08c      	sub	sp, #48	@ 0x30
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006064:	2300      	movs	r3, #0
 8006066:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800606c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606e:	2b00      	cmp	r3, #0
 8006070:	d10b      	bne.n	800608a <xQueueReceive+0x32>
	__asm volatile
 8006072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006076:	f383 8811 	msr	BASEPRI, r3
 800607a:	f3bf 8f6f 	isb	sy
 800607e:	f3bf 8f4f 	dsb	sy
 8006082:	623b      	str	r3, [r7, #32]
}
 8006084:	bf00      	nop
 8006086:	bf00      	nop
 8006088:	e7fd      	b.n	8006086 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d103      	bne.n	8006098 <xQueueReceive+0x40>
 8006090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <xQueueReceive+0x44>
 8006098:	2301      	movs	r3, #1
 800609a:	e000      	b.n	800609e <xQueueReceive+0x46>
 800609c:	2300      	movs	r3, #0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10b      	bne.n	80060ba <xQueueReceive+0x62>
	__asm volatile
 80060a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a6:	f383 8811 	msr	BASEPRI, r3
 80060aa:	f3bf 8f6f 	isb	sy
 80060ae:	f3bf 8f4f 	dsb	sy
 80060b2:	61fb      	str	r3, [r7, #28]
}
 80060b4:	bf00      	nop
 80060b6:	bf00      	nop
 80060b8:	e7fd      	b.n	80060b6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80060ba:	f001 f953 	bl	8007364 <xTaskGetSchedulerState>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d102      	bne.n	80060ca <xQueueReceive+0x72>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <xQueueReceive+0x76>
 80060ca:	2301      	movs	r3, #1
 80060cc:	e000      	b.n	80060d0 <xQueueReceive+0x78>
 80060ce:	2300      	movs	r3, #0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10b      	bne.n	80060ec <xQueueReceive+0x94>
	__asm volatile
 80060d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d8:	f383 8811 	msr	BASEPRI, r3
 80060dc:	f3bf 8f6f 	isb	sy
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	61bb      	str	r3, [r7, #24]
}
 80060e6:	bf00      	nop
 80060e8:	bf00      	nop
 80060ea:	e7fd      	b.n	80060e8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80060ec:	f001 fea4 	bl	8007e38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80060f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d01f      	beq.n	800613c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80060fc:	68b9      	ldr	r1, [r7, #8]
 80060fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006100:	f000 f8f6 	bl	80062f0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006106:	1e5a      	subs	r2, r3, #1
 8006108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800610c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610e:	691b      	ldr	r3, [r3, #16]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00f      	beq.n	8006134 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006116:	3310      	adds	r3, #16
 8006118:	4618      	mov	r0, r3
 800611a:	f000 ff5d 	bl	8006fd8 <xTaskRemoveFromEventList>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d007      	beq.n	8006134 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006124:	4b3c      	ldr	r3, [pc, #240]	@ (8006218 <xQueueReceive+0x1c0>)
 8006126:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800612a:	601a      	str	r2, [r3, #0]
 800612c:	f3bf 8f4f 	dsb	sy
 8006130:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006134:	f001 feb2 	bl	8007e9c <vPortExitCritical>
				return pdPASS;
 8006138:	2301      	movs	r3, #1
 800613a:	e069      	b.n	8006210 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d103      	bne.n	800614a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006142:	f001 feab 	bl	8007e9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006146:	2300      	movs	r3, #0
 8006148:	e062      	b.n	8006210 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800614a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614c:	2b00      	cmp	r3, #0
 800614e:	d106      	bne.n	800615e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006150:	f107 0310 	add.w	r3, r7, #16
 8006154:	4618      	mov	r0, r3
 8006156:	f000 ffa3 	bl	80070a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800615a:	2301      	movs	r3, #1
 800615c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800615e:	f001 fe9d 	bl	8007e9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006162:	f000 fd0b 	bl	8006b7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006166:	f001 fe67 	bl	8007e38 <vPortEnterCritical>
 800616a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006170:	b25b      	sxtb	r3, r3
 8006172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006176:	d103      	bne.n	8006180 <xQueueReceive+0x128>
 8006178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617a:	2200      	movs	r2, #0
 800617c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006182:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006186:	b25b      	sxtb	r3, r3
 8006188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800618c:	d103      	bne.n	8006196 <xQueueReceive+0x13e>
 800618e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006190:	2200      	movs	r2, #0
 8006192:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006196:	f001 fe81 	bl	8007e9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800619a:	1d3a      	adds	r2, r7, #4
 800619c:	f107 0310 	add.w	r3, r7, #16
 80061a0:	4611      	mov	r1, r2
 80061a2:	4618      	mov	r0, r3
 80061a4:	f000 ff92 	bl	80070cc <xTaskCheckForTimeOut>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d123      	bne.n	80061f6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80061ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061b0:	f000 f916 	bl	80063e0 <prvIsQueueEmpty>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d017      	beq.n	80061ea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80061ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061bc:	3324      	adds	r3, #36	@ 0x24
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	4611      	mov	r1, r2
 80061c2:	4618      	mov	r0, r3
 80061c4:	f000 feb6 	bl	8006f34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80061c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061ca:	f000 f8b7 	bl	800633c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80061ce:	f000 fce3 	bl	8006b98 <xTaskResumeAll>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d189      	bne.n	80060ec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80061d8:	4b0f      	ldr	r3, [pc, #60]	@ (8006218 <xQueueReceive+0x1c0>)
 80061da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	f3bf 8f6f 	isb	sy
 80061e8:	e780      	b.n	80060ec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80061ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061ec:	f000 f8a6 	bl	800633c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80061f0:	f000 fcd2 	bl	8006b98 <xTaskResumeAll>
 80061f4:	e77a      	b.n	80060ec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80061f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80061f8:	f000 f8a0 	bl	800633c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80061fc:	f000 fccc 	bl	8006b98 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006200:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006202:	f000 f8ed 	bl	80063e0 <prvIsQueueEmpty>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	f43f af6f 	beq.w	80060ec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800620e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006210:	4618      	mov	r0, r3
 8006212:	3730      	adds	r7, #48	@ 0x30
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	e000ed04 	.word	0xe000ed04

0800621c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006228:	2300      	movs	r3, #0
 800622a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006230:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006236:	2b00      	cmp	r3, #0
 8006238:	d10d      	bne.n	8006256 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d14d      	bne.n	80062de <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	4618      	mov	r0, r3
 8006248:	f001 f8aa 	bl	80073a0 <xTaskPriorityDisinherit>
 800624c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	609a      	str	r2, [r3, #8]
 8006254:	e043      	b.n	80062de <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d119      	bne.n	8006290 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6858      	ldr	r0, [r3, #4]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006264:	461a      	mov	r2, r3
 8006266:	68b9      	ldr	r1, [r7, #8]
 8006268:	f003 f833 	bl	80092d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	685a      	ldr	r2, [r3, #4]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006274:	441a      	add	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	685a      	ldr	r2, [r3, #4]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	429a      	cmp	r2, r3
 8006284:	d32b      	bcc.n	80062de <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	605a      	str	r2, [r3, #4]
 800628e:	e026      	b.n	80062de <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	68d8      	ldr	r0, [r3, #12]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006298:	461a      	mov	r2, r3
 800629a:	68b9      	ldr	r1, [r7, #8]
 800629c:	f003 f819 	bl	80092d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	68da      	ldr	r2, [r3, #12]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a8:	425b      	negs	r3, r3
 80062aa:	441a      	add	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	68da      	ldr	r2, [r3, #12]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d207      	bcs.n	80062cc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	689a      	ldr	r2, [r3, #8]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c4:	425b      	negs	r3, r3
 80062c6:	441a      	add	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2b02      	cmp	r3, #2
 80062d0:	d105      	bne.n	80062de <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d002      	beq.n	80062de <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	3b01      	subs	r3, #1
 80062dc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80062e6:	697b      	ldr	r3, [r7, #20]
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3718      	adds	r7, #24
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d018      	beq.n	8006334 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	68da      	ldr	r2, [r3, #12]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630a:	441a      	add	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	429a      	cmp	r2, r3
 800631a:	d303      	bcc.n	8006324 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68d9      	ldr	r1, [r3, #12]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632c:	461a      	mov	r2, r3
 800632e:	6838      	ldr	r0, [r7, #0]
 8006330:	f002 ffcf 	bl	80092d2 <memcpy>
	}
}
 8006334:	bf00      	nop
 8006336:	3708      	adds	r7, #8
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006344:	f001 fd78 	bl	8007e38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800634e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006350:	e011      	b.n	8006376 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006356:	2b00      	cmp	r3, #0
 8006358:	d012      	beq.n	8006380 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	3324      	adds	r3, #36	@ 0x24
 800635e:	4618      	mov	r0, r3
 8006360:	f000 fe3a 	bl	8006fd8 <xTaskRemoveFromEventList>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800636a:	f000 ff13 	bl	8007194 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800636e:	7bfb      	ldrb	r3, [r7, #15]
 8006370:	3b01      	subs	r3, #1
 8006372:	b2db      	uxtb	r3, r3
 8006374:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800637a:	2b00      	cmp	r3, #0
 800637c:	dce9      	bgt.n	8006352 <prvUnlockQueue+0x16>
 800637e:	e000      	b.n	8006382 <prvUnlockQueue+0x46>
					break;
 8006380:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	22ff      	movs	r2, #255	@ 0xff
 8006386:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800638a:	f001 fd87 	bl	8007e9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800638e:	f001 fd53 	bl	8007e38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006398:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800639a:	e011      	b.n	80063c0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d012      	beq.n	80063ca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	3310      	adds	r3, #16
 80063a8:	4618      	mov	r0, r3
 80063aa:	f000 fe15 	bl	8006fd8 <xTaskRemoveFromEventList>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d001      	beq.n	80063b8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80063b4:	f000 feee 	bl	8007194 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80063b8:	7bbb      	ldrb	r3, [r7, #14]
 80063ba:	3b01      	subs	r3, #1
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80063c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	dce9      	bgt.n	800639c <prvUnlockQueue+0x60>
 80063c8:	e000      	b.n	80063cc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80063ca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	22ff      	movs	r2, #255	@ 0xff
 80063d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80063d4:	f001 fd62 	bl	8007e9c <vPortExitCritical>
}
 80063d8:	bf00      	nop
 80063da:	3710      	adds	r7, #16
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80063e8:	f001 fd26 	bl	8007e38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d102      	bne.n	80063fa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80063f4:	2301      	movs	r3, #1
 80063f6:	60fb      	str	r3, [r7, #12]
 80063f8:	e001      	b.n	80063fe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80063fa:	2300      	movs	r3, #0
 80063fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80063fe:	f001 fd4d 	bl	8007e9c <vPortExitCritical>

	return xReturn;
 8006402:	68fb      	ldr	r3, [r7, #12]
}
 8006404:	4618      	mov	r0, r3
 8006406:	3710      	adds	r7, #16
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006414:	f001 fd10 	bl	8007e38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006420:	429a      	cmp	r2, r3
 8006422:	d102      	bne.n	800642a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006424:	2301      	movs	r3, #1
 8006426:	60fb      	str	r3, [r7, #12]
 8006428:	e001      	b.n	800642e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800642a:	2300      	movs	r3, #0
 800642c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800642e:	f001 fd35 	bl	8007e9c <vPortExitCritical>

	return xReturn;
 8006432:	68fb      	ldr	r3, [r7, #12]
}
 8006434:	4618      	mov	r0, r3
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006446:	2300      	movs	r3, #0
 8006448:	60fb      	str	r3, [r7, #12]
 800644a:	e014      	b.n	8006476 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800644c:	4a0f      	ldr	r2, [pc, #60]	@ (800648c <vQueueAddToRegistry+0x50>)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d10b      	bne.n	8006470 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006458:	490c      	ldr	r1, [pc, #48]	@ (800648c <vQueueAddToRegistry+0x50>)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	683a      	ldr	r2, [r7, #0]
 800645e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006462:	4a0a      	ldr	r2, [pc, #40]	@ (800648c <vQueueAddToRegistry+0x50>)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	00db      	lsls	r3, r3, #3
 8006468:	4413      	add	r3, r2
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800646e:	e006      	b.n	800647e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	3301      	adds	r3, #1
 8006474:	60fb      	str	r3, [r7, #12]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2b07      	cmp	r3, #7
 800647a:	d9e7      	bls.n	800644c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800647c:	bf00      	nop
 800647e:	bf00      	nop
 8006480:	3714      	adds	r7, #20
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	20000bf4 	.word	0x20000bf4

08006490 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80064a0:	f001 fcca 	bl	8007e38 <vPortEnterCritical>
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064aa:	b25b      	sxtb	r3, r3
 80064ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b0:	d103      	bne.n	80064ba <vQueueWaitForMessageRestricted+0x2a>
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064c0:	b25b      	sxtb	r3, r3
 80064c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c6:	d103      	bne.n	80064d0 <vQueueWaitForMessageRestricted+0x40>
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064d0:	f001 fce4 	bl	8007e9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d106      	bne.n	80064ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	3324      	adds	r3, #36	@ 0x24
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	68b9      	ldr	r1, [r7, #8]
 80064e4:	4618      	mov	r0, r3
 80064e6:	f000 fd4b 	bl	8006f80 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80064ea:	6978      	ldr	r0, [r7, #20]
 80064ec:	f7ff ff26 	bl	800633c <prvUnlockQueue>
	}
 80064f0:	bf00      	nop
 80064f2:	3718      	adds	r7, #24
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b08e      	sub	sp, #56	@ 0x38
 80064fc:	af04      	add	r7, sp, #16
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
 8006504:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10b      	bne.n	8006524 <xTaskCreateStatic+0x2c>
	__asm volatile
 800650c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006510:	f383 8811 	msr	BASEPRI, r3
 8006514:	f3bf 8f6f 	isb	sy
 8006518:	f3bf 8f4f 	dsb	sy
 800651c:	623b      	str	r3, [r7, #32]
}
 800651e:	bf00      	nop
 8006520:	bf00      	nop
 8006522:	e7fd      	b.n	8006520 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006526:	2b00      	cmp	r3, #0
 8006528:	d10b      	bne.n	8006542 <xTaskCreateStatic+0x4a>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	61fb      	str	r3, [r7, #28]
}
 800653c:	bf00      	nop
 800653e:	bf00      	nop
 8006540:	e7fd      	b.n	800653e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006542:	23ac      	movs	r3, #172	@ 0xac
 8006544:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	2bac      	cmp	r3, #172	@ 0xac
 800654a:	d00b      	beq.n	8006564 <xTaskCreateStatic+0x6c>
	__asm volatile
 800654c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	61bb      	str	r3, [r7, #24]
}
 800655e:	bf00      	nop
 8006560:	bf00      	nop
 8006562:	e7fd      	b.n	8006560 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006564:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006568:	2b00      	cmp	r3, #0
 800656a:	d01e      	beq.n	80065aa <xTaskCreateStatic+0xb2>
 800656c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800656e:	2b00      	cmp	r3, #0
 8006570:	d01b      	beq.n	80065aa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006574:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006578:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800657a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800657c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657e:	2202      	movs	r2, #2
 8006580:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006584:	2300      	movs	r3, #0
 8006586:	9303      	str	r3, [sp, #12]
 8006588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658a:	9302      	str	r3, [sp, #8]
 800658c:	f107 0314 	add.w	r3, r7, #20
 8006590:	9301      	str	r3, [sp, #4]
 8006592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006594:	9300      	str	r3, [sp, #0]
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	68b9      	ldr	r1, [r7, #8]
 800659c:	68f8      	ldr	r0, [r7, #12]
 800659e:	f000 f851 	bl	8006644 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065a4:	f000 f8f8 	bl	8006798 <prvAddNewTaskToReadyList>
 80065a8:	e001      	b.n	80065ae <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80065aa:	2300      	movs	r3, #0
 80065ac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80065ae:	697b      	ldr	r3, [r7, #20]
	}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3728      	adds	r7, #40	@ 0x28
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b08c      	sub	sp, #48	@ 0x30
 80065bc:	af04      	add	r7, sp, #16
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	603b      	str	r3, [r7, #0]
 80065c4:	4613      	mov	r3, r2
 80065c6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80065c8:	88fb      	ldrh	r3, [r7, #6]
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	4618      	mov	r0, r3
 80065ce:	f001 fd55 	bl	800807c <pvPortMalloc>
 80065d2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00e      	beq.n	80065f8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80065da:	20ac      	movs	r0, #172	@ 0xac
 80065dc:	f001 fd4e 	bl	800807c <pvPortMalloc>
 80065e0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d003      	beq.n	80065f0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	697a      	ldr	r2, [r7, #20]
 80065ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80065ee:	e005      	b.n	80065fc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80065f0:	6978      	ldr	r0, [r7, #20]
 80065f2:	f001 fe11 	bl	8008218 <vPortFree>
 80065f6:	e001      	b.n	80065fc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80065f8:	2300      	movs	r3, #0
 80065fa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d017      	beq.n	8006632 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800660a:	88fa      	ldrh	r2, [r7, #6]
 800660c:	2300      	movs	r3, #0
 800660e:	9303      	str	r3, [sp, #12]
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	9302      	str	r3, [sp, #8]
 8006614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006616:	9301      	str	r3, [sp, #4]
 8006618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 f80f 	bl	8006644 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006626:	69f8      	ldr	r0, [r7, #28]
 8006628:	f000 f8b6 	bl	8006798 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800662c:	2301      	movs	r3, #1
 800662e:	61bb      	str	r3, [r7, #24]
 8006630:	e002      	b.n	8006638 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006632:	f04f 33ff 	mov.w	r3, #4294967295
 8006636:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006638:	69bb      	ldr	r3, [r7, #24]
	}
 800663a:	4618      	mov	r0, r3
 800663c:	3720      	adds	r7, #32
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
	...

08006644 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b088      	sub	sp, #32
 8006648:	af00      	add	r7, sp, #0
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	60b9      	str	r1, [r7, #8]
 800664e:	607a      	str	r2, [r7, #4]
 8006650:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006654:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	009b      	lsls	r3, r3, #2
 800665a:	461a      	mov	r2, r3
 800665c:	21a5      	movs	r1, #165	@ 0xa5
 800665e:	f002 fd5b 	bl	8009118 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006664:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800666c:	3b01      	subs	r3, #1
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4413      	add	r3, r2
 8006672:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	f023 0307 	bic.w	r3, r3, #7
 800667a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	f003 0307 	and.w	r3, r3, #7
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00b      	beq.n	800669e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800668a:	f383 8811 	msr	BASEPRI, r3
 800668e:	f3bf 8f6f 	isb	sy
 8006692:	f3bf 8f4f 	dsb	sy
 8006696:	617b      	str	r3, [r7, #20]
}
 8006698:	bf00      	nop
 800669a:	bf00      	nop
 800669c:	e7fd      	b.n	800669a <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800669e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d01f      	beq.n	80066ea <prvInitialiseNewTask+0xa6>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80066aa:	2300      	movs	r3, #0
 80066ac:	61fb      	str	r3, [r7, #28]
 80066ae:	e012      	b.n	80066d6 <prvInitialiseNewTask+0x92>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	4413      	add	r3, r2
 80066b6:	7819      	ldrb	r1, [r3, #0]
 80066b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	4413      	add	r3, r2
 80066be:	3334      	adds	r3, #52	@ 0x34
 80066c0:	460a      	mov	r2, r1
 80066c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	4413      	add	r3, r2
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d006      	beq.n	80066de <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	3301      	adds	r3, #1
 80066d4:	61fb      	str	r3, [r7, #28]
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	2b0f      	cmp	r3, #15
 80066da:	d9e9      	bls.n	80066b0 <prvInitialiseNewTask+0x6c>
 80066dc:	e000      	b.n	80066e0 <prvInitialiseNewTask+0x9c>
			{
				break;
 80066de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80066e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80066e8:	e003      	b.n	80066f2 <prvInitialiseNewTask+0xae>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80066ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80066f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f4:	2b37      	cmp	r3, #55	@ 0x37
 80066f6:	d901      	bls.n	80066fc <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80066f8:	2337      	movs	r3, #55	@ 0x37
 80066fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80066fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006700:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006704:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006706:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8006708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800670a:	2200      	movs	r2, #0
 800670c:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800670e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006710:	3304      	adds	r3, #4
 8006712:	4618      	mov	r0, r3
 8006714:	f7ff f962 	bl	80059dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671a:	3318      	adds	r3, #24
 800671c:	4618      	mov	r0, r3
 800671e:	f7ff f95d 	bl	80059dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006724:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006726:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800672e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006730:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006736:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673a:	2200      	movs	r2, #0
 800673c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006742:	2200      	movs	r2, #0
 8006744:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674a:	3358      	adds	r3, #88	@ 0x58
 800674c:	224c      	movs	r2, #76	@ 0x4c
 800674e:	2100      	movs	r1, #0
 8006750:	4618      	mov	r0, r3
 8006752:	f002 fce1 	bl	8009118 <memset>
 8006756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006758:	4a0c      	ldr	r2, [pc, #48]	@ (800678c <prvInitialiseNewTask+0x148>)
 800675a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800675c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675e:	4a0c      	ldr	r2, [pc, #48]	@ (8006790 <prvInitialiseNewTask+0x14c>)
 8006760:	661a      	str	r2, [r3, #96]	@ 0x60
 8006762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006764:	4a0b      	ldr	r2, [pc, #44]	@ (8006794 <prvInitialiseNewTask+0x150>)
 8006766:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	68f9      	ldr	r1, [r7, #12]
 800676c:	69b8      	ldr	r0, [r7, #24]
 800676e:	f001 fa35 	bl	8007bdc <pxPortInitialiseStack>
 8006772:	4602      	mov	r2, r0
 8006774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006776:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800677a:	2b00      	cmp	r3, #0
 800677c:	d002      	beq.n	8006784 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800677e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006780:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006782:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006784:	bf00      	nop
 8006786:	3720      	adds	r7, #32
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	20004e88 	.word	0x20004e88
 8006790:	20004ef0 	.word	0x20004ef0
 8006794:	20004f58 	.word	0x20004f58

08006798 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80067a0:	f001 fb4a 	bl	8007e38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80067a4:	4b2d      	ldr	r3, [pc, #180]	@ (800685c <prvAddNewTaskToReadyList+0xc4>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3301      	adds	r3, #1
 80067aa:	4a2c      	ldr	r2, [pc, #176]	@ (800685c <prvAddNewTaskToReadyList+0xc4>)
 80067ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80067ae:	4b2c      	ldr	r3, [pc, #176]	@ (8006860 <prvAddNewTaskToReadyList+0xc8>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d109      	bne.n	80067ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80067b6:	4a2a      	ldr	r2, [pc, #168]	@ (8006860 <prvAddNewTaskToReadyList+0xc8>)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80067bc:	4b27      	ldr	r3, [pc, #156]	@ (800685c <prvAddNewTaskToReadyList+0xc4>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d110      	bne.n	80067e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80067c4:	f000 fd0a 	bl	80071dc <prvInitialiseTaskLists>
 80067c8:	e00d      	b.n	80067e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80067ca:	4b26      	ldr	r3, [pc, #152]	@ (8006864 <prvAddNewTaskToReadyList+0xcc>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d109      	bne.n	80067e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80067d2:	4b23      	ldr	r3, [pc, #140]	@ (8006860 <prvAddNewTaskToReadyList+0xc8>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067dc:	429a      	cmp	r2, r3
 80067de:	d802      	bhi.n	80067e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80067e0:	4a1f      	ldr	r2, [pc, #124]	@ (8006860 <prvAddNewTaskToReadyList+0xc8>)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80067e6:	4b20      	ldr	r3, [pc, #128]	@ (8006868 <prvAddNewTaskToReadyList+0xd0>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	3301      	adds	r3, #1
 80067ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006868 <prvAddNewTaskToReadyList+0xd0>)
 80067ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80067f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006868 <prvAddNewTaskToReadyList+0xd0>)
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067fc:	4b1b      	ldr	r3, [pc, #108]	@ (800686c <prvAddNewTaskToReadyList+0xd4>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	429a      	cmp	r2, r3
 8006802:	d903      	bls.n	800680c <prvAddNewTaskToReadyList+0x74>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006808:	4a18      	ldr	r2, [pc, #96]	@ (800686c <prvAddNewTaskToReadyList+0xd4>)
 800680a:	6013      	str	r3, [r2, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006810:	4613      	mov	r3, r2
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	4413      	add	r3, r2
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	4a15      	ldr	r2, [pc, #84]	@ (8006870 <prvAddNewTaskToReadyList+0xd8>)
 800681a:	441a      	add	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	3304      	adds	r3, #4
 8006820:	4619      	mov	r1, r3
 8006822:	4610      	mov	r0, r2
 8006824:	f7ff f8e7 	bl	80059f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006828:	f001 fb38 	bl	8007e9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800682c:	4b0d      	ldr	r3, [pc, #52]	@ (8006864 <prvAddNewTaskToReadyList+0xcc>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00e      	beq.n	8006852 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006834:	4b0a      	ldr	r3, [pc, #40]	@ (8006860 <prvAddNewTaskToReadyList+0xc8>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800683e:	429a      	cmp	r2, r3
 8006840:	d207      	bcs.n	8006852 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006842:	4b0c      	ldr	r3, [pc, #48]	@ (8006874 <prvAddNewTaskToReadyList+0xdc>)
 8006844:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006848:	601a      	str	r2, [r3, #0]
 800684a:	f3bf 8f4f 	dsb	sy
 800684e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006852:	bf00      	nop
 8006854:	3708      	adds	r7, #8
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	20001108 	.word	0x20001108
 8006860:	20000c34 	.word	0x20000c34
 8006864:	20001114 	.word	0x20001114
 8006868:	20001124 	.word	0x20001124
 800686c:	20001110 	.word	0x20001110
 8006870:	20000c38 	.word	0x20000c38
 8006874:	e000ed04 	.word	0xe000ed04

08006878 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006880:	f001 fada 	bl	8007e38 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d102      	bne.n	8006890 <vTaskDelete+0x18>
 800688a:	4b2d      	ldr	r3, [pc, #180]	@ (8006940 <vTaskDelete+0xc8>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	e000      	b.n	8006892 <vTaskDelete+0x1a>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	3304      	adds	r3, #4
 8006898:	4618      	mov	r0, r3
 800689a:	f7ff f909 	bl	8005ab0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d004      	beq.n	80068b0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	3318      	adds	r3, #24
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7ff f900 	bl	8005ab0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80068b0:	4b24      	ldr	r3, [pc, #144]	@ (8006944 <vTaskDelete+0xcc>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	3301      	adds	r3, #1
 80068b6:	4a23      	ldr	r2, [pc, #140]	@ (8006944 <vTaskDelete+0xcc>)
 80068b8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80068ba:	4b21      	ldr	r3, [pc, #132]	@ (8006940 <vTaskDelete+0xc8>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d10b      	bne.n	80068dc <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	3304      	adds	r3, #4
 80068c8:	4619      	mov	r1, r3
 80068ca:	481f      	ldr	r0, [pc, #124]	@ (8006948 <vTaskDelete+0xd0>)
 80068cc:	f7ff f893 	bl	80059f6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80068d0:	4b1e      	ldr	r3, [pc, #120]	@ (800694c <vTaskDelete+0xd4>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3301      	adds	r3, #1
 80068d6:	4a1d      	ldr	r2, [pc, #116]	@ (800694c <vTaskDelete+0xd4>)
 80068d8:	6013      	str	r3, [r2, #0]
 80068da:	e009      	b.n	80068f0 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80068dc:	4b1c      	ldr	r3, [pc, #112]	@ (8006950 <vTaskDelete+0xd8>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	3b01      	subs	r3, #1
 80068e2:	4a1b      	ldr	r2, [pc, #108]	@ (8006950 <vTaskDelete+0xd8>)
 80068e4:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f000 fce6 	bl	80072b8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80068ec:	f000 fd1a 	bl	8007324 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80068f0:	f001 fad4 	bl	8007e9c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80068f4:	4b17      	ldr	r3, [pc, #92]	@ (8006954 <vTaskDelete+0xdc>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d01c      	beq.n	8006936 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80068fc:	4b10      	ldr	r3, [pc, #64]	@ (8006940 <vTaskDelete+0xc8>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	429a      	cmp	r2, r3
 8006904:	d117      	bne.n	8006936 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8006906:	4b14      	ldr	r3, [pc, #80]	@ (8006958 <vTaskDelete+0xe0>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00b      	beq.n	8006926 <vTaskDelete+0xae>
	__asm volatile
 800690e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006912:	f383 8811 	msr	BASEPRI, r3
 8006916:	f3bf 8f6f 	isb	sy
 800691a:	f3bf 8f4f 	dsb	sy
 800691e:	60bb      	str	r3, [r7, #8]
}
 8006920:	bf00      	nop
 8006922:	bf00      	nop
 8006924:	e7fd      	b.n	8006922 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8006926:	4b0d      	ldr	r3, [pc, #52]	@ (800695c <vTaskDelete+0xe4>)
 8006928:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	f3bf 8f4f 	dsb	sy
 8006932:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006936:	bf00      	nop
 8006938:	3710      	adds	r7, #16
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}
 800693e:	bf00      	nop
 8006940:	20000c34 	.word	0x20000c34
 8006944:	20001124 	.word	0x20001124
 8006948:	200010dc 	.word	0x200010dc
 800694c:	200010f0 	.word	0x200010f0
 8006950:	20001108 	.word	0x20001108
 8006954:	20001114 	.word	0x20001114
 8006958:	20001130 	.word	0x20001130
 800695c:	e000ed04 	.word	0xe000ed04

08006960 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006968:	2300      	movs	r3, #0
 800696a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d018      	beq.n	80069a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006972:	4b14      	ldr	r3, [pc, #80]	@ (80069c4 <vTaskDelay+0x64>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00b      	beq.n	8006992 <vTaskDelay+0x32>
	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	60bb      	str	r3, [r7, #8]
}
 800698c:	bf00      	nop
 800698e:	bf00      	nop
 8006990:	e7fd      	b.n	800698e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006992:	f000 f8f3 	bl	8006b7c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006996:	2100      	movs	r1, #0
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 fd71 	bl	8007480 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800699e:	f000 f8fb 	bl	8006b98 <xTaskResumeAll>
 80069a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d107      	bne.n	80069ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80069aa:	4b07      	ldr	r3, [pc, #28]	@ (80069c8 <vTaskDelay+0x68>)
 80069ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069b0:	601a      	str	r2, [r3, #0]
 80069b2:	f3bf 8f4f 	dsb	sy
 80069b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069ba:	bf00      	nop
 80069bc:	3710      	adds	r7, #16
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20001130 	.word	0x20001130
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b088      	sub	sp, #32
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d10b      	bne.n	80069f6 <eTaskGetState+0x2a>
	__asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	60bb      	str	r3, [r7, #8]
}
 80069f0:	bf00      	nop
 80069f2:	bf00      	nop
 80069f4:	e7fd      	b.n	80069f2 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80069f6:	4b24      	ldr	r3, [pc, #144]	@ (8006a88 <eTaskGetState+0xbc>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	69ba      	ldr	r2, [r7, #24]
 80069fc:	429a      	cmp	r2, r3
 80069fe:	d102      	bne.n	8006a06 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8006a00:	2300      	movs	r3, #0
 8006a02:	77fb      	strb	r3, [r7, #31]
 8006a04:	e03a      	b.n	8006a7c <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8006a06:	f001 fa17 	bl	8007e38 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8006a10:	4b1e      	ldr	r3, [pc, #120]	@ (8006a8c <eTaskGetState+0xc0>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8006a16:	4b1e      	ldr	r3, [pc, #120]	@ (8006a90 <eTaskGetState+0xc4>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8006a1c:	f001 fa3e 	bl	8007e9c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8006a20:	697a      	ldr	r2, [r7, #20]
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d003      	beq.n	8006a30 <eTaskGetState+0x64>
 8006a28:	697a      	ldr	r2, [r7, #20]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d102      	bne.n	8006a36 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8006a30:	2302      	movs	r3, #2
 8006a32:	77fb      	strb	r3, [r7, #31]
 8006a34:	e022      	b.n	8006a7c <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	4a16      	ldr	r2, [pc, #88]	@ (8006a94 <eTaskGetState+0xc8>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d112      	bne.n	8006a64 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d10b      	bne.n	8006a5e <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d102      	bne.n	8006a58 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 8006a52:	2302      	movs	r3, #2
 8006a54:	77fb      	strb	r3, [r7, #31]
 8006a56:	e011      	b.n	8006a7c <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8006a58:	2303      	movs	r3, #3
 8006a5a:	77fb      	strb	r3, [r7, #31]
 8006a5c:	e00e      	b.n	8006a7c <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8006a5e:	2302      	movs	r3, #2
 8006a60:	77fb      	strb	r3, [r7, #31]
 8006a62:	e00b      	b.n	8006a7c <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	4a0c      	ldr	r2, [pc, #48]	@ (8006a98 <eTaskGetState+0xcc>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d002      	beq.n	8006a72 <eTaskGetState+0xa6>
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d102      	bne.n	8006a78 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8006a72:	2304      	movs	r3, #4
 8006a74:	77fb      	strb	r3, [r7, #31]
 8006a76:	e001      	b.n	8006a7c <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8006a7c:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3720      	adds	r7, #32
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	20000c34 	.word	0x20000c34
 8006a8c:	200010c0 	.word	0x200010c0
 8006a90:	200010c4 	.word	0x200010c4
 8006a94:	200010f4 	.word	0x200010f4
 8006a98:	200010dc 	.word	0x200010dc

08006a9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b08a      	sub	sp, #40	@ 0x28
 8006aa0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006aaa:	463a      	mov	r2, r7
 8006aac:	1d39      	adds	r1, r7, #4
 8006aae:	f107 0308 	add.w	r3, r7, #8
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7fe ff3e 	bl	8005934 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ab8:	6839      	ldr	r1, [r7, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	9202      	str	r2, [sp, #8]
 8006ac0:	9301      	str	r3, [sp, #4]
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	9300      	str	r3, [sp, #0]
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	460a      	mov	r2, r1
 8006aca:	4924      	ldr	r1, [pc, #144]	@ (8006b5c <vTaskStartScheduler+0xc0>)
 8006acc:	4824      	ldr	r0, [pc, #144]	@ (8006b60 <vTaskStartScheduler+0xc4>)
 8006ace:	f7ff fd13 	bl	80064f8 <xTaskCreateStatic>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	4a23      	ldr	r2, [pc, #140]	@ (8006b64 <vTaskStartScheduler+0xc8>)
 8006ad6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006ad8:	4b22      	ldr	r3, [pc, #136]	@ (8006b64 <vTaskStartScheduler+0xc8>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d002      	beq.n	8006ae6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	617b      	str	r3, [r7, #20]
 8006ae4:	e001      	b.n	8006aea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d102      	bne.n	8006af6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006af0:	f000 fd1a 	bl	8007528 <xTimerCreateTimerTask>
 8006af4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d11b      	bne.n	8006b34 <vTaskStartScheduler+0x98>
	__asm volatile
 8006afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b00:	f383 8811 	msr	BASEPRI, r3
 8006b04:	f3bf 8f6f 	isb	sy
 8006b08:	f3bf 8f4f 	dsb	sy
 8006b0c:	613b      	str	r3, [r7, #16]
}
 8006b0e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006b10:	4b15      	ldr	r3, [pc, #84]	@ (8006b68 <vTaskStartScheduler+0xcc>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	3358      	adds	r3, #88	@ 0x58
 8006b16:	4a15      	ldr	r2, [pc, #84]	@ (8006b6c <vTaskStartScheduler+0xd0>)
 8006b18:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006b1a:	4b15      	ldr	r3, [pc, #84]	@ (8006b70 <vTaskStartScheduler+0xd4>)
 8006b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b20:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006b22:	4b14      	ldr	r3, [pc, #80]	@ (8006b74 <vTaskStartScheduler+0xd8>)
 8006b24:	2201      	movs	r2, #1
 8006b26:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006b28:	4b13      	ldr	r3, [pc, #76]	@ (8006b78 <vTaskStartScheduler+0xdc>)
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006b2e:	f001 f8df 	bl	8007cf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006b32:	e00f      	b.n	8006b54 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b3a:	d10b      	bne.n	8006b54 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b40:	f383 8811 	msr	BASEPRI, r3
 8006b44:	f3bf 8f6f 	isb	sy
 8006b48:	f3bf 8f4f 	dsb	sy
 8006b4c:	60fb      	str	r3, [r7, #12]
}
 8006b4e:	bf00      	nop
 8006b50:	bf00      	nop
 8006b52:	e7fd      	b.n	8006b50 <vTaskStartScheduler+0xb4>
}
 8006b54:	bf00      	nop
 8006b56:	3718      	adds	r7, #24
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	0800b15c 	.word	0x0800b15c
 8006b60:	080071ad 	.word	0x080071ad
 8006b64:	2000112c 	.word	0x2000112c
 8006b68:	20000c34 	.word	0x20000c34
 8006b6c:	2000001c 	.word	0x2000001c
 8006b70:	20001128 	.word	0x20001128
 8006b74:	20001114 	.word	0x20001114
 8006b78:	2000110c 	.word	0x2000110c

08006b7c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006b80:	4b04      	ldr	r3, [pc, #16]	@ (8006b94 <vTaskSuspendAll+0x18>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	3301      	adds	r3, #1
 8006b86:	4a03      	ldr	r2, [pc, #12]	@ (8006b94 <vTaskSuspendAll+0x18>)
 8006b88:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006b8a:	bf00      	nop
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr
 8006b94:	20001130 	.word	0x20001130

08006b98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ba6:	4b42      	ldr	r3, [pc, #264]	@ (8006cb0 <xTaskResumeAll+0x118>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10b      	bne.n	8006bc6 <xTaskResumeAll+0x2e>
	__asm volatile
 8006bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb2:	f383 8811 	msr	BASEPRI, r3
 8006bb6:	f3bf 8f6f 	isb	sy
 8006bba:	f3bf 8f4f 	dsb	sy
 8006bbe:	603b      	str	r3, [r7, #0]
}
 8006bc0:	bf00      	nop
 8006bc2:	bf00      	nop
 8006bc4:	e7fd      	b.n	8006bc2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006bc6:	f001 f937 	bl	8007e38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006bca:	4b39      	ldr	r3, [pc, #228]	@ (8006cb0 <xTaskResumeAll+0x118>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	4a37      	ldr	r2, [pc, #220]	@ (8006cb0 <xTaskResumeAll+0x118>)
 8006bd2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bd4:	4b36      	ldr	r3, [pc, #216]	@ (8006cb0 <xTaskResumeAll+0x118>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d162      	bne.n	8006ca2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006bdc:	4b35      	ldr	r3, [pc, #212]	@ (8006cb4 <xTaskResumeAll+0x11c>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d05e      	beq.n	8006ca2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006be4:	e02f      	b.n	8006c46 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006be6:	4b34      	ldr	r3, [pc, #208]	@ (8006cb8 <xTaskResumeAll+0x120>)
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	3318      	adds	r3, #24
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f7fe ff5c 	bl	8005ab0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	3304      	adds	r3, #4
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7fe ff57 	bl	8005ab0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c06:	4b2d      	ldr	r3, [pc, #180]	@ (8006cbc <xTaskResumeAll+0x124>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d903      	bls.n	8006c16 <xTaskResumeAll+0x7e>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c12:	4a2a      	ldr	r2, [pc, #168]	@ (8006cbc <xTaskResumeAll+0x124>)
 8006c14:	6013      	str	r3, [r2, #0]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c1a:	4613      	mov	r3, r2
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4413      	add	r3, r2
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	4a27      	ldr	r2, [pc, #156]	@ (8006cc0 <xTaskResumeAll+0x128>)
 8006c24:	441a      	add	r2, r3
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	3304      	adds	r3, #4
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	4610      	mov	r0, r2
 8006c2e:	f7fe fee2 	bl	80059f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c36:	4b23      	ldr	r3, [pc, #140]	@ (8006cc4 <xTaskResumeAll+0x12c>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d302      	bcc.n	8006c46 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006c40:	4b21      	ldr	r3, [pc, #132]	@ (8006cc8 <xTaskResumeAll+0x130>)
 8006c42:	2201      	movs	r2, #1
 8006c44:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c46:	4b1c      	ldr	r3, [pc, #112]	@ (8006cb8 <xTaskResumeAll+0x120>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1cb      	bne.n	8006be6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006c54:	f000 fb66 	bl	8007324 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006c58:	4b1c      	ldr	r3, [pc, #112]	@ (8006ccc <xTaskResumeAll+0x134>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d010      	beq.n	8006c86 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006c64:	f000 f846 	bl	8006cf4 <xTaskIncrementTick>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d002      	beq.n	8006c74 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006c6e:	4b16      	ldr	r3, [pc, #88]	@ (8006cc8 <xTaskResumeAll+0x130>)
 8006c70:	2201      	movs	r2, #1
 8006c72:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	3b01      	subs	r3, #1
 8006c78:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d1f1      	bne.n	8006c64 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006c80:	4b12      	ldr	r3, [pc, #72]	@ (8006ccc <xTaskResumeAll+0x134>)
 8006c82:	2200      	movs	r2, #0
 8006c84:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006c86:	4b10      	ldr	r3, [pc, #64]	@ (8006cc8 <xTaskResumeAll+0x130>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d009      	beq.n	8006ca2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006c92:	4b0f      	ldr	r3, [pc, #60]	@ (8006cd0 <xTaskResumeAll+0x138>)
 8006c94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c98:	601a      	str	r2, [r3, #0]
 8006c9a:	f3bf 8f4f 	dsb	sy
 8006c9e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ca2:	f001 f8fb 	bl	8007e9c <vPortExitCritical>

	return xAlreadyYielded;
 8006ca6:	68bb      	ldr	r3, [r7, #8]
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	20001130 	.word	0x20001130
 8006cb4:	20001108 	.word	0x20001108
 8006cb8:	200010c8 	.word	0x200010c8
 8006cbc:	20001110 	.word	0x20001110
 8006cc0:	20000c38 	.word	0x20000c38
 8006cc4:	20000c34 	.word	0x20000c34
 8006cc8:	2000111c 	.word	0x2000111c
 8006ccc:	20001118 	.word	0x20001118
 8006cd0:	e000ed04 	.word	0xe000ed04

08006cd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006cda:	4b05      	ldr	r3, [pc, #20]	@ (8006cf0 <xTaskGetTickCount+0x1c>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ce0:	687b      	ldr	r3, [r7, #4]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	370c      	adds	r7, #12
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	2000110c 	.word	0x2000110c

08006cf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cfe:	4b4f      	ldr	r3, [pc, #316]	@ (8006e3c <xTaskIncrementTick+0x148>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f040 8090 	bne.w	8006e28 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006d08:	4b4d      	ldr	r3, [pc, #308]	@ (8006e40 <xTaskIncrementTick+0x14c>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006d10:	4a4b      	ldr	r2, [pc, #300]	@ (8006e40 <xTaskIncrementTick+0x14c>)
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d121      	bne.n	8006d60 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006d1c:	4b49      	ldr	r3, [pc, #292]	@ (8006e44 <xTaskIncrementTick+0x150>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00b      	beq.n	8006d3e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2a:	f383 8811 	msr	BASEPRI, r3
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f3bf 8f4f 	dsb	sy
 8006d36:	603b      	str	r3, [r7, #0]
}
 8006d38:	bf00      	nop
 8006d3a:	bf00      	nop
 8006d3c:	e7fd      	b.n	8006d3a <xTaskIncrementTick+0x46>
 8006d3e:	4b41      	ldr	r3, [pc, #260]	@ (8006e44 <xTaskIncrementTick+0x150>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	60fb      	str	r3, [r7, #12]
 8006d44:	4b40      	ldr	r3, [pc, #256]	@ (8006e48 <xTaskIncrementTick+0x154>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a3e      	ldr	r2, [pc, #248]	@ (8006e44 <xTaskIncrementTick+0x150>)
 8006d4a:	6013      	str	r3, [r2, #0]
 8006d4c:	4a3e      	ldr	r2, [pc, #248]	@ (8006e48 <xTaskIncrementTick+0x154>)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	4b3e      	ldr	r3, [pc, #248]	@ (8006e4c <xTaskIncrementTick+0x158>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	3301      	adds	r3, #1
 8006d58:	4a3c      	ldr	r2, [pc, #240]	@ (8006e4c <xTaskIncrementTick+0x158>)
 8006d5a:	6013      	str	r3, [r2, #0]
 8006d5c:	f000 fae2 	bl	8007324 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006d60:	4b3b      	ldr	r3, [pc, #236]	@ (8006e50 <xTaskIncrementTick+0x15c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d349      	bcc.n	8006dfe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d6a:	4b36      	ldr	r3, [pc, #216]	@ (8006e44 <xTaskIncrementTick+0x150>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d104      	bne.n	8006d7e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d74:	4b36      	ldr	r3, [pc, #216]	@ (8006e50 <xTaskIncrementTick+0x15c>)
 8006d76:	f04f 32ff 	mov.w	r2, #4294967295
 8006d7a:	601a      	str	r2, [r3, #0]
					break;
 8006d7c:	e03f      	b.n	8006dfe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d7e:	4b31      	ldr	r3, [pc, #196]	@ (8006e44 <xTaskIncrementTick+0x150>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d203      	bcs.n	8006d9e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006d96:	4a2e      	ldr	r2, [pc, #184]	@ (8006e50 <xTaskIncrementTick+0x15c>)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d9c:	e02f      	b.n	8006dfe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	3304      	adds	r3, #4
 8006da2:	4618      	mov	r0, r3
 8006da4:	f7fe fe84 	bl	8005ab0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d004      	beq.n	8006dba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	3318      	adds	r3, #24
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7fe fe7b 	bl	8005ab0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dbe:	4b25      	ldr	r3, [pc, #148]	@ (8006e54 <xTaskIncrementTick+0x160>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d903      	bls.n	8006dce <xTaskIncrementTick+0xda>
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dca:	4a22      	ldr	r2, [pc, #136]	@ (8006e54 <xTaskIncrementTick+0x160>)
 8006dcc:	6013      	str	r3, [r2, #0]
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4413      	add	r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	4a1f      	ldr	r2, [pc, #124]	@ (8006e58 <xTaskIncrementTick+0x164>)
 8006ddc:	441a      	add	r2, r3
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	3304      	adds	r3, #4
 8006de2:	4619      	mov	r1, r3
 8006de4:	4610      	mov	r0, r2
 8006de6:	f7fe fe06 	bl	80059f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dee:	4b1b      	ldr	r3, [pc, #108]	@ (8006e5c <xTaskIncrementTick+0x168>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d3b8      	bcc.n	8006d6a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dfc:	e7b5      	b.n	8006d6a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006dfe:	4b17      	ldr	r3, [pc, #92]	@ (8006e5c <xTaskIncrementTick+0x168>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e04:	4914      	ldr	r1, [pc, #80]	@ (8006e58 <xTaskIncrementTick+0x164>)
 8006e06:	4613      	mov	r3, r2
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	4413      	add	r3, r2
 8006e0c:	009b      	lsls	r3, r3, #2
 8006e0e:	440b      	add	r3, r1
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d901      	bls.n	8006e1a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006e16:	2301      	movs	r3, #1
 8006e18:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006e1a:	4b11      	ldr	r3, [pc, #68]	@ (8006e60 <xTaskIncrementTick+0x16c>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d007      	beq.n	8006e32 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006e22:	2301      	movs	r3, #1
 8006e24:	617b      	str	r3, [r7, #20]
 8006e26:	e004      	b.n	8006e32 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006e28:	4b0e      	ldr	r3, [pc, #56]	@ (8006e64 <xTaskIncrementTick+0x170>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8006e64 <xTaskIncrementTick+0x170>)
 8006e30:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006e32:	697b      	ldr	r3, [r7, #20]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3718      	adds	r7, #24
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	20001130 	.word	0x20001130
 8006e40:	2000110c 	.word	0x2000110c
 8006e44:	200010c0 	.word	0x200010c0
 8006e48:	200010c4 	.word	0x200010c4
 8006e4c:	20001120 	.word	0x20001120
 8006e50:	20001128 	.word	0x20001128
 8006e54:	20001110 	.word	0x20001110
 8006e58:	20000c38 	.word	0x20000c38
 8006e5c:	20000c34 	.word	0x20000c34
 8006e60:	2000111c 	.word	0x2000111c
 8006e64:	20001118 	.word	0x20001118

08006e68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b085      	sub	sp, #20
 8006e6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e6e:	4b2b      	ldr	r3, [pc, #172]	@ (8006f1c <vTaskSwitchContext+0xb4>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006e76:	4b2a      	ldr	r3, [pc, #168]	@ (8006f20 <vTaskSwitchContext+0xb8>)
 8006e78:	2201      	movs	r2, #1
 8006e7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006e7c:	e047      	b.n	8006f0e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006e7e:	4b28      	ldr	r3, [pc, #160]	@ (8006f20 <vTaskSwitchContext+0xb8>)
 8006e80:	2200      	movs	r2, #0
 8006e82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e84:	4b27      	ldr	r3, [pc, #156]	@ (8006f24 <vTaskSwitchContext+0xbc>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	60fb      	str	r3, [r7, #12]
 8006e8a:	e011      	b.n	8006eb0 <vTaskSwitchContext+0x48>
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d10b      	bne.n	8006eaa <vTaskSwitchContext+0x42>
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	607b      	str	r3, [r7, #4]
}
 8006ea4:	bf00      	nop
 8006ea6:	bf00      	nop
 8006ea8:	e7fd      	b.n	8006ea6 <vTaskSwitchContext+0x3e>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	3b01      	subs	r3, #1
 8006eae:	60fb      	str	r3, [r7, #12]
 8006eb0:	491d      	ldr	r1, [pc, #116]	@ (8006f28 <vTaskSwitchContext+0xc0>)
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4413      	add	r3, r2
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	440b      	add	r3, r1
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d0e3      	beq.n	8006e8c <vTaskSwitchContext+0x24>
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4413      	add	r3, r2
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4a16      	ldr	r2, [pc, #88]	@ (8006f28 <vTaskSwitchContext+0xc0>)
 8006ed0:	4413      	add	r3, r2
 8006ed2:	60bb      	str	r3, [r7, #8]
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	685a      	ldr	r2, [r3, #4]
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	605a      	str	r2, [r3, #4]
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	685a      	ldr	r2, [r3, #4]
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d104      	bne.n	8006ef4 <vTaskSwitchContext+0x8c>
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	605a      	str	r2, [r3, #4]
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	4a0c      	ldr	r2, [pc, #48]	@ (8006f2c <vTaskSwitchContext+0xc4>)
 8006efc:	6013      	str	r3, [r2, #0]
 8006efe:	4a09      	ldr	r2, [pc, #36]	@ (8006f24 <vTaskSwitchContext+0xbc>)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006f04:	4b09      	ldr	r3, [pc, #36]	@ (8006f2c <vTaskSwitchContext+0xc4>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	3358      	adds	r3, #88	@ 0x58
 8006f0a:	4a09      	ldr	r2, [pc, #36]	@ (8006f30 <vTaskSwitchContext+0xc8>)
 8006f0c:	6013      	str	r3, [r2, #0]
}
 8006f0e:	bf00      	nop
 8006f10:	3714      	adds	r7, #20
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	20001130 	.word	0x20001130
 8006f20:	2000111c 	.word	0x2000111c
 8006f24:	20001110 	.word	0x20001110
 8006f28:	20000c38 	.word	0x20000c38
 8006f2c:	20000c34 	.word	0x20000c34
 8006f30:	2000001c 	.word	0x2000001c

08006f34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10b      	bne.n	8006f5c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f48:	f383 8811 	msr	BASEPRI, r3
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f3bf 8f4f 	dsb	sy
 8006f54:	60fb      	str	r3, [r7, #12]
}
 8006f56:	bf00      	nop
 8006f58:	bf00      	nop
 8006f5a:	e7fd      	b.n	8006f58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f5c:	4b07      	ldr	r3, [pc, #28]	@ (8006f7c <vTaskPlaceOnEventList+0x48>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3318      	adds	r3, #24
 8006f62:	4619      	mov	r1, r3
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f7fe fd6a 	bl	8005a3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f6a:	2101      	movs	r1, #1
 8006f6c:	6838      	ldr	r0, [r7, #0]
 8006f6e:	f000 fa87 	bl	8007480 <prvAddCurrentTaskToDelayedList>
}
 8006f72:	bf00      	nop
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	20000c34 	.word	0x20000c34

08006f80 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10b      	bne.n	8006faa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f96:	f383 8811 	msr	BASEPRI, r3
 8006f9a:	f3bf 8f6f 	isb	sy
 8006f9e:	f3bf 8f4f 	dsb	sy
 8006fa2:	617b      	str	r3, [r7, #20]
}
 8006fa4:	bf00      	nop
 8006fa6:	bf00      	nop
 8006fa8:	e7fd      	b.n	8006fa6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006faa:	4b0a      	ldr	r3, [pc, #40]	@ (8006fd4 <vTaskPlaceOnEventListRestricted+0x54>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	3318      	adds	r3, #24
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f7fe fd1f 	bl	80059f6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d002      	beq.n	8006fc4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8006fc2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006fc4:	6879      	ldr	r1, [r7, #4]
 8006fc6:	68b8      	ldr	r0, [r7, #8]
 8006fc8:	f000 fa5a 	bl	8007480 <prvAddCurrentTaskToDelayedList>
	}
 8006fcc:	bf00      	nop
 8006fce:	3718      	adds	r7, #24
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	20000c34 	.word	0x20000c34

08006fd8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10b      	bne.n	8007006 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff2:	f383 8811 	msr	BASEPRI, r3
 8006ff6:	f3bf 8f6f 	isb	sy
 8006ffa:	f3bf 8f4f 	dsb	sy
 8006ffe:	60fb      	str	r3, [r7, #12]
}
 8007000:	bf00      	nop
 8007002:	bf00      	nop
 8007004:	e7fd      	b.n	8007002 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	3318      	adds	r3, #24
 800700a:	4618      	mov	r0, r3
 800700c:	f7fe fd50 	bl	8005ab0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007010:	4b1d      	ldr	r3, [pc, #116]	@ (8007088 <xTaskRemoveFromEventList+0xb0>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d11d      	bne.n	8007054 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	3304      	adds	r3, #4
 800701c:	4618      	mov	r0, r3
 800701e:	f7fe fd47 	bl	8005ab0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007026:	4b19      	ldr	r3, [pc, #100]	@ (800708c <xTaskRemoveFromEventList+0xb4>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	429a      	cmp	r2, r3
 800702c:	d903      	bls.n	8007036 <xTaskRemoveFromEventList+0x5e>
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007032:	4a16      	ldr	r2, [pc, #88]	@ (800708c <xTaskRemoveFromEventList+0xb4>)
 8007034:	6013      	str	r3, [r2, #0]
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800703a:	4613      	mov	r3, r2
 800703c:	009b      	lsls	r3, r3, #2
 800703e:	4413      	add	r3, r2
 8007040:	009b      	lsls	r3, r3, #2
 8007042:	4a13      	ldr	r2, [pc, #76]	@ (8007090 <xTaskRemoveFromEventList+0xb8>)
 8007044:	441a      	add	r2, r3
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	3304      	adds	r3, #4
 800704a:	4619      	mov	r1, r3
 800704c:	4610      	mov	r0, r2
 800704e:	f7fe fcd2 	bl	80059f6 <vListInsertEnd>
 8007052:	e005      	b.n	8007060 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	3318      	adds	r3, #24
 8007058:	4619      	mov	r1, r3
 800705a:	480e      	ldr	r0, [pc, #56]	@ (8007094 <xTaskRemoveFromEventList+0xbc>)
 800705c:	f7fe fccb 	bl	80059f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007064:	4b0c      	ldr	r3, [pc, #48]	@ (8007098 <xTaskRemoveFromEventList+0xc0>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800706a:	429a      	cmp	r2, r3
 800706c:	d905      	bls.n	800707a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800706e:	2301      	movs	r3, #1
 8007070:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007072:	4b0a      	ldr	r3, [pc, #40]	@ (800709c <xTaskRemoveFromEventList+0xc4>)
 8007074:	2201      	movs	r2, #1
 8007076:	601a      	str	r2, [r3, #0]
 8007078:	e001      	b.n	800707e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800707a:	2300      	movs	r3, #0
 800707c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800707e:	697b      	ldr	r3, [r7, #20]
}
 8007080:	4618      	mov	r0, r3
 8007082:	3718      	adds	r7, #24
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	20001130 	.word	0x20001130
 800708c:	20001110 	.word	0x20001110
 8007090:	20000c38 	.word	0x20000c38
 8007094:	200010c8 	.word	0x200010c8
 8007098:	20000c34 	.word	0x20000c34
 800709c:	2000111c 	.word	0x2000111c

080070a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80070a0:	b480      	push	{r7}
 80070a2:	b083      	sub	sp, #12
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80070a8:	4b06      	ldr	r3, [pc, #24]	@ (80070c4 <vTaskInternalSetTimeOutState+0x24>)
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80070b0:	4b05      	ldr	r3, [pc, #20]	@ (80070c8 <vTaskInternalSetTimeOutState+0x28>)
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	605a      	str	r2, [r3, #4]
}
 80070b8:	bf00      	nop
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr
 80070c4:	20001120 	.word	0x20001120
 80070c8:	2000110c 	.word	0x2000110c

080070cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b088      	sub	sp, #32
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10b      	bne.n	80070f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	613b      	str	r3, [r7, #16]
}
 80070ee:	bf00      	nop
 80070f0:	bf00      	nop
 80070f2:	e7fd      	b.n	80070f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10b      	bne.n	8007112 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80070fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070fe:	f383 8811 	msr	BASEPRI, r3
 8007102:	f3bf 8f6f 	isb	sy
 8007106:	f3bf 8f4f 	dsb	sy
 800710a:	60fb      	str	r3, [r7, #12]
}
 800710c:	bf00      	nop
 800710e:	bf00      	nop
 8007110:	e7fd      	b.n	800710e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007112:	f000 fe91 	bl	8007e38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007116:	4b1d      	ldr	r3, [pc, #116]	@ (800718c <xTaskCheckForTimeOut+0xc0>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	69ba      	ldr	r2, [r7, #24]
 8007122:	1ad3      	subs	r3, r2, r3
 8007124:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800712e:	d102      	bne.n	8007136 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007130:	2300      	movs	r3, #0
 8007132:	61fb      	str	r3, [r7, #28]
 8007134:	e023      	b.n	800717e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	4b15      	ldr	r3, [pc, #84]	@ (8007190 <xTaskCheckForTimeOut+0xc4>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	429a      	cmp	r2, r3
 8007140:	d007      	beq.n	8007152 <xTaskCheckForTimeOut+0x86>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	69ba      	ldr	r2, [r7, #24]
 8007148:	429a      	cmp	r2, r3
 800714a:	d302      	bcc.n	8007152 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800714c:	2301      	movs	r3, #1
 800714e:	61fb      	str	r3, [r7, #28]
 8007150:	e015      	b.n	800717e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	429a      	cmp	r2, r3
 800715a:	d20b      	bcs.n	8007174 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	1ad2      	subs	r2, r2, r3
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f7ff ff99 	bl	80070a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800716e:	2300      	movs	r3, #0
 8007170:	61fb      	str	r3, [r7, #28]
 8007172:	e004      	b.n	800717e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	2200      	movs	r2, #0
 8007178:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800717a:	2301      	movs	r3, #1
 800717c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800717e:	f000 fe8d 	bl	8007e9c <vPortExitCritical>

	return xReturn;
 8007182:	69fb      	ldr	r3, [r7, #28]
}
 8007184:	4618      	mov	r0, r3
 8007186:	3720      	adds	r7, #32
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}
 800718c:	2000110c 	.word	0x2000110c
 8007190:	20001120 	.word	0x20001120

08007194 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007194:	b480      	push	{r7}
 8007196:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007198:	4b03      	ldr	r3, [pc, #12]	@ (80071a8 <vTaskMissedYield+0x14>)
 800719a:	2201      	movs	r2, #1
 800719c:	601a      	str	r2, [r3, #0]
}
 800719e:	bf00      	nop
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr
 80071a8:	2000111c 	.word	0x2000111c

080071ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b082      	sub	sp, #8
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071b4:	f000 f852 	bl	800725c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071b8:	4b06      	ldr	r3, [pc, #24]	@ (80071d4 <prvIdleTask+0x28>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d9f9      	bls.n	80071b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80071c0:	4b05      	ldr	r3, [pc, #20]	@ (80071d8 <prvIdleTask+0x2c>)
 80071c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071c6:	601a      	str	r2, [r3, #0]
 80071c8:	f3bf 8f4f 	dsb	sy
 80071cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80071d0:	e7f0      	b.n	80071b4 <prvIdleTask+0x8>
 80071d2:	bf00      	nop
 80071d4:	20000c38 	.word	0x20000c38
 80071d8:	e000ed04 	.word	0xe000ed04

080071dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071e2:	2300      	movs	r3, #0
 80071e4:	607b      	str	r3, [r7, #4]
 80071e6:	e00c      	b.n	8007202 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	4613      	mov	r3, r2
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4413      	add	r3, r2
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	4a12      	ldr	r2, [pc, #72]	@ (800723c <prvInitialiseTaskLists+0x60>)
 80071f4:	4413      	add	r3, r2
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7fe fbd0 	bl	800599c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	3301      	adds	r3, #1
 8007200:	607b      	str	r3, [r7, #4]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2b37      	cmp	r3, #55	@ 0x37
 8007206:	d9ef      	bls.n	80071e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007208:	480d      	ldr	r0, [pc, #52]	@ (8007240 <prvInitialiseTaskLists+0x64>)
 800720a:	f7fe fbc7 	bl	800599c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800720e:	480d      	ldr	r0, [pc, #52]	@ (8007244 <prvInitialiseTaskLists+0x68>)
 8007210:	f7fe fbc4 	bl	800599c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007214:	480c      	ldr	r0, [pc, #48]	@ (8007248 <prvInitialiseTaskLists+0x6c>)
 8007216:	f7fe fbc1 	bl	800599c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800721a:	480c      	ldr	r0, [pc, #48]	@ (800724c <prvInitialiseTaskLists+0x70>)
 800721c:	f7fe fbbe 	bl	800599c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007220:	480b      	ldr	r0, [pc, #44]	@ (8007250 <prvInitialiseTaskLists+0x74>)
 8007222:	f7fe fbbb 	bl	800599c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007226:	4b0b      	ldr	r3, [pc, #44]	@ (8007254 <prvInitialiseTaskLists+0x78>)
 8007228:	4a05      	ldr	r2, [pc, #20]	@ (8007240 <prvInitialiseTaskLists+0x64>)
 800722a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800722c:	4b0a      	ldr	r3, [pc, #40]	@ (8007258 <prvInitialiseTaskLists+0x7c>)
 800722e:	4a05      	ldr	r2, [pc, #20]	@ (8007244 <prvInitialiseTaskLists+0x68>)
 8007230:	601a      	str	r2, [r3, #0]
}
 8007232:	bf00      	nop
 8007234:	3708      	adds	r7, #8
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	20000c38 	.word	0x20000c38
 8007240:	20001098 	.word	0x20001098
 8007244:	200010ac 	.word	0x200010ac
 8007248:	200010c8 	.word	0x200010c8
 800724c:	200010dc 	.word	0x200010dc
 8007250:	200010f4 	.word	0x200010f4
 8007254:	200010c0 	.word	0x200010c0
 8007258:	200010c4 	.word	0x200010c4

0800725c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007262:	e019      	b.n	8007298 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007264:	f000 fde8 	bl	8007e38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007268:	4b10      	ldr	r3, [pc, #64]	@ (80072ac <prvCheckTasksWaitingTermination+0x50>)
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	3304      	adds	r3, #4
 8007274:	4618      	mov	r0, r3
 8007276:	f7fe fc1b 	bl	8005ab0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800727a:	4b0d      	ldr	r3, [pc, #52]	@ (80072b0 <prvCheckTasksWaitingTermination+0x54>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	3b01      	subs	r3, #1
 8007280:	4a0b      	ldr	r2, [pc, #44]	@ (80072b0 <prvCheckTasksWaitingTermination+0x54>)
 8007282:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007284:	4b0b      	ldr	r3, [pc, #44]	@ (80072b4 <prvCheckTasksWaitingTermination+0x58>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	3b01      	subs	r3, #1
 800728a:	4a0a      	ldr	r2, [pc, #40]	@ (80072b4 <prvCheckTasksWaitingTermination+0x58>)
 800728c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800728e:	f000 fe05 	bl	8007e9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f810 	bl	80072b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007298:	4b06      	ldr	r3, [pc, #24]	@ (80072b4 <prvCheckTasksWaitingTermination+0x58>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d1e1      	bne.n	8007264 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	3708      	adds	r7, #8
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	200010dc 	.word	0x200010dc
 80072b0:	20001108 	.word	0x20001108
 80072b4:	200010f0 	.word	0x200010f0

080072b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	3358      	adds	r3, #88	@ 0x58
 80072c4:	4618      	mov	r0, r3
 80072c6:	f001 ff43 	bl	8009150 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d108      	bne.n	80072e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072d8:	4618      	mov	r0, r3
 80072da:	f000 ff9d 	bl	8008218 <vPortFree>
				vPortFree( pxTCB );
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 ff9a 	bl	8008218 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80072e4:	e019      	b.n	800731a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d103      	bne.n	80072f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 ff91 	bl	8008218 <vPortFree>
	}
 80072f6:	e010      	b.n	800731a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d00b      	beq.n	800731a <prvDeleteTCB+0x62>
	__asm volatile
 8007302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007306:	f383 8811 	msr	BASEPRI, r3
 800730a:	f3bf 8f6f 	isb	sy
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	60fb      	str	r3, [r7, #12]
}
 8007314:	bf00      	nop
 8007316:	bf00      	nop
 8007318:	e7fd      	b.n	8007316 <prvDeleteTCB+0x5e>
	}
 800731a:	bf00      	nop
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
	...

08007324 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800732a:	4b0c      	ldr	r3, [pc, #48]	@ (800735c <prvResetNextTaskUnblockTime+0x38>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d104      	bne.n	800733e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007334:	4b0a      	ldr	r3, [pc, #40]	@ (8007360 <prvResetNextTaskUnblockTime+0x3c>)
 8007336:	f04f 32ff 	mov.w	r2, #4294967295
 800733a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800733c:	e008      	b.n	8007350 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800733e:	4b07      	ldr	r3, [pc, #28]	@ (800735c <prvResetNextTaskUnblockTime+0x38>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	4a04      	ldr	r2, [pc, #16]	@ (8007360 <prvResetNextTaskUnblockTime+0x3c>)
 800734e:	6013      	str	r3, [r2, #0]
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr
 800735c:	200010c0 	.word	0x200010c0
 8007360:	20001128 	.word	0x20001128

08007364 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800736a:	4b0b      	ldr	r3, [pc, #44]	@ (8007398 <xTaskGetSchedulerState+0x34>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d102      	bne.n	8007378 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007372:	2301      	movs	r3, #1
 8007374:	607b      	str	r3, [r7, #4]
 8007376:	e008      	b.n	800738a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007378:	4b08      	ldr	r3, [pc, #32]	@ (800739c <xTaskGetSchedulerState+0x38>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d102      	bne.n	8007386 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007380:	2302      	movs	r3, #2
 8007382:	607b      	str	r3, [r7, #4]
 8007384:	e001      	b.n	800738a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007386:	2300      	movs	r3, #0
 8007388:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800738a:	687b      	ldr	r3, [r7, #4]
	}
 800738c:	4618      	mov	r0, r3
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	20001114 	.word	0x20001114
 800739c:	20001130 	.word	0x20001130

080073a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80073ac:	2300      	movs	r3, #0
 80073ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d058      	beq.n	8007468 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80073b6:	4b2f      	ldr	r3, [pc, #188]	@ (8007474 <xTaskPriorityDisinherit+0xd4>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	693a      	ldr	r2, [r7, #16]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d00b      	beq.n	80073d8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80073c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c4:	f383 8811 	msr	BASEPRI, r3
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f3bf 8f4f 	dsb	sy
 80073d0:	60fb      	str	r3, [r7, #12]
}
 80073d2:	bf00      	nop
 80073d4:	bf00      	nop
 80073d6:	e7fd      	b.n	80073d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d10b      	bne.n	80073f8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80073e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e4:	f383 8811 	msr	BASEPRI, r3
 80073e8:	f3bf 8f6f 	isb	sy
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	60bb      	str	r3, [r7, #8]
}
 80073f2:	bf00      	nop
 80073f4:	bf00      	nop
 80073f6:	e7fd      	b.n	80073f4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073fc:	1e5a      	subs	r2, r3, #1
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	655a      	str	r2, [r3, #84]	@ 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800740a:	429a      	cmp	r2, r3
 800740c:	d02c      	beq.n	8007468 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007412:	2b00      	cmp	r3, #0
 8007414:	d128      	bne.n	8007468 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	3304      	adds	r3, #4
 800741a:	4618      	mov	r0, r3
 800741c:	f7fe fb48 	bl	8005ab0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007438:	4b0f      	ldr	r3, [pc, #60]	@ (8007478 <xTaskPriorityDisinherit+0xd8>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	429a      	cmp	r2, r3
 800743e:	d903      	bls.n	8007448 <xTaskPriorityDisinherit+0xa8>
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007444:	4a0c      	ldr	r2, [pc, #48]	@ (8007478 <xTaskPriorityDisinherit+0xd8>)
 8007446:	6013      	str	r3, [r2, #0]
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800744c:	4613      	mov	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	4a09      	ldr	r2, [pc, #36]	@ (800747c <xTaskPriorityDisinherit+0xdc>)
 8007456:	441a      	add	r2, r3
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	3304      	adds	r3, #4
 800745c:	4619      	mov	r1, r3
 800745e:	4610      	mov	r0, r2
 8007460:	f7fe fac9 	bl	80059f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007464:	2301      	movs	r3, #1
 8007466:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007468:	697b      	ldr	r3, [r7, #20]
	}
 800746a:	4618      	mov	r0, r3
 800746c:	3718      	adds	r7, #24
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
 8007472:	bf00      	nop
 8007474:	20000c34 	.word	0x20000c34
 8007478:	20001110 	.word	0x20001110
 800747c:	20000c38 	.word	0x20000c38

08007480 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800748a:	4b21      	ldr	r3, [pc, #132]	@ (8007510 <prvAddCurrentTaskToDelayedList+0x90>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007490:	4b20      	ldr	r3, [pc, #128]	@ (8007514 <prvAddCurrentTaskToDelayedList+0x94>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	3304      	adds	r3, #4
 8007496:	4618      	mov	r0, r3
 8007498:	f7fe fb0a 	bl	8005ab0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a2:	d10a      	bne.n	80074ba <prvAddCurrentTaskToDelayedList+0x3a>
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d007      	beq.n	80074ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074aa:	4b1a      	ldr	r3, [pc, #104]	@ (8007514 <prvAddCurrentTaskToDelayedList+0x94>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	3304      	adds	r3, #4
 80074b0:	4619      	mov	r1, r3
 80074b2:	4819      	ldr	r0, [pc, #100]	@ (8007518 <prvAddCurrentTaskToDelayedList+0x98>)
 80074b4:	f7fe fa9f 	bl	80059f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80074b8:	e026      	b.n	8007508 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074ba:	68fa      	ldr	r2, [r7, #12]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4413      	add	r3, r2
 80074c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074c2:	4b14      	ldr	r3, [pc, #80]	@ (8007514 <prvAddCurrentTaskToDelayedList+0x94>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80074ca:	68ba      	ldr	r2, [r7, #8]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d209      	bcs.n	80074e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074d2:	4b12      	ldr	r3, [pc, #72]	@ (800751c <prvAddCurrentTaskToDelayedList+0x9c>)
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007514 <prvAddCurrentTaskToDelayedList+0x94>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	3304      	adds	r3, #4
 80074dc:	4619      	mov	r1, r3
 80074de:	4610      	mov	r0, r2
 80074e0:	f7fe faad 	bl	8005a3e <vListInsert>
}
 80074e4:	e010      	b.n	8007508 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074e6:	4b0e      	ldr	r3, [pc, #56]	@ (8007520 <prvAddCurrentTaskToDelayedList+0xa0>)
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	4b0a      	ldr	r3, [pc, #40]	@ (8007514 <prvAddCurrentTaskToDelayedList+0x94>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	3304      	adds	r3, #4
 80074f0:	4619      	mov	r1, r3
 80074f2:	4610      	mov	r0, r2
 80074f4:	f7fe faa3 	bl	8005a3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80074f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007524 <prvAddCurrentTaskToDelayedList+0xa4>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	68ba      	ldr	r2, [r7, #8]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d202      	bcs.n	8007508 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007502:	4a08      	ldr	r2, [pc, #32]	@ (8007524 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	6013      	str	r3, [r2, #0]
}
 8007508:	bf00      	nop
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	2000110c 	.word	0x2000110c
 8007514:	20000c34 	.word	0x20000c34
 8007518:	200010f4 	.word	0x200010f4
 800751c:	200010c4 	.word	0x200010c4
 8007520:	200010c0 	.word	0x200010c0
 8007524:	20001128 	.word	0x20001128

08007528 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b08a      	sub	sp, #40	@ 0x28
 800752c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800752e:	2300      	movs	r3, #0
 8007530:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007532:	f000 fb13 	bl	8007b5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007536:	4b1d      	ldr	r3, [pc, #116]	@ (80075ac <xTimerCreateTimerTask+0x84>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d021      	beq.n	8007582 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800753e:	2300      	movs	r3, #0
 8007540:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007542:	2300      	movs	r3, #0
 8007544:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007546:	1d3a      	adds	r2, r7, #4
 8007548:	f107 0108 	add.w	r1, r7, #8
 800754c:	f107 030c 	add.w	r3, r7, #12
 8007550:	4618      	mov	r0, r3
 8007552:	f7fe fa09 	bl	8005968 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007556:	6879      	ldr	r1, [r7, #4]
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	68fa      	ldr	r2, [r7, #12]
 800755c:	9202      	str	r2, [sp, #8]
 800755e:	9301      	str	r3, [sp, #4]
 8007560:	2302      	movs	r3, #2
 8007562:	9300      	str	r3, [sp, #0]
 8007564:	2300      	movs	r3, #0
 8007566:	460a      	mov	r2, r1
 8007568:	4911      	ldr	r1, [pc, #68]	@ (80075b0 <xTimerCreateTimerTask+0x88>)
 800756a:	4812      	ldr	r0, [pc, #72]	@ (80075b4 <xTimerCreateTimerTask+0x8c>)
 800756c:	f7fe ffc4 	bl	80064f8 <xTaskCreateStatic>
 8007570:	4603      	mov	r3, r0
 8007572:	4a11      	ldr	r2, [pc, #68]	@ (80075b8 <xTimerCreateTimerTask+0x90>)
 8007574:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007576:	4b10      	ldr	r3, [pc, #64]	@ (80075b8 <xTimerCreateTimerTask+0x90>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d001      	beq.n	8007582 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800757e:	2301      	movs	r3, #1
 8007580:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10b      	bne.n	80075a0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758c:	f383 8811 	msr	BASEPRI, r3
 8007590:	f3bf 8f6f 	isb	sy
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	613b      	str	r3, [r7, #16]
}
 800759a:	bf00      	nop
 800759c:	bf00      	nop
 800759e:	e7fd      	b.n	800759c <xTimerCreateTimerTask+0x74>
	return xReturn;
 80075a0:	697b      	ldr	r3, [r7, #20]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3718      	adds	r7, #24
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	20001164 	.word	0x20001164
 80075b0:	0800b164 	.word	0x0800b164
 80075b4:	080076f5 	.word	0x080076f5
 80075b8:	20001168 	.word	0x20001168

080075bc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b08a      	sub	sp, #40	@ 0x28
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	607a      	str	r2, [r7, #4]
 80075c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80075ca:	2300      	movs	r3, #0
 80075cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d10b      	bne.n	80075ec <xTimerGenericCommand+0x30>
	__asm volatile
 80075d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d8:	f383 8811 	msr	BASEPRI, r3
 80075dc:	f3bf 8f6f 	isb	sy
 80075e0:	f3bf 8f4f 	dsb	sy
 80075e4:	623b      	str	r3, [r7, #32]
}
 80075e6:	bf00      	nop
 80075e8:	bf00      	nop
 80075ea:	e7fd      	b.n	80075e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80075ec:	4b19      	ldr	r3, [pc, #100]	@ (8007654 <xTimerGenericCommand+0x98>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d02a      	beq.n	800764a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	2b05      	cmp	r3, #5
 8007604:	dc18      	bgt.n	8007638 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007606:	f7ff fead 	bl	8007364 <xTaskGetSchedulerState>
 800760a:	4603      	mov	r3, r0
 800760c:	2b02      	cmp	r3, #2
 800760e:	d109      	bne.n	8007624 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007610:	4b10      	ldr	r3, [pc, #64]	@ (8007654 <xTimerGenericCommand+0x98>)
 8007612:	6818      	ldr	r0, [r3, #0]
 8007614:	f107 0110 	add.w	r1, r7, #16
 8007618:	2300      	movs	r3, #0
 800761a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800761c:	f7fe fb7c 	bl	8005d18 <xQueueGenericSend>
 8007620:	6278      	str	r0, [r7, #36]	@ 0x24
 8007622:	e012      	b.n	800764a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007624:	4b0b      	ldr	r3, [pc, #44]	@ (8007654 <xTimerGenericCommand+0x98>)
 8007626:	6818      	ldr	r0, [r3, #0]
 8007628:	f107 0110 	add.w	r1, r7, #16
 800762c:	2300      	movs	r3, #0
 800762e:	2200      	movs	r2, #0
 8007630:	f7fe fb72 	bl	8005d18 <xQueueGenericSend>
 8007634:	6278      	str	r0, [r7, #36]	@ 0x24
 8007636:	e008      	b.n	800764a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007638:	4b06      	ldr	r3, [pc, #24]	@ (8007654 <xTimerGenericCommand+0x98>)
 800763a:	6818      	ldr	r0, [r3, #0]
 800763c:	f107 0110 	add.w	r1, r7, #16
 8007640:	2300      	movs	r3, #0
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	f7fe fc6a 	bl	8005f1c <xQueueGenericSendFromISR>
 8007648:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800764a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800764c:	4618      	mov	r0, r3
 800764e:	3728      	adds	r7, #40	@ 0x28
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}
 8007654:	20001164 	.word	0x20001164

08007658 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b088      	sub	sp, #32
 800765c:	af02      	add	r7, sp, #8
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007662:	4b23      	ldr	r3, [pc, #140]	@ (80076f0 <prvProcessExpiredTimer+0x98>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	3304      	adds	r3, #4
 8007670:	4618      	mov	r0, r3
 8007672:	f7fe fa1d 	bl	8005ab0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800767c:	f003 0304 	and.w	r3, r3, #4
 8007680:	2b00      	cmp	r3, #0
 8007682:	d023      	beq.n	80076cc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	699a      	ldr	r2, [r3, #24]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	18d1      	adds	r1, r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	6978      	ldr	r0, [r7, #20]
 8007692:	f000 f8d5 	bl	8007840 <prvInsertTimerInActiveList>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d020      	beq.n	80076de <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800769c:	2300      	movs	r3, #0
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	2300      	movs	r3, #0
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	2100      	movs	r1, #0
 80076a6:	6978      	ldr	r0, [r7, #20]
 80076a8:	f7ff ff88 	bl	80075bc <xTimerGenericCommand>
 80076ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d114      	bne.n	80076de <prvProcessExpiredTimer+0x86>
	__asm volatile
 80076b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b8:	f383 8811 	msr	BASEPRI, r3
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	60fb      	str	r3, [r7, #12]
}
 80076c6:	bf00      	nop
 80076c8:	bf00      	nop
 80076ca:	e7fd      	b.n	80076c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076d2:	f023 0301 	bic.w	r3, r3, #1
 80076d6:	b2da      	uxtb	r2, r3
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	6a1b      	ldr	r3, [r3, #32]
 80076e2:	6978      	ldr	r0, [r7, #20]
 80076e4:	4798      	blx	r3
}
 80076e6:	bf00      	nop
 80076e8:	3718      	adds	r7, #24
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	bf00      	nop
 80076f0:	2000115c 	.word	0x2000115c

080076f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80076fc:	f107 0308 	add.w	r3, r7, #8
 8007700:	4618      	mov	r0, r3
 8007702:	f000 f859 	bl	80077b8 <prvGetNextExpireTime>
 8007706:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	4619      	mov	r1, r3
 800770c:	68f8      	ldr	r0, [r7, #12]
 800770e:	f000 f805 	bl	800771c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007712:	f000 f8d7 	bl	80078c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007716:	bf00      	nop
 8007718:	e7f0      	b.n	80076fc <prvTimerTask+0x8>
	...

0800771c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007726:	f7ff fa29 	bl	8006b7c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800772a:	f107 0308 	add.w	r3, r7, #8
 800772e:	4618      	mov	r0, r3
 8007730:	f000 f866 	bl	8007800 <prvSampleTimeNow>
 8007734:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d130      	bne.n	800779e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10a      	bne.n	8007758 <prvProcessTimerOrBlockTask+0x3c>
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	429a      	cmp	r2, r3
 8007748:	d806      	bhi.n	8007758 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800774a:	f7ff fa25 	bl	8006b98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800774e:	68f9      	ldr	r1, [r7, #12]
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f7ff ff81 	bl	8007658 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007756:	e024      	b.n	80077a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d008      	beq.n	8007770 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800775e:	4b13      	ldr	r3, [pc, #76]	@ (80077ac <prvProcessTimerOrBlockTask+0x90>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d101      	bne.n	800776c <prvProcessTimerOrBlockTask+0x50>
 8007768:	2301      	movs	r3, #1
 800776a:	e000      	b.n	800776e <prvProcessTimerOrBlockTask+0x52>
 800776c:	2300      	movs	r3, #0
 800776e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007770:	4b0f      	ldr	r3, [pc, #60]	@ (80077b0 <prvProcessTimerOrBlockTask+0x94>)
 8007772:	6818      	ldr	r0, [r3, #0]
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	1ad3      	subs	r3, r2, r3
 800777a:	683a      	ldr	r2, [r7, #0]
 800777c:	4619      	mov	r1, r3
 800777e:	f7fe fe87 	bl	8006490 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007782:	f7ff fa09 	bl	8006b98 <xTaskResumeAll>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d10a      	bne.n	80077a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800778c:	4b09      	ldr	r3, [pc, #36]	@ (80077b4 <prvProcessTimerOrBlockTask+0x98>)
 800778e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007792:	601a      	str	r2, [r3, #0]
 8007794:	f3bf 8f4f 	dsb	sy
 8007798:	f3bf 8f6f 	isb	sy
}
 800779c:	e001      	b.n	80077a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800779e:	f7ff f9fb 	bl	8006b98 <xTaskResumeAll>
}
 80077a2:	bf00      	nop
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	20001160 	.word	0x20001160
 80077b0:	20001164 	.word	0x20001164
 80077b4:	e000ed04 	.word	0xe000ed04

080077b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80077c0:	4b0e      	ldr	r3, [pc, #56]	@ (80077fc <prvGetNextExpireTime+0x44>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d101      	bne.n	80077ce <prvGetNextExpireTime+0x16>
 80077ca:	2201      	movs	r2, #1
 80077cc:	e000      	b.n	80077d0 <prvGetNextExpireTime+0x18>
 80077ce:	2200      	movs	r2, #0
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d105      	bne.n	80077e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80077dc:	4b07      	ldr	r3, [pc, #28]	@ (80077fc <prvGetNextExpireTime+0x44>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	60fb      	str	r3, [r7, #12]
 80077e6:	e001      	b.n	80077ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80077e8:	2300      	movs	r3, #0
 80077ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80077ec:	68fb      	ldr	r3, [r7, #12]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3714      	adds	r7, #20
 80077f2:	46bd      	mov	sp, r7
 80077f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop
 80077fc:	2000115c 	.word	0x2000115c

08007800 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007808:	f7ff fa64 	bl	8006cd4 <xTaskGetTickCount>
 800780c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800780e:	4b0b      	ldr	r3, [pc, #44]	@ (800783c <prvSampleTimeNow+0x3c>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	429a      	cmp	r2, r3
 8007816:	d205      	bcs.n	8007824 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007818:	f000 f93a 	bl	8007a90 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	601a      	str	r2, [r3, #0]
 8007822:	e002      	b.n	800782a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800782a:	4a04      	ldr	r2, [pc, #16]	@ (800783c <prvSampleTimeNow+0x3c>)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007830:	68fb      	ldr	r3, [r7, #12]
}
 8007832:	4618      	mov	r0, r3
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	2000116c 	.word	0x2000116c

08007840 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b086      	sub	sp, #24
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	60b9      	str	r1, [r7, #8]
 800784a:	607a      	str	r2, [r7, #4]
 800784c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800784e:	2300      	movs	r3, #0
 8007850:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	68ba      	ldr	r2, [r7, #8]
 8007856:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	429a      	cmp	r2, r3
 8007864:	d812      	bhi.n	800788c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	1ad2      	subs	r2, r2, r3
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	699b      	ldr	r3, [r3, #24]
 8007870:	429a      	cmp	r2, r3
 8007872:	d302      	bcc.n	800787a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007874:	2301      	movs	r3, #1
 8007876:	617b      	str	r3, [r7, #20]
 8007878:	e01b      	b.n	80078b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800787a:	4b10      	ldr	r3, [pc, #64]	@ (80078bc <prvInsertTimerInActiveList+0x7c>)
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	3304      	adds	r3, #4
 8007882:	4619      	mov	r1, r3
 8007884:	4610      	mov	r0, r2
 8007886:	f7fe f8da 	bl	8005a3e <vListInsert>
 800788a:	e012      	b.n	80078b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	429a      	cmp	r2, r3
 8007892:	d206      	bcs.n	80078a2 <prvInsertTimerInActiveList+0x62>
 8007894:	68ba      	ldr	r2, [r7, #8]
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	429a      	cmp	r2, r3
 800789a:	d302      	bcc.n	80078a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800789c:	2301      	movs	r3, #1
 800789e:	617b      	str	r3, [r7, #20]
 80078a0:	e007      	b.n	80078b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078a2:	4b07      	ldr	r3, [pc, #28]	@ (80078c0 <prvInsertTimerInActiveList+0x80>)
 80078a4:	681a      	ldr	r2, [r3, #0]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	3304      	adds	r3, #4
 80078aa:	4619      	mov	r1, r3
 80078ac:	4610      	mov	r0, r2
 80078ae:	f7fe f8c6 	bl	8005a3e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80078b2:	697b      	ldr	r3, [r7, #20]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3718      	adds	r7, #24
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}
 80078bc:	20001160 	.word	0x20001160
 80078c0:	2000115c 	.word	0x2000115c

080078c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b08e      	sub	sp, #56	@ 0x38
 80078c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80078ca:	e0ce      	b.n	8007a6a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	da19      	bge.n	8007906 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80078d2:	1d3b      	adds	r3, r7, #4
 80078d4:	3304      	adds	r3, #4
 80078d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80078d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10b      	bne.n	80078f6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80078de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e2:	f383 8811 	msr	BASEPRI, r3
 80078e6:	f3bf 8f6f 	isb	sy
 80078ea:	f3bf 8f4f 	dsb	sy
 80078ee:	61fb      	str	r3, [r7, #28]
}
 80078f0:	bf00      	nop
 80078f2:	bf00      	nop
 80078f4:	e7fd      	b.n	80078f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80078f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078fc:	6850      	ldr	r0, [r2, #4]
 80078fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007900:	6892      	ldr	r2, [r2, #8]
 8007902:	4611      	mov	r1, r2
 8007904:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	f2c0 80ae 	blt.w	8007a6a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d004      	beq.n	8007924 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800791a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800791c:	3304      	adds	r3, #4
 800791e:	4618      	mov	r0, r3
 8007920:	f7fe f8c6 	bl	8005ab0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007924:	463b      	mov	r3, r7
 8007926:	4618      	mov	r0, r3
 8007928:	f7ff ff6a 	bl	8007800 <prvSampleTimeNow>
 800792c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2b09      	cmp	r3, #9
 8007932:	f200 8097 	bhi.w	8007a64 <prvProcessReceivedCommands+0x1a0>
 8007936:	a201      	add	r2, pc, #4	@ (adr r2, 800793c <prvProcessReceivedCommands+0x78>)
 8007938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800793c:	08007965 	.word	0x08007965
 8007940:	08007965 	.word	0x08007965
 8007944:	08007965 	.word	0x08007965
 8007948:	080079db 	.word	0x080079db
 800794c:	080079ef 	.word	0x080079ef
 8007950:	08007a3b 	.word	0x08007a3b
 8007954:	08007965 	.word	0x08007965
 8007958:	08007965 	.word	0x08007965
 800795c:	080079db 	.word	0x080079db
 8007960:	080079ef 	.word	0x080079ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007966:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800796a:	f043 0301 	orr.w	r3, r3, #1
 800796e:	b2da      	uxtb	r2, r3
 8007970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007972:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007976:	68ba      	ldr	r2, [r7, #8]
 8007978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797a:	699b      	ldr	r3, [r3, #24]
 800797c:	18d1      	adds	r1, r2, r3
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007982:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007984:	f7ff ff5c 	bl	8007840 <prvInsertTimerInActiveList>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d06c      	beq.n	8007a68 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800798e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007994:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007998:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800799c:	f003 0304 	and.w	r3, r3, #4
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d061      	beq.n	8007a68 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80079a4:	68ba      	ldr	r2, [r7, #8]
 80079a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	441a      	add	r2, r3
 80079ac:	2300      	movs	r3, #0
 80079ae:	9300      	str	r3, [sp, #0]
 80079b0:	2300      	movs	r3, #0
 80079b2:	2100      	movs	r1, #0
 80079b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079b6:	f7ff fe01 	bl	80075bc <xTimerGenericCommand>
 80079ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80079bc:	6a3b      	ldr	r3, [r7, #32]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d152      	bne.n	8007a68 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80079c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c6:	f383 8811 	msr	BASEPRI, r3
 80079ca:	f3bf 8f6f 	isb	sy
 80079ce:	f3bf 8f4f 	dsb	sy
 80079d2:	61bb      	str	r3, [r7, #24]
}
 80079d4:	bf00      	nop
 80079d6:	bf00      	nop
 80079d8:	e7fd      	b.n	80079d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80079da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079e0:	f023 0301 	bic.w	r3, r3, #1
 80079e4:	b2da      	uxtb	r2, r3
 80079e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80079ec:	e03d      	b.n	8007a6a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80079ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079f4:	f043 0301 	orr.w	r3, r3, #1
 80079f8:	b2da      	uxtb	r2, r3
 80079fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a04:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d10b      	bne.n	8007a26 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a12:	f383 8811 	msr	BASEPRI, r3
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	617b      	str	r3, [r7, #20]
}
 8007a20:	bf00      	nop
 8007a22:	bf00      	nop
 8007a24:	e7fd      	b.n	8007a22 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a28:	699a      	ldr	r2, [r3, #24]
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2c:	18d1      	adds	r1, r2, r3
 8007a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a34:	f7ff ff04 	bl	8007840 <prvInsertTimerInActiveList>
					break;
 8007a38:	e017      	b.n	8007a6a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a40:	f003 0302 	and.w	r3, r3, #2
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d103      	bne.n	8007a50 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007a48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a4a:	f000 fbe5 	bl	8008218 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a4e:	e00c      	b.n	8007a6a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a56:	f023 0301 	bic.w	r3, r3, #1
 8007a5a:	b2da      	uxtb	r2, r3
 8007a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007a62:	e002      	b.n	8007a6a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007a64:	bf00      	nop
 8007a66:	e000      	b.n	8007a6a <prvProcessReceivedCommands+0x1a6>
					break;
 8007a68:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a6a:	4b08      	ldr	r3, [pc, #32]	@ (8007a8c <prvProcessReceivedCommands+0x1c8>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	1d39      	adds	r1, r7, #4
 8007a70:	2200      	movs	r2, #0
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7fe faf0 	bl	8006058 <xQueueReceive>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f47f af26 	bne.w	80078cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007a80:	bf00      	nop
 8007a82:	bf00      	nop
 8007a84:	3730      	adds	r7, #48	@ 0x30
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	20001164 	.word	0x20001164

08007a90 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b088      	sub	sp, #32
 8007a94:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a96:	e049      	b.n	8007b2c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a98:	4b2e      	ldr	r3, [pc, #184]	@ (8007b54 <prvSwitchTimerLists+0xc4>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aa2:	4b2c      	ldr	r3, [pc, #176]	@ (8007b54 <prvSwitchTimerLists+0xc4>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	3304      	adds	r3, #4
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7fd fffd 	bl	8005ab0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	68f8      	ldr	r0, [r7, #12]
 8007abc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ac4:	f003 0304 	and.w	r3, r3, #4
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d02f      	beq.n	8007b2c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	699b      	ldr	r3, [r3, #24]
 8007ad0:	693a      	ldr	r2, [r7, #16]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007ad6:	68ba      	ldr	r2, [r7, #8]
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d90e      	bls.n	8007afc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	68ba      	ldr	r2, [r7, #8]
 8007ae2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007aea:	4b1a      	ldr	r3, [pc, #104]	@ (8007b54 <prvSwitchTimerLists+0xc4>)
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	3304      	adds	r3, #4
 8007af2:	4619      	mov	r1, r3
 8007af4:	4610      	mov	r0, r2
 8007af6:	f7fd ffa2 	bl	8005a3e <vListInsert>
 8007afa:	e017      	b.n	8007b2c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007afc:	2300      	movs	r3, #0
 8007afe:	9300      	str	r3, [sp, #0]
 8007b00:	2300      	movs	r3, #0
 8007b02:	693a      	ldr	r2, [r7, #16]
 8007b04:	2100      	movs	r1, #0
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f7ff fd58 	bl	80075bc <xTimerGenericCommand>
 8007b0c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10b      	bne.n	8007b2c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b18:	f383 8811 	msr	BASEPRI, r3
 8007b1c:	f3bf 8f6f 	isb	sy
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	603b      	str	r3, [r7, #0]
}
 8007b26:	bf00      	nop
 8007b28:	bf00      	nop
 8007b2a:	e7fd      	b.n	8007b28 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b2c:	4b09      	ldr	r3, [pc, #36]	@ (8007b54 <prvSwitchTimerLists+0xc4>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1b0      	bne.n	8007a98 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007b36:	4b07      	ldr	r3, [pc, #28]	@ (8007b54 <prvSwitchTimerLists+0xc4>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007b3c:	4b06      	ldr	r3, [pc, #24]	@ (8007b58 <prvSwitchTimerLists+0xc8>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a04      	ldr	r2, [pc, #16]	@ (8007b54 <prvSwitchTimerLists+0xc4>)
 8007b42:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007b44:	4a04      	ldr	r2, [pc, #16]	@ (8007b58 <prvSwitchTimerLists+0xc8>)
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	6013      	str	r3, [r2, #0]
}
 8007b4a:	bf00      	nop
 8007b4c:	3718      	adds	r7, #24
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	2000115c 	.word	0x2000115c
 8007b58:	20001160 	.word	0x20001160

08007b5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b082      	sub	sp, #8
 8007b60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b62:	f000 f969 	bl	8007e38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b66:	4b15      	ldr	r3, [pc, #84]	@ (8007bbc <prvCheckForValidListAndQueue+0x60>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d120      	bne.n	8007bb0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b6e:	4814      	ldr	r0, [pc, #80]	@ (8007bc0 <prvCheckForValidListAndQueue+0x64>)
 8007b70:	f7fd ff14 	bl	800599c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b74:	4813      	ldr	r0, [pc, #76]	@ (8007bc4 <prvCheckForValidListAndQueue+0x68>)
 8007b76:	f7fd ff11 	bl	800599c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b7a:	4b13      	ldr	r3, [pc, #76]	@ (8007bc8 <prvCheckForValidListAndQueue+0x6c>)
 8007b7c:	4a10      	ldr	r2, [pc, #64]	@ (8007bc0 <prvCheckForValidListAndQueue+0x64>)
 8007b7e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b80:	4b12      	ldr	r3, [pc, #72]	@ (8007bcc <prvCheckForValidListAndQueue+0x70>)
 8007b82:	4a10      	ldr	r2, [pc, #64]	@ (8007bc4 <prvCheckForValidListAndQueue+0x68>)
 8007b84:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b86:	2300      	movs	r3, #0
 8007b88:	9300      	str	r3, [sp, #0]
 8007b8a:	4b11      	ldr	r3, [pc, #68]	@ (8007bd0 <prvCheckForValidListAndQueue+0x74>)
 8007b8c:	4a11      	ldr	r2, [pc, #68]	@ (8007bd4 <prvCheckForValidListAndQueue+0x78>)
 8007b8e:	2110      	movs	r1, #16
 8007b90:	200a      	movs	r0, #10
 8007b92:	f7fe f821 	bl	8005bd8 <xQueueGenericCreateStatic>
 8007b96:	4603      	mov	r3, r0
 8007b98:	4a08      	ldr	r2, [pc, #32]	@ (8007bbc <prvCheckForValidListAndQueue+0x60>)
 8007b9a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007b9c:	4b07      	ldr	r3, [pc, #28]	@ (8007bbc <prvCheckForValidListAndQueue+0x60>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d005      	beq.n	8007bb0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007ba4:	4b05      	ldr	r3, [pc, #20]	@ (8007bbc <prvCheckForValidListAndQueue+0x60>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	490b      	ldr	r1, [pc, #44]	@ (8007bd8 <prvCheckForValidListAndQueue+0x7c>)
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7fe fc46 	bl	800643c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bb0:	f000 f974 	bl	8007e9c <vPortExitCritical>
}
 8007bb4:	bf00      	nop
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	20001164 	.word	0x20001164
 8007bc0:	20001134 	.word	0x20001134
 8007bc4:	20001148 	.word	0x20001148
 8007bc8:	2000115c 	.word	0x2000115c
 8007bcc:	20001160 	.word	0x20001160
 8007bd0:	20001210 	.word	0x20001210
 8007bd4:	20001170 	.word	0x20001170
 8007bd8:	0800b16c 	.word	0x0800b16c

08007bdc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	3b04      	subs	r3, #4
 8007bec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007bf4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	3b04      	subs	r3, #4
 8007bfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	f023 0201 	bic.w	r2, r3, #1
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	3b04      	subs	r3, #4
 8007c0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007c0c:	4a0c      	ldr	r2, [pc, #48]	@ (8007c40 <pxPortInitialiseStack+0x64>)
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	3b14      	subs	r3, #20
 8007c16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	3b04      	subs	r3, #4
 8007c22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f06f 0202 	mvn.w	r2, #2
 8007c2a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	3b20      	subs	r3, #32
 8007c30:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c32:	68fb      	ldr	r3, [r7, #12]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3714      	adds	r7, #20
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr
 8007c40:	08007c45 	.word	0x08007c45

08007c44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007c4e:	4b13      	ldr	r3, [pc, #76]	@ (8007c9c <prvTaskExitError+0x58>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c56:	d00b      	beq.n	8007c70 <prvTaskExitError+0x2c>
	__asm volatile
 8007c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5c:	f383 8811 	msr	BASEPRI, r3
 8007c60:	f3bf 8f6f 	isb	sy
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	60fb      	str	r3, [r7, #12]
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	e7fd      	b.n	8007c6c <prvTaskExitError+0x28>
	__asm volatile
 8007c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c74:	f383 8811 	msr	BASEPRI, r3
 8007c78:	f3bf 8f6f 	isb	sy
 8007c7c:	f3bf 8f4f 	dsb	sy
 8007c80:	60bb      	str	r3, [r7, #8]
}
 8007c82:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c84:	bf00      	nop
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d0fc      	beq.n	8007c86 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c8c:	bf00      	nop
 8007c8e:	bf00      	nop
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr
 8007c9a:	bf00      	nop
 8007c9c:	2000000c 	.word	0x2000000c

08007ca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007ca0:	4b07      	ldr	r3, [pc, #28]	@ (8007cc0 <pxCurrentTCBConst2>)
 8007ca2:	6819      	ldr	r1, [r3, #0]
 8007ca4:	6808      	ldr	r0, [r1, #0]
 8007ca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007caa:	f380 8809 	msr	PSP, r0
 8007cae:	f3bf 8f6f 	isb	sy
 8007cb2:	f04f 0000 	mov.w	r0, #0
 8007cb6:	f380 8811 	msr	BASEPRI, r0
 8007cba:	4770      	bx	lr
 8007cbc:	f3af 8000 	nop.w

08007cc0 <pxCurrentTCBConst2>:
 8007cc0:	20000c34 	.word	0x20000c34
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007cc4:	bf00      	nop
 8007cc6:	bf00      	nop

08007cc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007cc8:	4808      	ldr	r0, [pc, #32]	@ (8007cec <prvPortStartFirstTask+0x24>)
 8007cca:	6800      	ldr	r0, [r0, #0]
 8007ccc:	6800      	ldr	r0, [r0, #0]
 8007cce:	f380 8808 	msr	MSP, r0
 8007cd2:	f04f 0000 	mov.w	r0, #0
 8007cd6:	f380 8814 	msr	CONTROL, r0
 8007cda:	b662      	cpsie	i
 8007cdc:	b661      	cpsie	f
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	f3bf 8f6f 	isb	sy
 8007ce6:	df00      	svc	0
 8007ce8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007cea:	bf00      	nop
 8007cec:	e000ed08 	.word	0xe000ed08

08007cf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b086      	sub	sp, #24
 8007cf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007cf6:	4b47      	ldr	r3, [pc, #284]	@ (8007e14 <xPortStartScheduler+0x124>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a47      	ldr	r2, [pc, #284]	@ (8007e18 <xPortStartScheduler+0x128>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d10b      	bne.n	8007d18 <xPortStartScheduler+0x28>
	__asm volatile
 8007d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d04:	f383 8811 	msr	BASEPRI, r3
 8007d08:	f3bf 8f6f 	isb	sy
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	60fb      	str	r3, [r7, #12]
}
 8007d12:	bf00      	nop
 8007d14:	bf00      	nop
 8007d16:	e7fd      	b.n	8007d14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007d18:	4b3e      	ldr	r3, [pc, #248]	@ (8007e14 <xPortStartScheduler+0x124>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a3f      	ldr	r2, [pc, #252]	@ (8007e1c <xPortStartScheduler+0x12c>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d10b      	bne.n	8007d3a <xPortStartScheduler+0x4a>
	__asm volatile
 8007d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d26:	f383 8811 	msr	BASEPRI, r3
 8007d2a:	f3bf 8f6f 	isb	sy
 8007d2e:	f3bf 8f4f 	dsb	sy
 8007d32:	613b      	str	r3, [r7, #16]
}
 8007d34:	bf00      	nop
 8007d36:	bf00      	nop
 8007d38:	e7fd      	b.n	8007d36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007d3a:	4b39      	ldr	r3, [pc, #228]	@ (8007e20 <xPortStartScheduler+0x130>)
 8007d3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	22ff      	movs	r2, #255	@ 0xff
 8007d4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	781b      	ldrb	r3, [r3, #0]
 8007d50:	b2db      	uxtb	r3, r3
 8007d52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d54:	78fb      	ldrb	r3, [r7, #3]
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007d5c:	b2da      	uxtb	r2, r3
 8007d5e:	4b31      	ldr	r3, [pc, #196]	@ (8007e24 <xPortStartScheduler+0x134>)
 8007d60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d62:	4b31      	ldr	r3, [pc, #196]	@ (8007e28 <xPortStartScheduler+0x138>)
 8007d64:	2207      	movs	r2, #7
 8007d66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d68:	e009      	b.n	8007d7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8007e28 <xPortStartScheduler+0x138>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3b01      	subs	r3, #1
 8007d70:	4a2d      	ldr	r2, [pc, #180]	@ (8007e28 <xPortStartScheduler+0x138>)
 8007d72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d74:	78fb      	ldrb	r3, [r7, #3]
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	005b      	lsls	r3, r3, #1
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d7e:	78fb      	ldrb	r3, [r7, #3]
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d86:	2b80      	cmp	r3, #128	@ 0x80
 8007d88:	d0ef      	beq.n	8007d6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d8a:	4b27      	ldr	r3, [pc, #156]	@ (8007e28 <xPortStartScheduler+0x138>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f1c3 0307 	rsb	r3, r3, #7
 8007d92:	2b04      	cmp	r3, #4
 8007d94:	d00b      	beq.n	8007dae <xPortStartScheduler+0xbe>
	__asm volatile
 8007d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d9a:	f383 8811 	msr	BASEPRI, r3
 8007d9e:	f3bf 8f6f 	isb	sy
 8007da2:	f3bf 8f4f 	dsb	sy
 8007da6:	60bb      	str	r3, [r7, #8]
}
 8007da8:	bf00      	nop
 8007daa:	bf00      	nop
 8007dac:	e7fd      	b.n	8007daa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007dae:	4b1e      	ldr	r3, [pc, #120]	@ (8007e28 <xPortStartScheduler+0x138>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	021b      	lsls	r3, r3, #8
 8007db4:	4a1c      	ldr	r2, [pc, #112]	@ (8007e28 <xPortStartScheduler+0x138>)
 8007db6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007db8:	4b1b      	ldr	r3, [pc, #108]	@ (8007e28 <xPortStartScheduler+0x138>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007dc0:	4a19      	ldr	r2, [pc, #100]	@ (8007e28 <xPortStartScheduler+0x138>)
 8007dc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007dcc:	4b17      	ldr	r3, [pc, #92]	@ (8007e2c <xPortStartScheduler+0x13c>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a16      	ldr	r2, [pc, #88]	@ (8007e2c <xPortStartScheduler+0x13c>)
 8007dd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007dd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007dd8:	4b14      	ldr	r3, [pc, #80]	@ (8007e2c <xPortStartScheduler+0x13c>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a13      	ldr	r2, [pc, #76]	@ (8007e2c <xPortStartScheduler+0x13c>)
 8007dde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007de2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007de4:	f000 f8da 	bl	8007f9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007de8:	4b11      	ldr	r3, [pc, #68]	@ (8007e30 <xPortStartScheduler+0x140>)
 8007dea:	2200      	movs	r2, #0
 8007dec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007dee:	f000 f8f9 	bl	8007fe4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007df2:	4b10      	ldr	r3, [pc, #64]	@ (8007e34 <xPortStartScheduler+0x144>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a0f      	ldr	r2, [pc, #60]	@ (8007e34 <xPortStartScheduler+0x144>)
 8007df8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007dfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007dfe:	f7ff ff63 	bl	8007cc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007e02:	f7ff f831 	bl	8006e68 <vTaskSwitchContext>
	prvTaskExitError();
 8007e06:	f7ff ff1d 	bl	8007c44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3718      	adds	r7, #24
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}
 8007e14:	e000ed00 	.word	0xe000ed00
 8007e18:	410fc271 	.word	0x410fc271
 8007e1c:	410fc270 	.word	0x410fc270
 8007e20:	e000e400 	.word	0xe000e400
 8007e24:	20001260 	.word	0x20001260
 8007e28:	20001264 	.word	0x20001264
 8007e2c:	e000ed20 	.word	0xe000ed20
 8007e30:	2000000c 	.word	0x2000000c
 8007e34:	e000ef34 	.word	0xe000ef34

08007e38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e42:	f383 8811 	msr	BASEPRI, r3
 8007e46:	f3bf 8f6f 	isb	sy
 8007e4a:	f3bf 8f4f 	dsb	sy
 8007e4e:	607b      	str	r3, [r7, #4]
}
 8007e50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007e52:	4b10      	ldr	r3, [pc, #64]	@ (8007e94 <vPortEnterCritical+0x5c>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	3301      	adds	r3, #1
 8007e58:	4a0e      	ldr	r2, [pc, #56]	@ (8007e94 <vPortEnterCritical+0x5c>)
 8007e5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8007e94 <vPortEnterCritical+0x5c>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d110      	bne.n	8007e86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e64:	4b0c      	ldr	r3, [pc, #48]	@ (8007e98 <vPortEnterCritical+0x60>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00b      	beq.n	8007e86 <vPortEnterCritical+0x4e>
	__asm volatile
 8007e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e72:	f383 8811 	msr	BASEPRI, r3
 8007e76:	f3bf 8f6f 	isb	sy
 8007e7a:	f3bf 8f4f 	dsb	sy
 8007e7e:	603b      	str	r3, [r7, #0]
}
 8007e80:	bf00      	nop
 8007e82:	bf00      	nop
 8007e84:	e7fd      	b.n	8007e82 <vPortEnterCritical+0x4a>
	}
}
 8007e86:	bf00      	nop
 8007e88:	370c      	adds	r7, #12
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	2000000c 	.word	0x2000000c
 8007e98:	e000ed04 	.word	0xe000ed04

08007e9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007ea2:	4b12      	ldr	r3, [pc, #72]	@ (8007eec <vPortExitCritical+0x50>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10b      	bne.n	8007ec2 <vPortExitCritical+0x26>
	__asm volatile
 8007eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eae:	f383 8811 	msr	BASEPRI, r3
 8007eb2:	f3bf 8f6f 	isb	sy
 8007eb6:	f3bf 8f4f 	dsb	sy
 8007eba:	607b      	str	r3, [r7, #4]
}
 8007ebc:	bf00      	nop
 8007ebe:	bf00      	nop
 8007ec0:	e7fd      	b.n	8007ebe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8007eec <vPortExitCritical+0x50>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	4a08      	ldr	r2, [pc, #32]	@ (8007eec <vPortExitCritical+0x50>)
 8007eca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007ecc:	4b07      	ldr	r3, [pc, #28]	@ (8007eec <vPortExitCritical+0x50>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d105      	bne.n	8007ee0 <vPortExitCritical+0x44>
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	f383 8811 	msr	BASEPRI, r3
}
 8007ede:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ee0:	bf00      	nop
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr
 8007eec:	2000000c 	.word	0x2000000c

08007ef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ef0:	f3ef 8009 	mrs	r0, PSP
 8007ef4:	f3bf 8f6f 	isb	sy
 8007ef8:	4b15      	ldr	r3, [pc, #84]	@ (8007f50 <pxCurrentTCBConst>)
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	f01e 0f10 	tst.w	lr, #16
 8007f00:	bf08      	it	eq
 8007f02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007f06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f0a:	6010      	str	r0, [r2, #0]
 8007f0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007f10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007f14:	f380 8811 	msr	BASEPRI, r0
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f7fe ffa2 	bl	8006e68 <vTaskSwitchContext>
 8007f24:	f04f 0000 	mov.w	r0, #0
 8007f28:	f380 8811 	msr	BASEPRI, r0
 8007f2c:	bc09      	pop	{r0, r3}
 8007f2e:	6819      	ldr	r1, [r3, #0]
 8007f30:	6808      	ldr	r0, [r1, #0]
 8007f32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f36:	f01e 0f10 	tst.w	lr, #16
 8007f3a:	bf08      	it	eq
 8007f3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007f40:	f380 8809 	msr	PSP, r0
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	4770      	bx	lr
 8007f4a:	bf00      	nop
 8007f4c:	f3af 8000 	nop.w

08007f50 <pxCurrentTCBConst>:
 8007f50:	20000c34 	.word	0x20000c34
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f54:	bf00      	nop
 8007f56:	bf00      	nop

08007f58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b082      	sub	sp, #8
 8007f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	607b      	str	r3, [r7, #4]
}
 8007f70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f72:	f7fe febf 	bl	8006cf4 <xTaskIncrementTick>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d003      	beq.n	8007f84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f7c:	4b06      	ldr	r3, [pc, #24]	@ (8007f98 <xPortSysTickHandler+0x40>)
 8007f7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f82:	601a      	str	r2, [r3, #0]
 8007f84:	2300      	movs	r3, #0
 8007f86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	f383 8811 	msr	BASEPRI, r3
}
 8007f8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f90:	bf00      	nop
 8007f92:	3708      	adds	r7, #8
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	e000ed04 	.word	0xe000ed04

08007f9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8007fd0 <vPortSetupTimerInterrupt+0x34>)
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8007fd4 <vPortSetupTimerInterrupt+0x38>)
 8007fa8:	2200      	movs	r2, #0
 8007faa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007fac:	4b0a      	ldr	r3, [pc, #40]	@ (8007fd8 <vPortSetupTimerInterrupt+0x3c>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8007fdc <vPortSetupTimerInterrupt+0x40>)
 8007fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb6:	099b      	lsrs	r3, r3, #6
 8007fb8:	4a09      	ldr	r2, [pc, #36]	@ (8007fe0 <vPortSetupTimerInterrupt+0x44>)
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007fbe:	4b04      	ldr	r3, [pc, #16]	@ (8007fd0 <vPortSetupTimerInterrupt+0x34>)
 8007fc0:	2207      	movs	r2, #7
 8007fc2:	601a      	str	r2, [r3, #0]
}
 8007fc4:	bf00      	nop
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	e000e010 	.word	0xe000e010
 8007fd4:	e000e018 	.word	0xe000e018
 8007fd8:	20000000 	.word	0x20000000
 8007fdc:	10624dd3 	.word	0x10624dd3
 8007fe0:	e000e014 	.word	0xe000e014

08007fe4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007fe4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007ff4 <vPortEnableVFP+0x10>
 8007fe8:	6801      	ldr	r1, [r0, #0]
 8007fea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007fee:	6001      	str	r1, [r0, #0]
 8007ff0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ff2:	bf00      	nop
 8007ff4:	e000ed88 	.word	0xe000ed88

08007ff8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007ffe:	f3ef 8305 	mrs	r3, IPSR
 8008002:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2b0f      	cmp	r3, #15
 8008008:	d915      	bls.n	8008036 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800800a:	4a18      	ldr	r2, [pc, #96]	@ (800806c <vPortValidateInterruptPriority+0x74>)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	4413      	add	r3, r2
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008014:	4b16      	ldr	r3, [pc, #88]	@ (8008070 <vPortValidateInterruptPriority+0x78>)
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	7afa      	ldrb	r2, [r7, #11]
 800801a:	429a      	cmp	r2, r3
 800801c:	d20b      	bcs.n	8008036 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800801e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008022:	f383 8811 	msr	BASEPRI, r3
 8008026:	f3bf 8f6f 	isb	sy
 800802a:	f3bf 8f4f 	dsb	sy
 800802e:	607b      	str	r3, [r7, #4]
}
 8008030:	bf00      	nop
 8008032:	bf00      	nop
 8008034:	e7fd      	b.n	8008032 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008036:	4b0f      	ldr	r3, [pc, #60]	@ (8008074 <vPortValidateInterruptPriority+0x7c>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800803e:	4b0e      	ldr	r3, [pc, #56]	@ (8008078 <vPortValidateInterruptPriority+0x80>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	429a      	cmp	r2, r3
 8008044:	d90b      	bls.n	800805e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800804a:	f383 8811 	msr	BASEPRI, r3
 800804e:	f3bf 8f6f 	isb	sy
 8008052:	f3bf 8f4f 	dsb	sy
 8008056:	603b      	str	r3, [r7, #0]
}
 8008058:	bf00      	nop
 800805a:	bf00      	nop
 800805c:	e7fd      	b.n	800805a <vPortValidateInterruptPriority+0x62>
	}
 800805e:	bf00      	nop
 8008060:	3714      	adds	r7, #20
 8008062:	46bd      	mov	sp, r7
 8008064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008068:	4770      	bx	lr
 800806a:	bf00      	nop
 800806c:	e000e3f0 	.word	0xe000e3f0
 8008070:	20001260 	.word	0x20001260
 8008074:	e000ed0c 	.word	0xe000ed0c
 8008078:	20001264 	.word	0x20001264

0800807c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b08a      	sub	sp, #40	@ 0x28
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008084:	2300      	movs	r3, #0
 8008086:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008088:	f7fe fd78 	bl	8006b7c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800808c:	4b5c      	ldr	r3, [pc, #368]	@ (8008200 <pvPortMalloc+0x184>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d101      	bne.n	8008098 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008094:	f000 f924 	bl	80082e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008098:	4b5a      	ldr	r3, [pc, #360]	@ (8008204 <pvPortMalloc+0x188>)
 800809a:	681a      	ldr	r2, [r3, #0]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	4013      	ands	r3, r2
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	f040 8095 	bne.w	80081d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d01e      	beq.n	80080ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80080ac:	2208      	movs	r2, #8
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4413      	add	r3, r2
 80080b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f003 0307 	and.w	r3, r3, #7
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d015      	beq.n	80080ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f023 0307 	bic.w	r3, r3, #7
 80080c4:	3308      	adds	r3, #8
 80080c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f003 0307 	and.w	r3, r3, #7
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d00b      	beq.n	80080ea <pvPortMalloc+0x6e>
	__asm volatile
 80080d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d6:	f383 8811 	msr	BASEPRI, r3
 80080da:	f3bf 8f6f 	isb	sy
 80080de:	f3bf 8f4f 	dsb	sy
 80080e2:	617b      	str	r3, [r7, #20]
}
 80080e4:	bf00      	nop
 80080e6:	bf00      	nop
 80080e8:	e7fd      	b.n	80080e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d06f      	beq.n	80081d0 <pvPortMalloc+0x154>
 80080f0:	4b45      	ldr	r3, [pc, #276]	@ (8008208 <pvPortMalloc+0x18c>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d86a      	bhi.n	80081d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80080fa:	4b44      	ldr	r3, [pc, #272]	@ (800820c <pvPortMalloc+0x190>)
 80080fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80080fe:	4b43      	ldr	r3, [pc, #268]	@ (800820c <pvPortMalloc+0x190>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008104:	e004      	b.n	8008110 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008108:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800810a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	429a      	cmp	r2, r3
 8008118:	d903      	bls.n	8008122 <pvPortMalloc+0xa6>
 800811a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1f1      	bne.n	8008106 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008122:	4b37      	ldr	r3, [pc, #220]	@ (8008200 <pvPortMalloc+0x184>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008128:	429a      	cmp	r2, r3
 800812a:	d051      	beq.n	80081d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800812c:	6a3b      	ldr	r3, [r7, #32]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2208      	movs	r2, #8
 8008132:	4413      	add	r3, r2
 8008134:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	6a3b      	ldr	r3, [r7, #32]
 800813c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800813e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008140:	685a      	ldr	r2, [r3, #4]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	1ad2      	subs	r2, r2, r3
 8008146:	2308      	movs	r3, #8
 8008148:	005b      	lsls	r3, r3, #1
 800814a:	429a      	cmp	r2, r3
 800814c:	d920      	bls.n	8008190 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800814e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	4413      	add	r3, r2
 8008154:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008156:	69bb      	ldr	r3, [r7, #24]
 8008158:	f003 0307 	and.w	r3, r3, #7
 800815c:	2b00      	cmp	r3, #0
 800815e:	d00b      	beq.n	8008178 <pvPortMalloc+0xfc>
	__asm volatile
 8008160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008164:	f383 8811 	msr	BASEPRI, r3
 8008168:	f3bf 8f6f 	isb	sy
 800816c:	f3bf 8f4f 	dsb	sy
 8008170:	613b      	str	r3, [r7, #16]
}
 8008172:	bf00      	nop
 8008174:	bf00      	nop
 8008176:	e7fd      	b.n	8008174 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817a:	685a      	ldr	r2, [r3, #4]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	1ad2      	subs	r2, r2, r3
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800818a:	69b8      	ldr	r0, [r7, #24]
 800818c:	f000 f90a 	bl	80083a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008190:	4b1d      	ldr	r3, [pc, #116]	@ (8008208 <pvPortMalloc+0x18c>)
 8008192:	681a      	ldr	r2, [r3, #0]
 8008194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	1ad3      	subs	r3, r2, r3
 800819a:	4a1b      	ldr	r2, [pc, #108]	@ (8008208 <pvPortMalloc+0x18c>)
 800819c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800819e:	4b1a      	ldr	r3, [pc, #104]	@ (8008208 <pvPortMalloc+0x18c>)
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	4b1b      	ldr	r3, [pc, #108]	@ (8008210 <pvPortMalloc+0x194>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d203      	bcs.n	80081b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80081aa:	4b17      	ldr	r3, [pc, #92]	@ (8008208 <pvPortMalloc+0x18c>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a18      	ldr	r2, [pc, #96]	@ (8008210 <pvPortMalloc+0x194>)
 80081b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80081b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b4:	685a      	ldr	r2, [r3, #4]
 80081b6:	4b13      	ldr	r3, [pc, #76]	@ (8008204 <pvPortMalloc+0x188>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	431a      	orrs	r2, r3
 80081bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80081c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c2:	2200      	movs	r2, #0
 80081c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80081c6:	4b13      	ldr	r3, [pc, #76]	@ (8008214 <pvPortMalloc+0x198>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	3301      	adds	r3, #1
 80081cc:	4a11      	ldr	r2, [pc, #68]	@ (8008214 <pvPortMalloc+0x198>)
 80081ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80081d0:	f7fe fce2 	bl	8006b98 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	f003 0307 	and.w	r3, r3, #7
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00b      	beq.n	80081f6 <pvPortMalloc+0x17a>
	__asm volatile
 80081de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e2:	f383 8811 	msr	BASEPRI, r3
 80081e6:	f3bf 8f6f 	isb	sy
 80081ea:	f3bf 8f4f 	dsb	sy
 80081ee:	60fb      	str	r3, [r7, #12]
}
 80081f0:	bf00      	nop
 80081f2:	bf00      	nop
 80081f4:	e7fd      	b.n	80081f2 <pvPortMalloc+0x176>
	return pvReturn;
 80081f6:	69fb      	ldr	r3, [r7, #28]
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3728      	adds	r7, #40	@ 0x28
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	20004e70 	.word	0x20004e70
 8008204:	20004e84 	.word	0x20004e84
 8008208:	20004e74 	.word	0x20004e74
 800820c:	20004e68 	.word	0x20004e68
 8008210:	20004e78 	.word	0x20004e78
 8008214:	20004e7c 	.word	0x20004e7c

08008218 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b086      	sub	sp, #24
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d04f      	beq.n	80082ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800822a:	2308      	movs	r3, #8
 800822c:	425b      	negs	r3, r3
 800822e:	697a      	ldr	r2, [r7, #20]
 8008230:	4413      	add	r3, r2
 8008232:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	685a      	ldr	r2, [r3, #4]
 800823c:	4b25      	ldr	r3, [pc, #148]	@ (80082d4 <vPortFree+0xbc>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4013      	ands	r3, r2
 8008242:	2b00      	cmp	r3, #0
 8008244:	d10b      	bne.n	800825e <vPortFree+0x46>
	__asm volatile
 8008246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824a:	f383 8811 	msr	BASEPRI, r3
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f3bf 8f4f 	dsb	sy
 8008256:	60fb      	str	r3, [r7, #12]
}
 8008258:	bf00      	nop
 800825a:	bf00      	nop
 800825c:	e7fd      	b.n	800825a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00b      	beq.n	800827e <vPortFree+0x66>
	__asm volatile
 8008266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800826a:	f383 8811 	msr	BASEPRI, r3
 800826e:	f3bf 8f6f 	isb	sy
 8008272:	f3bf 8f4f 	dsb	sy
 8008276:	60bb      	str	r3, [r7, #8]
}
 8008278:	bf00      	nop
 800827a:	bf00      	nop
 800827c:	e7fd      	b.n	800827a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	685a      	ldr	r2, [r3, #4]
 8008282:	4b14      	ldr	r3, [pc, #80]	@ (80082d4 <vPortFree+0xbc>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4013      	ands	r3, r2
 8008288:	2b00      	cmp	r3, #0
 800828a:	d01e      	beq.n	80082ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d11a      	bne.n	80082ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	4b0e      	ldr	r3, [pc, #56]	@ (80082d4 <vPortFree+0xbc>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	43db      	mvns	r3, r3
 800829e:	401a      	ands	r2, r3
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80082a4:	f7fe fc6a 	bl	8006b7c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	4b0a      	ldr	r3, [pc, #40]	@ (80082d8 <vPortFree+0xc0>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4413      	add	r3, r2
 80082b2:	4a09      	ldr	r2, [pc, #36]	@ (80082d8 <vPortFree+0xc0>)
 80082b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80082b6:	6938      	ldr	r0, [r7, #16]
 80082b8:	f000 f874 	bl	80083a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80082bc:	4b07      	ldr	r3, [pc, #28]	@ (80082dc <vPortFree+0xc4>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	3301      	adds	r3, #1
 80082c2:	4a06      	ldr	r2, [pc, #24]	@ (80082dc <vPortFree+0xc4>)
 80082c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80082c6:	f7fe fc67 	bl	8006b98 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80082ca:	bf00      	nop
 80082cc:	3718      	adds	r7, #24
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	20004e84 	.word	0x20004e84
 80082d8:	20004e74 	.word	0x20004e74
 80082dc:	20004e80 	.word	0x20004e80

080082e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80082e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80082ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80082ec:	4b27      	ldr	r3, [pc, #156]	@ (800838c <prvHeapInit+0xac>)
 80082ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f003 0307 	and.w	r3, r3, #7
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00c      	beq.n	8008314 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	3307      	adds	r3, #7
 80082fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f023 0307 	bic.w	r3, r3, #7
 8008306:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008308:	68ba      	ldr	r2, [r7, #8]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	4a1f      	ldr	r2, [pc, #124]	@ (800838c <prvHeapInit+0xac>)
 8008310:	4413      	add	r3, r2
 8008312:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008318:	4a1d      	ldr	r2, [pc, #116]	@ (8008390 <prvHeapInit+0xb0>)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800831e:	4b1c      	ldr	r3, [pc, #112]	@ (8008390 <prvHeapInit+0xb0>)
 8008320:	2200      	movs	r2, #0
 8008322:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	68ba      	ldr	r2, [r7, #8]
 8008328:	4413      	add	r3, r2
 800832a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800832c:	2208      	movs	r2, #8
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	1a9b      	subs	r3, r3, r2
 8008332:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f023 0307 	bic.w	r3, r3, #7
 800833a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	4a15      	ldr	r2, [pc, #84]	@ (8008394 <prvHeapInit+0xb4>)
 8008340:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008342:	4b14      	ldr	r3, [pc, #80]	@ (8008394 <prvHeapInit+0xb4>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2200      	movs	r2, #0
 8008348:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800834a:	4b12      	ldr	r3, [pc, #72]	@ (8008394 <prvHeapInit+0xb4>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2200      	movs	r2, #0
 8008350:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	68fa      	ldr	r2, [r7, #12]
 800835a:	1ad2      	subs	r2, r2, r3
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008360:	4b0c      	ldr	r3, [pc, #48]	@ (8008394 <prvHeapInit+0xb4>)
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	4a0a      	ldr	r2, [pc, #40]	@ (8008398 <prvHeapInit+0xb8>)
 800836e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	4a09      	ldr	r2, [pc, #36]	@ (800839c <prvHeapInit+0xbc>)
 8008376:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008378:	4b09      	ldr	r3, [pc, #36]	@ (80083a0 <prvHeapInit+0xc0>)
 800837a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800837e:	601a      	str	r2, [r3, #0]
}
 8008380:	bf00      	nop
 8008382:	3714      	adds	r7, #20
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr
 800838c:	20001268 	.word	0x20001268
 8008390:	20004e68 	.word	0x20004e68
 8008394:	20004e70 	.word	0x20004e70
 8008398:	20004e78 	.word	0x20004e78
 800839c:	20004e74 	.word	0x20004e74
 80083a0:	20004e84 	.word	0x20004e84

080083a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80083a4:	b480      	push	{r7}
 80083a6:	b085      	sub	sp, #20
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80083ac:	4b28      	ldr	r3, [pc, #160]	@ (8008450 <prvInsertBlockIntoFreeList+0xac>)
 80083ae:	60fb      	str	r3, [r7, #12]
 80083b0:	e002      	b.n	80083b8 <prvInsertBlockIntoFreeList+0x14>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	60fb      	str	r3, [r7, #12]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d8f7      	bhi.n	80083b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	68ba      	ldr	r2, [r7, #8]
 80083cc:	4413      	add	r3, r2
 80083ce:	687a      	ldr	r2, [r7, #4]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d108      	bne.n	80083e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	685a      	ldr	r2, [r3, #4]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	441a      	add	r2, r3
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	68ba      	ldr	r2, [r7, #8]
 80083f0:	441a      	add	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d118      	bne.n	800842c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	4b15      	ldr	r3, [pc, #84]	@ (8008454 <prvInsertBlockIntoFreeList+0xb0>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	429a      	cmp	r2, r3
 8008404:	d00d      	beq.n	8008422 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	685a      	ldr	r2, [r3, #4]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	441a      	add	r2, r3
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	601a      	str	r2, [r3, #0]
 8008420:	e008      	b.n	8008434 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008422:	4b0c      	ldr	r3, [pc, #48]	@ (8008454 <prvInsertBlockIntoFreeList+0xb0>)
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	601a      	str	r2, [r3, #0]
 800842a:	e003      	b.n	8008434 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	429a      	cmp	r2, r3
 800843a:	d002      	beq.n	8008442 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008442:	bf00      	nop
 8008444:	3714      	adds	r7, #20
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr
 800844e:	bf00      	nop
 8008450:	20004e68 	.word	0x20004e68
 8008454:	20004e70 	.word	0x20004e70

08008458 <__cvt>:
 8008458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800845c:	ec57 6b10 	vmov	r6, r7, d0
 8008460:	2f00      	cmp	r7, #0
 8008462:	460c      	mov	r4, r1
 8008464:	4619      	mov	r1, r3
 8008466:	463b      	mov	r3, r7
 8008468:	bfbb      	ittet	lt
 800846a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800846e:	461f      	movlt	r7, r3
 8008470:	2300      	movge	r3, #0
 8008472:	232d      	movlt	r3, #45	@ 0x2d
 8008474:	700b      	strb	r3, [r1, #0]
 8008476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008478:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800847c:	4691      	mov	r9, r2
 800847e:	f023 0820 	bic.w	r8, r3, #32
 8008482:	bfbc      	itt	lt
 8008484:	4632      	movlt	r2, r6
 8008486:	4616      	movlt	r6, r2
 8008488:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800848c:	d005      	beq.n	800849a <__cvt+0x42>
 800848e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008492:	d100      	bne.n	8008496 <__cvt+0x3e>
 8008494:	3401      	adds	r4, #1
 8008496:	2102      	movs	r1, #2
 8008498:	e000      	b.n	800849c <__cvt+0x44>
 800849a:	2103      	movs	r1, #3
 800849c:	ab03      	add	r3, sp, #12
 800849e:	9301      	str	r3, [sp, #4]
 80084a0:	ab02      	add	r3, sp, #8
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	ec47 6b10 	vmov	d0, r6, r7
 80084a8:	4653      	mov	r3, sl
 80084aa:	4622      	mov	r2, r4
 80084ac:	f000 ffa8 	bl	8009400 <_dtoa_r>
 80084b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80084b4:	4605      	mov	r5, r0
 80084b6:	d119      	bne.n	80084ec <__cvt+0x94>
 80084b8:	f019 0f01 	tst.w	r9, #1
 80084bc:	d00e      	beq.n	80084dc <__cvt+0x84>
 80084be:	eb00 0904 	add.w	r9, r0, r4
 80084c2:	2200      	movs	r2, #0
 80084c4:	2300      	movs	r3, #0
 80084c6:	4630      	mov	r0, r6
 80084c8:	4639      	mov	r1, r7
 80084ca:	f7f8 fb1d 	bl	8000b08 <__aeabi_dcmpeq>
 80084ce:	b108      	cbz	r0, 80084d4 <__cvt+0x7c>
 80084d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80084d4:	2230      	movs	r2, #48	@ 0x30
 80084d6:	9b03      	ldr	r3, [sp, #12]
 80084d8:	454b      	cmp	r3, r9
 80084da:	d31e      	bcc.n	800851a <__cvt+0xc2>
 80084dc:	9b03      	ldr	r3, [sp, #12]
 80084de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084e0:	1b5b      	subs	r3, r3, r5
 80084e2:	4628      	mov	r0, r5
 80084e4:	6013      	str	r3, [r2, #0]
 80084e6:	b004      	add	sp, #16
 80084e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80084f0:	eb00 0904 	add.w	r9, r0, r4
 80084f4:	d1e5      	bne.n	80084c2 <__cvt+0x6a>
 80084f6:	7803      	ldrb	r3, [r0, #0]
 80084f8:	2b30      	cmp	r3, #48	@ 0x30
 80084fa:	d10a      	bne.n	8008512 <__cvt+0xba>
 80084fc:	2200      	movs	r2, #0
 80084fe:	2300      	movs	r3, #0
 8008500:	4630      	mov	r0, r6
 8008502:	4639      	mov	r1, r7
 8008504:	f7f8 fb00 	bl	8000b08 <__aeabi_dcmpeq>
 8008508:	b918      	cbnz	r0, 8008512 <__cvt+0xba>
 800850a:	f1c4 0401 	rsb	r4, r4, #1
 800850e:	f8ca 4000 	str.w	r4, [sl]
 8008512:	f8da 3000 	ldr.w	r3, [sl]
 8008516:	4499      	add	r9, r3
 8008518:	e7d3      	b.n	80084c2 <__cvt+0x6a>
 800851a:	1c59      	adds	r1, r3, #1
 800851c:	9103      	str	r1, [sp, #12]
 800851e:	701a      	strb	r2, [r3, #0]
 8008520:	e7d9      	b.n	80084d6 <__cvt+0x7e>

08008522 <__exponent>:
 8008522:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008524:	2900      	cmp	r1, #0
 8008526:	bfba      	itte	lt
 8008528:	4249      	neglt	r1, r1
 800852a:	232d      	movlt	r3, #45	@ 0x2d
 800852c:	232b      	movge	r3, #43	@ 0x2b
 800852e:	2909      	cmp	r1, #9
 8008530:	7002      	strb	r2, [r0, #0]
 8008532:	7043      	strb	r3, [r0, #1]
 8008534:	dd29      	ble.n	800858a <__exponent+0x68>
 8008536:	f10d 0307 	add.w	r3, sp, #7
 800853a:	461d      	mov	r5, r3
 800853c:	270a      	movs	r7, #10
 800853e:	461a      	mov	r2, r3
 8008540:	fbb1 f6f7 	udiv	r6, r1, r7
 8008544:	fb07 1416 	mls	r4, r7, r6, r1
 8008548:	3430      	adds	r4, #48	@ 0x30
 800854a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800854e:	460c      	mov	r4, r1
 8008550:	2c63      	cmp	r4, #99	@ 0x63
 8008552:	f103 33ff 	add.w	r3, r3, #4294967295
 8008556:	4631      	mov	r1, r6
 8008558:	dcf1      	bgt.n	800853e <__exponent+0x1c>
 800855a:	3130      	adds	r1, #48	@ 0x30
 800855c:	1e94      	subs	r4, r2, #2
 800855e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008562:	1c41      	adds	r1, r0, #1
 8008564:	4623      	mov	r3, r4
 8008566:	42ab      	cmp	r3, r5
 8008568:	d30a      	bcc.n	8008580 <__exponent+0x5e>
 800856a:	f10d 0309 	add.w	r3, sp, #9
 800856e:	1a9b      	subs	r3, r3, r2
 8008570:	42ac      	cmp	r4, r5
 8008572:	bf88      	it	hi
 8008574:	2300      	movhi	r3, #0
 8008576:	3302      	adds	r3, #2
 8008578:	4403      	add	r3, r0
 800857a:	1a18      	subs	r0, r3, r0
 800857c:	b003      	add	sp, #12
 800857e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008580:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008584:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008588:	e7ed      	b.n	8008566 <__exponent+0x44>
 800858a:	2330      	movs	r3, #48	@ 0x30
 800858c:	3130      	adds	r1, #48	@ 0x30
 800858e:	7083      	strb	r3, [r0, #2]
 8008590:	70c1      	strb	r1, [r0, #3]
 8008592:	1d03      	adds	r3, r0, #4
 8008594:	e7f1      	b.n	800857a <__exponent+0x58>
	...

08008598 <_printf_float>:
 8008598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859c:	b08d      	sub	sp, #52	@ 0x34
 800859e:	460c      	mov	r4, r1
 80085a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80085a4:	4616      	mov	r6, r2
 80085a6:	461f      	mov	r7, r3
 80085a8:	4605      	mov	r5, r0
 80085aa:	f000 fdbd 	bl	8009128 <_localeconv_r>
 80085ae:	6803      	ldr	r3, [r0, #0]
 80085b0:	9304      	str	r3, [sp, #16]
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7f7 fe7c 	bl	80002b0 <strlen>
 80085b8:	2300      	movs	r3, #0
 80085ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80085bc:	f8d8 3000 	ldr.w	r3, [r8]
 80085c0:	9005      	str	r0, [sp, #20]
 80085c2:	3307      	adds	r3, #7
 80085c4:	f023 0307 	bic.w	r3, r3, #7
 80085c8:	f103 0208 	add.w	r2, r3, #8
 80085cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80085d0:	f8d4 b000 	ldr.w	fp, [r4]
 80085d4:	f8c8 2000 	str.w	r2, [r8]
 80085d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80085e0:	9307      	str	r3, [sp, #28]
 80085e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80085e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80085ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085ee:	4b9c      	ldr	r3, [pc, #624]	@ (8008860 <_printf_float+0x2c8>)
 80085f0:	f04f 32ff 	mov.w	r2, #4294967295
 80085f4:	f7f8 faba 	bl	8000b6c <__aeabi_dcmpun>
 80085f8:	bb70      	cbnz	r0, 8008658 <_printf_float+0xc0>
 80085fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085fe:	4b98      	ldr	r3, [pc, #608]	@ (8008860 <_printf_float+0x2c8>)
 8008600:	f04f 32ff 	mov.w	r2, #4294967295
 8008604:	f7f8 fa94 	bl	8000b30 <__aeabi_dcmple>
 8008608:	bb30      	cbnz	r0, 8008658 <_printf_float+0xc0>
 800860a:	2200      	movs	r2, #0
 800860c:	2300      	movs	r3, #0
 800860e:	4640      	mov	r0, r8
 8008610:	4649      	mov	r1, r9
 8008612:	f7f8 fa83 	bl	8000b1c <__aeabi_dcmplt>
 8008616:	b110      	cbz	r0, 800861e <_printf_float+0x86>
 8008618:	232d      	movs	r3, #45	@ 0x2d
 800861a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800861e:	4a91      	ldr	r2, [pc, #580]	@ (8008864 <_printf_float+0x2cc>)
 8008620:	4b91      	ldr	r3, [pc, #580]	@ (8008868 <_printf_float+0x2d0>)
 8008622:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008626:	bf8c      	ite	hi
 8008628:	4690      	movhi	r8, r2
 800862a:	4698      	movls	r8, r3
 800862c:	2303      	movs	r3, #3
 800862e:	6123      	str	r3, [r4, #16]
 8008630:	f02b 0304 	bic.w	r3, fp, #4
 8008634:	6023      	str	r3, [r4, #0]
 8008636:	f04f 0900 	mov.w	r9, #0
 800863a:	9700      	str	r7, [sp, #0]
 800863c:	4633      	mov	r3, r6
 800863e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008640:	4621      	mov	r1, r4
 8008642:	4628      	mov	r0, r5
 8008644:	f000 f9d2 	bl	80089ec <_printf_common>
 8008648:	3001      	adds	r0, #1
 800864a:	f040 808d 	bne.w	8008768 <_printf_float+0x1d0>
 800864e:	f04f 30ff 	mov.w	r0, #4294967295
 8008652:	b00d      	add	sp, #52	@ 0x34
 8008654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008658:	4642      	mov	r2, r8
 800865a:	464b      	mov	r3, r9
 800865c:	4640      	mov	r0, r8
 800865e:	4649      	mov	r1, r9
 8008660:	f7f8 fa84 	bl	8000b6c <__aeabi_dcmpun>
 8008664:	b140      	cbz	r0, 8008678 <_printf_float+0xe0>
 8008666:	464b      	mov	r3, r9
 8008668:	2b00      	cmp	r3, #0
 800866a:	bfbc      	itt	lt
 800866c:	232d      	movlt	r3, #45	@ 0x2d
 800866e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008672:	4a7e      	ldr	r2, [pc, #504]	@ (800886c <_printf_float+0x2d4>)
 8008674:	4b7e      	ldr	r3, [pc, #504]	@ (8008870 <_printf_float+0x2d8>)
 8008676:	e7d4      	b.n	8008622 <_printf_float+0x8a>
 8008678:	6863      	ldr	r3, [r4, #4]
 800867a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800867e:	9206      	str	r2, [sp, #24]
 8008680:	1c5a      	adds	r2, r3, #1
 8008682:	d13b      	bne.n	80086fc <_printf_float+0x164>
 8008684:	2306      	movs	r3, #6
 8008686:	6063      	str	r3, [r4, #4]
 8008688:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800868c:	2300      	movs	r3, #0
 800868e:	6022      	str	r2, [r4, #0]
 8008690:	9303      	str	r3, [sp, #12]
 8008692:	ab0a      	add	r3, sp, #40	@ 0x28
 8008694:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008698:	ab09      	add	r3, sp, #36	@ 0x24
 800869a:	9300      	str	r3, [sp, #0]
 800869c:	6861      	ldr	r1, [r4, #4]
 800869e:	ec49 8b10 	vmov	d0, r8, r9
 80086a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80086a6:	4628      	mov	r0, r5
 80086a8:	f7ff fed6 	bl	8008458 <__cvt>
 80086ac:	9b06      	ldr	r3, [sp, #24]
 80086ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80086b0:	2b47      	cmp	r3, #71	@ 0x47
 80086b2:	4680      	mov	r8, r0
 80086b4:	d129      	bne.n	800870a <_printf_float+0x172>
 80086b6:	1cc8      	adds	r0, r1, #3
 80086b8:	db02      	blt.n	80086c0 <_printf_float+0x128>
 80086ba:	6863      	ldr	r3, [r4, #4]
 80086bc:	4299      	cmp	r1, r3
 80086be:	dd41      	ble.n	8008744 <_printf_float+0x1ac>
 80086c0:	f1aa 0a02 	sub.w	sl, sl, #2
 80086c4:	fa5f fa8a 	uxtb.w	sl, sl
 80086c8:	3901      	subs	r1, #1
 80086ca:	4652      	mov	r2, sl
 80086cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80086d0:	9109      	str	r1, [sp, #36]	@ 0x24
 80086d2:	f7ff ff26 	bl	8008522 <__exponent>
 80086d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086d8:	1813      	adds	r3, r2, r0
 80086da:	2a01      	cmp	r2, #1
 80086dc:	4681      	mov	r9, r0
 80086de:	6123      	str	r3, [r4, #16]
 80086e0:	dc02      	bgt.n	80086e8 <_printf_float+0x150>
 80086e2:	6822      	ldr	r2, [r4, #0]
 80086e4:	07d2      	lsls	r2, r2, #31
 80086e6:	d501      	bpl.n	80086ec <_printf_float+0x154>
 80086e8:	3301      	adds	r3, #1
 80086ea:	6123      	str	r3, [r4, #16]
 80086ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d0a2      	beq.n	800863a <_printf_float+0xa2>
 80086f4:	232d      	movs	r3, #45	@ 0x2d
 80086f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086fa:	e79e      	b.n	800863a <_printf_float+0xa2>
 80086fc:	9a06      	ldr	r2, [sp, #24]
 80086fe:	2a47      	cmp	r2, #71	@ 0x47
 8008700:	d1c2      	bne.n	8008688 <_printf_float+0xf0>
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1c0      	bne.n	8008688 <_printf_float+0xf0>
 8008706:	2301      	movs	r3, #1
 8008708:	e7bd      	b.n	8008686 <_printf_float+0xee>
 800870a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800870e:	d9db      	bls.n	80086c8 <_printf_float+0x130>
 8008710:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008714:	d118      	bne.n	8008748 <_printf_float+0x1b0>
 8008716:	2900      	cmp	r1, #0
 8008718:	6863      	ldr	r3, [r4, #4]
 800871a:	dd0b      	ble.n	8008734 <_printf_float+0x19c>
 800871c:	6121      	str	r1, [r4, #16]
 800871e:	b913      	cbnz	r3, 8008726 <_printf_float+0x18e>
 8008720:	6822      	ldr	r2, [r4, #0]
 8008722:	07d0      	lsls	r0, r2, #31
 8008724:	d502      	bpl.n	800872c <_printf_float+0x194>
 8008726:	3301      	adds	r3, #1
 8008728:	440b      	add	r3, r1
 800872a:	6123      	str	r3, [r4, #16]
 800872c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800872e:	f04f 0900 	mov.w	r9, #0
 8008732:	e7db      	b.n	80086ec <_printf_float+0x154>
 8008734:	b913      	cbnz	r3, 800873c <_printf_float+0x1a4>
 8008736:	6822      	ldr	r2, [r4, #0]
 8008738:	07d2      	lsls	r2, r2, #31
 800873a:	d501      	bpl.n	8008740 <_printf_float+0x1a8>
 800873c:	3302      	adds	r3, #2
 800873e:	e7f4      	b.n	800872a <_printf_float+0x192>
 8008740:	2301      	movs	r3, #1
 8008742:	e7f2      	b.n	800872a <_printf_float+0x192>
 8008744:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008748:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800874a:	4299      	cmp	r1, r3
 800874c:	db05      	blt.n	800875a <_printf_float+0x1c2>
 800874e:	6823      	ldr	r3, [r4, #0]
 8008750:	6121      	str	r1, [r4, #16]
 8008752:	07d8      	lsls	r0, r3, #31
 8008754:	d5ea      	bpl.n	800872c <_printf_float+0x194>
 8008756:	1c4b      	adds	r3, r1, #1
 8008758:	e7e7      	b.n	800872a <_printf_float+0x192>
 800875a:	2900      	cmp	r1, #0
 800875c:	bfd4      	ite	le
 800875e:	f1c1 0202 	rsble	r2, r1, #2
 8008762:	2201      	movgt	r2, #1
 8008764:	4413      	add	r3, r2
 8008766:	e7e0      	b.n	800872a <_printf_float+0x192>
 8008768:	6823      	ldr	r3, [r4, #0]
 800876a:	055a      	lsls	r2, r3, #21
 800876c:	d407      	bmi.n	800877e <_printf_float+0x1e6>
 800876e:	6923      	ldr	r3, [r4, #16]
 8008770:	4642      	mov	r2, r8
 8008772:	4631      	mov	r1, r6
 8008774:	4628      	mov	r0, r5
 8008776:	47b8      	blx	r7
 8008778:	3001      	adds	r0, #1
 800877a:	d12b      	bne.n	80087d4 <_printf_float+0x23c>
 800877c:	e767      	b.n	800864e <_printf_float+0xb6>
 800877e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008782:	f240 80dd 	bls.w	8008940 <_printf_float+0x3a8>
 8008786:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800878a:	2200      	movs	r2, #0
 800878c:	2300      	movs	r3, #0
 800878e:	f7f8 f9bb 	bl	8000b08 <__aeabi_dcmpeq>
 8008792:	2800      	cmp	r0, #0
 8008794:	d033      	beq.n	80087fe <_printf_float+0x266>
 8008796:	4a37      	ldr	r2, [pc, #220]	@ (8008874 <_printf_float+0x2dc>)
 8008798:	2301      	movs	r3, #1
 800879a:	4631      	mov	r1, r6
 800879c:	4628      	mov	r0, r5
 800879e:	47b8      	blx	r7
 80087a0:	3001      	adds	r0, #1
 80087a2:	f43f af54 	beq.w	800864e <_printf_float+0xb6>
 80087a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80087aa:	4543      	cmp	r3, r8
 80087ac:	db02      	blt.n	80087b4 <_printf_float+0x21c>
 80087ae:	6823      	ldr	r3, [r4, #0]
 80087b0:	07d8      	lsls	r0, r3, #31
 80087b2:	d50f      	bpl.n	80087d4 <_printf_float+0x23c>
 80087b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087b8:	4631      	mov	r1, r6
 80087ba:	4628      	mov	r0, r5
 80087bc:	47b8      	blx	r7
 80087be:	3001      	adds	r0, #1
 80087c0:	f43f af45 	beq.w	800864e <_printf_float+0xb6>
 80087c4:	f04f 0900 	mov.w	r9, #0
 80087c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80087cc:	f104 0a1a 	add.w	sl, r4, #26
 80087d0:	45c8      	cmp	r8, r9
 80087d2:	dc09      	bgt.n	80087e8 <_printf_float+0x250>
 80087d4:	6823      	ldr	r3, [r4, #0]
 80087d6:	079b      	lsls	r3, r3, #30
 80087d8:	f100 8103 	bmi.w	80089e2 <_printf_float+0x44a>
 80087dc:	68e0      	ldr	r0, [r4, #12]
 80087de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087e0:	4298      	cmp	r0, r3
 80087e2:	bfb8      	it	lt
 80087e4:	4618      	movlt	r0, r3
 80087e6:	e734      	b.n	8008652 <_printf_float+0xba>
 80087e8:	2301      	movs	r3, #1
 80087ea:	4652      	mov	r2, sl
 80087ec:	4631      	mov	r1, r6
 80087ee:	4628      	mov	r0, r5
 80087f0:	47b8      	blx	r7
 80087f2:	3001      	adds	r0, #1
 80087f4:	f43f af2b 	beq.w	800864e <_printf_float+0xb6>
 80087f8:	f109 0901 	add.w	r9, r9, #1
 80087fc:	e7e8      	b.n	80087d0 <_printf_float+0x238>
 80087fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008800:	2b00      	cmp	r3, #0
 8008802:	dc39      	bgt.n	8008878 <_printf_float+0x2e0>
 8008804:	4a1b      	ldr	r2, [pc, #108]	@ (8008874 <_printf_float+0x2dc>)
 8008806:	2301      	movs	r3, #1
 8008808:	4631      	mov	r1, r6
 800880a:	4628      	mov	r0, r5
 800880c:	47b8      	blx	r7
 800880e:	3001      	adds	r0, #1
 8008810:	f43f af1d 	beq.w	800864e <_printf_float+0xb6>
 8008814:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008818:	ea59 0303 	orrs.w	r3, r9, r3
 800881c:	d102      	bne.n	8008824 <_printf_float+0x28c>
 800881e:	6823      	ldr	r3, [r4, #0]
 8008820:	07d9      	lsls	r1, r3, #31
 8008822:	d5d7      	bpl.n	80087d4 <_printf_float+0x23c>
 8008824:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008828:	4631      	mov	r1, r6
 800882a:	4628      	mov	r0, r5
 800882c:	47b8      	blx	r7
 800882e:	3001      	adds	r0, #1
 8008830:	f43f af0d 	beq.w	800864e <_printf_float+0xb6>
 8008834:	f04f 0a00 	mov.w	sl, #0
 8008838:	f104 0b1a 	add.w	fp, r4, #26
 800883c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800883e:	425b      	negs	r3, r3
 8008840:	4553      	cmp	r3, sl
 8008842:	dc01      	bgt.n	8008848 <_printf_float+0x2b0>
 8008844:	464b      	mov	r3, r9
 8008846:	e793      	b.n	8008770 <_printf_float+0x1d8>
 8008848:	2301      	movs	r3, #1
 800884a:	465a      	mov	r2, fp
 800884c:	4631      	mov	r1, r6
 800884e:	4628      	mov	r0, r5
 8008850:	47b8      	blx	r7
 8008852:	3001      	adds	r0, #1
 8008854:	f43f aefb 	beq.w	800864e <_printf_float+0xb6>
 8008858:	f10a 0a01 	add.w	sl, sl, #1
 800885c:	e7ee      	b.n	800883c <_printf_float+0x2a4>
 800885e:	bf00      	nop
 8008860:	7fefffff 	.word	0x7fefffff
 8008864:	0800b1d8 	.word	0x0800b1d8
 8008868:	0800b1d4 	.word	0x0800b1d4
 800886c:	0800b1e0 	.word	0x0800b1e0
 8008870:	0800b1dc 	.word	0x0800b1dc
 8008874:	0800b1e4 	.word	0x0800b1e4
 8008878:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800887a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800887e:	4553      	cmp	r3, sl
 8008880:	bfa8      	it	ge
 8008882:	4653      	movge	r3, sl
 8008884:	2b00      	cmp	r3, #0
 8008886:	4699      	mov	r9, r3
 8008888:	dc36      	bgt.n	80088f8 <_printf_float+0x360>
 800888a:	f04f 0b00 	mov.w	fp, #0
 800888e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008892:	f104 021a 	add.w	r2, r4, #26
 8008896:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008898:	9306      	str	r3, [sp, #24]
 800889a:	eba3 0309 	sub.w	r3, r3, r9
 800889e:	455b      	cmp	r3, fp
 80088a0:	dc31      	bgt.n	8008906 <_printf_float+0x36e>
 80088a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088a4:	459a      	cmp	sl, r3
 80088a6:	dc3a      	bgt.n	800891e <_printf_float+0x386>
 80088a8:	6823      	ldr	r3, [r4, #0]
 80088aa:	07da      	lsls	r2, r3, #31
 80088ac:	d437      	bmi.n	800891e <_printf_float+0x386>
 80088ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b0:	ebaa 0903 	sub.w	r9, sl, r3
 80088b4:	9b06      	ldr	r3, [sp, #24]
 80088b6:	ebaa 0303 	sub.w	r3, sl, r3
 80088ba:	4599      	cmp	r9, r3
 80088bc:	bfa8      	it	ge
 80088be:	4699      	movge	r9, r3
 80088c0:	f1b9 0f00 	cmp.w	r9, #0
 80088c4:	dc33      	bgt.n	800892e <_printf_float+0x396>
 80088c6:	f04f 0800 	mov.w	r8, #0
 80088ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088ce:	f104 0b1a 	add.w	fp, r4, #26
 80088d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088d4:	ebaa 0303 	sub.w	r3, sl, r3
 80088d8:	eba3 0309 	sub.w	r3, r3, r9
 80088dc:	4543      	cmp	r3, r8
 80088de:	f77f af79 	ble.w	80087d4 <_printf_float+0x23c>
 80088e2:	2301      	movs	r3, #1
 80088e4:	465a      	mov	r2, fp
 80088e6:	4631      	mov	r1, r6
 80088e8:	4628      	mov	r0, r5
 80088ea:	47b8      	blx	r7
 80088ec:	3001      	adds	r0, #1
 80088ee:	f43f aeae 	beq.w	800864e <_printf_float+0xb6>
 80088f2:	f108 0801 	add.w	r8, r8, #1
 80088f6:	e7ec      	b.n	80088d2 <_printf_float+0x33a>
 80088f8:	4642      	mov	r2, r8
 80088fa:	4631      	mov	r1, r6
 80088fc:	4628      	mov	r0, r5
 80088fe:	47b8      	blx	r7
 8008900:	3001      	adds	r0, #1
 8008902:	d1c2      	bne.n	800888a <_printf_float+0x2f2>
 8008904:	e6a3      	b.n	800864e <_printf_float+0xb6>
 8008906:	2301      	movs	r3, #1
 8008908:	4631      	mov	r1, r6
 800890a:	4628      	mov	r0, r5
 800890c:	9206      	str	r2, [sp, #24]
 800890e:	47b8      	blx	r7
 8008910:	3001      	adds	r0, #1
 8008912:	f43f ae9c 	beq.w	800864e <_printf_float+0xb6>
 8008916:	9a06      	ldr	r2, [sp, #24]
 8008918:	f10b 0b01 	add.w	fp, fp, #1
 800891c:	e7bb      	b.n	8008896 <_printf_float+0x2fe>
 800891e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008922:	4631      	mov	r1, r6
 8008924:	4628      	mov	r0, r5
 8008926:	47b8      	blx	r7
 8008928:	3001      	adds	r0, #1
 800892a:	d1c0      	bne.n	80088ae <_printf_float+0x316>
 800892c:	e68f      	b.n	800864e <_printf_float+0xb6>
 800892e:	9a06      	ldr	r2, [sp, #24]
 8008930:	464b      	mov	r3, r9
 8008932:	4442      	add	r2, r8
 8008934:	4631      	mov	r1, r6
 8008936:	4628      	mov	r0, r5
 8008938:	47b8      	blx	r7
 800893a:	3001      	adds	r0, #1
 800893c:	d1c3      	bne.n	80088c6 <_printf_float+0x32e>
 800893e:	e686      	b.n	800864e <_printf_float+0xb6>
 8008940:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008944:	f1ba 0f01 	cmp.w	sl, #1
 8008948:	dc01      	bgt.n	800894e <_printf_float+0x3b6>
 800894a:	07db      	lsls	r3, r3, #31
 800894c:	d536      	bpl.n	80089bc <_printf_float+0x424>
 800894e:	2301      	movs	r3, #1
 8008950:	4642      	mov	r2, r8
 8008952:	4631      	mov	r1, r6
 8008954:	4628      	mov	r0, r5
 8008956:	47b8      	blx	r7
 8008958:	3001      	adds	r0, #1
 800895a:	f43f ae78 	beq.w	800864e <_printf_float+0xb6>
 800895e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008962:	4631      	mov	r1, r6
 8008964:	4628      	mov	r0, r5
 8008966:	47b8      	blx	r7
 8008968:	3001      	adds	r0, #1
 800896a:	f43f ae70 	beq.w	800864e <_printf_float+0xb6>
 800896e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008972:	2200      	movs	r2, #0
 8008974:	2300      	movs	r3, #0
 8008976:	f10a 3aff 	add.w	sl, sl, #4294967295
 800897a:	f7f8 f8c5 	bl	8000b08 <__aeabi_dcmpeq>
 800897e:	b9c0      	cbnz	r0, 80089b2 <_printf_float+0x41a>
 8008980:	4653      	mov	r3, sl
 8008982:	f108 0201 	add.w	r2, r8, #1
 8008986:	4631      	mov	r1, r6
 8008988:	4628      	mov	r0, r5
 800898a:	47b8      	blx	r7
 800898c:	3001      	adds	r0, #1
 800898e:	d10c      	bne.n	80089aa <_printf_float+0x412>
 8008990:	e65d      	b.n	800864e <_printf_float+0xb6>
 8008992:	2301      	movs	r3, #1
 8008994:	465a      	mov	r2, fp
 8008996:	4631      	mov	r1, r6
 8008998:	4628      	mov	r0, r5
 800899a:	47b8      	blx	r7
 800899c:	3001      	adds	r0, #1
 800899e:	f43f ae56 	beq.w	800864e <_printf_float+0xb6>
 80089a2:	f108 0801 	add.w	r8, r8, #1
 80089a6:	45d0      	cmp	r8, sl
 80089a8:	dbf3      	blt.n	8008992 <_printf_float+0x3fa>
 80089aa:	464b      	mov	r3, r9
 80089ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80089b0:	e6df      	b.n	8008772 <_printf_float+0x1da>
 80089b2:	f04f 0800 	mov.w	r8, #0
 80089b6:	f104 0b1a 	add.w	fp, r4, #26
 80089ba:	e7f4      	b.n	80089a6 <_printf_float+0x40e>
 80089bc:	2301      	movs	r3, #1
 80089be:	4642      	mov	r2, r8
 80089c0:	e7e1      	b.n	8008986 <_printf_float+0x3ee>
 80089c2:	2301      	movs	r3, #1
 80089c4:	464a      	mov	r2, r9
 80089c6:	4631      	mov	r1, r6
 80089c8:	4628      	mov	r0, r5
 80089ca:	47b8      	blx	r7
 80089cc:	3001      	adds	r0, #1
 80089ce:	f43f ae3e 	beq.w	800864e <_printf_float+0xb6>
 80089d2:	f108 0801 	add.w	r8, r8, #1
 80089d6:	68e3      	ldr	r3, [r4, #12]
 80089d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089da:	1a5b      	subs	r3, r3, r1
 80089dc:	4543      	cmp	r3, r8
 80089de:	dcf0      	bgt.n	80089c2 <_printf_float+0x42a>
 80089e0:	e6fc      	b.n	80087dc <_printf_float+0x244>
 80089e2:	f04f 0800 	mov.w	r8, #0
 80089e6:	f104 0919 	add.w	r9, r4, #25
 80089ea:	e7f4      	b.n	80089d6 <_printf_float+0x43e>

080089ec <_printf_common>:
 80089ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089f0:	4616      	mov	r6, r2
 80089f2:	4698      	mov	r8, r3
 80089f4:	688a      	ldr	r2, [r1, #8]
 80089f6:	690b      	ldr	r3, [r1, #16]
 80089f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80089fc:	4293      	cmp	r3, r2
 80089fe:	bfb8      	it	lt
 8008a00:	4613      	movlt	r3, r2
 8008a02:	6033      	str	r3, [r6, #0]
 8008a04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a08:	4607      	mov	r7, r0
 8008a0a:	460c      	mov	r4, r1
 8008a0c:	b10a      	cbz	r2, 8008a12 <_printf_common+0x26>
 8008a0e:	3301      	adds	r3, #1
 8008a10:	6033      	str	r3, [r6, #0]
 8008a12:	6823      	ldr	r3, [r4, #0]
 8008a14:	0699      	lsls	r1, r3, #26
 8008a16:	bf42      	ittt	mi
 8008a18:	6833      	ldrmi	r3, [r6, #0]
 8008a1a:	3302      	addmi	r3, #2
 8008a1c:	6033      	strmi	r3, [r6, #0]
 8008a1e:	6825      	ldr	r5, [r4, #0]
 8008a20:	f015 0506 	ands.w	r5, r5, #6
 8008a24:	d106      	bne.n	8008a34 <_printf_common+0x48>
 8008a26:	f104 0a19 	add.w	sl, r4, #25
 8008a2a:	68e3      	ldr	r3, [r4, #12]
 8008a2c:	6832      	ldr	r2, [r6, #0]
 8008a2e:	1a9b      	subs	r3, r3, r2
 8008a30:	42ab      	cmp	r3, r5
 8008a32:	dc26      	bgt.n	8008a82 <_printf_common+0x96>
 8008a34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a38:	6822      	ldr	r2, [r4, #0]
 8008a3a:	3b00      	subs	r3, #0
 8008a3c:	bf18      	it	ne
 8008a3e:	2301      	movne	r3, #1
 8008a40:	0692      	lsls	r2, r2, #26
 8008a42:	d42b      	bmi.n	8008a9c <_printf_common+0xb0>
 8008a44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a48:	4641      	mov	r1, r8
 8008a4a:	4638      	mov	r0, r7
 8008a4c:	47c8      	blx	r9
 8008a4e:	3001      	adds	r0, #1
 8008a50:	d01e      	beq.n	8008a90 <_printf_common+0xa4>
 8008a52:	6823      	ldr	r3, [r4, #0]
 8008a54:	6922      	ldr	r2, [r4, #16]
 8008a56:	f003 0306 	and.w	r3, r3, #6
 8008a5a:	2b04      	cmp	r3, #4
 8008a5c:	bf02      	ittt	eq
 8008a5e:	68e5      	ldreq	r5, [r4, #12]
 8008a60:	6833      	ldreq	r3, [r6, #0]
 8008a62:	1aed      	subeq	r5, r5, r3
 8008a64:	68a3      	ldr	r3, [r4, #8]
 8008a66:	bf0c      	ite	eq
 8008a68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a6c:	2500      	movne	r5, #0
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	bfc4      	itt	gt
 8008a72:	1a9b      	subgt	r3, r3, r2
 8008a74:	18ed      	addgt	r5, r5, r3
 8008a76:	2600      	movs	r6, #0
 8008a78:	341a      	adds	r4, #26
 8008a7a:	42b5      	cmp	r5, r6
 8008a7c:	d11a      	bne.n	8008ab4 <_printf_common+0xc8>
 8008a7e:	2000      	movs	r0, #0
 8008a80:	e008      	b.n	8008a94 <_printf_common+0xa8>
 8008a82:	2301      	movs	r3, #1
 8008a84:	4652      	mov	r2, sl
 8008a86:	4641      	mov	r1, r8
 8008a88:	4638      	mov	r0, r7
 8008a8a:	47c8      	blx	r9
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	d103      	bne.n	8008a98 <_printf_common+0xac>
 8008a90:	f04f 30ff 	mov.w	r0, #4294967295
 8008a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a98:	3501      	adds	r5, #1
 8008a9a:	e7c6      	b.n	8008a2a <_printf_common+0x3e>
 8008a9c:	18e1      	adds	r1, r4, r3
 8008a9e:	1c5a      	adds	r2, r3, #1
 8008aa0:	2030      	movs	r0, #48	@ 0x30
 8008aa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008aa6:	4422      	add	r2, r4
 8008aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008aac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ab0:	3302      	adds	r3, #2
 8008ab2:	e7c7      	b.n	8008a44 <_printf_common+0x58>
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	4622      	mov	r2, r4
 8008ab8:	4641      	mov	r1, r8
 8008aba:	4638      	mov	r0, r7
 8008abc:	47c8      	blx	r9
 8008abe:	3001      	adds	r0, #1
 8008ac0:	d0e6      	beq.n	8008a90 <_printf_common+0xa4>
 8008ac2:	3601      	adds	r6, #1
 8008ac4:	e7d9      	b.n	8008a7a <_printf_common+0x8e>
	...

08008ac8 <_printf_i>:
 8008ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008acc:	7e0f      	ldrb	r7, [r1, #24]
 8008ace:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ad0:	2f78      	cmp	r7, #120	@ 0x78
 8008ad2:	4691      	mov	r9, r2
 8008ad4:	4680      	mov	r8, r0
 8008ad6:	460c      	mov	r4, r1
 8008ad8:	469a      	mov	sl, r3
 8008ada:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ade:	d807      	bhi.n	8008af0 <_printf_i+0x28>
 8008ae0:	2f62      	cmp	r7, #98	@ 0x62
 8008ae2:	d80a      	bhi.n	8008afa <_printf_i+0x32>
 8008ae4:	2f00      	cmp	r7, #0
 8008ae6:	f000 80d1 	beq.w	8008c8c <_printf_i+0x1c4>
 8008aea:	2f58      	cmp	r7, #88	@ 0x58
 8008aec:	f000 80b8 	beq.w	8008c60 <_printf_i+0x198>
 8008af0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008af4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008af8:	e03a      	b.n	8008b70 <_printf_i+0xa8>
 8008afa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008afe:	2b15      	cmp	r3, #21
 8008b00:	d8f6      	bhi.n	8008af0 <_printf_i+0x28>
 8008b02:	a101      	add	r1, pc, #4	@ (adr r1, 8008b08 <_printf_i+0x40>)
 8008b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b08:	08008b61 	.word	0x08008b61
 8008b0c:	08008b75 	.word	0x08008b75
 8008b10:	08008af1 	.word	0x08008af1
 8008b14:	08008af1 	.word	0x08008af1
 8008b18:	08008af1 	.word	0x08008af1
 8008b1c:	08008af1 	.word	0x08008af1
 8008b20:	08008b75 	.word	0x08008b75
 8008b24:	08008af1 	.word	0x08008af1
 8008b28:	08008af1 	.word	0x08008af1
 8008b2c:	08008af1 	.word	0x08008af1
 8008b30:	08008af1 	.word	0x08008af1
 8008b34:	08008c73 	.word	0x08008c73
 8008b38:	08008b9f 	.word	0x08008b9f
 8008b3c:	08008c2d 	.word	0x08008c2d
 8008b40:	08008af1 	.word	0x08008af1
 8008b44:	08008af1 	.word	0x08008af1
 8008b48:	08008c95 	.word	0x08008c95
 8008b4c:	08008af1 	.word	0x08008af1
 8008b50:	08008b9f 	.word	0x08008b9f
 8008b54:	08008af1 	.word	0x08008af1
 8008b58:	08008af1 	.word	0x08008af1
 8008b5c:	08008c35 	.word	0x08008c35
 8008b60:	6833      	ldr	r3, [r6, #0]
 8008b62:	1d1a      	adds	r2, r3, #4
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	6032      	str	r2, [r6, #0]
 8008b68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b70:	2301      	movs	r3, #1
 8008b72:	e09c      	b.n	8008cae <_printf_i+0x1e6>
 8008b74:	6833      	ldr	r3, [r6, #0]
 8008b76:	6820      	ldr	r0, [r4, #0]
 8008b78:	1d19      	adds	r1, r3, #4
 8008b7a:	6031      	str	r1, [r6, #0]
 8008b7c:	0606      	lsls	r6, r0, #24
 8008b7e:	d501      	bpl.n	8008b84 <_printf_i+0xbc>
 8008b80:	681d      	ldr	r5, [r3, #0]
 8008b82:	e003      	b.n	8008b8c <_printf_i+0xc4>
 8008b84:	0645      	lsls	r5, r0, #25
 8008b86:	d5fb      	bpl.n	8008b80 <_printf_i+0xb8>
 8008b88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b8c:	2d00      	cmp	r5, #0
 8008b8e:	da03      	bge.n	8008b98 <_printf_i+0xd0>
 8008b90:	232d      	movs	r3, #45	@ 0x2d
 8008b92:	426d      	negs	r5, r5
 8008b94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b98:	4858      	ldr	r0, [pc, #352]	@ (8008cfc <_printf_i+0x234>)
 8008b9a:	230a      	movs	r3, #10
 8008b9c:	e011      	b.n	8008bc2 <_printf_i+0xfa>
 8008b9e:	6821      	ldr	r1, [r4, #0]
 8008ba0:	6833      	ldr	r3, [r6, #0]
 8008ba2:	0608      	lsls	r0, r1, #24
 8008ba4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ba8:	d402      	bmi.n	8008bb0 <_printf_i+0xe8>
 8008baa:	0649      	lsls	r1, r1, #25
 8008bac:	bf48      	it	mi
 8008bae:	b2ad      	uxthmi	r5, r5
 8008bb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008bb2:	4852      	ldr	r0, [pc, #328]	@ (8008cfc <_printf_i+0x234>)
 8008bb4:	6033      	str	r3, [r6, #0]
 8008bb6:	bf14      	ite	ne
 8008bb8:	230a      	movne	r3, #10
 8008bba:	2308      	moveq	r3, #8
 8008bbc:	2100      	movs	r1, #0
 8008bbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008bc2:	6866      	ldr	r6, [r4, #4]
 8008bc4:	60a6      	str	r6, [r4, #8]
 8008bc6:	2e00      	cmp	r6, #0
 8008bc8:	db05      	blt.n	8008bd6 <_printf_i+0x10e>
 8008bca:	6821      	ldr	r1, [r4, #0]
 8008bcc:	432e      	orrs	r6, r5
 8008bce:	f021 0104 	bic.w	r1, r1, #4
 8008bd2:	6021      	str	r1, [r4, #0]
 8008bd4:	d04b      	beq.n	8008c6e <_printf_i+0x1a6>
 8008bd6:	4616      	mov	r6, r2
 8008bd8:	fbb5 f1f3 	udiv	r1, r5, r3
 8008bdc:	fb03 5711 	mls	r7, r3, r1, r5
 8008be0:	5dc7      	ldrb	r7, [r0, r7]
 8008be2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008be6:	462f      	mov	r7, r5
 8008be8:	42bb      	cmp	r3, r7
 8008bea:	460d      	mov	r5, r1
 8008bec:	d9f4      	bls.n	8008bd8 <_printf_i+0x110>
 8008bee:	2b08      	cmp	r3, #8
 8008bf0:	d10b      	bne.n	8008c0a <_printf_i+0x142>
 8008bf2:	6823      	ldr	r3, [r4, #0]
 8008bf4:	07df      	lsls	r7, r3, #31
 8008bf6:	d508      	bpl.n	8008c0a <_printf_i+0x142>
 8008bf8:	6923      	ldr	r3, [r4, #16]
 8008bfa:	6861      	ldr	r1, [r4, #4]
 8008bfc:	4299      	cmp	r1, r3
 8008bfe:	bfde      	ittt	le
 8008c00:	2330      	movle	r3, #48	@ 0x30
 8008c02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c0a:	1b92      	subs	r2, r2, r6
 8008c0c:	6122      	str	r2, [r4, #16]
 8008c0e:	f8cd a000 	str.w	sl, [sp]
 8008c12:	464b      	mov	r3, r9
 8008c14:	aa03      	add	r2, sp, #12
 8008c16:	4621      	mov	r1, r4
 8008c18:	4640      	mov	r0, r8
 8008c1a:	f7ff fee7 	bl	80089ec <_printf_common>
 8008c1e:	3001      	adds	r0, #1
 8008c20:	d14a      	bne.n	8008cb8 <_printf_i+0x1f0>
 8008c22:	f04f 30ff 	mov.w	r0, #4294967295
 8008c26:	b004      	add	sp, #16
 8008c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c2c:	6823      	ldr	r3, [r4, #0]
 8008c2e:	f043 0320 	orr.w	r3, r3, #32
 8008c32:	6023      	str	r3, [r4, #0]
 8008c34:	4832      	ldr	r0, [pc, #200]	@ (8008d00 <_printf_i+0x238>)
 8008c36:	2778      	movs	r7, #120	@ 0x78
 8008c38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c3c:	6823      	ldr	r3, [r4, #0]
 8008c3e:	6831      	ldr	r1, [r6, #0]
 8008c40:	061f      	lsls	r7, r3, #24
 8008c42:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c46:	d402      	bmi.n	8008c4e <_printf_i+0x186>
 8008c48:	065f      	lsls	r7, r3, #25
 8008c4a:	bf48      	it	mi
 8008c4c:	b2ad      	uxthmi	r5, r5
 8008c4e:	6031      	str	r1, [r6, #0]
 8008c50:	07d9      	lsls	r1, r3, #31
 8008c52:	bf44      	itt	mi
 8008c54:	f043 0320 	orrmi.w	r3, r3, #32
 8008c58:	6023      	strmi	r3, [r4, #0]
 8008c5a:	b11d      	cbz	r5, 8008c64 <_printf_i+0x19c>
 8008c5c:	2310      	movs	r3, #16
 8008c5e:	e7ad      	b.n	8008bbc <_printf_i+0xf4>
 8008c60:	4826      	ldr	r0, [pc, #152]	@ (8008cfc <_printf_i+0x234>)
 8008c62:	e7e9      	b.n	8008c38 <_printf_i+0x170>
 8008c64:	6823      	ldr	r3, [r4, #0]
 8008c66:	f023 0320 	bic.w	r3, r3, #32
 8008c6a:	6023      	str	r3, [r4, #0]
 8008c6c:	e7f6      	b.n	8008c5c <_printf_i+0x194>
 8008c6e:	4616      	mov	r6, r2
 8008c70:	e7bd      	b.n	8008bee <_printf_i+0x126>
 8008c72:	6833      	ldr	r3, [r6, #0]
 8008c74:	6825      	ldr	r5, [r4, #0]
 8008c76:	6961      	ldr	r1, [r4, #20]
 8008c78:	1d18      	adds	r0, r3, #4
 8008c7a:	6030      	str	r0, [r6, #0]
 8008c7c:	062e      	lsls	r6, r5, #24
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	d501      	bpl.n	8008c86 <_printf_i+0x1be>
 8008c82:	6019      	str	r1, [r3, #0]
 8008c84:	e002      	b.n	8008c8c <_printf_i+0x1c4>
 8008c86:	0668      	lsls	r0, r5, #25
 8008c88:	d5fb      	bpl.n	8008c82 <_printf_i+0x1ba>
 8008c8a:	8019      	strh	r1, [r3, #0]
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	6123      	str	r3, [r4, #16]
 8008c90:	4616      	mov	r6, r2
 8008c92:	e7bc      	b.n	8008c0e <_printf_i+0x146>
 8008c94:	6833      	ldr	r3, [r6, #0]
 8008c96:	1d1a      	adds	r2, r3, #4
 8008c98:	6032      	str	r2, [r6, #0]
 8008c9a:	681e      	ldr	r6, [r3, #0]
 8008c9c:	6862      	ldr	r2, [r4, #4]
 8008c9e:	2100      	movs	r1, #0
 8008ca0:	4630      	mov	r0, r6
 8008ca2:	f7f7 fab5 	bl	8000210 <memchr>
 8008ca6:	b108      	cbz	r0, 8008cac <_printf_i+0x1e4>
 8008ca8:	1b80      	subs	r0, r0, r6
 8008caa:	6060      	str	r0, [r4, #4]
 8008cac:	6863      	ldr	r3, [r4, #4]
 8008cae:	6123      	str	r3, [r4, #16]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cb6:	e7aa      	b.n	8008c0e <_printf_i+0x146>
 8008cb8:	6923      	ldr	r3, [r4, #16]
 8008cba:	4632      	mov	r2, r6
 8008cbc:	4649      	mov	r1, r9
 8008cbe:	4640      	mov	r0, r8
 8008cc0:	47d0      	blx	sl
 8008cc2:	3001      	adds	r0, #1
 8008cc4:	d0ad      	beq.n	8008c22 <_printf_i+0x15a>
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	079b      	lsls	r3, r3, #30
 8008cca:	d413      	bmi.n	8008cf4 <_printf_i+0x22c>
 8008ccc:	68e0      	ldr	r0, [r4, #12]
 8008cce:	9b03      	ldr	r3, [sp, #12]
 8008cd0:	4298      	cmp	r0, r3
 8008cd2:	bfb8      	it	lt
 8008cd4:	4618      	movlt	r0, r3
 8008cd6:	e7a6      	b.n	8008c26 <_printf_i+0x15e>
 8008cd8:	2301      	movs	r3, #1
 8008cda:	4632      	mov	r2, r6
 8008cdc:	4649      	mov	r1, r9
 8008cde:	4640      	mov	r0, r8
 8008ce0:	47d0      	blx	sl
 8008ce2:	3001      	adds	r0, #1
 8008ce4:	d09d      	beq.n	8008c22 <_printf_i+0x15a>
 8008ce6:	3501      	adds	r5, #1
 8008ce8:	68e3      	ldr	r3, [r4, #12]
 8008cea:	9903      	ldr	r1, [sp, #12]
 8008cec:	1a5b      	subs	r3, r3, r1
 8008cee:	42ab      	cmp	r3, r5
 8008cf0:	dcf2      	bgt.n	8008cd8 <_printf_i+0x210>
 8008cf2:	e7eb      	b.n	8008ccc <_printf_i+0x204>
 8008cf4:	2500      	movs	r5, #0
 8008cf6:	f104 0619 	add.w	r6, r4, #25
 8008cfa:	e7f5      	b.n	8008ce8 <_printf_i+0x220>
 8008cfc:	0800b1e6 	.word	0x0800b1e6
 8008d00:	0800b1f7 	.word	0x0800b1f7

08008d04 <std>:
 8008d04:	2300      	movs	r3, #0
 8008d06:	b510      	push	{r4, lr}
 8008d08:	4604      	mov	r4, r0
 8008d0a:	e9c0 3300 	strd	r3, r3, [r0]
 8008d0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d12:	6083      	str	r3, [r0, #8]
 8008d14:	8181      	strh	r1, [r0, #12]
 8008d16:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d18:	81c2      	strh	r2, [r0, #14]
 8008d1a:	6183      	str	r3, [r0, #24]
 8008d1c:	4619      	mov	r1, r3
 8008d1e:	2208      	movs	r2, #8
 8008d20:	305c      	adds	r0, #92	@ 0x5c
 8008d22:	f000 f9f9 	bl	8009118 <memset>
 8008d26:	4b0d      	ldr	r3, [pc, #52]	@ (8008d5c <std+0x58>)
 8008d28:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d60 <std+0x5c>)
 8008d2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d64 <std+0x60>)
 8008d30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d32:	4b0d      	ldr	r3, [pc, #52]	@ (8008d68 <std+0x64>)
 8008d34:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d36:	4b0d      	ldr	r3, [pc, #52]	@ (8008d6c <std+0x68>)
 8008d38:	6224      	str	r4, [r4, #32]
 8008d3a:	429c      	cmp	r4, r3
 8008d3c:	d006      	beq.n	8008d4c <std+0x48>
 8008d3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d42:	4294      	cmp	r4, r2
 8008d44:	d002      	beq.n	8008d4c <std+0x48>
 8008d46:	33d0      	adds	r3, #208	@ 0xd0
 8008d48:	429c      	cmp	r4, r3
 8008d4a:	d105      	bne.n	8008d58 <std+0x54>
 8008d4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d54:	f000 baba 	b.w	80092cc <__retarget_lock_init_recursive>
 8008d58:	bd10      	pop	{r4, pc}
 8008d5a:	bf00      	nop
 8008d5c:	08008f69 	.word	0x08008f69
 8008d60:	08008f8b 	.word	0x08008f8b
 8008d64:	08008fc3 	.word	0x08008fc3
 8008d68:	08008fe7 	.word	0x08008fe7
 8008d6c:	20004e88 	.word	0x20004e88

08008d70 <stdio_exit_handler>:
 8008d70:	4a02      	ldr	r2, [pc, #8]	@ (8008d7c <stdio_exit_handler+0xc>)
 8008d72:	4903      	ldr	r1, [pc, #12]	@ (8008d80 <stdio_exit_handler+0x10>)
 8008d74:	4803      	ldr	r0, [pc, #12]	@ (8008d84 <stdio_exit_handler+0x14>)
 8008d76:	f000 b869 	b.w	8008e4c <_fwalk_sglue>
 8008d7a:	bf00      	nop
 8008d7c:	20000010 	.word	0x20000010
 8008d80:	0800ac21 	.word	0x0800ac21
 8008d84:	20000020 	.word	0x20000020

08008d88 <cleanup_stdio>:
 8008d88:	6841      	ldr	r1, [r0, #4]
 8008d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8008dbc <cleanup_stdio+0x34>)
 8008d8c:	4299      	cmp	r1, r3
 8008d8e:	b510      	push	{r4, lr}
 8008d90:	4604      	mov	r4, r0
 8008d92:	d001      	beq.n	8008d98 <cleanup_stdio+0x10>
 8008d94:	f001 ff44 	bl	800ac20 <_fflush_r>
 8008d98:	68a1      	ldr	r1, [r4, #8]
 8008d9a:	4b09      	ldr	r3, [pc, #36]	@ (8008dc0 <cleanup_stdio+0x38>)
 8008d9c:	4299      	cmp	r1, r3
 8008d9e:	d002      	beq.n	8008da6 <cleanup_stdio+0x1e>
 8008da0:	4620      	mov	r0, r4
 8008da2:	f001 ff3d 	bl	800ac20 <_fflush_r>
 8008da6:	68e1      	ldr	r1, [r4, #12]
 8008da8:	4b06      	ldr	r3, [pc, #24]	@ (8008dc4 <cleanup_stdio+0x3c>)
 8008daa:	4299      	cmp	r1, r3
 8008dac:	d004      	beq.n	8008db8 <cleanup_stdio+0x30>
 8008dae:	4620      	mov	r0, r4
 8008db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008db4:	f001 bf34 	b.w	800ac20 <_fflush_r>
 8008db8:	bd10      	pop	{r4, pc}
 8008dba:	bf00      	nop
 8008dbc:	20004e88 	.word	0x20004e88
 8008dc0:	20004ef0 	.word	0x20004ef0
 8008dc4:	20004f58 	.word	0x20004f58

08008dc8 <global_stdio_init.part.0>:
 8008dc8:	b510      	push	{r4, lr}
 8008dca:	4b0b      	ldr	r3, [pc, #44]	@ (8008df8 <global_stdio_init.part.0+0x30>)
 8008dcc:	4c0b      	ldr	r4, [pc, #44]	@ (8008dfc <global_stdio_init.part.0+0x34>)
 8008dce:	4a0c      	ldr	r2, [pc, #48]	@ (8008e00 <global_stdio_init.part.0+0x38>)
 8008dd0:	601a      	str	r2, [r3, #0]
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	2104      	movs	r1, #4
 8008dd8:	f7ff ff94 	bl	8008d04 <std>
 8008ddc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008de0:	2201      	movs	r2, #1
 8008de2:	2109      	movs	r1, #9
 8008de4:	f7ff ff8e 	bl	8008d04 <std>
 8008de8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008dec:	2202      	movs	r2, #2
 8008dee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008df2:	2112      	movs	r1, #18
 8008df4:	f7ff bf86 	b.w	8008d04 <std>
 8008df8:	20004fc0 	.word	0x20004fc0
 8008dfc:	20004e88 	.word	0x20004e88
 8008e00:	08008d71 	.word	0x08008d71

08008e04 <__sfp_lock_acquire>:
 8008e04:	4801      	ldr	r0, [pc, #4]	@ (8008e0c <__sfp_lock_acquire+0x8>)
 8008e06:	f000 ba62 	b.w	80092ce <__retarget_lock_acquire_recursive>
 8008e0a:	bf00      	nop
 8008e0c:	20004fc9 	.word	0x20004fc9

08008e10 <__sfp_lock_release>:
 8008e10:	4801      	ldr	r0, [pc, #4]	@ (8008e18 <__sfp_lock_release+0x8>)
 8008e12:	f000 ba5d 	b.w	80092d0 <__retarget_lock_release_recursive>
 8008e16:	bf00      	nop
 8008e18:	20004fc9 	.word	0x20004fc9

08008e1c <__sinit>:
 8008e1c:	b510      	push	{r4, lr}
 8008e1e:	4604      	mov	r4, r0
 8008e20:	f7ff fff0 	bl	8008e04 <__sfp_lock_acquire>
 8008e24:	6a23      	ldr	r3, [r4, #32]
 8008e26:	b11b      	cbz	r3, 8008e30 <__sinit+0x14>
 8008e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e2c:	f7ff bff0 	b.w	8008e10 <__sfp_lock_release>
 8008e30:	4b04      	ldr	r3, [pc, #16]	@ (8008e44 <__sinit+0x28>)
 8008e32:	6223      	str	r3, [r4, #32]
 8008e34:	4b04      	ldr	r3, [pc, #16]	@ (8008e48 <__sinit+0x2c>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d1f5      	bne.n	8008e28 <__sinit+0xc>
 8008e3c:	f7ff ffc4 	bl	8008dc8 <global_stdio_init.part.0>
 8008e40:	e7f2      	b.n	8008e28 <__sinit+0xc>
 8008e42:	bf00      	nop
 8008e44:	08008d89 	.word	0x08008d89
 8008e48:	20004fc0 	.word	0x20004fc0

08008e4c <_fwalk_sglue>:
 8008e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e50:	4607      	mov	r7, r0
 8008e52:	4688      	mov	r8, r1
 8008e54:	4614      	mov	r4, r2
 8008e56:	2600      	movs	r6, #0
 8008e58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e5c:	f1b9 0901 	subs.w	r9, r9, #1
 8008e60:	d505      	bpl.n	8008e6e <_fwalk_sglue+0x22>
 8008e62:	6824      	ldr	r4, [r4, #0]
 8008e64:	2c00      	cmp	r4, #0
 8008e66:	d1f7      	bne.n	8008e58 <_fwalk_sglue+0xc>
 8008e68:	4630      	mov	r0, r6
 8008e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e6e:	89ab      	ldrh	r3, [r5, #12]
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d907      	bls.n	8008e84 <_fwalk_sglue+0x38>
 8008e74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	d003      	beq.n	8008e84 <_fwalk_sglue+0x38>
 8008e7c:	4629      	mov	r1, r5
 8008e7e:	4638      	mov	r0, r7
 8008e80:	47c0      	blx	r8
 8008e82:	4306      	orrs	r6, r0
 8008e84:	3568      	adds	r5, #104	@ 0x68
 8008e86:	e7e9      	b.n	8008e5c <_fwalk_sglue+0x10>

08008e88 <iprintf>:
 8008e88:	b40f      	push	{r0, r1, r2, r3}
 8008e8a:	b507      	push	{r0, r1, r2, lr}
 8008e8c:	4906      	ldr	r1, [pc, #24]	@ (8008ea8 <iprintf+0x20>)
 8008e8e:	ab04      	add	r3, sp, #16
 8008e90:	6808      	ldr	r0, [r1, #0]
 8008e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e96:	6881      	ldr	r1, [r0, #8]
 8008e98:	9301      	str	r3, [sp, #4]
 8008e9a:	f001 fd25 	bl	800a8e8 <_vfiprintf_r>
 8008e9e:	b003      	add	sp, #12
 8008ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ea4:	b004      	add	sp, #16
 8008ea6:	4770      	bx	lr
 8008ea8:	2000001c 	.word	0x2000001c

08008eac <_puts_r>:
 8008eac:	6a03      	ldr	r3, [r0, #32]
 8008eae:	b570      	push	{r4, r5, r6, lr}
 8008eb0:	6884      	ldr	r4, [r0, #8]
 8008eb2:	4605      	mov	r5, r0
 8008eb4:	460e      	mov	r6, r1
 8008eb6:	b90b      	cbnz	r3, 8008ebc <_puts_r+0x10>
 8008eb8:	f7ff ffb0 	bl	8008e1c <__sinit>
 8008ebc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ebe:	07db      	lsls	r3, r3, #31
 8008ec0:	d405      	bmi.n	8008ece <_puts_r+0x22>
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	0598      	lsls	r0, r3, #22
 8008ec6:	d402      	bmi.n	8008ece <_puts_r+0x22>
 8008ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008eca:	f000 fa00 	bl	80092ce <__retarget_lock_acquire_recursive>
 8008ece:	89a3      	ldrh	r3, [r4, #12]
 8008ed0:	0719      	lsls	r1, r3, #28
 8008ed2:	d502      	bpl.n	8008eda <_puts_r+0x2e>
 8008ed4:	6923      	ldr	r3, [r4, #16]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d135      	bne.n	8008f46 <_puts_r+0x9a>
 8008eda:	4621      	mov	r1, r4
 8008edc:	4628      	mov	r0, r5
 8008ede:	f000 f8c5 	bl	800906c <__swsetup_r>
 8008ee2:	b380      	cbz	r0, 8008f46 <_puts_r+0x9a>
 8008ee4:	f04f 35ff 	mov.w	r5, #4294967295
 8008ee8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008eea:	07da      	lsls	r2, r3, #31
 8008eec:	d405      	bmi.n	8008efa <_puts_r+0x4e>
 8008eee:	89a3      	ldrh	r3, [r4, #12]
 8008ef0:	059b      	lsls	r3, r3, #22
 8008ef2:	d402      	bmi.n	8008efa <_puts_r+0x4e>
 8008ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ef6:	f000 f9eb 	bl	80092d0 <__retarget_lock_release_recursive>
 8008efa:	4628      	mov	r0, r5
 8008efc:	bd70      	pop	{r4, r5, r6, pc}
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	da04      	bge.n	8008f0c <_puts_r+0x60>
 8008f02:	69a2      	ldr	r2, [r4, #24]
 8008f04:	429a      	cmp	r2, r3
 8008f06:	dc17      	bgt.n	8008f38 <_puts_r+0x8c>
 8008f08:	290a      	cmp	r1, #10
 8008f0a:	d015      	beq.n	8008f38 <_puts_r+0x8c>
 8008f0c:	6823      	ldr	r3, [r4, #0]
 8008f0e:	1c5a      	adds	r2, r3, #1
 8008f10:	6022      	str	r2, [r4, #0]
 8008f12:	7019      	strb	r1, [r3, #0]
 8008f14:	68a3      	ldr	r3, [r4, #8]
 8008f16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008f1a:	3b01      	subs	r3, #1
 8008f1c:	60a3      	str	r3, [r4, #8]
 8008f1e:	2900      	cmp	r1, #0
 8008f20:	d1ed      	bne.n	8008efe <_puts_r+0x52>
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	da11      	bge.n	8008f4a <_puts_r+0x9e>
 8008f26:	4622      	mov	r2, r4
 8008f28:	210a      	movs	r1, #10
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	f000 f85f 	bl	8008fee <__swbuf_r>
 8008f30:	3001      	adds	r0, #1
 8008f32:	d0d7      	beq.n	8008ee4 <_puts_r+0x38>
 8008f34:	250a      	movs	r5, #10
 8008f36:	e7d7      	b.n	8008ee8 <_puts_r+0x3c>
 8008f38:	4622      	mov	r2, r4
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	f000 f857 	bl	8008fee <__swbuf_r>
 8008f40:	3001      	adds	r0, #1
 8008f42:	d1e7      	bne.n	8008f14 <_puts_r+0x68>
 8008f44:	e7ce      	b.n	8008ee4 <_puts_r+0x38>
 8008f46:	3e01      	subs	r6, #1
 8008f48:	e7e4      	b.n	8008f14 <_puts_r+0x68>
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	1c5a      	adds	r2, r3, #1
 8008f4e:	6022      	str	r2, [r4, #0]
 8008f50:	220a      	movs	r2, #10
 8008f52:	701a      	strb	r2, [r3, #0]
 8008f54:	e7ee      	b.n	8008f34 <_puts_r+0x88>
	...

08008f58 <puts>:
 8008f58:	4b02      	ldr	r3, [pc, #8]	@ (8008f64 <puts+0xc>)
 8008f5a:	4601      	mov	r1, r0
 8008f5c:	6818      	ldr	r0, [r3, #0]
 8008f5e:	f7ff bfa5 	b.w	8008eac <_puts_r>
 8008f62:	bf00      	nop
 8008f64:	2000001c 	.word	0x2000001c

08008f68 <__sread>:
 8008f68:	b510      	push	{r4, lr}
 8008f6a:	460c      	mov	r4, r1
 8008f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f70:	f000 f95e 	bl	8009230 <_read_r>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	bfab      	itete	ge
 8008f78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008f7a:	89a3      	ldrhlt	r3, [r4, #12]
 8008f7c:	181b      	addge	r3, r3, r0
 8008f7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008f82:	bfac      	ite	ge
 8008f84:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008f86:	81a3      	strhlt	r3, [r4, #12]
 8008f88:	bd10      	pop	{r4, pc}

08008f8a <__swrite>:
 8008f8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f8e:	461f      	mov	r7, r3
 8008f90:	898b      	ldrh	r3, [r1, #12]
 8008f92:	05db      	lsls	r3, r3, #23
 8008f94:	4605      	mov	r5, r0
 8008f96:	460c      	mov	r4, r1
 8008f98:	4616      	mov	r6, r2
 8008f9a:	d505      	bpl.n	8008fa8 <__swrite+0x1e>
 8008f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fa0:	2302      	movs	r3, #2
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f000 f932 	bl	800920c <_lseek_r>
 8008fa8:	89a3      	ldrh	r3, [r4, #12]
 8008faa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008fb2:	81a3      	strh	r3, [r4, #12]
 8008fb4:	4632      	mov	r2, r6
 8008fb6:	463b      	mov	r3, r7
 8008fb8:	4628      	mov	r0, r5
 8008fba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fbe:	f000 b949 	b.w	8009254 <_write_r>

08008fc2 <__sseek>:
 8008fc2:	b510      	push	{r4, lr}
 8008fc4:	460c      	mov	r4, r1
 8008fc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fca:	f000 f91f 	bl	800920c <_lseek_r>
 8008fce:	1c43      	adds	r3, r0, #1
 8008fd0:	89a3      	ldrh	r3, [r4, #12]
 8008fd2:	bf15      	itete	ne
 8008fd4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008fd6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008fda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008fde:	81a3      	strheq	r3, [r4, #12]
 8008fe0:	bf18      	it	ne
 8008fe2:	81a3      	strhne	r3, [r4, #12]
 8008fe4:	bd10      	pop	{r4, pc}

08008fe6 <__sclose>:
 8008fe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fea:	f000 b8a1 	b.w	8009130 <_close_r>

08008fee <__swbuf_r>:
 8008fee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ff0:	460e      	mov	r6, r1
 8008ff2:	4614      	mov	r4, r2
 8008ff4:	4605      	mov	r5, r0
 8008ff6:	b118      	cbz	r0, 8009000 <__swbuf_r+0x12>
 8008ff8:	6a03      	ldr	r3, [r0, #32]
 8008ffa:	b90b      	cbnz	r3, 8009000 <__swbuf_r+0x12>
 8008ffc:	f7ff ff0e 	bl	8008e1c <__sinit>
 8009000:	69a3      	ldr	r3, [r4, #24]
 8009002:	60a3      	str	r3, [r4, #8]
 8009004:	89a3      	ldrh	r3, [r4, #12]
 8009006:	071a      	lsls	r2, r3, #28
 8009008:	d501      	bpl.n	800900e <__swbuf_r+0x20>
 800900a:	6923      	ldr	r3, [r4, #16]
 800900c:	b943      	cbnz	r3, 8009020 <__swbuf_r+0x32>
 800900e:	4621      	mov	r1, r4
 8009010:	4628      	mov	r0, r5
 8009012:	f000 f82b 	bl	800906c <__swsetup_r>
 8009016:	b118      	cbz	r0, 8009020 <__swbuf_r+0x32>
 8009018:	f04f 37ff 	mov.w	r7, #4294967295
 800901c:	4638      	mov	r0, r7
 800901e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009020:	6823      	ldr	r3, [r4, #0]
 8009022:	6922      	ldr	r2, [r4, #16]
 8009024:	1a98      	subs	r0, r3, r2
 8009026:	6963      	ldr	r3, [r4, #20]
 8009028:	b2f6      	uxtb	r6, r6
 800902a:	4283      	cmp	r3, r0
 800902c:	4637      	mov	r7, r6
 800902e:	dc05      	bgt.n	800903c <__swbuf_r+0x4e>
 8009030:	4621      	mov	r1, r4
 8009032:	4628      	mov	r0, r5
 8009034:	f001 fdf4 	bl	800ac20 <_fflush_r>
 8009038:	2800      	cmp	r0, #0
 800903a:	d1ed      	bne.n	8009018 <__swbuf_r+0x2a>
 800903c:	68a3      	ldr	r3, [r4, #8]
 800903e:	3b01      	subs	r3, #1
 8009040:	60a3      	str	r3, [r4, #8]
 8009042:	6823      	ldr	r3, [r4, #0]
 8009044:	1c5a      	adds	r2, r3, #1
 8009046:	6022      	str	r2, [r4, #0]
 8009048:	701e      	strb	r6, [r3, #0]
 800904a:	6962      	ldr	r2, [r4, #20]
 800904c:	1c43      	adds	r3, r0, #1
 800904e:	429a      	cmp	r2, r3
 8009050:	d004      	beq.n	800905c <__swbuf_r+0x6e>
 8009052:	89a3      	ldrh	r3, [r4, #12]
 8009054:	07db      	lsls	r3, r3, #31
 8009056:	d5e1      	bpl.n	800901c <__swbuf_r+0x2e>
 8009058:	2e0a      	cmp	r6, #10
 800905a:	d1df      	bne.n	800901c <__swbuf_r+0x2e>
 800905c:	4621      	mov	r1, r4
 800905e:	4628      	mov	r0, r5
 8009060:	f001 fdde 	bl	800ac20 <_fflush_r>
 8009064:	2800      	cmp	r0, #0
 8009066:	d0d9      	beq.n	800901c <__swbuf_r+0x2e>
 8009068:	e7d6      	b.n	8009018 <__swbuf_r+0x2a>
	...

0800906c <__swsetup_r>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	4b29      	ldr	r3, [pc, #164]	@ (8009114 <__swsetup_r+0xa8>)
 8009070:	4605      	mov	r5, r0
 8009072:	6818      	ldr	r0, [r3, #0]
 8009074:	460c      	mov	r4, r1
 8009076:	b118      	cbz	r0, 8009080 <__swsetup_r+0x14>
 8009078:	6a03      	ldr	r3, [r0, #32]
 800907a:	b90b      	cbnz	r3, 8009080 <__swsetup_r+0x14>
 800907c:	f7ff fece 	bl	8008e1c <__sinit>
 8009080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009084:	0719      	lsls	r1, r3, #28
 8009086:	d422      	bmi.n	80090ce <__swsetup_r+0x62>
 8009088:	06da      	lsls	r2, r3, #27
 800908a:	d407      	bmi.n	800909c <__swsetup_r+0x30>
 800908c:	2209      	movs	r2, #9
 800908e:	602a      	str	r2, [r5, #0]
 8009090:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009094:	81a3      	strh	r3, [r4, #12]
 8009096:	f04f 30ff 	mov.w	r0, #4294967295
 800909a:	e033      	b.n	8009104 <__swsetup_r+0x98>
 800909c:	0758      	lsls	r0, r3, #29
 800909e:	d512      	bpl.n	80090c6 <__swsetup_r+0x5a>
 80090a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090a2:	b141      	cbz	r1, 80090b6 <__swsetup_r+0x4a>
 80090a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090a8:	4299      	cmp	r1, r3
 80090aa:	d002      	beq.n	80090b2 <__swsetup_r+0x46>
 80090ac:	4628      	mov	r0, r5
 80090ae:	f000 ff77 	bl	8009fa0 <_free_r>
 80090b2:	2300      	movs	r3, #0
 80090b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80090b6:	89a3      	ldrh	r3, [r4, #12]
 80090b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80090bc:	81a3      	strh	r3, [r4, #12]
 80090be:	2300      	movs	r3, #0
 80090c0:	6063      	str	r3, [r4, #4]
 80090c2:	6923      	ldr	r3, [r4, #16]
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	89a3      	ldrh	r3, [r4, #12]
 80090c8:	f043 0308 	orr.w	r3, r3, #8
 80090cc:	81a3      	strh	r3, [r4, #12]
 80090ce:	6923      	ldr	r3, [r4, #16]
 80090d0:	b94b      	cbnz	r3, 80090e6 <__swsetup_r+0x7a>
 80090d2:	89a3      	ldrh	r3, [r4, #12]
 80090d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80090d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090dc:	d003      	beq.n	80090e6 <__swsetup_r+0x7a>
 80090de:	4621      	mov	r1, r4
 80090e0:	4628      	mov	r0, r5
 80090e2:	f001 fdeb 	bl	800acbc <__smakebuf_r>
 80090e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090ea:	f013 0201 	ands.w	r2, r3, #1
 80090ee:	d00a      	beq.n	8009106 <__swsetup_r+0x9a>
 80090f0:	2200      	movs	r2, #0
 80090f2:	60a2      	str	r2, [r4, #8]
 80090f4:	6962      	ldr	r2, [r4, #20]
 80090f6:	4252      	negs	r2, r2
 80090f8:	61a2      	str	r2, [r4, #24]
 80090fa:	6922      	ldr	r2, [r4, #16]
 80090fc:	b942      	cbnz	r2, 8009110 <__swsetup_r+0xa4>
 80090fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009102:	d1c5      	bne.n	8009090 <__swsetup_r+0x24>
 8009104:	bd38      	pop	{r3, r4, r5, pc}
 8009106:	0799      	lsls	r1, r3, #30
 8009108:	bf58      	it	pl
 800910a:	6962      	ldrpl	r2, [r4, #20]
 800910c:	60a2      	str	r2, [r4, #8]
 800910e:	e7f4      	b.n	80090fa <__swsetup_r+0x8e>
 8009110:	2000      	movs	r0, #0
 8009112:	e7f7      	b.n	8009104 <__swsetup_r+0x98>
 8009114:	2000001c 	.word	0x2000001c

08009118 <memset>:
 8009118:	4402      	add	r2, r0
 800911a:	4603      	mov	r3, r0
 800911c:	4293      	cmp	r3, r2
 800911e:	d100      	bne.n	8009122 <memset+0xa>
 8009120:	4770      	bx	lr
 8009122:	f803 1b01 	strb.w	r1, [r3], #1
 8009126:	e7f9      	b.n	800911c <memset+0x4>

08009128 <_localeconv_r>:
 8009128:	4800      	ldr	r0, [pc, #0]	@ (800912c <_localeconv_r+0x4>)
 800912a:	4770      	bx	lr
 800912c:	2000015c 	.word	0x2000015c

08009130 <_close_r>:
 8009130:	b538      	push	{r3, r4, r5, lr}
 8009132:	4d06      	ldr	r5, [pc, #24]	@ (800914c <_close_r+0x1c>)
 8009134:	2300      	movs	r3, #0
 8009136:	4604      	mov	r4, r0
 8009138:	4608      	mov	r0, r1
 800913a:	602b      	str	r3, [r5, #0]
 800913c:	f7f8 ff9a 	bl	8002074 <_close>
 8009140:	1c43      	adds	r3, r0, #1
 8009142:	d102      	bne.n	800914a <_close_r+0x1a>
 8009144:	682b      	ldr	r3, [r5, #0]
 8009146:	b103      	cbz	r3, 800914a <_close_r+0x1a>
 8009148:	6023      	str	r3, [r4, #0]
 800914a:	bd38      	pop	{r3, r4, r5, pc}
 800914c:	20004fc4 	.word	0x20004fc4

08009150 <_reclaim_reent>:
 8009150:	4b2d      	ldr	r3, [pc, #180]	@ (8009208 <_reclaim_reent+0xb8>)
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	4283      	cmp	r3, r0
 8009156:	b570      	push	{r4, r5, r6, lr}
 8009158:	4604      	mov	r4, r0
 800915a:	d053      	beq.n	8009204 <_reclaim_reent+0xb4>
 800915c:	69c3      	ldr	r3, [r0, #28]
 800915e:	b31b      	cbz	r3, 80091a8 <_reclaim_reent+0x58>
 8009160:	68db      	ldr	r3, [r3, #12]
 8009162:	b163      	cbz	r3, 800917e <_reclaim_reent+0x2e>
 8009164:	2500      	movs	r5, #0
 8009166:	69e3      	ldr	r3, [r4, #28]
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	5959      	ldr	r1, [r3, r5]
 800916c:	b9b1      	cbnz	r1, 800919c <_reclaim_reent+0x4c>
 800916e:	3504      	adds	r5, #4
 8009170:	2d80      	cmp	r5, #128	@ 0x80
 8009172:	d1f8      	bne.n	8009166 <_reclaim_reent+0x16>
 8009174:	69e3      	ldr	r3, [r4, #28]
 8009176:	4620      	mov	r0, r4
 8009178:	68d9      	ldr	r1, [r3, #12]
 800917a:	f000 ff11 	bl	8009fa0 <_free_r>
 800917e:	69e3      	ldr	r3, [r4, #28]
 8009180:	6819      	ldr	r1, [r3, #0]
 8009182:	b111      	cbz	r1, 800918a <_reclaim_reent+0x3a>
 8009184:	4620      	mov	r0, r4
 8009186:	f000 ff0b 	bl	8009fa0 <_free_r>
 800918a:	69e3      	ldr	r3, [r4, #28]
 800918c:	689d      	ldr	r5, [r3, #8]
 800918e:	b15d      	cbz	r5, 80091a8 <_reclaim_reent+0x58>
 8009190:	4629      	mov	r1, r5
 8009192:	4620      	mov	r0, r4
 8009194:	682d      	ldr	r5, [r5, #0]
 8009196:	f000 ff03 	bl	8009fa0 <_free_r>
 800919a:	e7f8      	b.n	800918e <_reclaim_reent+0x3e>
 800919c:	680e      	ldr	r6, [r1, #0]
 800919e:	4620      	mov	r0, r4
 80091a0:	f000 fefe 	bl	8009fa0 <_free_r>
 80091a4:	4631      	mov	r1, r6
 80091a6:	e7e1      	b.n	800916c <_reclaim_reent+0x1c>
 80091a8:	6961      	ldr	r1, [r4, #20]
 80091aa:	b111      	cbz	r1, 80091b2 <_reclaim_reent+0x62>
 80091ac:	4620      	mov	r0, r4
 80091ae:	f000 fef7 	bl	8009fa0 <_free_r>
 80091b2:	69e1      	ldr	r1, [r4, #28]
 80091b4:	b111      	cbz	r1, 80091bc <_reclaim_reent+0x6c>
 80091b6:	4620      	mov	r0, r4
 80091b8:	f000 fef2 	bl	8009fa0 <_free_r>
 80091bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80091be:	b111      	cbz	r1, 80091c6 <_reclaim_reent+0x76>
 80091c0:	4620      	mov	r0, r4
 80091c2:	f000 feed 	bl	8009fa0 <_free_r>
 80091c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091c8:	b111      	cbz	r1, 80091d0 <_reclaim_reent+0x80>
 80091ca:	4620      	mov	r0, r4
 80091cc:	f000 fee8 	bl	8009fa0 <_free_r>
 80091d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80091d2:	b111      	cbz	r1, 80091da <_reclaim_reent+0x8a>
 80091d4:	4620      	mov	r0, r4
 80091d6:	f000 fee3 	bl	8009fa0 <_free_r>
 80091da:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80091dc:	b111      	cbz	r1, 80091e4 <_reclaim_reent+0x94>
 80091de:	4620      	mov	r0, r4
 80091e0:	f000 fede 	bl	8009fa0 <_free_r>
 80091e4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80091e6:	b111      	cbz	r1, 80091ee <_reclaim_reent+0x9e>
 80091e8:	4620      	mov	r0, r4
 80091ea:	f000 fed9 	bl	8009fa0 <_free_r>
 80091ee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80091f0:	b111      	cbz	r1, 80091f8 <_reclaim_reent+0xa8>
 80091f2:	4620      	mov	r0, r4
 80091f4:	f000 fed4 	bl	8009fa0 <_free_r>
 80091f8:	6a23      	ldr	r3, [r4, #32]
 80091fa:	b11b      	cbz	r3, 8009204 <_reclaim_reent+0xb4>
 80091fc:	4620      	mov	r0, r4
 80091fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009202:	4718      	bx	r3
 8009204:	bd70      	pop	{r4, r5, r6, pc}
 8009206:	bf00      	nop
 8009208:	2000001c 	.word	0x2000001c

0800920c <_lseek_r>:
 800920c:	b538      	push	{r3, r4, r5, lr}
 800920e:	4d07      	ldr	r5, [pc, #28]	@ (800922c <_lseek_r+0x20>)
 8009210:	4604      	mov	r4, r0
 8009212:	4608      	mov	r0, r1
 8009214:	4611      	mov	r1, r2
 8009216:	2200      	movs	r2, #0
 8009218:	602a      	str	r2, [r5, #0]
 800921a:	461a      	mov	r2, r3
 800921c:	f7f8 ff51 	bl	80020c2 <_lseek>
 8009220:	1c43      	adds	r3, r0, #1
 8009222:	d102      	bne.n	800922a <_lseek_r+0x1e>
 8009224:	682b      	ldr	r3, [r5, #0]
 8009226:	b103      	cbz	r3, 800922a <_lseek_r+0x1e>
 8009228:	6023      	str	r3, [r4, #0]
 800922a:	bd38      	pop	{r3, r4, r5, pc}
 800922c:	20004fc4 	.word	0x20004fc4

08009230 <_read_r>:
 8009230:	b538      	push	{r3, r4, r5, lr}
 8009232:	4d07      	ldr	r5, [pc, #28]	@ (8009250 <_read_r+0x20>)
 8009234:	4604      	mov	r4, r0
 8009236:	4608      	mov	r0, r1
 8009238:	4611      	mov	r1, r2
 800923a:	2200      	movs	r2, #0
 800923c:	602a      	str	r2, [r5, #0]
 800923e:	461a      	mov	r2, r3
 8009240:	f7f8 fefb 	bl	800203a <_read>
 8009244:	1c43      	adds	r3, r0, #1
 8009246:	d102      	bne.n	800924e <_read_r+0x1e>
 8009248:	682b      	ldr	r3, [r5, #0]
 800924a:	b103      	cbz	r3, 800924e <_read_r+0x1e>
 800924c:	6023      	str	r3, [r4, #0]
 800924e:	bd38      	pop	{r3, r4, r5, pc}
 8009250:	20004fc4 	.word	0x20004fc4

08009254 <_write_r>:
 8009254:	b538      	push	{r3, r4, r5, lr}
 8009256:	4d07      	ldr	r5, [pc, #28]	@ (8009274 <_write_r+0x20>)
 8009258:	4604      	mov	r4, r0
 800925a:	4608      	mov	r0, r1
 800925c:	4611      	mov	r1, r2
 800925e:	2200      	movs	r2, #0
 8009260:	602a      	str	r2, [r5, #0]
 8009262:	461a      	mov	r2, r3
 8009264:	f7f8 fbaa 	bl	80019bc <_write>
 8009268:	1c43      	adds	r3, r0, #1
 800926a:	d102      	bne.n	8009272 <_write_r+0x1e>
 800926c:	682b      	ldr	r3, [r5, #0]
 800926e:	b103      	cbz	r3, 8009272 <_write_r+0x1e>
 8009270:	6023      	str	r3, [r4, #0]
 8009272:	bd38      	pop	{r3, r4, r5, pc}
 8009274:	20004fc4 	.word	0x20004fc4

08009278 <__errno>:
 8009278:	4b01      	ldr	r3, [pc, #4]	@ (8009280 <__errno+0x8>)
 800927a:	6818      	ldr	r0, [r3, #0]
 800927c:	4770      	bx	lr
 800927e:	bf00      	nop
 8009280:	2000001c 	.word	0x2000001c

08009284 <__libc_init_array>:
 8009284:	b570      	push	{r4, r5, r6, lr}
 8009286:	4d0d      	ldr	r5, [pc, #52]	@ (80092bc <__libc_init_array+0x38>)
 8009288:	4c0d      	ldr	r4, [pc, #52]	@ (80092c0 <__libc_init_array+0x3c>)
 800928a:	1b64      	subs	r4, r4, r5
 800928c:	10a4      	asrs	r4, r4, #2
 800928e:	2600      	movs	r6, #0
 8009290:	42a6      	cmp	r6, r4
 8009292:	d109      	bne.n	80092a8 <__libc_init_array+0x24>
 8009294:	4d0b      	ldr	r5, [pc, #44]	@ (80092c4 <__libc_init_array+0x40>)
 8009296:	4c0c      	ldr	r4, [pc, #48]	@ (80092c8 <__libc_init_array+0x44>)
 8009298:	f001 fe2e 	bl	800aef8 <_init>
 800929c:	1b64      	subs	r4, r4, r5
 800929e:	10a4      	asrs	r4, r4, #2
 80092a0:	2600      	movs	r6, #0
 80092a2:	42a6      	cmp	r6, r4
 80092a4:	d105      	bne.n	80092b2 <__libc_init_array+0x2e>
 80092a6:	bd70      	pop	{r4, r5, r6, pc}
 80092a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ac:	4798      	blx	r3
 80092ae:	3601      	adds	r6, #1
 80092b0:	e7ee      	b.n	8009290 <__libc_init_array+0xc>
 80092b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80092b6:	4798      	blx	r3
 80092b8:	3601      	adds	r6, #1
 80092ba:	e7f2      	b.n	80092a2 <__libc_init_array+0x1e>
 80092bc:	0800b554 	.word	0x0800b554
 80092c0:	0800b554 	.word	0x0800b554
 80092c4:	0800b554 	.word	0x0800b554
 80092c8:	0800b558 	.word	0x0800b558

080092cc <__retarget_lock_init_recursive>:
 80092cc:	4770      	bx	lr

080092ce <__retarget_lock_acquire_recursive>:
 80092ce:	4770      	bx	lr

080092d0 <__retarget_lock_release_recursive>:
 80092d0:	4770      	bx	lr

080092d2 <memcpy>:
 80092d2:	440a      	add	r2, r1
 80092d4:	4291      	cmp	r1, r2
 80092d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80092da:	d100      	bne.n	80092de <memcpy+0xc>
 80092dc:	4770      	bx	lr
 80092de:	b510      	push	{r4, lr}
 80092e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092e8:	4291      	cmp	r1, r2
 80092ea:	d1f9      	bne.n	80092e0 <memcpy+0xe>
 80092ec:	bd10      	pop	{r4, pc}

080092ee <quorem>:
 80092ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f2:	6903      	ldr	r3, [r0, #16]
 80092f4:	690c      	ldr	r4, [r1, #16]
 80092f6:	42a3      	cmp	r3, r4
 80092f8:	4607      	mov	r7, r0
 80092fa:	db7e      	blt.n	80093fa <quorem+0x10c>
 80092fc:	3c01      	subs	r4, #1
 80092fe:	f101 0814 	add.w	r8, r1, #20
 8009302:	00a3      	lsls	r3, r4, #2
 8009304:	f100 0514 	add.w	r5, r0, #20
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800930e:	9301      	str	r3, [sp, #4]
 8009310:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009314:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009318:	3301      	adds	r3, #1
 800931a:	429a      	cmp	r2, r3
 800931c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009320:	fbb2 f6f3 	udiv	r6, r2, r3
 8009324:	d32e      	bcc.n	8009384 <quorem+0x96>
 8009326:	f04f 0a00 	mov.w	sl, #0
 800932a:	46c4      	mov	ip, r8
 800932c:	46ae      	mov	lr, r5
 800932e:	46d3      	mov	fp, sl
 8009330:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009334:	b298      	uxth	r0, r3
 8009336:	fb06 a000 	mla	r0, r6, r0, sl
 800933a:	0c02      	lsrs	r2, r0, #16
 800933c:	0c1b      	lsrs	r3, r3, #16
 800933e:	fb06 2303 	mla	r3, r6, r3, r2
 8009342:	f8de 2000 	ldr.w	r2, [lr]
 8009346:	b280      	uxth	r0, r0
 8009348:	b292      	uxth	r2, r2
 800934a:	1a12      	subs	r2, r2, r0
 800934c:	445a      	add	r2, fp
 800934e:	f8de 0000 	ldr.w	r0, [lr]
 8009352:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009356:	b29b      	uxth	r3, r3
 8009358:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800935c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009360:	b292      	uxth	r2, r2
 8009362:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009366:	45e1      	cmp	r9, ip
 8009368:	f84e 2b04 	str.w	r2, [lr], #4
 800936c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009370:	d2de      	bcs.n	8009330 <quorem+0x42>
 8009372:	9b00      	ldr	r3, [sp, #0]
 8009374:	58eb      	ldr	r3, [r5, r3]
 8009376:	b92b      	cbnz	r3, 8009384 <quorem+0x96>
 8009378:	9b01      	ldr	r3, [sp, #4]
 800937a:	3b04      	subs	r3, #4
 800937c:	429d      	cmp	r5, r3
 800937e:	461a      	mov	r2, r3
 8009380:	d32f      	bcc.n	80093e2 <quorem+0xf4>
 8009382:	613c      	str	r4, [r7, #16]
 8009384:	4638      	mov	r0, r7
 8009386:	f001 f97d 	bl	800a684 <__mcmp>
 800938a:	2800      	cmp	r0, #0
 800938c:	db25      	blt.n	80093da <quorem+0xec>
 800938e:	4629      	mov	r1, r5
 8009390:	2000      	movs	r0, #0
 8009392:	f858 2b04 	ldr.w	r2, [r8], #4
 8009396:	f8d1 c000 	ldr.w	ip, [r1]
 800939a:	fa1f fe82 	uxth.w	lr, r2
 800939e:	fa1f f38c 	uxth.w	r3, ip
 80093a2:	eba3 030e 	sub.w	r3, r3, lr
 80093a6:	4403      	add	r3, r0
 80093a8:	0c12      	lsrs	r2, r2, #16
 80093aa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80093ae:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093b8:	45c1      	cmp	r9, r8
 80093ba:	f841 3b04 	str.w	r3, [r1], #4
 80093be:	ea4f 4022 	mov.w	r0, r2, asr #16
 80093c2:	d2e6      	bcs.n	8009392 <quorem+0xa4>
 80093c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80093c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80093cc:	b922      	cbnz	r2, 80093d8 <quorem+0xea>
 80093ce:	3b04      	subs	r3, #4
 80093d0:	429d      	cmp	r5, r3
 80093d2:	461a      	mov	r2, r3
 80093d4:	d30b      	bcc.n	80093ee <quorem+0x100>
 80093d6:	613c      	str	r4, [r7, #16]
 80093d8:	3601      	adds	r6, #1
 80093da:	4630      	mov	r0, r6
 80093dc:	b003      	add	sp, #12
 80093de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e2:	6812      	ldr	r2, [r2, #0]
 80093e4:	3b04      	subs	r3, #4
 80093e6:	2a00      	cmp	r2, #0
 80093e8:	d1cb      	bne.n	8009382 <quorem+0x94>
 80093ea:	3c01      	subs	r4, #1
 80093ec:	e7c6      	b.n	800937c <quorem+0x8e>
 80093ee:	6812      	ldr	r2, [r2, #0]
 80093f0:	3b04      	subs	r3, #4
 80093f2:	2a00      	cmp	r2, #0
 80093f4:	d1ef      	bne.n	80093d6 <quorem+0xe8>
 80093f6:	3c01      	subs	r4, #1
 80093f8:	e7ea      	b.n	80093d0 <quorem+0xe2>
 80093fa:	2000      	movs	r0, #0
 80093fc:	e7ee      	b.n	80093dc <quorem+0xee>
	...

08009400 <_dtoa_r>:
 8009400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009404:	69c7      	ldr	r7, [r0, #28]
 8009406:	b097      	sub	sp, #92	@ 0x5c
 8009408:	ed8d 0b04 	vstr	d0, [sp, #16]
 800940c:	ec55 4b10 	vmov	r4, r5, d0
 8009410:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009412:	9107      	str	r1, [sp, #28]
 8009414:	4681      	mov	r9, r0
 8009416:	920c      	str	r2, [sp, #48]	@ 0x30
 8009418:	9311      	str	r3, [sp, #68]	@ 0x44
 800941a:	b97f      	cbnz	r7, 800943c <_dtoa_r+0x3c>
 800941c:	2010      	movs	r0, #16
 800941e:	f000 fe09 	bl	800a034 <malloc>
 8009422:	4602      	mov	r2, r0
 8009424:	f8c9 001c 	str.w	r0, [r9, #28]
 8009428:	b920      	cbnz	r0, 8009434 <_dtoa_r+0x34>
 800942a:	4ba9      	ldr	r3, [pc, #676]	@ (80096d0 <_dtoa_r+0x2d0>)
 800942c:	21ef      	movs	r1, #239	@ 0xef
 800942e:	48a9      	ldr	r0, [pc, #676]	@ (80096d4 <_dtoa_r+0x2d4>)
 8009430:	f001 fcb2 	bl	800ad98 <__assert_func>
 8009434:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009438:	6007      	str	r7, [r0, #0]
 800943a:	60c7      	str	r7, [r0, #12]
 800943c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009440:	6819      	ldr	r1, [r3, #0]
 8009442:	b159      	cbz	r1, 800945c <_dtoa_r+0x5c>
 8009444:	685a      	ldr	r2, [r3, #4]
 8009446:	604a      	str	r2, [r1, #4]
 8009448:	2301      	movs	r3, #1
 800944a:	4093      	lsls	r3, r2
 800944c:	608b      	str	r3, [r1, #8]
 800944e:	4648      	mov	r0, r9
 8009450:	f000 fee6 	bl	800a220 <_Bfree>
 8009454:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009458:	2200      	movs	r2, #0
 800945a:	601a      	str	r2, [r3, #0]
 800945c:	1e2b      	subs	r3, r5, #0
 800945e:	bfb9      	ittee	lt
 8009460:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009464:	9305      	strlt	r3, [sp, #20]
 8009466:	2300      	movge	r3, #0
 8009468:	6033      	strge	r3, [r6, #0]
 800946a:	9f05      	ldr	r7, [sp, #20]
 800946c:	4b9a      	ldr	r3, [pc, #616]	@ (80096d8 <_dtoa_r+0x2d8>)
 800946e:	bfbc      	itt	lt
 8009470:	2201      	movlt	r2, #1
 8009472:	6032      	strlt	r2, [r6, #0]
 8009474:	43bb      	bics	r3, r7
 8009476:	d112      	bne.n	800949e <_dtoa_r+0x9e>
 8009478:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800947a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800947e:	6013      	str	r3, [r2, #0]
 8009480:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009484:	4323      	orrs	r3, r4
 8009486:	f000 855a 	beq.w	8009f3e <_dtoa_r+0xb3e>
 800948a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800948c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80096ec <_dtoa_r+0x2ec>
 8009490:	2b00      	cmp	r3, #0
 8009492:	f000 855c 	beq.w	8009f4e <_dtoa_r+0xb4e>
 8009496:	f10a 0303 	add.w	r3, sl, #3
 800949a:	f000 bd56 	b.w	8009f4a <_dtoa_r+0xb4a>
 800949e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80094a2:	2200      	movs	r2, #0
 80094a4:	ec51 0b17 	vmov	r0, r1, d7
 80094a8:	2300      	movs	r3, #0
 80094aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80094ae:	f7f7 fb2b 	bl	8000b08 <__aeabi_dcmpeq>
 80094b2:	4680      	mov	r8, r0
 80094b4:	b158      	cbz	r0, 80094ce <_dtoa_r+0xce>
 80094b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80094b8:	2301      	movs	r3, #1
 80094ba:	6013      	str	r3, [r2, #0]
 80094bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80094be:	b113      	cbz	r3, 80094c6 <_dtoa_r+0xc6>
 80094c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80094c2:	4b86      	ldr	r3, [pc, #536]	@ (80096dc <_dtoa_r+0x2dc>)
 80094c4:	6013      	str	r3, [r2, #0]
 80094c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80096f0 <_dtoa_r+0x2f0>
 80094ca:	f000 bd40 	b.w	8009f4e <_dtoa_r+0xb4e>
 80094ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80094d2:	aa14      	add	r2, sp, #80	@ 0x50
 80094d4:	a915      	add	r1, sp, #84	@ 0x54
 80094d6:	4648      	mov	r0, r9
 80094d8:	f001 f984 	bl	800a7e4 <__d2b>
 80094dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80094e0:	9002      	str	r0, [sp, #8]
 80094e2:	2e00      	cmp	r6, #0
 80094e4:	d078      	beq.n	80095d8 <_dtoa_r+0x1d8>
 80094e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80094ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80094f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80094f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80094fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009500:	4619      	mov	r1, r3
 8009502:	2200      	movs	r2, #0
 8009504:	4b76      	ldr	r3, [pc, #472]	@ (80096e0 <_dtoa_r+0x2e0>)
 8009506:	f7f6 fedf 	bl	80002c8 <__aeabi_dsub>
 800950a:	a36b      	add	r3, pc, #428	@ (adr r3, 80096b8 <_dtoa_r+0x2b8>)
 800950c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009510:	f7f7 f892 	bl	8000638 <__aeabi_dmul>
 8009514:	a36a      	add	r3, pc, #424	@ (adr r3, 80096c0 <_dtoa_r+0x2c0>)
 8009516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800951a:	f7f6 fed7 	bl	80002cc <__adddf3>
 800951e:	4604      	mov	r4, r0
 8009520:	4630      	mov	r0, r6
 8009522:	460d      	mov	r5, r1
 8009524:	f7f7 f81e 	bl	8000564 <__aeabi_i2d>
 8009528:	a367      	add	r3, pc, #412	@ (adr r3, 80096c8 <_dtoa_r+0x2c8>)
 800952a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800952e:	f7f7 f883 	bl	8000638 <__aeabi_dmul>
 8009532:	4602      	mov	r2, r0
 8009534:	460b      	mov	r3, r1
 8009536:	4620      	mov	r0, r4
 8009538:	4629      	mov	r1, r5
 800953a:	f7f6 fec7 	bl	80002cc <__adddf3>
 800953e:	4604      	mov	r4, r0
 8009540:	460d      	mov	r5, r1
 8009542:	f7f7 fb29 	bl	8000b98 <__aeabi_d2iz>
 8009546:	2200      	movs	r2, #0
 8009548:	4607      	mov	r7, r0
 800954a:	2300      	movs	r3, #0
 800954c:	4620      	mov	r0, r4
 800954e:	4629      	mov	r1, r5
 8009550:	f7f7 fae4 	bl	8000b1c <__aeabi_dcmplt>
 8009554:	b140      	cbz	r0, 8009568 <_dtoa_r+0x168>
 8009556:	4638      	mov	r0, r7
 8009558:	f7f7 f804 	bl	8000564 <__aeabi_i2d>
 800955c:	4622      	mov	r2, r4
 800955e:	462b      	mov	r3, r5
 8009560:	f7f7 fad2 	bl	8000b08 <__aeabi_dcmpeq>
 8009564:	b900      	cbnz	r0, 8009568 <_dtoa_r+0x168>
 8009566:	3f01      	subs	r7, #1
 8009568:	2f16      	cmp	r7, #22
 800956a:	d852      	bhi.n	8009612 <_dtoa_r+0x212>
 800956c:	4b5d      	ldr	r3, [pc, #372]	@ (80096e4 <_dtoa_r+0x2e4>)
 800956e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009576:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800957a:	f7f7 facf 	bl	8000b1c <__aeabi_dcmplt>
 800957e:	2800      	cmp	r0, #0
 8009580:	d049      	beq.n	8009616 <_dtoa_r+0x216>
 8009582:	3f01      	subs	r7, #1
 8009584:	2300      	movs	r3, #0
 8009586:	9310      	str	r3, [sp, #64]	@ 0x40
 8009588:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800958a:	1b9b      	subs	r3, r3, r6
 800958c:	1e5a      	subs	r2, r3, #1
 800958e:	bf45      	ittet	mi
 8009590:	f1c3 0301 	rsbmi	r3, r3, #1
 8009594:	9300      	strmi	r3, [sp, #0]
 8009596:	2300      	movpl	r3, #0
 8009598:	2300      	movmi	r3, #0
 800959a:	9206      	str	r2, [sp, #24]
 800959c:	bf54      	ite	pl
 800959e:	9300      	strpl	r3, [sp, #0]
 80095a0:	9306      	strmi	r3, [sp, #24]
 80095a2:	2f00      	cmp	r7, #0
 80095a4:	db39      	blt.n	800961a <_dtoa_r+0x21a>
 80095a6:	9b06      	ldr	r3, [sp, #24]
 80095a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80095aa:	443b      	add	r3, r7
 80095ac:	9306      	str	r3, [sp, #24]
 80095ae:	2300      	movs	r3, #0
 80095b0:	9308      	str	r3, [sp, #32]
 80095b2:	9b07      	ldr	r3, [sp, #28]
 80095b4:	2b09      	cmp	r3, #9
 80095b6:	d863      	bhi.n	8009680 <_dtoa_r+0x280>
 80095b8:	2b05      	cmp	r3, #5
 80095ba:	bfc4      	itt	gt
 80095bc:	3b04      	subgt	r3, #4
 80095be:	9307      	strgt	r3, [sp, #28]
 80095c0:	9b07      	ldr	r3, [sp, #28]
 80095c2:	f1a3 0302 	sub.w	r3, r3, #2
 80095c6:	bfcc      	ite	gt
 80095c8:	2400      	movgt	r4, #0
 80095ca:	2401      	movle	r4, #1
 80095cc:	2b03      	cmp	r3, #3
 80095ce:	d863      	bhi.n	8009698 <_dtoa_r+0x298>
 80095d0:	e8df f003 	tbb	[pc, r3]
 80095d4:	2b375452 	.word	0x2b375452
 80095d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80095dc:	441e      	add	r6, r3
 80095de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80095e2:	2b20      	cmp	r3, #32
 80095e4:	bfc1      	itttt	gt
 80095e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80095ea:	409f      	lslgt	r7, r3
 80095ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80095f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80095f4:	bfd6      	itet	le
 80095f6:	f1c3 0320 	rsble	r3, r3, #32
 80095fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80095fe:	fa04 f003 	lslle.w	r0, r4, r3
 8009602:	f7f6 ff9f 	bl	8000544 <__aeabi_ui2d>
 8009606:	2201      	movs	r2, #1
 8009608:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800960c:	3e01      	subs	r6, #1
 800960e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009610:	e776      	b.n	8009500 <_dtoa_r+0x100>
 8009612:	2301      	movs	r3, #1
 8009614:	e7b7      	b.n	8009586 <_dtoa_r+0x186>
 8009616:	9010      	str	r0, [sp, #64]	@ 0x40
 8009618:	e7b6      	b.n	8009588 <_dtoa_r+0x188>
 800961a:	9b00      	ldr	r3, [sp, #0]
 800961c:	1bdb      	subs	r3, r3, r7
 800961e:	9300      	str	r3, [sp, #0]
 8009620:	427b      	negs	r3, r7
 8009622:	9308      	str	r3, [sp, #32]
 8009624:	2300      	movs	r3, #0
 8009626:	930d      	str	r3, [sp, #52]	@ 0x34
 8009628:	e7c3      	b.n	80095b2 <_dtoa_r+0x1b2>
 800962a:	2301      	movs	r3, #1
 800962c:	9309      	str	r3, [sp, #36]	@ 0x24
 800962e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009630:	eb07 0b03 	add.w	fp, r7, r3
 8009634:	f10b 0301 	add.w	r3, fp, #1
 8009638:	2b01      	cmp	r3, #1
 800963a:	9303      	str	r3, [sp, #12]
 800963c:	bfb8      	it	lt
 800963e:	2301      	movlt	r3, #1
 8009640:	e006      	b.n	8009650 <_dtoa_r+0x250>
 8009642:	2301      	movs	r3, #1
 8009644:	9309      	str	r3, [sp, #36]	@ 0x24
 8009646:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009648:	2b00      	cmp	r3, #0
 800964a:	dd28      	ble.n	800969e <_dtoa_r+0x29e>
 800964c:	469b      	mov	fp, r3
 800964e:	9303      	str	r3, [sp, #12]
 8009650:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009654:	2100      	movs	r1, #0
 8009656:	2204      	movs	r2, #4
 8009658:	f102 0514 	add.w	r5, r2, #20
 800965c:	429d      	cmp	r5, r3
 800965e:	d926      	bls.n	80096ae <_dtoa_r+0x2ae>
 8009660:	6041      	str	r1, [r0, #4]
 8009662:	4648      	mov	r0, r9
 8009664:	f000 fd9c 	bl	800a1a0 <_Balloc>
 8009668:	4682      	mov	sl, r0
 800966a:	2800      	cmp	r0, #0
 800966c:	d142      	bne.n	80096f4 <_dtoa_r+0x2f4>
 800966e:	4b1e      	ldr	r3, [pc, #120]	@ (80096e8 <_dtoa_r+0x2e8>)
 8009670:	4602      	mov	r2, r0
 8009672:	f240 11af 	movw	r1, #431	@ 0x1af
 8009676:	e6da      	b.n	800942e <_dtoa_r+0x2e>
 8009678:	2300      	movs	r3, #0
 800967a:	e7e3      	b.n	8009644 <_dtoa_r+0x244>
 800967c:	2300      	movs	r3, #0
 800967e:	e7d5      	b.n	800962c <_dtoa_r+0x22c>
 8009680:	2401      	movs	r4, #1
 8009682:	2300      	movs	r3, #0
 8009684:	9307      	str	r3, [sp, #28]
 8009686:	9409      	str	r4, [sp, #36]	@ 0x24
 8009688:	f04f 3bff 	mov.w	fp, #4294967295
 800968c:	2200      	movs	r2, #0
 800968e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009692:	2312      	movs	r3, #18
 8009694:	920c      	str	r2, [sp, #48]	@ 0x30
 8009696:	e7db      	b.n	8009650 <_dtoa_r+0x250>
 8009698:	2301      	movs	r3, #1
 800969a:	9309      	str	r3, [sp, #36]	@ 0x24
 800969c:	e7f4      	b.n	8009688 <_dtoa_r+0x288>
 800969e:	f04f 0b01 	mov.w	fp, #1
 80096a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80096a6:	465b      	mov	r3, fp
 80096a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80096ac:	e7d0      	b.n	8009650 <_dtoa_r+0x250>
 80096ae:	3101      	adds	r1, #1
 80096b0:	0052      	lsls	r2, r2, #1
 80096b2:	e7d1      	b.n	8009658 <_dtoa_r+0x258>
 80096b4:	f3af 8000 	nop.w
 80096b8:	636f4361 	.word	0x636f4361
 80096bc:	3fd287a7 	.word	0x3fd287a7
 80096c0:	8b60c8b3 	.word	0x8b60c8b3
 80096c4:	3fc68a28 	.word	0x3fc68a28
 80096c8:	509f79fb 	.word	0x509f79fb
 80096cc:	3fd34413 	.word	0x3fd34413
 80096d0:	0800b215 	.word	0x0800b215
 80096d4:	0800b22c 	.word	0x0800b22c
 80096d8:	7ff00000 	.word	0x7ff00000
 80096dc:	0800b1e5 	.word	0x0800b1e5
 80096e0:	3ff80000 	.word	0x3ff80000
 80096e4:	0800b380 	.word	0x0800b380
 80096e8:	0800b284 	.word	0x0800b284
 80096ec:	0800b211 	.word	0x0800b211
 80096f0:	0800b1e4 	.word	0x0800b1e4
 80096f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80096f8:	6018      	str	r0, [r3, #0]
 80096fa:	9b03      	ldr	r3, [sp, #12]
 80096fc:	2b0e      	cmp	r3, #14
 80096fe:	f200 80a1 	bhi.w	8009844 <_dtoa_r+0x444>
 8009702:	2c00      	cmp	r4, #0
 8009704:	f000 809e 	beq.w	8009844 <_dtoa_r+0x444>
 8009708:	2f00      	cmp	r7, #0
 800970a:	dd33      	ble.n	8009774 <_dtoa_r+0x374>
 800970c:	4b9c      	ldr	r3, [pc, #624]	@ (8009980 <_dtoa_r+0x580>)
 800970e:	f007 020f 	and.w	r2, r7, #15
 8009712:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009716:	ed93 7b00 	vldr	d7, [r3]
 800971a:	05f8      	lsls	r0, r7, #23
 800971c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009720:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009724:	d516      	bpl.n	8009754 <_dtoa_r+0x354>
 8009726:	4b97      	ldr	r3, [pc, #604]	@ (8009984 <_dtoa_r+0x584>)
 8009728:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800972c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009730:	f7f7 f8ac 	bl	800088c <__aeabi_ddiv>
 8009734:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009738:	f004 040f 	and.w	r4, r4, #15
 800973c:	2603      	movs	r6, #3
 800973e:	4d91      	ldr	r5, [pc, #580]	@ (8009984 <_dtoa_r+0x584>)
 8009740:	b954      	cbnz	r4, 8009758 <_dtoa_r+0x358>
 8009742:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800974a:	f7f7 f89f 	bl	800088c <__aeabi_ddiv>
 800974e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009752:	e028      	b.n	80097a6 <_dtoa_r+0x3a6>
 8009754:	2602      	movs	r6, #2
 8009756:	e7f2      	b.n	800973e <_dtoa_r+0x33e>
 8009758:	07e1      	lsls	r1, r4, #31
 800975a:	d508      	bpl.n	800976e <_dtoa_r+0x36e>
 800975c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009760:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009764:	f7f6 ff68 	bl	8000638 <__aeabi_dmul>
 8009768:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800976c:	3601      	adds	r6, #1
 800976e:	1064      	asrs	r4, r4, #1
 8009770:	3508      	adds	r5, #8
 8009772:	e7e5      	b.n	8009740 <_dtoa_r+0x340>
 8009774:	f000 80af 	beq.w	80098d6 <_dtoa_r+0x4d6>
 8009778:	427c      	negs	r4, r7
 800977a:	4b81      	ldr	r3, [pc, #516]	@ (8009980 <_dtoa_r+0x580>)
 800977c:	4d81      	ldr	r5, [pc, #516]	@ (8009984 <_dtoa_r+0x584>)
 800977e:	f004 020f 	and.w	r2, r4, #15
 8009782:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800978a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800978e:	f7f6 ff53 	bl	8000638 <__aeabi_dmul>
 8009792:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009796:	1124      	asrs	r4, r4, #4
 8009798:	2300      	movs	r3, #0
 800979a:	2602      	movs	r6, #2
 800979c:	2c00      	cmp	r4, #0
 800979e:	f040 808f 	bne.w	80098c0 <_dtoa_r+0x4c0>
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1d3      	bne.n	800974e <_dtoa_r+0x34e>
 80097a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80097a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	f000 8094 	beq.w	80098da <_dtoa_r+0x4da>
 80097b2:	4b75      	ldr	r3, [pc, #468]	@ (8009988 <_dtoa_r+0x588>)
 80097b4:	2200      	movs	r2, #0
 80097b6:	4620      	mov	r0, r4
 80097b8:	4629      	mov	r1, r5
 80097ba:	f7f7 f9af 	bl	8000b1c <__aeabi_dcmplt>
 80097be:	2800      	cmp	r0, #0
 80097c0:	f000 808b 	beq.w	80098da <_dtoa_r+0x4da>
 80097c4:	9b03      	ldr	r3, [sp, #12]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f000 8087 	beq.w	80098da <_dtoa_r+0x4da>
 80097cc:	f1bb 0f00 	cmp.w	fp, #0
 80097d0:	dd34      	ble.n	800983c <_dtoa_r+0x43c>
 80097d2:	4620      	mov	r0, r4
 80097d4:	4b6d      	ldr	r3, [pc, #436]	@ (800998c <_dtoa_r+0x58c>)
 80097d6:	2200      	movs	r2, #0
 80097d8:	4629      	mov	r1, r5
 80097da:	f7f6 ff2d 	bl	8000638 <__aeabi_dmul>
 80097de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80097e2:	f107 38ff 	add.w	r8, r7, #4294967295
 80097e6:	3601      	adds	r6, #1
 80097e8:	465c      	mov	r4, fp
 80097ea:	4630      	mov	r0, r6
 80097ec:	f7f6 feba 	bl	8000564 <__aeabi_i2d>
 80097f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097f4:	f7f6 ff20 	bl	8000638 <__aeabi_dmul>
 80097f8:	4b65      	ldr	r3, [pc, #404]	@ (8009990 <_dtoa_r+0x590>)
 80097fa:	2200      	movs	r2, #0
 80097fc:	f7f6 fd66 	bl	80002cc <__adddf3>
 8009800:	4605      	mov	r5, r0
 8009802:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009806:	2c00      	cmp	r4, #0
 8009808:	d16a      	bne.n	80098e0 <_dtoa_r+0x4e0>
 800980a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800980e:	4b61      	ldr	r3, [pc, #388]	@ (8009994 <_dtoa_r+0x594>)
 8009810:	2200      	movs	r2, #0
 8009812:	f7f6 fd59 	bl	80002c8 <__aeabi_dsub>
 8009816:	4602      	mov	r2, r0
 8009818:	460b      	mov	r3, r1
 800981a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800981e:	462a      	mov	r2, r5
 8009820:	4633      	mov	r3, r6
 8009822:	f7f7 f999 	bl	8000b58 <__aeabi_dcmpgt>
 8009826:	2800      	cmp	r0, #0
 8009828:	f040 8298 	bne.w	8009d5c <_dtoa_r+0x95c>
 800982c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009830:	462a      	mov	r2, r5
 8009832:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009836:	f7f7 f971 	bl	8000b1c <__aeabi_dcmplt>
 800983a:	bb38      	cbnz	r0, 800988c <_dtoa_r+0x48c>
 800983c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009840:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009844:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009846:	2b00      	cmp	r3, #0
 8009848:	f2c0 8157 	blt.w	8009afa <_dtoa_r+0x6fa>
 800984c:	2f0e      	cmp	r7, #14
 800984e:	f300 8154 	bgt.w	8009afa <_dtoa_r+0x6fa>
 8009852:	4b4b      	ldr	r3, [pc, #300]	@ (8009980 <_dtoa_r+0x580>)
 8009854:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009858:	ed93 7b00 	vldr	d7, [r3]
 800985c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800985e:	2b00      	cmp	r3, #0
 8009860:	ed8d 7b00 	vstr	d7, [sp]
 8009864:	f280 80e5 	bge.w	8009a32 <_dtoa_r+0x632>
 8009868:	9b03      	ldr	r3, [sp, #12]
 800986a:	2b00      	cmp	r3, #0
 800986c:	f300 80e1 	bgt.w	8009a32 <_dtoa_r+0x632>
 8009870:	d10c      	bne.n	800988c <_dtoa_r+0x48c>
 8009872:	4b48      	ldr	r3, [pc, #288]	@ (8009994 <_dtoa_r+0x594>)
 8009874:	2200      	movs	r2, #0
 8009876:	ec51 0b17 	vmov	r0, r1, d7
 800987a:	f7f6 fedd 	bl	8000638 <__aeabi_dmul>
 800987e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009882:	f7f7 f95f 	bl	8000b44 <__aeabi_dcmpge>
 8009886:	2800      	cmp	r0, #0
 8009888:	f000 8266 	beq.w	8009d58 <_dtoa_r+0x958>
 800988c:	2400      	movs	r4, #0
 800988e:	4625      	mov	r5, r4
 8009890:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009892:	4656      	mov	r6, sl
 8009894:	ea6f 0803 	mvn.w	r8, r3
 8009898:	2700      	movs	r7, #0
 800989a:	4621      	mov	r1, r4
 800989c:	4648      	mov	r0, r9
 800989e:	f000 fcbf 	bl	800a220 <_Bfree>
 80098a2:	2d00      	cmp	r5, #0
 80098a4:	f000 80bd 	beq.w	8009a22 <_dtoa_r+0x622>
 80098a8:	b12f      	cbz	r7, 80098b6 <_dtoa_r+0x4b6>
 80098aa:	42af      	cmp	r7, r5
 80098ac:	d003      	beq.n	80098b6 <_dtoa_r+0x4b6>
 80098ae:	4639      	mov	r1, r7
 80098b0:	4648      	mov	r0, r9
 80098b2:	f000 fcb5 	bl	800a220 <_Bfree>
 80098b6:	4629      	mov	r1, r5
 80098b8:	4648      	mov	r0, r9
 80098ba:	f000 fcb1 	bl	800a220 <_Bfree>
 80098be:	e0b0      	b.n	8009a22 <_dtoa_r+0x622>
 80098c0:	07e2      	lsls	r2, r4, #31
 80098c2:	d505      	bpl.n	80098d0 <_dtoa_r+0x4d0>
 80098c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80098c8:	f7f6 feb6 	bl	8000638 <__aeabi_dmul>
 80098cc:	3601      	adds	r6, #1
 80098ce:	2301      	movs	r3, #1
 80098d0:	1064      	asrs	r4, r4, #1
 80098d2:	3508      	adds	r5, #8
 80098d4:	e762      	b.n	800979c <_dtoa_r+0x39c>
 80098d6:	2602      	movs	r6, #2
 80098d8:	e765      	b.n	80097a6 <_dtoa_r+0x3a6>
 80098da:	9c03      	ldr	r4, [sp, #12]
 80098dc:	46b8      	mov	r8, r7
 80098de:	e784      	b.n	80097ea <_dtoa_r+0x3ea>
 80098e0:	4b27      	ldr	r3, [pc, #156]	@ (8009980 <_dtoa_r+0x580>)
 80098e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80098e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80098ec:	4454      	add	r4, sl
 80098ee:	2900      	cmp	r1, #0
 80098f0:	d054      	beq.n	800999c <_dtoa_r+0x59c>
 80098f2:	4929      	ldr	r1, [pc, #164]	@ (8009998 <_dtoa_r+0x598>)
 80098f4:	2000      	movs	r0, #0
 80098f6:	f7f6 ffc9 	bl	800088c <__aeabi_ddiv>
 80098fa:	4633      	mov	r3, r6
 80098fc:	462a      	mov	r2, r5
 80098fe:	f7f6 fce3 	bl	80002c8 <__aeabi_dsub>
 8009902:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009906:	4656      	mov	r6, sl
 8009908:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800990c:	f7f7 f944 	bl	8000b98 <__aeabi_d2iz>
 8009910:	4605      	mov	r5, r0
 8009912:	f7f6 fe27 	bl	8000564 <__aeabi_i2d>
 8009916:	4602      	mov	r2, r0
 8009918:	460b      	mov	r3, r1
 800991a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800991e:	f7f6 fcd3 	bl	80002c8 <__aeabi_dsub>
 8009922:	3530      	adds	r5, #48	@ 0x30
 8009924:	4602      	mov	r2, r0
 8009926:	460b      	mov	r3, r1
 8009928:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800992c:	f806 5b01 	strb.w	r5, [r6], #1
 8009930:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009934:	f7f7 f8f2 	bl	8000b1c <__aeabi_dcmplt>
 8009938:	2800      	cmp	r0, #0
 800993a:	d172      	bne.n	8009a22 <_dtoa_r+0x622>
 800993c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009940:	4911      	ldr	r1, [pc, #68]	@ (8009988 <_dtoa_r+0x588>)
 8009942:	2000      	movs	r0, #0
 8009944:	f7f6 fcc0 	bl	80002c8 <__aeabi_dsub>
 8009948:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800994c:	f7f7 f8e6 	bl	8000b1c <__aeabi_dcmplt>
 8009950:	2800      	cmp	r0, #0
 8009952:	f040 80b4 	bne.w	8009abe <_dtoa_r+0x6be>
 8009956:	42a6      	cmp	r6, r4
 8009958:	f43f af70 	beq.w	800983c <_dtoa_r+0x43c>
 800995c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009960:	4b0a      	ldr	r3, [pc, #40]	@ (800998c <_dtoa_r+0x58c>)
 8009962:	2200      	movs	r2, #0
 8009964:	f7f6 fe68 	bl	8000638 <__aeabi_dmul>
 8009968:	4b08      	ldr	r3, [pc, #32]	@ (800998c <_dtoa_r+0x58c>)
 800996a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800996e:	2200      	movs	r2, #0
 8009970:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009974:	f7f6 fe60 	bl	8000638 <__aeabi_dmul>
 8009978:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800997c:	e7c4      	b.n	8009908 <_dtoa_r+0x508>
 800997e:	bf00      	nop
 8009980:	0800b380 	.word	0x0800b380
 8009984:	0800b358 	.word	0x0800b358
 8009988:	3ff00000 	.word	0x3ff00000
 800998c:	40240000 	.word	0x40240000
 8009990:	401c0000 	.word	0x401c0000
 8009994:	40140000 	.word	0x40140000
 8009998:	3fe00000 	.word	0x3fe00000
 800999c:	4631      	mov	r1, r6
 800999e:	4628      	mov	r0, r5
 80099a0:	f7f6 fe4a 	bl	8000638 <__aeabi_dmul>
 80099a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80099a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80099aa:	4656      	mov	r6, sl
 80099ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099b0:	f7f7 f8f2 	bl	8000b98 <__aeabi_d2iz>
 80099b4:	4605      	mov	r5, r0
 80099b6:	f7f6 fdd5 	bl	8000564 <__aeabi_i2d>
 80099ba:	4602      	mov	r2, r0
 80099bc:	460b      	mov	r3, r1
 80099be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099c2:	f7f6 fc81 	bl	80002c8 <__aeabi_dsub>
 80099c6:	3530      	adds	r5, #48	@ 0x30
 80099c8:	f806 5b01 	strb.w	r5, [r6], #1
 80099cc:	4602      	mov	r2, r0
 80099ce:	460b      	mov	r3, r1
 80099d0:	42a6      	cmp	r6, r4
 80099d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80099d6:	f04f 0200 	mov.w	r2, #0
 80099da:	d124      	bne.n	8009a26 <_dtoa_r+0x626>
 80099dc:	4baf      	ldr	r3, [pc, #700]	@ (8009c9c <_dtoa_r+0x89c>)
 80099de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80099e2:	f7f6 fc73 	bl	80002cc <__adddf3>
 80099e6:	4602      	mov	r2, r0
 80099e8:	460b      	mov	r3, r1
 80099ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099ee:	f7f7 f8b3 	bl	8000b58 <__aeabi_dcmpgt>
 80099f2:	2800      	cmp	r0, #0
 80099f4:	d163      	bne.n	8009abe <_dtoa_r+0x6be>
 80099f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80099fa:	49a8      	ldr	r1, [pc, #672]	@ (8009c9c <_dtoa_r+0x89c>)
 80099fc:	2000      	movs	r0, #0
 80099fe:	f7f6 fc63 	bl	80002c8 <__aeabi_dsub>
 8009a02:	4602      	mov	r2, r0
 8009a04:	460b      	mov	r3, r1
 8009a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a0a:	f7f7 f887 	bl	8000b1c <__aeabi_dcmplt>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	f43f af14 	beq.w	800983c <_dtoa_r+0x43c>
 8009a14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009a16:	1e73      	subs	r3, r6, #1
 8009a18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009a1e:	2b30      	cmp	r3, #48	@ 0x30
 8009a20:	d0f8      	beq.n	8009a14 <_dtoa_r+0x614>
 8009a22:	4647      	mov	r7, r8
 8009a24:	e03b      	b.n	8009a9e <_dtoa_r+0x69e>
 8009a26:	4b9e      	ldr	r3, [pc, #632]	@ (8009ca0 <_dtoa_r+0x8a0>)
 8009a28:	f7f6 fe06 	bl	8000638 <__aeabi_dmul>
 8009a2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a30:	e7bc      	b.n	80099ac <_dtoa_r+0x5ac>
 8009a32:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009a36:	4656      	mov	r6, sl
 8009a38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a3c:	4620      	mov	r0, r4
 8009a3e:	4629      	mov	r1, r5
 8009a40:	f7f6 ff24 	bl	800088c <__aeabi_ddiv>
 8009a44:	f7f7 f8a8 	bl	8000b98 <__aeabi_d2iz>
 8009a48:	4680      	mov	r8, r0
 8009a4a:	f7f6 fd8b 	bl	8000564 <__aeabi_i2d>
 8009a4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a52:	f7f6 fdf1 	bl	8000638 <__aeabi_dmul>
 8009a56:	4602      	mov	r2, r0
 8009a58:	460b      	mov	r3, r1
 8009a5a:	4620      	mov	r0, r4
 8009a5c:	4629      	mov	r1, r5
 8009a5e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009a62:	f7f6 fc31 	bl	80002c8 <__aeabi_dsub>
 8009a66:	f806 4b01 	strb.w	r4, [r6], #1
 8009a6a:	9d03      	ldr	r5, [sp, #12]
 8009a6c:	eba6 040a 	sub.w	r4, r6, sl
 8009a70:	42a5      	cmp	r5, r4
 8009a72:	4602      	mov	r2, r0
 8009a74:	460b      	mov	r3, r1
 8009a76:	d133      	bne.n	8009ae0 <_dtoa_r+0x6e0>
 8009a78:	f7f6 fc28 	bl	80002cc <__adddf3>
 8009a7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a80:	4604      	mov	r4, r0
 8009a82:	460d      	mov	r5, r1
 8009a84:	f7f7 f868 	bl	8000b58 <__aeabi_dcmpgt>
 8009a88:	b9c0      	cbnz	r0, 8009abc <_dtoa_r+0x6bc>
 8009a8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a8e:	4620      	mov	r0, r4
 8009a90:	4629      	mov	r1, r5
 8009a92:	f7f7 f839 	bl	8000b08 <__aeabi_dcmpeq>
 8009a96:	b110      	cbz	r0, 8009a9e <_dtoa_r+0x69e>
 8009a98:	f018 0f01 	tst.w	r8, #1
 8009a9c:	d10e      	bne.n	8009abc <_dtoa_r+0x6bc>
 8009a9e:	9902      	ldr	r1, [sp, #8]
 8009aa0:	4648      	mov	r0, r9
 8009aa2:	f000 fbbd 	bl	800a220 <_Bfree>
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	7033      	strb	r3, [r6, #0]
 8009aaa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009aac:	3701      	adds	r7, #1
 8009aae:	601f      	str	r7, [r3, #0]
 8009ab0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f000 824b 	beq.w	8009f4e <_dtoa_r+0xb4e>
 8009ab8:	601e      	str	r6, [r3, #0]
 8009aba:	e248      	b.n	8009f4e <_dtoa_r+0xb4e>
 8009abc:	46b8      	mov	r8, r7
 8009abe:	4633      	mov	r3, r6
 8009ac0:	461e      	mov	r6, r3
 8009ac2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ac6:	2a39      	cmp	r2, #57	@ 0x39
 8009ac8:	d106      	bne.n	8009ad8 <_dtoa_r+0x6d8>
 8009aca:	459a      	cmp	sl, r3
 8009acc:	d1f8      	bne.n	8009ac0 <_dtoa_r+0x6c0>
 8009ace:	2230      	movs	r2, #48	@ 0x30
 8009ad0:	f108 0801 	add.w	r8, r8, #1
 8009ad4:	f88a 2000 	strb.w	r2, [sl]
 8009ad8:	781a      	ldrb	r2, [r3, #0]
 8009ada:	3201      	adds	r2, #1
 8009adc:	701a      	strb	r2, [r3, #0]
 8009ade:	e7a0      	b.n	8009a22 <_dtoa_r+0x622>
 8009ae0:	4b6f      	ldr	r3, [pc, #444]	@ (8009ca0 <_dtoa_r+0x8a0>)
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	f7f6 fda8 	bl	8000638 <__aeabi_dmul>
 8009ae8:	2200      	movs	r2, #0
 8009aea:	2300      	movs	r3, #0
 8009aec:	4604      	mov	r4, r0
 8009aee:	460d      	mov	r5, r1
 8009af0:	f7f7 f80a 	bl	8000b08 <__aeabi_dcmpeq>
 8009af4:	2800      	cmp	r0, #0
 8009af6:	d09f      	beq.n	8009a38 <_dtoa_r+0x638>
 8009af8:	e7d1      	b.n	8009a9e <_dtoa_r+0x69e>
 8009afa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009afc:	2a00      	cmp	r2, #0
 8009afe:	f000 80ea 	beq.w	8009cd6 <_dtoa_r+0x8d6>
 8009b02:	9a07      	ldr	r2, [sp, #28]
 8009b04:	2a01      	cmp	r2, #1
 8009b06:	f300 80cd 	bgt.w	8009ca4 <_dtoa_r+0x8a4>
 8009b0a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009b0c:	2a00      	cmp	r2, #0
 8009b0e:	f000 80c1 	beq.w	8009c94 <_dtoa_r+0x894>
 8009b12:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009b16:	9c08      	ldr	r4, [sp, #32]
 8009b18:	9e00      	ldr	r6, [sp, #0]
 8009b1a:	9a00      	ldr	r2, [sp, #0]
 8009b1c:	441a      	add	r2, r3
 8009b1e:	9200      	str	r2, [sp, #0]
 8009b20:	9a06      	ldr	r2, [sp, #24]
 8009b22:	2101      	movs	r1, #1
 8009b24:	441a      	add	r2, r3
 8009b26:	4648      	mov	r0, r9
 8009b28:	9206      	str	r2, [sp, #24]
 8009b2a:	f000 fc2d 	bl	800a388 <__i2b>
 8009b2e:	4605      	mov	r5, r0
 8009b30:	b166      	cbz	r6, 8009b4c <_dtoa_r+0x74c>
 8009b32:	9b06      	ldr	r3, [sp, #24]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	dd09      	ble.n	8009b4c <_dtoa_r+0x74c>
 8009b38:	42b3      	cmp	r3, r6
 8009b3a:	9a00      	ldr	r2, [sp, #0]
 8009b3c:	bfa8      	it	ge
 8009b3e:	4633      	movge	r3, r6
 8009b40:	1ad2      	subs	r2, r2, r3
 8009b42:	9200      	str	r2, [sp, #0]
 8009b44:	9a06      	ldr	r2, [sp, #24]
 8009b46:	1af6      	subs	r6, r6, r3
 8009b48:	1ad3      	subs	r3, r2, r3
 8009b4a:	9306      	str	r3, [sp, #24]
 8009b4c:	9b08      	ldr	r3, [sp, #32]
 8009b4e:	b30b      	cbz	r3, 8009b94 <_dtoa_r+0x794>
 8009b50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	f000 80c6 	beq.w	8009ce4 <_dtoa_r+0x8e4>
 8009b58:	2c00      	cmp	r4, #0
 8009b5a:	f000 80c0 	beq.w	8009cde <_dtoa_r+0x8de>
 8009b5e:	4629      	mov	r1, r5
 8009b60:	4622      	mov	r2, r4
 8009b62:	4648      	mov	r0, r9
 8009b64:	f000 fcc8 	bl	800a4f8 <__pow5mult>
 8009b68:	9a02      	ldr	r2, [sp, #8]
 8009b6a:	4601      	mov	r1, r0
 8009b6c:	4605      	mov	r5, r0
 8009b6e:	4648      	mov	r0, r9
 8009b70:	f000 fc20 	bl	800a3b4 <__multiply>
 8009b74:	9902      	ldr	r1, [sp, #8]
 8009b76:	4680      	mov	r8, r0
 8009b78:	4648      	mov	r0, r9
 8009b7a:	f000 fb51 	bl	800a220 <_Bfree>
 8009b7e:	9b08      	ldr	r3, [sp, #32]
 8009b80:	1b1b      	subs	r3, r3, r4
 8009b82:	9308      	str	r3, [sp, #32]
 8009b84:	f000 80b1 	beq.w	8009cea <_dtoa_r+0x8ea>
 8009b88:	9a08      	ldr	r2, [sp, #32]
 8009b8a:	4641      	mov	r1, r8
 8009b8c:	4648      	mov	r0, r9
 8009b8e:	f000 fcb3 	bl	800a4f8 <__pow5mult>
 8009b92:	9002      	str	r0, [sp, #8]
 8009b94:	2101      	movs	r1, #1
 8009b96:	4648      	mov	r0, r9
 8009b98:	f000 fbf6 	bl	800a388 <__i2b>
 8009b9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b9e:	4604      	mov	r4, r0
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	f000 81d8 	beq.w	8009f56 <_dtoa_r+0xb56>
 8009ba6:	461a      	mov	r2, r3
 8009ba8:	4601      	mov	r1, r0
 8009baa:	4648      	mov	r0, r9
 8009bac:	f000 fca4 	bl	800a4f8 <__pow5mult>
 8009bb0:	9b07      	ldr	r3, [sp, #28]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	4604      	mov	r4, r0
 8009bb6:	f300 809f 	bgt.w	8009cf8 <_dtoa_r+0x8f8>
 8009bba:	9b04      	ldr	r3, [sp, #16]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	f040 8097 	bne.w	8009cf0 <_dtoa_r+0x8f0>
 8009bc2:	9b05      	ldr	r3, [sp, #20]
 8009bc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	f040 8093 	bne.w	8009cf4 <_dtoa_r+0x8f4>
 8009bce:	9b05      	ldr	r3, [sp, #20]
 8009bd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009bd4:	0d1b      	lsrs	r3, r3, #20
 8009bd6:	051b      	lsls	r3, r3, #20
 8009bd8:	b133      	cbz	r3, 8009be8 <_dtoa_r+0x7e8>
 8009bda:	9b00      	ldr	r3, [sp, #0]
 8009bdc:	3301      	adds	r3, #1
 8009bde:	9300      	str	r3, [sp, #0]
 8009be0:	9b06      	ldr	r3, [sp, #24]
 8009be2:	3301      	adds	r3, #1
 8009be4:	9306      	str	r3, [sp, #24]
 8009be6:	2301      	movs	r3, #1
 8009be8:	9308      	str	r3, [sp, #32]
 8009bea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	f000 81b8 	beq.w	8009f62 <_dtoa_r+0xb62>
 8009bf2:	6923      	ldr	r3, [r4, #16]
 8009bf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009bf8:	6918      	ldr	r0, [r3, #16]
 8009bfa:	f000 fb79 	bl	800a2f0 <__hi0bits>
 8009bfe:	f1c0 0020 	rsb	r0, r0, #32
 8009c02:	9b06      	ldr	r3, [sp, #24]
 8009c04:	4418      	add	r0, r3
 8009c06:	f010 001f 	ands.w	r0, r0, #31
 8009c0a:	f000 8082 	beq.w	8009d12 <_dtoa_r+0x912>
 8009c0e:	f1c0 0320 	rsb	r3, r0, #32
 8009c12:	2b04      	cmp	r3, #4
 8009c14:	dd73      	ble.n	8009cfe <_dtoa_r+0x8fe>
 8009c16:	9b00      	ldr	r3, [sp, #0]
 8009c18:	f1c0 001c 	rsb	r0, r0, #28
 8009c1c:	4403      	add	r3, r0
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	9b06      	ldr	r3, [sp, #24]
 8009c22:	4403      	add	r3, r0
 8009c24:	4406      	add	r6, r0
 8009c26:	9306      	str	r3, [sp, #24]
 8009c28:	9b00      	ldr	r3, [sp, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	dd05      	ble.n	8009c3a <_dtoa_r+0x83a>
 8009c2e:	9902      	ldr	r1, [sp, #8]
 8009c30:	461a      	mov	r2, r3
 8009c32:	4648      	mov	r0, r9
 8009c34:	f000 fcba 	bl	800a5ac <__lshift>
 8009c38:	9002      	str	r0, [sp, #8]
 8009c3a:	9b06      	ldr	r3, [sp, #24]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	dd05      	ble.n	8009c4c <_dtoa_r+0x84c>
 8009c40:	4621      	mov	r1, r4
 8009c42:	461a      	mov	r2, r3
 8009c44:	4648      	mov	r0, r9
 8009c46:	f000 fcb1 	bl	800a5ac <__lshift>
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d061      	beq.n	8009d16 <_dtoa_r+0x916>
 8009c52:	9802      	ldr	r0, [sp, #8]
 8009c54:	4621      	mov	r1, r4
 8009c56:	f000 fd15 	bl	800a684 <__mcmp>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	da5b      	bge.n	8009d16 <_dtoa_r+0x916>
 8009c5e:	2300      	movs	r3, #0
 8009c60:	9902      	ldr	r1, [sp, #8]
 8009c62:	220a      	movs	r2, #10
 8009c64:	4648      	mov	r0, r9
 8009c66:	f000 fafd 	bl	800a264 <__multadd>
 8009c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c6c:	9002      	str	r0, [sp, #8]
 8009c6e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	f000 8177 	beq.w	8009f66 <_dtoa_r+0xb66>
 8009c78:	4629      	mov	r1, r5
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	220a      	movs	r2, #10
 8009c7e:	4648      	mov	r0, r9
 8009c80:	f000 faf0 	bl	800a264 <__multadd>
 8009c84:	f1bb 0f00 	cmp.w	fp, #0
 8009c88:	4605      	mov	r5, r0
 8009c8a:	dc6f      	bgt.n	8009d6c <_dtoa_r+0x96c>
 8009c8c:	9b07      	ldr	r3, [sp, #28]
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	dc49      	bgt.n	8009d26 <_dtoa_r+0x926>
 8009c92:	e06b      	b.n	8009d6c <_dtoa_r+0x96c>
 8009c94:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009c96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009c9a:	e73c      	b.n	8009b16 <_dtoa_r+0x716>
 8009c9c:	3fe00000 	.word	0x3fe00000
 8009ca0:	40240000 	.word	0x40240000
 8009ca4:	9b03      	ldr	r3, [sp, #12]
 8009ca6:	1e5c      	subs	r4, r3, #1
 8009ca8:	9b08      	ldr	r3, [sp, #32]
 8009caa:	42a3      	cmp	r3, r4
 8009cac:	db09      	blt.n	8009cc2 <_dtoa_r+0x8c2>
 8009cae:	1b1c      	subs	r4, r3, r4
 8009cb0:	9b03      	ldr	r3, [sp, #12]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	f6bf af30 	bge.w	8009b18 <_dtoa_r+0x718>
 8009cb8:	9b00      	ldr	r3, [sp, #0]
 8009cba:	9a03      	ldr	r2, [sp, #12]
 8009cbc:	1a9e      	subs	r6, r3, r2
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	e72b      	b.n	8009b1a <_dtoa_r+0x71a>
 8009cc2:	9b08      	ldr	r3, [sp, #32]
 8009cc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009cc6:	9408      	str	r4, [sp, #32]
 8009cc8:	1ae3      	subs	r3, r4, r3
 8009cca:	441a      	add	r2, r3
 8009ccc:	9e00      	ldr	r6, [sp, #0]
 8009cce:	9b03      	ldr	r3, [sp, #12]
 8009cd0:	920d      	str	r2, [sp, #52]	@ 0x34
 8009cd2:	2400      	movs	r4, #0
 8009cd4:	e721      	b.n	8009b1a <_dtoa_r+0x71a>
 8009cd6:	9c08      	ldr	r4, [sp, #32]
 8009cd8:	9e00      	ldr	r6, [sp, #0]
 8009cda:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009cdc:	e728      	b.n	8009b30 <_dtoa_r+0x730>
 8009cde:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009ce2:	e751      	b.n	8009b88 <_dtoa_r+0x788>
 8009ce4:	9a08      	ldr	r2, [sp, #32]
 8009ce6:	9902      	ldr	r1, [sp, #8]
 8009ce8:	e750      	b.n	8009b8c <_dtoa_r+0x78c>
 8009cea:	f8cd 8008 	str.w	r8, [sp, #8]
 8009cee:	e751      	b.n	8009b94 <_dtoa_r+0x794>
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	e779      	b.n	8009be8 <_dtoa_r+0x7e8>
 8009cf4:	9b04      	ldr	r3, [sp, #16]
 8009cf6:	e777      	b.n	8009be8 <_dtoa_r+0x7e8>
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	9308      	str	r3, [sp, #32]
 8009cfc:	e779      	b.n	8009bf2 <_dtoa_r+0x7f2>
 8009cfe:	d093      	beq.n	8009c28 <_dtoa_r+0x828>
 8009d00:	9a00      	ldr	r2, [sp, #0]
 8009d02:	331c      	adds	r3, #28
 8009d04:	441a      	add	r2, r3
 8009d06:	9200      	str	r2, [sp, #0]
 8009d08:	9a06      	ldr	r2, [sp, #24]
 8009d0a:	441a      	add	r2, r3
 8009d0c:	441e      	add	r6, r3
 8009d0e:	9206      	str	r2, [sp, #24]
 8009d10:	e78a      	b.n	8009c28 <_dtoa_r+0x828>
 8009d12:	4603      	mov	r3, r0
 8009d14:	e7f4      	b.n	8009d00 <_dtoa_r+0x900>
 8009d16:	9b03      	ldr	r3, [sp, #12]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	46b8      	mov	r8, r7
 8009d1c:	dc20      	bgt.n	8009d60 <_dtoa_r+0x960>
 8009d1e:	469b      	mov	fp, r3
 8009d20:	9b07      	ldr	r3, [sp, #28]
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	dd1e      	ble.n	8009d64 <_dtoa_r+0x964>
 8009d26:	f1bb 0f00 	cmp.w	fp, #0
 8009d2a:	f47f adb1 	bne.w	8009890 <_dtoa_r+0x490>
 8009d2e:	4621      	mov	r1, r4
 8009d30:	465b      	mov	r3, fp
 8009d32:	2205      	movs	r2, #5
 8009d34:	4648      	mov	r0, r9
 8009d36:	f000 fa95 	bl	800a264 <__multadd>
 8009d3a:	4601      	mov	r1, r0
 8009d3c:	4604      	mov	r4, r0
 8009d3e:	9802      	ldr	r0, [sp, #8]
 8009d40:	f000 fca0 	bl	800a684 <__mcmp>
 8009d44:	2800      	cmp	r0, #0
 8009d46:	f77f ada3 	ble.w	8009890 <_dtoa_r+0x490>
 8009d4a:	4656      	mov	r6, sl
 8009d4c:	2331      	movs	r3, #49	@ 0x31
 8009d4e:	f806 3b01 	strb.w	r3, [r6], #1
 8009d52:	f108 0801 	add.w	r8, r8, #1
 8009d56:	e59f      	b.n	8009898 <_dtoa_r+0x498>
 8009d58:	9c03      	ldr	r4, [sp, #12]
 8009d5a:	46b8      	mov	r8, r7
 8009d5c:	4625      	mov	r5, r4
 8009d5e:	e7f4      	b.n	8009d4a <_dtoa_r+0x94a>
 8009d60:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009d64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	f000 8101 	beq.w	8009f6e <_dtoa_r+0xb6e>
 8009d6c:	2e00      	cmp	r6, #0
 8009d6e:	dd05      	ble.n	8009d7c <_dtoa_r+0x97c>
 8009d70:	4629      	mov	r1, r5
 8009d72:	4632      	mov	r2, r6
 8009d74:	4648      	mov	r0, r9
 8009d76:	f000 fc19 	bl	800a5ac <__lshift>
 8009d7a:	4605      	mov	r5, r0
 8009d7c:	9b08      	ldr	r3, [sp, #32]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d05c      	beq.n	8009e3c <_dtoa_r+0xa3c>
 8009d82:	6869      	ldr	r1, [r5, #4]
 8009d84:	4648      	mov	r0, r9
 8009d86:	f000 fa0b 	bl	800a1a0 <_Balloc>
 8009d8a:	4606      	mov	r6, r0
 8009d8c:	b928      	cbnz	r0, 8009d9a <_dtoa_r+0x99a>
 8009d8e:	4b82      	ldr	r3, [pc, #520]	@ (8009f98 <_dtoa_r+0xb98>)
 8009d90:	4602      	mov	r2, r0
 8009d92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009d96:	f7ff bb4a 	b.w	800942e <_dtoa_r+0x2e>
 8009d9a:	692a      	ldr	r2, [r5, #16]
 8009d9c:	3202      	adds	r2, #2
 8009d9e:	0092      	lsls	r2, r2, #2
 8009da0:	f105 010c 	add.w	r1, r5, #12
 8009da4:	300c      	adds	r0, #12
 8009da6:	f7ff fa94 	bl	80092d2 <memcpy>
 8009daa:	2201      	movs	r2, #1
 8009dac:	4631      	mov	r1, r6
 8009dae:	4648      	mov	r0, r9
 8009db0:	f000 fbfc 	bl	800a5ac <__lshift>
 8009db4:	f10a 0301 	add.w	r3, sl, #1
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	eb0a 030b 	add.w	r3, sl, fp
 8009dbe:	9308      	str	r3, [sp, #32]
 8009dc0:	9b04      	ldr	r3, [sp, #16]
 8009dc2:	f003 0301 	and.w	r3, r3, #1
 8009dc6:	462f      	mov	r7, r5
 8009dc8:	9306      	str	r3, [sp, #24]
 8009dca:	4605      	mov	r5, r0
 8009dcc:	9b00      	ldr	r3, [sp, #0]
 8009dce:	9802      	ldr	r0, [sp, #8]
 8009dd0:	4621      	mov	r1, r4
 8009dd2:	f103 3bff 	add.w	fp, r3, #4294967295
 8009dd6:	f7ff fa8a 	bl	80092ee <quorem>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	3330      	adds	r3, #48	@ 0x30
 8009dde:	9003      	str	r0, [sp, #12]
 8009de0:	4639      	mov	r1, r7
 8009de2:	9802      	ldr	r0, [sp, #8]
 8009de4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009de6:	f000 fc4d 	bl	800a684 <__mcmp>
 8009dea:	462a      	mov	r2, r5
 8009dec:	9004      	str	r0, [sp, #16]
 8009dee:	4621      	mov	r1, r4
 8009df0:	4648      	mov	r0, r9
 8009df2:	f000 fc63 	bl	800a6bc <__mdiff>
 8009df6:	68c2      	ldr	r2, [r0, #12]
 8009df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dfa:	4606      	mov	r6, r0
 8009dfc:	bb02      	cbnz	r2, 8009e40 <_dtoa_r+0xa40>
 8009dfe:	4601      	mov	r1, r0
 8009e00:	9802      	ldr	r0, [sp, #8]
 8009e02:	f000 fc3f 	bl	800a684 <__mcmp>
 8009e06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e08:	4602      	mov	r2, r0
 8009e0a:	4631      	mov	r1, r6
 8009e0c:	4648      	mov	r0, r9
 8009e0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009e10:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e12:	f000 fa05 	bl	800a220 <_Bfree>
 8009e16:	9b07      	ldr	r3, [sp, #28]
 8009e18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009e1a:	9e00      	ldr	r6, [sp, #0]
 8009e1c:	ea42 0103 	orr.w	r1, r2, r3
 8009e20:	9b06      	ldr	r3, [sp, #24]
 8009e22:	4319      	orrs	r1, r3
 8009e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e26:	d10d      	bne.n	8009e44 <_dtoa_r+0xa44>
 8009e28:	2b39      	cmp	r3, #57	@ 0x39
 8009e2a:	d027      	beq.n	8009e7c <_dtoa_r+0xa7c>
 8009e2c:	9a04      	ldr	r2, [sp, #16]
 8009e2e:	2a00      	cmp	r2, #0
 8009e30:	dd01      	ble.n	8009e36 <_dtoa_r+0xa36>
 8009e32:	9b03      	ldr	r3, [sp, #12]
 8009e34:	3331      	adds	r3, #49	@ 0x31
 8009e36:	f88b 3000 	strb.w	r3, [fp]
 8009e3a:	e52e      	b.n	800989a <_dtoa_r+0x49a>
 8009e3c:	4628      	mov	r0, r5
 8009e3e:	e7b9      	b.n	8009db4 <_dtoa_r+0x9b4>
 8009e40:	2201      	movs	r2, #1
 8009e42:	e7e2      	b.n	8009e0a <_dtoa_r+0xa0a>
 8009e44:	9904      	ldr	r1, [sp, #16]
 8009e46:	2900      	cmp	r1, #0
 8009e48:	db04      	blt.n	8009e54 <_dtoa_r+0xa54>
 8009e4a:	9807      	ldr	r0, [sp, #28]
 8009e4c:	4301      	orrs	r1, r0
 8009e4e:	9806      	ldr	r0, [sp, #24]
 8009e50:	4301      	orrs	r1, r0
 8009e52:	d120      	bne.n	8009e96 <_dtoa_r+0xa96>
 8009e54:	2a00      	cmp	r2, #0
 8009e56:	ddee      	ble.n	8009e36 <_dtoa_r+0xa36>
 8009e58:	9902      	ldr	r1, [sp, #8]
 8009e5a:	9300      	str	r3, [sp, #0]
 8009e5c:	2201      	movs	r2, #1
 8009e5e:	4648      	mov	r0, r9
 8009e60:	f000 fba4 	bl	800a5ac <__lshift>
 8009e64:	4621      	mov	r1, r4
 8009e66:	9002      	str	r0, [sp, #8]
 8009e68:	f000 fc0c 	bl	800a684 <__mcmp>
 8009e6c:	2800      	cmp	r0, #0
 8009e6e:	9b00      	ldr	r3, [sp, #0]
 8009e70:	dc02      	bgt.n	8009e78 <_dtoa_r+0xa78>
 8009e72:	d1e0      	bne.n	8009e36 <_dtoa_r+0xa36>
 8009e74:	07da      	lsls	r2, r3, #31
 8009e76:	d5de      	bpl.n	8009e36 <_dtoa_r+0xa36>
 8009e78:	2b39      	cmp	r3, #57	@ 0x39
 8009e7a:	d1da      	bne.n	8009e32 <_dtoa_r+0xa32>
 8009e7c:	2339      	movs	r3, #57	@ 0x39
 8009e7e:	f88b 3000 	strb.w	r3, [fp]
 8009e82:	4633      	mov	r3, r6
 8009e84:	461e      	mov	r6, r3
 8009e86:	3b01      	subs	r3, #1
 8009e88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009e8c:	2a39      	cmp	r2, #57	@ 0x39
 8009e8e:	d04e      	beq.n	8009f2e <_dtoa_r+0xb2e>
 8009e90:	3201      	adds	r2, #1
 8009e92:	701a      	strb	r2, [r3, #0]
 8009e94:	e501      	b.n	800989a <_dtoa_r+0x49a>
 8009e96:	2a00      	cmp	r2, #0
 8009e98:	dd03      	ble.n	8009ea2 <_dtoa_r+0xaa2>
 8009e9a:	2b39      	cmp	r3, #57	@ 0x39
 8009e9c:	d0ee      	beq.n	8009e7c <_dtoa_r+0xa7c>
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	e7c9      	b.n	8009e36 <_dtoa_r+0xa36>
 8009ea2:	9a00      	ldr	r2, [sp, #0]
 8009ea4:	9908      	ldr	r1, [sp, #32]
 8009ea6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009eaa:	428a      	cmp	r2, r1
 8009eac:	d028      	beq.n	8009f00 <_dtoa_r+0xb00>
 8009eae:	9902      	ldr	r1, [sp, #8]
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	220a      	movs	r2, #10
 8009eb4:	4648      	mov	r0, r9
 8009eb6:	f000 f9d5 	bl	800a264 <__multadd>
 8009eba:	42af      	cmp	r7, r5
 8009ebc:	9002      	str	r0, [sp, #8]
 8009ebe:	f04f 0300 	mov.w	r3, #0
 8009ec2:	f04f 020a 	mov.w	r2, #10
 8009ec6:	4639      	mov	r1, r7
 8009ec8:	4648      	mov	r0, r9
 8009eca:	d107      	bne.n	8009edc <_dtoa_r+0xadc>
 8009ecc:	f000 f9ca 	bl	800a264 <__multadd>
 8009ed0:	4607      	mov	r7, r0
 8009ed2:	4605      	mov	r5, r0
 8009ed4:	9b00      	ldr	r3, [sp, #0]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	9300      	str	r3, [sp, #0]
 8009eda:	e777      	b.n	8009dcc <_dtoa_r+0x9cc>
 8009edc:	f000 f9c2 	bl	800a264 <__multadd>
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	4607      	mov	r7, r0
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	220a      	movs	r2, #10
 8009ee8:	4648      	mov	r0, r9
 8009eea:	f000 f9bb 	bl	800a264 <__multadd>
 8009eee:	4605      	mov	r5, r0
 8009ef0:	e7f0      	b.n	8009ed4 <_dtoa_r+0xad4>
 8009ef2:	f1bb 0f00 	cmp.w	fp, #0
 8009ef6:	bfcc      	ite	gt
 8009ef8:	465e      	movgt	r6, fp
 8009efa:	2601      	movle	r6, #1
 8009efc:	4456      	add	r6, sl
 8009efe:	2700      	movs	r7, #0
 8009f00:	9902      	ldr	r1, [sp, #8]
 8009f02:	9300      	str	r3, [sp, #0]
 8009f04:	2201      	movs	r2, #1
 8009f06:	4648      	mov	r0, r9
 8009f08:	f000 fb50 	bl	800a5ac <__lshift>
 8009f0c:	4621      	mov	r1, r4
 8009f0e:	9002      	str	r0, [sp, #8]
 8009f10:	f000 fbb8 	bl	800a684 <__mcmp>
 8009f14:	2800      	cmp	r0, #0
 8009f16:	dcb4      	bgt.n	8009e82 <_dtoa_r+0xa82>
 8009f18:	d102      	bne.n	8009f20 <_dtoa_r+0xb20>
 8009f1a:	9b00      	ldr	r3, [sp, #0]
 8009f1c:	07db      	lsls	r3, r3, #31
 8009f1e:	d4b0      	bmi.n	8009e82 <_dtoa_r+0xa82>
 8009f20:	4633      	mov	r3, r6
 8009f22:	461e      	mov	r6, r3
 8009f24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f28:	2a30      	cmp	r2, #48	@ 0x30
 8009f2a:	d0fa      	beq.n	8009f22 <_dtoa_r+0xb22>
 8009f2c:	e4b5      	b.n	800989a <_dtoa_r+0x49a>
 8009f2e:	459a      	cmp	sl, r3
 8009f30:	d1a8      	bne.n	8009e84 <_dtoa_r+0xa84>
 8009f32:	2331      	movs	r3, #49	@ 0x31
 8009f34:	f108 0801 	add.w	r8, r8, #1
 8009f38:	f88a 3000 	strb.w	r3, [sl]
 8009f3c:	e4ad      	b.n	800989a <_dtoa_r+0x49a>
 8009f3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009f9c <_dtoa_r+0xb9c>
 8009f44:	b11b      	cbz	r3, 8009f4e <_dtoa_r+0xb4e>
 8009f46:	f10a 0308 	add.w	r3, sl, #8
 8009f4a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009f4c:	6013      	str	r3, [r2, #0]
 8009f4e:	4650      	mov	r0, sl
 8009f50:	b017      	add	sp, #92	@ 0x5c
 8009f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f56:	9b07      	ldr	r3, [sp, #28]
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	f77f ae2e 	ble.w	8009bba <_dtoa_r+0x7ba>
 8009f5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f60:	9308      	str	r3, [sp, #32]
 8009f62:	2001      	movs	r0, #1
 8009f64:	e64d      	b.n	8009c02 <_dtoa_r+0x802>
 8009f66:	f1bb 0f00 	cmp.w	fp, #0
 8009f6a:	f77f aed9 	ble.w	8009d20 <_dtoa_r+0x920>
 8009f6e:	4656      	mov	r6, sl
 8009f70:	9802      	ldr	r0, [sp, #8]
 8009f72:	4621      	mov	r1, r4
 8009f74:	f7ff f9bb 	bl	80092ee <quorem>
 8009f78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009f7c:	f806 3b01 	strb.w	r3, [r6], #1
 8009f80:	eba6 020a 	sub.w	r2, r6, sl
 8009f84:	4593      	cmp	fp, r2
 8009f86:	ddb4      	ble.n	8009ef2 <_dtoa_r+0xaf2>
 8009f88:	9902      	ldr	r1, [sp, #8]
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	220a      	movs	r2, #10
 8009f8e:	4648      	mov	r0, r9
 8009f90:	f000 f968 	bl	800a264 <__multadd>
 8009f94:	9002      	str	r0, [sp, #8]
 8009f96:	e7eb      	b.n	8009f70 <_dtoa_r+0xb70>
 8009f98:	0800b284 	.word	0x0800b284
 8009f9c:	0800b208 	.word	0x0800b208

08009fa0 <_free_r>:
 8009fa0:	b538      	push	{r3, r4, r5, lr}
 8009fa2:	4605      	mov	r5, r0
 8009fa4:	2900      	cmp	r1, #0
 8009fa6:	d041      	beq.n	800a02c <_free_r+0x8c>
 8009fa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fac:	1f0c      	subs	r4, r1, #4
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	bfb8      	it	lt
 8009fb2:	18e4      	addlt	r4, r4, r3
 8009fb4:	f000 f8e8 	bl	800a188 <__malloc_lock>
 8009fb8:	4a1d      	ldr	r2, [pc, #116]	@ (800a030 <_free_r+0x90>)
 8009fba:	6813      	ldr	r3, [r2, #0]
 8009fbc:	b933      	cbnz	r3, 8009fcc <_free_r+0x2c>
 8009fbe:	6063      	str	r3, [r4, #4]
 8009fc0:	6014      	str	r4, [r2, #0]
 8009fc2:	4628      	mov	r0, r5
 8009fc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fc8:	f000 b8e4 	b.w	800a194 <__malloc_unlock>
 8009fcc:	42a3      	cmp	r3, r4
 8009fce:	d908      	bls.n	8009fe2 <_free_r+0x42>
 8009fd0:	6820      	ldr	r0, [r4, #0]
 8009fd2:	1821      	adds	r1, r4, r0
 8009fd4:	428b      	cmp	r3, r1
 8009fd6:	bf01      	itttt	eq
 8009fd8:	6819      	ldreq	r1, [r3, #0]
 8009fda:	685b      	ldreq	r3, [r3, #4]
 8009fdc:	1809      	addeq	r1, r1, r0
 8009fde:	6021      	streq	r1, [r4, #0]
 8009fe0:	e7ed      	b.n	8009fbe <_free_r+0x1e>
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	685b      	ldr	r3, [r3, #4]
 8009fe6:	b10b      	cbz	r3, 8009fec <_free_r+0x4c>
 8009fe8:	42a3      	cmp	r3, r4
 8009fea:	d9fa      	bls.n	8009fe2 <_free_r+0x42>
 8009fec:	6811      	ldr	r1, [r2, #0]
 8009fee:	1850      	adds	r0, r2, r1
 8009ff0:	42a0      	cmp	r0, r4
 8009ff2:	d10b      	bne.n	800a00c <_free_r+0x6c>
 8009ff4:	6820      	ldr	r0, [r4, #0]
 8009ff6:	4401      	add	r1, r0
 8009ff8:	1850      	adds	r0, r2, r1
 8009ffa:	4283      	cmp	r3, r0
 8009ffc:	6011      	str	r1, [r2, #0]
 8009ffe:	d1e0      	bne.n	8009fc2 <_free_r+0x22>
 800a000:	6818      	ldr	r0, [r3, #0]
 800a002:	685b      	ldr	r3, [r3, #4]
 800a004:	6053      	str	r3, [r2, #4]
 800a006:	4408      	add	r0, r1
 800a008:	6010      	str	r0, [r2, #0]
 800a00a:	e7da      	b.n	8009fc2 <_free_r+0x22>
 800a00c:	d902      	bls.n	800a014 <_free_r+0x74>
 800a00e:	230c      	movs	r3, #12
 800a010:	602b      	str	r3, [r5, #0]
 800a012:	e7d6      	b.n	8009fc2 <_free_r+0x22>
 800a014:	6820      	ldr	r0, [r4, #0]
 800a016:	1821      	adds	r1, r4, r0
 800a018:	428b      	cmp	r3, r1
 800a01a:	bf04      	itt	eq
 800a01c:	6819      	ldreq	r1, [r3, #0]
 800a01e:	685b      	ldreq	r3, [r3, #4]
 800a020:	6063      	str	r3, [r4, #4]
 800a022:	bf04      	itt	eq
 800a024:	1809      	addeq	r1, r1, r0
 800a026:	6021      	streq	r1, [r4, #0]
 800a028:	6054      	str	r4, [r2, #4]
 800a02a:	e7ca      	b.n	8009fc2 <_free_r+0x22>
 800a02c:	bd38      	pop	{r3, r4, r5, pc}
 800a02e:	bf00      	nop
 800a030:	20004fd0 	.word	0x20004fd0

0800a034 <malloc>:
 800a034:	4b02      	ldr	r3, [pc, #8]	@ (800a040 <malloc+0xc>)
 800a036:	4601      	mov	r1, r0
 800a038:	6818      	ldr	r0, [r3, #0]
 800a03a:	f000 b825 	b.w	800a088 <_malloc_r>
 800a03e:	bf00      	nop
 800a040:	2000001c 	.word	0x2000001c

0800a044 <sbrk_aligned>:
 800a044:	b570      	push	{r4, r5, r6, lr}
 800a046:	4e0f      	ldr	r6, [pc, #60]	@ (800a084 <sbrk_aligned+0x40>)
 800a048:	460c      	mov	r4, r1
 800a04a:	6831      	ldr	r1, [r6, #0]
 800a04c:	4605      	mov	r5, r0
 800a04e:	b911      	cbnz	r1, 800a056 <sbrk_aligned+0x12>
 800a050:	f000 fe92 	bl	800ad78 <_sbrk_r>
 800a054:	6030      	str	r0, [r6, #0]
 800a056:	4621      	mov	r1, r4
 800a058:	4628      	mov	r0, r5
 800a05a:	f000 fe8d 	bl	800ad78 <_sbrk_r>
 800a05e:	1c43      	adds	r3, r0, #1
 800a060:	d103      	bne.n	800a06a <sbrk_aligned+0x26>
 800a062:	f04f 34ff 	mov.w	r4, #4294967295
 800a066:	4620      	mov	r0, r4
 800a068:	bd70      	pop	{r4, r5, r6, pc}
 800a06a:	1cc4      	adds	r4, r0, #3
 800a06c:	f024 0403 	bic.w	r4, r4, #3
 800a070:	42a0      	cmp	r0, r4
 800a072:	d0f8      	beq.n	800a066 <sbrk_aligned+0x22>
 800a074:	1a21      	subs	r1, r4, r0
 800a076:	4628      	mov	r0, r5
 800a078:	f000 fe7e 	bl	800ad78 <_sbrk_r>
 800a07c:	3001      	adds	r0, #1
 800a07e:	d1f2      	bne.n	800a066 <sbrk_aligned+0x22>
 800a080:	e7ef      	b.n	800a062 <sbrk_aligned+0x1e>
 800a082:	bf00      	nop
 800a084:	20004fcc 	.word	0x20004fcc

0800a088 <_malloc_r>:
 800a088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a08c:	1ccd      	adds	r5, r1, #3
 800a08e:	f025 0503 	bic.w	r5, r5, #3
 800a092:	3508      	adds	r5, #8
 800a094:	2d0c      	cmp	r5, #12
 800a096:	bf38      	it	cc
 800a098:	250c      	movcc	r5, #12
 800a09a:	2d00      	cmp	r5, #0
 800a09c:	4606      	mov	r6, r0
 800a09e:	db01      	blt.n	800a0a4 <_malloc_r+0x1c>
 800a0a0:	42a9      	cmp	r1, r5
 800a0a2:	d904      	bls.n	800a0ae <_malloc_r+0x26>
 800a0a4:	230c      	movs	r3, #12
 800a0a6:	6033      	str	r3, [r6, #0]
 800a0a8:	2000      	movs	r0, #0
 800a0aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a184 <_malloc_r+0xfc>
 800a0b2:	f000 f869 	bl	800a188 <__malloc_lock>
 800a0b6:	f8d8 3000 	ldr.w	r3, [r8]
 800a0ba:	461c      	mov	r4, r3
 800a0bc:	bb44      	cbnz	r4, 800a110 <_malloc_r+0x88>
 800a0be:	4629      	mov	r1, r5
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	f7ff ffbf 	bl	800a044 <sbrk_aligned>
 800a0c6:	1c43      	adds	r3, r0, #1
 800a0c8:	4604      	mov	r4, r0
 800a0ca:	d158      	bne.n	800a17e <_malloc_r+0xf6>
 800a0cc:	f8d8 4000 	ldr.w	r4, [r8]
 800a0d0:	4627      	mov	r7, r4
 800a0d2:	2f00      	cmp	r7, #0
 800a0d4:	d143      	bne.n	800a15e <_malloc_r+0xd6>
 800a0d6:	2c00      	cmp	r4, #0
 800a0d8:	d04b      	beq.n	800a172 <_malloc_r+0xea>
 800a0da:	6823      	ldr	r3, [r4, #0]
 800a0dc:	4639      	mov	r1, r7
 800a0de:	4630      	mov	r0, r6
 800a0e0:	eb04 0903 	add.w	r9, r4, r3
 800a0e4:	f000 fe48 	bl	800ad78 <_sbrk_r>
 800a0e8:	4581      	cmp	r9, r0
 800a0ea:	d142      	bne.n	800a172 <_malloc_r+0xea>
 800a0ec:	6821      	ldr	r1, [r4, #0]
 800a0ee:	1a6d      	subs	r5, r5, r1
 800a0f0:	4629      	mov	r1, r5
 800a0f2:	4630      	mov	r0, r6
 800a0f4:	f7ff ffa6 	bl	800a044 <sbrk_aligned>
 800a0f8:	3001      	adds	r0, #1
 800a0fa:	d03a      	beq.n	800a172 <_malloc_r+0xea>
 800a0fc:	6823      	ldr	r3, [r4, #0]
 800a0fe:	442b      	add	r3, r5
 800a100:	6023      	str	r3, [r4, #0]
 800a102:	f8d8 3000 	ldr.w	r3, [r8]
 800a106:	685a      	ldr	r2, [r3, #4]
 800a108:	bb62      	cbnz	r2, 800a164 <_malloc_r+0xdc>
 800a10a:	f8c8 7000 	str.w	r7, [r8]
 800a10e:	e00f      	b.n	800a130 <_malloc_r+0xa8>
 800a110:	6822      	ldr	r2, [r4, #0]
 800a112:	1b52      	subs	r2, r2, r5
 800a114:	d420      	bmi.n	800a158 <_malloc_r+0xd0>
 800a116:	2a0b      	cmp	r2, #11
 800a118:	d917      	bls.n	800a14a <_malloc_r+0xc2>
 800a11a:	1961      	adds	r1, r4, r5
 800a11c:	42a3      	cmp	r3, r4
 800a11e:	6025      	str	r5, [r4, #0]
 800a120:	bf18      	it	ne
 800a122:	6059      	strne	r1, [r3, #4]
 800a124:	6863      	ldr	r3, [r4, #4]
 800a126:	bf08      	it	eq
 800a128:	f8c8 1000 	streq.w	r1, [r8]
 800a12c:	5162      	str	r2, [r4, r5]
 800a12e:	604b      	str	r3, [r1, #4]
 800a130:	4630      	mov	r0, r6
 800a132:	f000 f82f 	bl	800a194 <__malloc_unlock>
 800a136:	f104 000b 	add.w	r0, r4, #11
 800a13a:	1d23      	adds	r3, r4, #4
 800a13c:	f020 0007 	bic.w	r0, r0, #7
 800a140:	1ac2      	subs	r2, r0, r3
 800a142:	bf1c      	itt	ne
 800a144:	1a1b      	subne	r3, r3, r0
 800a146:	50a3      	strne	r3, [r4, r2]
 800a148:	e7af      	b.n	800a0aa <_malloc_r+0x22>
 800a14a:	6862      	ldr	r2, [r4, #4]
 800a14c:	42a3      	cmp	r3, r4
 800a14e:	bf0c      	ite	eq
 800a150:	f8c8 2000 	streq.w	r2, [r8]
 800a154:	605a      	strne	r2, [r3, #4]
 800a156:	e7eb      	b.n	800a130 <_malloc_r+0xa8>
 800a158:	4623      	mov	r3, r4
 800a15a:	6864      	ldr	r4, [r4, #4]
 800a15c:	e7ae      	b.n	800a0bc <_malloc_r+0x34>
 800a15e:	463c      	mov	r4, r7
 800a160:	687f      	ldr	r7, [r7, #4]
 800a162:	e7b6      	b.n	800a0d2 <_malloc_r+0x4a>
 800a164:	461a      	mov	r2, r3
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	42a3      	cmp	r3, r4
 800a16a:	d1fb      	bne.n	800a164 <_malloc_r+0xdc>
 800a16c:	2300      	movs	r3, #0
 800a16e:	6053      	str	r3, [r2, #4]
 800a170:	e7de      	b.n	800a130 <_malloc_r+0xa8>
 800a172:	230c      	movs	r3, #12
 800a174:	6033      	str	r3, [r6, #0]
 800a176:	4630      	mov	r0, r6
 800a178:	f000 f80c 	bl	800a194 <__malloc_unlock>
 800a17c:	e794      	b.n	800a0a8 <_malloc_r+0x20>
 800a17e:	6005      	str	r5, [r0, #0]
 800a180:	e7d6      	b.n	800a130 <_malloc_r+0xa8>
 800a182:	bf00      	nop
 800a184:	20004fd0 	.word	0x20004fd0

0800a188 <__malloc_lock>:
 800a188:	4801      	ldr	r0, [pc, #4]	@ (800a190 <__malloc_lock+0x8>)
 800a18a:	f7ff b8a0 	b.w	80092ce <__retarget_lock_acquire_recursive>
 800a18e:	bf00      	nop
 800a190:	20004fc8 	.word	0x20004fc8

0800a194 <__malloc_unlock>:
 800a194:	4801      	ldr	r0, [pc, #4]	@ (800a19c <__malloc_unlock+0x8>)
 800a196:	f7ff b89b 	b.w	80092d0 <__retarget_lock_release_recursive>
 800a19a:	bf00      	nop
 800a19c:	20004fc8 	.word	0x20004fc8

0800a1a0 <_Balloc>:
 800a1a0:	b570      	push	{r4, r5, r6, lr}
 800a1a2:	69c6      	ldr	r6, [r0, #28]
 800a1a4:	4604      	mov	r4, r0
 800a1a6:	460d      	mov	r5, r1
 800a1a8:	b976      	cbnz	r6, 800a1c8 <_Balloc+0x28>
 800a1aa:	2010      	movs	r0, #16
 800a1ac:	f7ff ff42 	bl	800a034 <malloc>
 800a1b0:	4602      	mov	r2, r0
 800a1b2:	61e0      	str	r0, [r4, #28]
 800a1b4:	b920      	cbnz	r0, 800a1c0 <_Balloc+0x20>
 800a1b6:	4b18      	ldr	r3, [pc, #96]	@ (800a218 <_Balloc+0x78>)
 800a1b8:	4818      	ldr	r0, [pc, #96]	@ (800a21c <_Balloc+0x7c>)
 800a1ba:	216b      	movs	r1, #107	@ 0x6b
 800a1bc:	f000 fdec 	bl	800ad98 <__assert_func>
 800a1c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1c4:	6006      	str	r6, [r0, #0]
 800a1c6:	60c6      	str	r6, [r0, #12]
 800a1c8:	69e6      	ldr	r6, [r4, #28]
 800a1ca:	68f3      	ldr	r3, [r6, #12]
 800a1cc:	b183      	cbz	r3, 800a1f0 <_Balloc+0x50>
 800a1ce:	69e3      	ldr	r3, [r4, #28]
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a1d6:	b9b8      	cbnz	r0, 800a208 <_Balloc+0x68>
 800a1d8:	2101      	movs	r1, #1
 800a1da:	fa01 f605 	lsl.w	r6, r1, r5
 800a1de:	1d72      	adds	r2, r6, #5
 800a1e0:	0092      	lsls	r2, r2, #2
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	f000 fdf6 	bl	800add4 <_calloc_r>
 800a1e8:	b160      	cbz	r0, 800a204 <_Balloc+0x64>
 800a1ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a1ee:	e00e      	b.n	800a20e <_Balloc+0x6e>
 800a1f0:	2221      	movs	r2, #33	@ 0x21
 800a1f2:	2104      	movs	r1, #4
 800a1f4:	4620      	mov	r0, r4
 800a1f6:	f000 fded 	bl	800add4 <_calloc_r>
 800a1fa:	69e3      	ldr	r3, [r4, #28]
 800a1fc:	60f0      	str	r0, [r6, #12]
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d1e4      	bne.n	800a1ce <_Balloc+0x2e>
 800a204:	2000      	movs	r0, #0
 800a206:	bd70      	pop	{r4, r5, r6, pc}
 800a208:	6802      	ldr	r2, [r0, #0]
 800a20a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a20e:	2300      	movs	r3, #0
 800a210:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a214:	e7f7      	b.n	800a206 <_Balloc+0x66>
 800a216:	bf00      	nop
 800a218:	0800b215 	.word	0x0800b215
 800a21c:	0800b295 	.word	0x0800b295

0800a220 <_Bfree>:
 800a220:	b570      	push	{r4, r5, r6, lr}
 800a222:	69c6      	ldr	r6, [r0, #28]
 800a224:	4605      	mov	r5, r0
 800a226:	460c      	mov	r4, r1
 800a228:	b976      	cbnz	r6, 800a248 <_Bfree+0x28>
 800a22a:	2010      	movs	r0, #16
 800a22c:	f7ff ff02 	bl	800a034 <malloc>
 800a230:	4602      	mov	r2, r0
 800a232:	61e8      	str	r0, [r5, #28]
 800a234:	b920      	cbnz	r0, 800a240 <_Bfree+0x20>
 800a236:	4b09      	ldr	r3, [pc, #36]	@ (800a25c <_Bfree+0x3c>)
 800a238:	4809      	ldr	r0, [pc, #36]	@ (800a260 <_Bfree+0x40>)
 800a23a:	218f      	movs	r1, #143	@ 0x8f
 800a23c:	f000 fdac 	bl	800ad98 <__assert_func>
 800a240:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a244:	6006      	str	r6, [r0, #0]
 800a246:	60c6      	str	r6, [r0, #12]
 800a248:	b13c      	cbz	r4, 800a25a <_Bfree+0x3a>
 800a24a:	69eb      	ldr	r3, [r5, #28]
 800a24c:	6862      	ldr	r2, [r4, #4]
 800a24e:	68db      	ldr	r3, [r3, #12]
 800a250:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a254:	6021      	str	r1, [r4, #0]
 800a256:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a25a:	bd70      	pop	{r4, r5, r6, pc}
 800a25c:	0800b215 	.word	0x0800b215
 800a260:	0800b295 	.word	0x0800b295

0800a264 <__multadd>:
 800a264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a268:	690d      	ldr	r5, [r1, #16]
 800a26a:	4607      	mov	r7, r0
 800a26c:	460c      	mov	r4, r1
 800a26e:	461e      	mov	r6, r3
 800a270:	f101 0c14 	add.w	ip, r1, #20
 800a274:	2000      	movs	r0, #0
 800a276:	f8dc 3000 	ldr.w	r3, [ip]
 800a27a:	b299      	uxth	r1, r3
 800a27c:	fb02 6101 	mla	r1, r2, r1, r6
 800a280:	0c1e      	lsrs	r6, r3, #16
 800a282:	0c0b      	lsrs	r3, r1, #16
 800a284:	fb02 3306 	mla	r3, r2, r6, r3
 800a288:	b289      	uxth	r1, r1
 800a28a:	3001      	adds	r0, #1
 800a28c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a290:	4285      	cmp	r5, r0
 800a292:	f84c 1b04 	str.w	r1, [ip], #4
 800a296:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a29a:	dcec      	bgt.n	800a276 <__multadd+0x12>
 800a29c:	b30e      	cbz	r6, 800a2e2 <__multadd+0x7e>
 800a29e:	68a3      	ldr	r3, [r4, #8]
 800a2a0:	42ab      	cmp	r3, r5
 800a2a2:	dc19      	bgt.n	800a2d8 <__multadd+0x74>
 800a2a4:	6861      	ldr	r1, [r4, #4]
 800a2a6:	4638      	mov	r0, r7
 800a2a8:	3101      	adds	r1, #1
 800a2aa:	f7ff ff79 	bl	800a1a0 <_Balloc>
 800a2ae:	4680      	mov	r8, r0
 800a2b0:	b928      	cbnz	r0, 800a2be <__multadd+0x5a>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a2e8 <__multadd+0x84>)
 800a2b6:	480d      	ldr	r0, [pc, #52]	@ (800a2ec <__multadd+0x88>)
 800a2b8:	21ba      	movs	r1, #186	@ 0xba
 800a2ba:	f000 fd6d 	bl	800ad98 <__assert_func>
 800a2be:	6922      	ldr	r2, [r4, #16]
 800a2c0:	3202      	adds	r2, #2
 800a2c2:	f104 010c 	add.w	r1, r4, #12
 800a2c6:	0092      	lsls	r2, r2, #2
 800a2c8:	300c      	adds	r0, #12
 800a2ca:	f7ff f802 	bl	80092d2 <memcpy>
 800a2ce:	4621      	mov	r1, r4
 800a2d0:	4638      	mov	r0, r7
 800a2d2:	f7ff ffa5 	bl	800a220 <_Bfree>
 800a2d6:	4644      	mov	r4, r8
 800a2d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a2dc:	3501      	adds	r5, #1
 800a2de:	615e      	str	r6, [r3, #20]
 800a2e0:	6125      	str	r5, [r4, #16]
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2e8:	0800b284 	.word	0x0800b284
 800a2ec:	0800b295 	.word	0x0800b295

0800a2f0 <__hi0bits>:
 800a2f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	bf36      	itet	cc
 800a2f8:	0403      	lslcc	r3, r0, #16
 800a2fa:	2000      	movcs	r0, #0
 800a2fc:	2010      	movcc	r0, #16
 800a2fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a302:	bf3c      	itt	cc
 800a304:	021b      	lslcc	r3, r3, #8
 800a306:	3008      	addcc	r0, #8
 800a308:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a30c:	bf3c      	itt	cc
 800a30e:	011b      	lslcc	r3, r3, #4
 800a310:	3004      	addcc	r0, #4
 800a312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a316:	bf3c      	itt	cc
 800a318:	009b      	lslcc	r3, r3, #2
 800a31a:	3002      	addcc	r0, #2
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	db05      	blt.n	800a32c <__hi0bits+0x3c>
 800a320:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a324:	f100 0001 	add.w	r0, r0, #1
 800a328:	bf08      	it	eq
 800a32a:	2020      	moveq	r0, #32
 800a32c:	4770      	bx	lr

0800a32e <__lo0bits>:
 800a32e:	6803      	ldr	r3, [r0, #0]
 800a330:	4602      	mov	r2, r0
 800a332:	f013 0007 	ands.w	r0, r3, #7
 800a336:	d00b      	beq.n	800a350 <__lo0bits+0x22>
 800a338:	07d9      	lsls	r1, r3, #31
 800a33a:	d421      	bmi.n	800a380 <__lo0bits+0x52>
 800a33c:	0798      	lsls	r0, r3, #30
 800a33e:	bf49      	itett	mi
 800a340:	085b      	lsrmi	r3, r3, #1
 800a342:	089b      	lsrpl	r3, r3, #2
 800a344:	2001      	movmi	r0, #1
 800a346:	6013      	strmi	r3, [r2, #0]
 800a348:	bf5c      	itt	pl
 800a34a:	6013      	strpl	r3, [r2, #0]
 800a34c:	2002      	movpl	r0, #2
 800a34e:	4770      	bx	lr
 800a350:	b299      	uxth	r1, r3
 800a352:	b909      	cbnz	r1, 800a358 <__lo0bits+0x2a>
 800a354:	0c1b      	lsrs	r3, r3, #16
 800a356:	2010      	movs	r0, #16
 800a358:	b2d9      	uxtb	r1, r3
 800a35a:	b909      	cbnz	r1, 800a360 <__lo0bits+0x32>
 800a35c:	3008      	adds	r0, #8
 800a35e:	0a1b      	lsrs	r3, r3, #8
 800a360:	0719      	lsls	r1, r3, #28
 800a362:	bf04      	itt	eq
 800a364:	091b      	lsreq	r3, r3, #4
 800a366:	3004      	addeq	r0, #4
 800a368:	0799      	lsls	r1, r3, #30
 800a36a:	bf04      	itt	eq
 800a36c:	089b      	lsreq	r3, r3, #2
 800a36e:	3002      	addeq	r0, #2
 800a370:	07d9      	lsls	r1, r3, #31
 800a372:	d403      	bmi.n	800a37c <__lo0bits+0x4e>
 800a374:	085b      	lsrs	r3, r3, #1
 800a376:	f100 0001 	add.w	r0, r0, #1
 800a37a:	d003      	beq.n	800a384 <__lo0bits+0x56>
 800a37c:	6013      	str	r3, [r2, #0]
 800a37e:	4770      	bx	lr
 800a380:	2000      	movs	r0, #0
 800a382:	4770      	bx	lr
 800a384:	2020      	movs	r0, #32
 800a386:	4770      	bx	lr

0800a388 <__i2b>:
 800a388:	b510      	push	{r4, lr}
 800a38a:	460c      	mov	r4, r1
 800a38c:	2101      	movs	r1, #1
 800a38e:	f7ff ff07 	bl	800a1a0 <_Balloc>
 800a392:	4602      	mov	r2, r0
 800a394:	b928      	cbnz	r0, 800a3a2 <__i2b+0x1a>
 800a396:	4b05      	ldr	r3, [pc, #20]	@ (800a3ac <__i2b+0x24>)
 800a398:	4805      	ldr	r0, [pc, #20]	@ (800a3b0 <__i2b+0x28>)
 800a39a:	f240 1145 	movw	r1, #325	@ 0x145
 800a39e:	f000 fcfb 	bl	800ad98 <__assert_func>
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	6144      	str	r4, [r0, #20]
 800a3a6:	6103      	str	r3, [r0, #16]
 800a3a8:	bd10      	pop	{r4, pc}
 800a3aa:	bf00      	nop
 800a3ac:	0800b284 	.word	0x0800b284
 800a3b0:	0800b295 	.word	0x0800b295

0800a3b4 <__multiply>:
 800a3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b8:	4617      	mov	r7, r2
 800a3ba:	690a      	ldr	r2, [r1, #16]
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	bfa8      	it	ge
 800a3c2:	463b      	movge	r3, r7
 800a3c4:	4689      	mov	r9, r1
 800a3c6:	bfa4      	itt	ge
 800a3c8:	460f      	movge	r7, r1
 800a3ca:	4699      	movge	r9, r3
 800a3cc:	693d      	ldr	r5, [r7, #16]
 800a3ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	6879      	ldr	r1, [r7, #4]
 800a3d6:	eb05 060a 	add.w	r6, r5, sl
 800a3da:	42b3      	cmp	r3, r6
 800a3dc:	b085      	sub	sp, #20
 800a3de:	bfb8      	it	lt
 800a3e0:	3101      	addlt	r1, #1
 800a3e2:	f7ff fedd 	bl	800a1a0 <_Balloc>
 800a3e6:	b930      	cbnz	r0, 800a3f6 <__multiply+0x42>
 800a3e8:	4602      	mov	r2, r0
 800a3ea:	4b41      	ldr	r3, [pc, #260]	@ (800a4f0 <__multiply+0x13c>)
 800a3ec:	4841      	ldr	r0, [pc, #260]	@ (800a4f4 <__multiply+0x140>)
 800a3ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a3f2:	f000 fcd1 	bl	800ad98 <__assert_func>
 800a3f6:	f100 0414 	add.w	r4, r0, #20
 800a3fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a3fe:	4623      	mov	r3, r4
 800a400:	2200      	movs	r2, #0
 800a402:	4573      	cmp	r3, lr
 800a404:	d320      	bcc.n	800a448 <__multiply+0x94>
 800a406:	f107 0814 	add.w	r8, r7, #20
 800a40a:	f109 0114 	add.w	r1, r9, #20
 800a40e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a412:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a416:	9302      	str	r3, [sp, #8]
 800a418:	1beb      	subs	r3, r5, r7
 800a41a:	3b15      	subs	r3, #21
 800a41c:	f023 0303 	bic.w	r3, r3, #3
 800a420:	3304      	adds	r3, #4
 800a422:	3715      	adds	r7, #21
 800a424:	42bd      	cmp	r5, r7
 800a426:	bf38      	it	cc
 800a428:	2304      	movcc	r3, #4
 800a42a:	9301      	str	r3, [sp, #4]
 800a42c:	9b02      	ldr	r3, [sp, #8]
 800a42e:	9103      	str	r1, [sp, #12]
 800a430:	428b      	cmp	r3, r1
 800a432:	d80c      	bhi.n	800a44e <__multiply+0x9a>
 800a434:	2e00      	cmp	r6, #0
 800a436:	dd03      	ble.n	800a440 <__multiply+0x8c>
 800a438:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d055      	beq.n	800a4ec <__multiply+0x138>
 800a440:	6106      	str	r6, [r0, #16]
 800a442:	b005      	add	sp, #20
 800a444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a448:	f843 2b04 	str.w	r2, [r3], #4
 800a44c:	e7d9      	b.n	800a402 <__multiply+0x4e>
 800a44e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a452:	f1ba 0f00 	cmp.w	sl, #0
 800a456:	d01f      	beq.n	800a498 <__multiply+0xe4>
 800a458:	46c4      	mov	ip, r8
 800a45a:	46a1      	mov	r9, r4
 800a45c:	2700      	movs	r7, #0
 800a45e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a462:	f8d9 3000 	ldr.w	r3, [r9]
 800a466:	fa1f fb82 	uxth.w	fp, r2
 800a46a:	b29b      	uxth	r3, r3
 800a46c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a470:	443b      	add	r3, r7
 800a472:	f8d9 7000 	ldr.w	r7, [r9]
 800a476:	0c12      	lsrs	r2, r2, #16
 800a478:	0c3f      	lsrs	r7, r7, #16
 800a47a:	fb0a 7202 	mla	r2, sl, r2, r7
 800a47e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a482:	b29b      	uxth	r3, r3
 800a484:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a488:	4565      	cmp	r5, ip
 800a48a:	f849 3b04 	str.w	r3, [r9], #4
 800a48e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a492:	d8e4      	bhi.n	800a45e <__multiply+0xaa>
 800a494:	9b01      	ldr	r3, [sp, #4]
 800a496:	50e7      	str	r7, [r4, r3]
 800a498:	9b03      	ldr	r3, [sp, #12]
 800a49a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a49e:	3104      	adds	r1, #4
 800a4a0:	f1b9 0f00 	cmp.w	r9, #0
 800a4a4:	d020      	beq.n	800a4e8 <__multiply+0x134>
 800a4a6:	6823      	ldr	r3, [r4, #0]
 800a4a8:	4647      	mov	r7, r8
 800a4aa:	46a4      	mov	ip, r4
 800a4ac:	f04f 0a00 	mov.w	sl, #0
 800a4b0:	f8b7 b000 	ldrh.w	fp, [r7]
 800a4b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a4b8:	fb09 220b 	mla	r2, r9, fp, r2
 800a4bc:	4452      	add	r2, sl
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4c4:	f84c 3b04 	str.w	r3, [ip], #4
 800a4c8:	f857 3b04 	ldr.w	r3, [r7], #4
 800a4cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4d0:	f8bc 3000 	ldrh.w	r3, [ip]
 800a4d4:	fb09 330a 	mla	r3, r9, sl, r3
 800a4d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a4dc:	42bd      	cmp	r5, r7
 800a4de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4e2:	d8e5      	bhi.n	800a4b0 <__multiply+0xfc>
 800a4e4:	9a01      	ldr	r2, [sp, #4]
 800a4e6:	50a3      	str	r3, [r4, r2]
 800a4e8:	3404      	adds	r4, #4
 800a4ea:	e79f      	b.n	800a42c <__multiply+0x78>
 800a4ec:	3e01      	subs	r6, #1
 800a4ee:	e7a1      	b.n	800a434 <__multiply+0x80>
 800a4f0:	0800b284 	.word	0x0800b284
 800a4f4:	0800b295 	.word	0x0800b295

0800a4f8 <__pow5mult>:
 800a4f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4fc:	4615      	mov	r5, r2
 800a4fe:	f012 0203 	ands.w	r2, r2, #3
 800a502:	4607      	mov	r7, r0
 800a504:	460e      	mov	r6, r1
 800a506:	d007      	beq.n	800a518 <__pow5mult+0x20>
 800a508:	4c25      	ldr	r4, [pc, #148]	@ (800a5a0 <__pow5mult+0xa8>)
 800a50a:	3a01      	subs	r2, #1
 800a50c:	2300      	movs	r3, #0
 800a50e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a512:	f7ff fea7 	bl	800a264 <__multadd>
 800a516:	4606      	mov	r6, r0
 800a518:	10ad      	asrs	r5, r5, #2
 800a51a:	d03d      	beq.n	800a598 <__pow5mult+0xa0>
 800a51c:	69fc      	ldr	r4, [r7, #28]
 800a51e:	b97c      	cbnz	r4, 800a540 <__pow5mult+0x48>
 800a520:	2010      	movs	r0, #16
 800a522:	f7ff fd87 	bl	800a034 <malloc>
 800a526:	4602      	mov	r2, r0
 800a528:	61f8      	str	r0, [r7, #28]
 800a52a:	b928      	cbnz	r0, 800a538 <__pow5mult+0x40>
 800a52c:	4b1d      	ldr	r3, [pc, #116]	@ (800a5a4 <__pow5mult+0xac>)
 800a52e:	481e      	ldr	r0, [pc, #120]	@ (800a5a8 <__pow5mult+0xb0>)
 800a530:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a534:	f000 fc30 	bl	800ad98 <__assert_func>
 800a538:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a53c:	6004      	str	r4, [r0, #0]
 800a53e:	60c4      	str	r4, [r0, #12]
 800a540:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a544:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a548:	b94c      	cbnz	r4, 800a55e <__pow5mult+0x66>
 800a54a:	f240 2171 	movw	r1, #625	@ 0x271
 800a54e:	4638      	mov	r0, r7
 800a550:	f7ff ff1a 	bl	800a388 <__i2b>
 800a554:	2300      	movs	r3, #0
 800a556:	f8c8 0008 	str.w	r0, [r8, #8]
 800a55a:	4604      	mov	r4, r0
 800a55c:	6003      	str	r3, [r0, #0]
 800a55e:	f04f 0900 	mov.w	r9, #0
 800a562:	07eb      	lsls	r3, r5, #31
 800a564:	d50a      	bpl.n	800a57c <__pow5mult+0x84>
 800a566:	4631      	mov	r1, r6
 800a568:	4622      	mov	r2, r4
 800a56a:	4638      	mov	r0, r7
 800a56c:	f7ff ff22 	bl	800a3b4 <__multiply>
 800a570:	4631      	mov	r1, r6
 800a572:	4680      	mov	r8, r0
 800a574:	4638      	mov	r0, r7
 800a576:	f7ff fe53 	bl	800a220 <_Bfree>
 800a57a:	4646      	mov	r6, r8
 800a57c:	106d      	asrs	r5, r5, #1
 800a57e:	d00b      	beq.n	800a598 <__pow5mult+0xa0>
 800a580:	6820      	ldr	r0, [r4, #0]
 800a582:	b938      	cbnz	r0, 800a594 <__pow5mult+0x9c>
 800a584:	4622      	mov	r2, r4
 800a586:	4621      	mov	r1, r4
 800a588:	4638      	mov	r0, r7
 800a58a:	f7ff ff13 	bl	800a3b4 <__multiply>
 800a58e:	6020      	str	r0, [r4, #0]
 800a590:	f8c0 9000 	str.w	r9, [r0]
 800a594:	4604      	mov	r4, r0
 800a596:	e7e4      	b.n	800a562 <__pow5mult+0x6a>
 800a598:	4630      	mov	r0, r6
 800a59a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a59e:	bf00      	nop
 800a5a0:	0800b348 	.word	0x0800b348
 800a5a4:	0800b215 	.word	0x0800b215
 800a5a8:	0800b295 	.word	0x0800b295

0800a5ac <__lshift>:
 800a5ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5b0:	460c      	mov	r4, r1
 800a5b2:	6849      	ldr	r1, [r1, #4]
 800a5b4:	6923      	ldr	r3, [r4, #16]
 800a5b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a5ba:	68a3      	ldr	r3, [r4, #8]
 800a5bc:	4607      	mov	r7, r0
 800a5be:	4691      	mov	r9, r2
 800a5c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5c4:	f108 0601 	add.w	r6, r8, #1
 800a5c8:	42b3      	cmp	r3, r6
 800a5ca:	db0b      	blt.n	800a5e4 <__lshift+0x38>
 800a5cc:	4638      	mov	r0, r7
 800a5ce:	f7ff fde7 	bl	800a1a0 <_Balloc>
 800a5d2:	4605      	mov	r5, r0
 800a5d4:	b948      	cbnz	r0, 800a5ea <__lshift+0x3e>
 800a5d6:	4602      	mov	r2, r0
 800a5d8:	4b28      	ldr	r3, [pc, #160]	@ (800a67c <__lshift+0xd0>)
 800a5da:	4829      	ldr	r0, [pc, #164]	@ (800a680 <__lshift+0xd4>)
 800a5dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a5e0:	f000 fbda 	bl	800ad98 <__assert_func>
 800a5e4:	3101      	adds	r1, #1
 800a5e6:	005b      	lsls	r3, r3, #1
 800a5e8:	e7ee      	b.n	800a5c8 <__lshift+0x1c>
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	f100 0114 	add.w	r1, r0, #20
 800a5f0:	f100 0210 	add.w	r2, r0, #16
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	4553      	cmp	r3, sl
 800a5f8:	db33      	blt.n	800a662 <__lshift+0xb6>
 800a5fa:	6920      	ldr	r0, [r4, #16]
 800a5fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a600:	f104 0314 	add.w	r3, r4, #20
 800a604:	f019 091f 	ands.w	r9, r9, #31
 800a608:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a60c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a610:	d02b      	beq.n	800a66a <__lshift+0xbe>
 800a612:	f1c9 0e20 	rsb	lr, r9, #32
 800a616:	468a      	mov	sl, r1
 800a618:	2200      	movs	r2, #0
 800a61a:	6818      	ldr	r0, [r3, #0]
 800a61c:	fa00 f009 	lsl.w	r0, r0, r9
 800a620:	4310      	orrs	r0, r2
 800a622:	f84a 0b04 	str.w	r0, [sl], #4
 800a626:	f853 2b04 	ldr.w	r2, [r3], #4
 800a62a:	459c      	cmp	ip, r3
 800a62c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a630:	d8f3      	bhi.n	800a61a <__lshift+0x6e>
 800a632:	ebac 0304 	sub.w	r3, ip, r4
 800a636:	3b15      	subs	r3, #21
 800a638:	f023 0303 	bic.w	r3, r3, #3
 800a63c:	3304      	adds	r3, #4
 800a63e:	f104 0015 	add.w	r0, r4, #21
 800a642:	4560      	cmp	r0, ip
 800a644:	bf88      	it	hi
 800a646:	2304      	movhi	r3, #4
 800a648:	50ca      	str	r2, [r1, r3]
 800a64a:	b10a      	cbz	r2, 800a650 <__lshift+0xa4>
 800a64c:	f108 0602 	add.w	r6, r8, #2
 800a650:	3e01      	subs	r6, #1
 800a652:	4638      	mov	r0, r7
 800a654:	612e      	str	r6, [r5, #16]
 800a656:	4621      	mov	r1, r4
 800a658:	f7ff fde2 	bl	800a220 <_Bfree>
 800a65c:	4628      	mov	r0, r5
 800a65e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a662:	f842 0f04 	str.w	r0, [r2, #4]!
 800a666:	3301      	adds	r3, #1
 800a668:	e7c5      	b.n	800a5f6 <__lshift+0x4a>
 800a66a:	3904      	subs	r1, #4
 800a66c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a670:	f841 2f04 	str.w	r2, [r1, #4]!
 800a674:	459c      	cmp	ip, r3
 800a676:	d8f9      	bhi.n	800a66c <__lshift+0xc0>
 800a678:	e7ea      	b.n	800a650 <__lshift+0xa4>
 800a67a:	bf00      	nop
 800a67c:	0800b284 	.word	0x0800b284
 800a680:	0800b295 	.word	0x0800b295

0800a684 <__mcmp>:
 800a684:	690a      	ldr	r2, [r1, #16]
 800a686:	4603      	mov	r3, r0
 800a688:	6900      	ldr	r0, [r0, #16]
 800a68a:	1a80      	subs	r0, r0, r2
 800a68c:	b530      	push	{r4, r5, lr}
 800a68e:	d10e      	bne.n	800a6ae <__mcmp+0x2a>
 800a690:	3314      	adds	r3, #20
 800a692:	3114      	adds	r1, #20
 800a694:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a698:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a69c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a6a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a6a4:	4295      	cmp	r5, r2
 800a6a6:	d003      	beq.n	800a6b0 <__mcmp+0x2c>
 800a6a8:	d205      	bcs.n	800a6b6 <__mcmp+0x32>
 800a6aa:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ae:	bd30      	pop	{r4, r5, pc}
 800a6b0:	42a3      	cmp	r3, r4
 800a6b2:	d3f3      	bcc.n	800a69c <__mcmp+0x18>
 800a6b4:	e7fb      	b.n	800a6ae <__mcmp+0x2a>
 800a6b6:	2001      	movs	r0, #1
 800a6b8:	e7f9      	b.n	800a6ae <__mcmp+0x2a>
	...

0800a6bc <__mdiff>:
 800a6bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c0:	4689      	mov	r9, r1
 800a6c2:	4606      	mov	r6, r0
 800a6c4:	4611      	mov	r1, r2
 800a6c6:	4648      	mov	r0, r9
 800a6c8:	4614      	mov	r4, r2
 800a6ca:	f7ff ffdb 	bl	800a684 <__mcmp>
 800a6ce:	1e05      	subs	r5, r0, #0
 800a6d0:	d112      	bne.n	800a6f8 <__mdiff+0x3c>
 800a6d2:	4629      	mov	r1, r5
 800a6d4:	4630      	mov	r0, r6
 800a6d6:	f7ff fd63 	bl	800a1a0 <_Balloc>
 800a6da:	4602      	mov	r2, r0
 800a6dc:	b928      	cbnz	r0, 800a6ea <__mdiff+0x2e>
 800a6de:	4b3f      	ldr	r3, [pc, #252]	@ (800a7dc <__mdiff+0x120>)
 800a6e0:	f240 2137 	movw	r1, #567	@ 0x237
 800a6e4:	483e      	ldr	r0, [pc, #248]	@ (800a7e0 <__mdiff+0x124>)
 800a6e6:	f000 fb57 	bl	800ad98 <__assert_func>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a6f0:	4610      	mov	r0, r2
 800a6f2:	b003      	add	sp, #12
 800a6f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f8:	bfbc      	itt	lt
 800a6fa:	464b      	movlt	r3, r9
 800a6fc:	46a1      	movlt	r9, r4
 800a6fe:	4630      	mov	r0, r6
 800a700:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a704:	bfba      	itte	lt
 800a706:	461c      	movlt	r4, r3
 800a708:	2501      	movlt	r5, #1
 800a70a:	2500      	movge	r5, #0
 800a70c:	f7ff fd48 	bl	800a1a0 <_Balloc>
 800a710:	4602      	mov	r2, r0
 800a712:	b918      	cbnz	r0, 800a71c <__mdiff+0x60>
 800a714:	4b31      	ldr	r3, [pc, #196]	@ (800a7dc <__mdiff+0x120>)
 800a716:	f240 2145 	movw	r1, #581	@ 0x245
 800a71a:	e7e3      	b.n	800a6e4 <__mdiff+0x28>
 800a71c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a720:	6926      	ldr	r6, [r4, #16]
 800a722:	60c5      	str	r5, [r0, #12]
 800a724:	f109 0310 	add.w	r3, r9, #16
 800a728:	f109 0514 	add.w	r5, r9, #20
 800a72c:	f104 0e14 	add.w	lr, r4, #20
 800a730:	f100 0b14 	add.w	fp, r0, #20
 800a734:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a738:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a73c:	9301      	str	r3, [sp, #4]
 800a73e:	46d9      	mov	r9, fp
 800a740:	f04f 0c00 	mov.w	ip, #0
 800a744:	9b01      	ldr	r3, [sp, #4]
 800a746:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a74a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a74e:	9301      	str	r3, [sp, #4]
 800a750:	fa1f f38a 	uxth.w	r3, sl
 800a754:	4619      	mov	r1, r3
 800a756:	b283      	uxth	r3, r0
 800a758:	1acb      	subs	r3, r1, r3
 800a75a:	0c00      	lsrs	r0, r0, #16
 800a75c:	4463      	add	r3, ip
 800a75e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a762:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a766:	b29b      	uxth	r3, r3
 800a768:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a76c:	4576      	cmp	r6, lr
 800a76e:	f849 3b04 	str.w	r3, [r9], #4
 800a772:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a776:	d8e5      	bhi.n	800a744 <__mdiff+0x88>
 800a778:	1b33      	subs	r3, r6, r4
 800a77a:	3b15      	subs	r3, #21
 800a77c:	f023 0303 	bic.w	r3, r3, #3
 800a780:	3415      	adds	r4, #21
 800a782:	3304      	adds	r3, #4
 800a784:	42a6      	cmp	r6, r4
 800a786:	bf38      	it	cc
 800a788:	2304      	movcc	r3, #4
 800a78a:	441d      	add	r5, r3
 800a78c:	445b      	add	r3, fp
 800a78e:	461e      	mov	r6, r3
 800a790:	462c      	mov	r4, r5
 800a792:	4544      	cmp	r4, r8
 800a794:	d30e      	bcc.n	800a7b4 <__mdiff+0xf8>
 800a796:	f108 0103 	add.w	r1, r8, #3
 800a79a:	1b49      	subs	r1, r1, r5
 800a79c:	f021 0103 	bic.w	r1, r1, #3
 800a7a0:	3d03      	subs	r5, #3
 800a7a2:	45a8      	cmp	r8, r5
 800a7a4:	bf38      	it	cc
 800a7a6:	2100      	movcc	r1, #0
 800a7a8:	440b      	add	r3, r1
 800a7aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a7ae:	b191      	cbz	r1, 800a7d6 <__mdiff+0x11a>
 800a7b0:	6117      	str	r7, [r2, #16]
 800a7b2:	e79d      	b.n	800a6f0 <__mdiff+0x34>
 800a7b4:	f854 1b04 	ldr.w	r1, [r4], #4
 800a7b8:	46e6      	mov	lr, ip
 800a7ba:	0c08      	lsrs	r0, r1, #16
 800a7bc:	fa1c fc81 	uxtah	ip, ip, r1
 800a7c0:	4471      	add	r1, lr
 800a7c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a7c6:	b289      	uxth	r1, r1
 800a7c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a7cc:	f846 1b04 	str.w	r1, [r6], #4
 800a7d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a7d4:	e7dd      	b.n	800a792 <__mdiff+0xd6>
 800a7d6:	3f01      	subs	r7, #1
 800a7d8:	e7e7      	b.n	800a7aa <__mdiff+0xee>
 800a7da:	bf00      	nop
 800a7dc:	0800b284 	.word	0x0800b284
 800a7e0:	0800b295 	.word	0x0800b295

0800a7e4 <__d2b>:
 800a7e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a7e8:	460f      	mov	r7, r1
 800a7ea:	2101      	movs	r1, #1
 800a7ec:	ec59 8b10 	vmov	r8, r9, d0
 800a7f0:	4616      	mov	r6, r2
 800a7f2:	f7ff fcd5 	bl	800a1a0 <_Balloc>
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	b930      	cbnz	r0, 800a808 <__d2b+0x24>
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	4b23      	ldr	r3, [pc, #140]	@ (800a88c <__d2b+0xa8>)
 800a7fe:	4824      	ldr	r0, [pc, #144]	@ (800a890 <__d2b+0xac>)
 800a800:	f240 310f 	movw	r1, #783	@ 0x30f
 800a804:	f000 fac8 	bl	800ad98 <__assert_func>
 800a808:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a80c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a810:	b10d      	cbz	r5, 800a816 <__d2b+0x32>
 800a812:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a816:	9301      	str	r3, [sp, #4]
 800a818:	f1b8 0300 	subs.w	r3, r8, #0
 800a81c:	d023      	beq.n	800a866 <__d2b+0x82>
 800a81e:	4668      	mov	r0, sp
 800a820:	9300      	str	r3, [sp, #0]
 800a822:	f7ff fd84 	bl	800a32e <__lo0bits>
 800a826:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a82a:	b1d0      	cbz	r0, 800a862 <__d2b+0x7e>
 800a82c:	f1c0 0320 	rsb	r3, r0, #32
 800a830:	fa02 f303 	lsl.w	r3, r2, r3
 800a834:	430b      	orrs	r3, r1
 800a836:	40c2      	lsrs	r2, r0
 800a838:	6163      	str	r3, [r4, #20]
 800a83a:	9201      	str	r2, [sp, #4]
 800a83c:	9b01      	ldr	r3, [sp, #4]
 800a83e:	61a3      	str	r3, [r4, #24]
 800a840:	2b00      	cmp	r3, #0
 800a842:	bf0c      	ite	eq
 800a844:	2201      	moveq	r2, #1
 800a846:	2202      	movne	r2, #2
 800a848:	6122      	str	r2, [r4, #16]
 800a84a:	b1a5      	cbz	r5, 800a876 <__d2b+0x92>
 800a84c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a850:	4405      	add	r5, r0
 800a852:	603d      	str	r5, [r7, #0]
 800a854:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a858:	6030      	str	r0, [r6, #0]
 800a85a:	4620      	mov	r0, r4
 800a85c:	b003      	add	sp, #12
 800a85e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a862:	6161      	str	r1, [r4, #20]
 800a864:	e7ea      	b.n	800a83c <__d2b+0x58>
 800a866:	a801      	add	r0, sp, #4
 800a868:	f7ff fd61 	bl	800a32e <__lo0bits>
 800a86c:	9b01      	ldr	r3, [sp, #4]
 800a86e:	6163      	str	r3, [r4, #20]
 800a870:	3020      	adds	r0, #32
 800a872:	2201      	movs	r2, #1
 800a874:	e7e8      	b.n	800a848 <__d2b+0x64>
 800a876:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a87a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a87e:	6038      	str	r0, [r7, #0]
 800a880:	6918      	ldr	r0, [r3, #16]
 800a882:	f7ff fd35 	bl	800a2f0 <__hi0bits>
 800a886:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a88a:	e7e5      	b.n	800a858 <__d2b+0x74>
 800a88c:	0800b284 	.word	0x0800b284
 800a890:	0800b295 	.word	0x0800b295

0800a894 <__sfputc_r>:
 800a894:	6893      	ldr	r3, [r2, #8]
 800a896:	3b01      	subs	r3, #1
 800a898:	2b00      	cmp	r3, #0
 800a89a:	b410      	push	{r4}
 800a89c:	6093      	str	r3, [r2, #8]
 800a89e:	da08      	bge.n	800a8b2 <__sfputc_r+0x1e>
 800a8a0:	6994      	ldr	r4, [r2, #24]
 800a8a2:	42a3      	cmp	r3, r4
 800a8a4:	db01      	blt.n	800a8aa <__sfputc_r+0x16>
 800a8a6:	290a      	cmp	r1, #10
 800a8a8:	d103      	bne.n	800a8b2 <__sfputc_r+0x1e>
 800a8aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8ae:	f7fe bb9e 	b.w	8008fee <__swbuf_r>
 800a8b2:	6813      	ldr	r3, [r2, #0]
 800a8b4:	1c58      	adds	r0, r3, #1
 800a8b6:	6010      	str	r0, [r2, #0]
 800a8b8:	7019      	strb	r1, [r3, #0]
 800a8ba:	4608      	mov	r0, r1
 800a8bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8c0:	4770      	bx	lr

0800a8c2 <__sfputs_r>:
 800a8c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8c4:	4606      	mov	r6, r0
 800a8c6:	460f      	mov	r7, r1
 800a8c8:	4614      	mov	r4, r2
 800a8ca:	18d5      	adds	r5, r2, r3
 800a8cc:	42ac      	cmp	r4, r5
 800a8ce:	d101      	bne.n	800a8d4 <__sfputs_r+0x12>
 800a8d0:	2000      	movs	r0, #0
 800a8d2:	e007      	b.n	800a8e4 <__sfputs_r+0x22>
 800a8d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d8:	463a      	mov	r2, r7
 800a8da:	4630      	mov	r0, r6
 800a8dc:	f7ff ffda 	bl	800a894 <__sfputc_r>
 800a8e0:	1c43      	adds	r3, r0, #1
 800a8e2:	d1f3      	bne.n	800a8cc <__sfputs_r+0xa>
 800a8e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a8e8 <_vfiprintf_r>:
 800a8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ec:	460d      	mov	r5, r1
 800a8ee:	b09d      	sub	sp, #116	@ 0x74
 800a8f0:	4614      	mov	r4, r2
 800a8f2:	4698      	mov	r8, r3
 800a8f4:	4606      	mov	r6, r0
 800a8f6:	b118      	cbz	r0, 800a900 <_vfiprintf_r+0x18>
 800a8f8:	6a03      	ldr	r3, [r0, #32]
 800a8fa:	b90b      	cbnz	r3, 800a900 <_vfiprintf_r+0x18>
 800a8fc:	f7fe fa8e 	bl	8008e1c <__sinit>
 800a900:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a902:	07d9      	lsls	r1, r3, #31
 800a904:	d405      	bmi.n	800a912 <_vfiprintf_r+0x2a>
 800a906:	89ab      	ldrh	r3, [r5, #12]
 800a908:	059a      	lsls	r2, r3, #22
 800a90a:	d402      	bmi.n	800a912 <_vfiprintf_r+0x2a>
 800a90c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a90e:	f7fe fcde 	bl	80092ce <__retarget_lock_acquire_recursive>
 800a912:	89ab      	ldrh	r3, [r5, #12]
 800a914:	071b      	lsls	r3, r3, #28
 800a916:	d501      	bpl.n	800a91c <_vfiprintf_r+0x34>
 800a918:	692b      	ldr	r3, [r5, #16]
 800a91a:	b99b      	cbnz	r3, 800a944 <_vfiprintf_r+0x5c>
 800a91c:	4629      	mov	r1, r5
 800a91e:	4630      	mov	r0, r6
 800a920:	f7fe fba4 	bl	800906c <__swsetup_r>
 800a924:	b170      	cbz	r0, 800a944 <_vfiprintf_r+0x5c>
 800a926:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a928:	07dc      	lsls	r4, r3, #31
 800a92a:	d504      	bpl.n	800a936 <_vfiprintf_r+0x4e>
 800a92c:	f04f 30ff 	mov.w	r0, #4294967295
 800a930:	b01d      	add	sp, #116	@ 0x74
 800a932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a936:	89ab      	ldrh	r3, [r5, #12]
 800a938:	0598      	lsls	r0, r3, #22
 800a93a:	d4f7      	bmi.n	800a92c <_vfiprintf_r+0x44>
 800a93c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a93e:	f7fe fcc7 	bl	80092d0 <__retarget_lock_release_recursive>
 800a942:	e7f3      	b.n	800a92c <_vfiprintf_r+0x44>
 800a944:	2300      	movs	r3, #0
 800a946:	9309      	str	r3, [sp, #36]	@ 0x24
 800a948:	2320      	movs	r3, #32
 800a94a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a94e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a952:	2330      	movs	r3, #48	@ 0x30
 800a954:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab04 <_vfiprintf_r+0x21c>
 800a958:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a95c:	f04f 0901 	mov.w	r9, #1
 800a960:	4623      	mov	r3, r4
 800a962:	469a      	mov	sl, r3
 800a964:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a968:	b10a      	cbz	r2, 800a96e <_vfiprintf_r+0x86>
 800a96a:	2a25      	cmp	r2, #37	@ 0x25
 800a96c:	d1f9      	bne.n	800a962 <_vfiprintf_r+0x7a>
 800a96e:	ebba 0b04 	subs.w	fp, sl, r4
 800a972:	d00b      	beq.n	800a98c <_vfiprintf_r+0xa4>
 800a974:	465b      	mov	r3, fp
 800a976:	4622      	mov	r2, r4
 800a978:	4629      	mov	r1, r5
 800a97a:	4630      	mov	r0, r6
 800a97c:	f7ff ffa1 	bl	800a8c2 <__sfputs_r>
 800a980:	3001      	adds	r0, #1
 800a982:	f000 80a7 	beq.w	800aad4 <_vfiprintf_r+0x1ec>
 800a986:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a988:	445a      	add	r2, fp
 800a98a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a98c:	f89a 3000 	ldrb.w	r3, [sl]
 800a990:	2b00      	cmp	r3, #0
 800a992:	f000 809f 	beq.w	800aad4 <_vfiprintf_r+0x1ec>
 800a996:	2300      	movs	r3, #0
 800a998:	f04f 32ff 	mov.w	r2, #4294967295
 800a99c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9a0:	f10a 0a01 	add.w	sl, sl, #1
 800a9a4:	9304      	str	r3, [sp, #16]
 800a9a6:	9307      	str	r3, [sp, #28]
 800a9a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a9ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9ae:	4654      	mov	r4, sl
 800a9b0:	2205      	movs	r2, #5
 800a9b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9b6:	4853      	ldr	r0, [pc, #332]	@ (800ab04 <_vfiprintf_r+0x21c>)
 800a9b8:	f7f5 fc2a 	bl	8000210 <memchr>
 800a9bc:	9a04      	ldr	r2, [sp, #16]
 800a9be:	b9d8      	cbnz	r0, 800a9f8 <_vfiprintf_r+0x110>
 800a9c0:	06d1      	lsls	r1, r2, #27
 800a9c2:	bf44      	itt	mi
 800a9c4:	2320      	movmi	r3, #32
 800a9c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9ca:	0713      	lsls	r3, r2, #28
 800a9cc:	bf44      	itt	mi
 800a9ce:	232b      	movmi	r3, #43	@ 0x2b
 800a9d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a9d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9da:	d015      	beq.n	800aa08 <_vfiprintf_r+0x120>
 800a9dc:	9a07      	ldr	r2, [sp, #28]
 800a9de:	4654      	mov	r4, sl
 800a9e0:	2000      	movs	r0, #0
 800a9e2:	f04f 0c0a 	mov.w	ip, #10
 800a9e6:	4621      	mov	r1, r4
 800a9e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9ec:	3b30      	subs	r3, #48	@ 0x30
 800a9ee:	2b09      	cmp	r3, #9
 800a9f0:	d94b      	bls.n	800aa8a <_vfiprintf_r+0x1a2>
 800a9f2:	b1b0      	cbz	r0, 800aa22 <_vfiprintf_r+0x13a>
 800a9f4:	9207      	str	r2, [sp, #28]
 800a9f6:	e014      	b.n	800aa22 <_vfiprintf_r+0x13a>
 800a9f8:	eba0 0308 	sub.w	r3, r0, r8
 800a9fc:	fa09 f303 	lsl.w	r3, r9, r3
 800aa00:	4313      	orrs	r3, r2
 800aa02:	9304      	str	r3, [sp, #16]
 800aa04:	46a2      	mov	sl, r4
 800aa06:	e7d2      	b.n	800a9ae <_vfiprintf_r+0xc6>
 800aa08:	9b03      	ldr	r3, [sp, #12]
 800aa0a:	1d19      	adds	r1, r3, #4
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	9103      	str	r1, [sp, #12]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	bfbb      	ittet	lt
 800aa14:	425b      	neglt	r3, r3
 800aa16:	f042 0202 	orrlt.w	r2, r2, #2
 800aa1a:	9307      	strge	r3, [sp, #28]
 800aa1c:	9307      	strlt	r3, [sp, #28]
 800aa1e:	bfb8      	it	lt
 800aa20:	9204      	strlt	r2, [sp, #16]
 800aa22:	7823      	ldrb	r3, [r4, #0]
 800aa24:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa26:	d10a      	bne.n	800aa3e <_vfiprintf_r+0x156>
 800aa28:	7863      	ldrb	r3, [r4, #1]
 800aa2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa2c:	d132      	bne.n	800aa94 <_vfiprintf_r+0x1ac>
 800aa2e:	9b03      	ldr	r3, [sp, #12]
 800aa30:	1d1a      	adds	r2, r3, #4
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	9203      	str	r2, [sp, #12]
 800aa36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa3a:	3402      	adds	r4, #2
 800aa3c:	9305      	str	r3, [sp, #20]
 800aa3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ab14 <_vfiprintf_r+0x22c>
 800aa42:	7821      	ldrb	r1, [r4, #0]
 800aa44:	2203      	movs	r2, #3
 800aa46:	4650      	mov	r0, sl
 800aa48:	f7f5 fbe2 	bl	8000210 <memchr>
 800aa4c:	b138      	cbz	r0, 800aa5e <_vfiprintf_r+0x176>
 800aa4e:	9b04      	ldr	r3, [sp, #16]
 800aa50:	eba0 000a 	sub.w	r0, r0, sl
 800aa54:	2240      	movs	r2, #64	@ 0x40
 800aa56:	4082      	lsls	r2, r0
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	3401      	adds	r4, #1
 800aa5c:	9304      	str	r3, [sp, #16]
 800aa5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa62:	4829      	ldr	r0, [pc, #164]	@ (800ab08 <_vfiprintf_r+0x220>)
 800aa64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa68:	2206      	movs	r2, #6
 800aa6a:	f7f5 fbd1 	bl	8000210 <memchr>
 800aa6e:	2800      	cmp	r0, #0
 800aa70:	d03f      	beq.n	800aaf2 <_vfiprintf_r+0x20a>
 800aa72:	4b26      	ldr	r3, [pc, #152]	@ (800ab0c <_vfiprintf_r+0x224>)
 800aa74:	bb1b      	cbnz	r3, 800aabe <_vfiprintf_r+0x1d6>
 800aa76:	9b03      	ldr	r3, [sp, #12]
 800aa78:	3307      	adds	r3, #7
 800aa7a:	f023 0307 	bic.w	r3, r3, #7
 800aa7e:	3308      	adds	r3, #8
 800aa80:	9303      	str	r3, [sp, #12]
 800aa82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa84:	443b      	add	r3, r7
 800aa86:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa88:	e76a      	b.n	800a960 <_vfiprintf_r+0x78>
 800aa8a:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa8e:	460c      	mov	r4, r1
 800aa90:	2001      	movs	r0, #1
 800aa92:	e7a8      	b.n	800a9e6 <_vfiprintf_r+0xfe>
 800aa94:	2300      	movs	r3, #0
 800aa96:	3401      	adds	r4, #1
 800aa98:	9305      	str	r3, [sp, #20]
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	f04f 0c0a 	mov.w	ip, #10
 800aaa0:	4620      	mov	r0, r4
 800aaa2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaa6:	3a30      	subs	r2, #48	@ 0x30
 800aaa8:	2a09      	cmp	r2, #9
 800aaaa:	d903      	bls.n	800aab4 <_vfiprintf_r+0x1cc>
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d0c6      	beq.n	800aa3e <_vfiprintf_r+0x156>
 800aab0:	9105      	str	r1, [sp, #20]
 800aab2:	e7c4      	b.n	800aa3e <_vfiprintf_r+0x156>
 800aab4:	fb0c 2101 	mla	r1, ip, r1, r2
 800aab8:	4604      	mov	r4, r0
 800aaba:	2301      	movs	r3, #1
 800aabc:	e7f0      	b.n	800aaa0 <_vfiprintf_r+0x1b8>
 800aabe:	ab03      	add	r3, sp, #12
 800aac0:	9300      	str	r3, [sp, #0]
 800aac2:	462a      	mov	r2, r5
 800aac4:	4b12      	ldr	r3, [pc, #72]	@ (800ab10 <_vfiprintf_r+0x228>)
 800aac6:	a904      	add	r1, sp, #16
 800aac8:	4630      	mov	r0, r6
 800aaca:	f7fd fd65 	bl	8008598 <_printf_float>
 800aace:	4607      	mov	r7, r0
 800aad0:	1c78      	adds	r0, r7, #1
 800aad2:	d1d6      	bne.n	800aa82 <_vfiprintf_r+0x19a>
 800aad4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aad6:	07d9      	lsls	r1, r3, #31
 800aad8:	d405      	bmi.n	800aae6 <_vfiprintf_r+0x1fe>
 800aada:	89ab      	ldrh	r3, [r5, #12]
 800aadc:	059a      	lsls	r2, r3, #22
 800aade:	d402      	bmi.n	800aae6 <_vfiprintf_r+0x1fe>
 800aae0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aae2:	f7fe fbf5 	bl	80092d0 <__retarget_lock_release_recursive>
 800aae6:	89ab      	ldrh	r3, [r5, #12]
 800aae8:	065b      	lsls	r3, r3, #25
 800aaea:	f53f af1f 	bmi.w	800a92c <_vfiprintf_r+0x44>
 800aaee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aaf0:	e71e      	b.n	800a930 <_vfiprintf_r+0x48>
 800aaf2:	ab03      	add	r3, sp, #12
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	462a      	mov	r2, r5
 800aaf8:	4b05      	ldr	r3, [pc, #20]	@ (800ab10 <_vfiprintf_r+0x228>)
 800aafa:	a904      	add	r1, sp, #16
 800aafc:	4630      	mov	r0, r6
 800aafe:	f7fd ffe3 	bl	8008ac8 <_printf_i>
 800ab02:	e7e4      	b.n	800aace <_vfiprintf_r+0x1e6>
 800ab04:	0800b2ee 	.word	0x0800b2ee
 800ab08:	0800b2f8 	.word	0x0800b2f8
 800ab0c:	08008599 	.word	0x08008599
 800ab10:	0800a8c3 	.word	0x0800a8c3
 800ab14:	0800b2f4 	.word	0x0800b2f4

0800ab18 <__sflush_r>:
 800ab18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab20:	0716      	lsls	r6, r2, #28
 800ab22:	4605      	mov	r5, r0
 800ab24:	460c      	mov	r4, r1
 800ab26:	d454      	bmi.n	800abd2 <__sflush_r+0xba>
 800ab28:	684b      	ldr	r3, [r1, #4]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	dc02      	bgt.n	800ab34 <__sflush_r+0x1c>
 800ab2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	dd48      	ble.n	800abc6 <__sflush_r+0xae>
 800ab34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab36:	2e00      	cmp	r6, #0
 800ab38:	d045      	beq.n	800abc6 <__sflush_r+0xae>
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ab40:	682f      	ldr	r7, [r5, #0]
 800ab42:	6a21      	ldr	r1, [r4, #32]
 800ab44:	602b      	str	r3, [r5, #0]
 800ab46:	d030      	beq.n	800abaa <__sflush_r+0x92>
 800ab48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ab4a:	89a3      	ldrh	r3, [r4, #12]
 800ab4c:	0759      	lsls	r1, r3, #29
 800ab4e:	d505      	bpl.n	800ab5c <__sflush_r+0x44>
 800ab50:	6863      	ldr	r3, [r4, #4]
 800ab52:	1ad2      	subs	r2, r2, r3
 800ab54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ab56:	b10b      	cbz	r3, 800ab5c <__sflush_r+0x44>
 800ab58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ab5a:	1ad2      	subs	r2, r2, r3
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab60:	6a21      	ldr	r1, [r4, #32]
 800ab62:	4628      	mov	r0, r5
 800ab64:	47b0      	blx	r6
 800ab66:	1c43      	adds	r3, r0, #1
 800ab68:	89a3      	ldrh	r3, [r4, #12]
 800ab6a:	d106      	bne.n	800ab7a <__sflush_r+0x62>
 800ab6c:	6829      	ldr	r1, [r5, #0]
 800ab6e:	291d      	cmp	r1, #29
 800ab70:	d82b      	bhi.n	800abca <__sflush_r+0xb2>
 800ab72:	4a2a      	ldr	r2, [pc, #168]	@ (800ac1c <__sflush_r+0x104>)
 800ab74:	40ca      	lsrs	r2, r1
 800ab76:	07d6      	lsls	r6, r2, #31
 800ab78:	d527      	bpl.n	800abca <__sflush_r+0xb2>
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	6062      	str	r2, [r4, #4]
 800ab7e:	04d9      	lsls	r1, r3, #19
 800ab80:	6922      	ldr	r2, [r4, #16]
 800ab82:	6022      	str	r2, [r4, #0]
 800ab84:	d504      	bpl.n	800ab90 <__sflush_r+0x78>
 800ab86:	1c42      	adds	r2, r0, #1
 800ab88:	d101      	bne.n	800ab8e <__sflush_r+0x76>
 800ab8a:	682b      	ldr	r3, [r5, #0]
 800ab8c:	b903      	cbnz	r3, 800ab90 <__sflush_r+0x78>
 800ab8e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ab90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab92:	602f      	str	r7, [r5, #0]
 800ab94:	b1b9      	cbz	r1, 800abc6 <__sflush_r+0xae>
 800ab96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab9a:	4299      	cmp	r1, r3
 800ab9c:	d002      	beq.n	800aba4 <__sflush_r+0x8c>
 800ab9e:	4628      	mov	r0, r5
 800aba0:	f7ff f9fe 	bl	8009fa0 <_free_r>
 800aba4:	2300      	movs	r3, #0
 800aba6:	6363      	str	r3, [r4, #52]	@ 0x34
 800aba8:	e00d      	b.n	800abc6 <__sflush_r+0xae>
 800abaa:	2301      	movs	r3, #1
 800abac:	4628      	mov	r0, r5
 800abae:	47b0      	blx	r6
 800abb0:	4602      	mov	r2, r0
 800abb2:	1c50      	adds	r0, r2, #1
 800abb4:	d1c9      	bne.n	800ab4a <__sflush_r+0x32>
 800abb6:	682b      	ldr	r3, [r5, #0]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d0c6      	beq.n	800ab4a <__sflush_r+0x32>
 800abbc:	2b1d      	cmp	r3, #29
 800abbe:	d001      	beq.n	800abc4 <__sflush_r+0xac>
 800abc0:	2b16      	cmp	r3, #22
 800abc2:	d11e      	bne.n	800ac02 <__sflush_r+0xea>
 800abc4:	602f      	str	r7, [r5, #0]
 800abc6:	2000      	movs	r0, #0
 800abc8:	e022      	b.n	800ac10 <__sflush_r+0xf8>
 800abca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abce:	b21b      	sxth	r3, r3
 800abd0:	e01b      	b.n	800ac0a <__sflush_r+0xf2>
 800abd2:	690f      	ldr	r7, [r1, #16]
 800abd4:	2f00      	cmp	r7, #0
 800abd6:	d0f6      	beq.n	800abc6 <__sflush_r+0xae>
 800abd8:	0793      	lsls	r3, r2, #30
 800abda:	680e      	ldr	r6, [r1, #0]
 800abdc:	bf08      	it	eq
 800abde:	694b      	ldreq	r3, [r1, #20]
 800abe0:	600f      	str	r7, [r1, #0]
 800abe2:	bf18      	it	ne
 800abe4:	2300      	movne	r3, #0
 800abe6:	eba6 0807 	sub.w	r8, r6, r7
 800abea:	608b      	str	r3, [r1, #8]
 800abec:	f1b8 0f00 	cmp.w	r8, #0
 800abf0:	dde9      	ble.n	800abc6 <__sflush_r+0xae>
 800abf2:	6a21      	ldr	r1, [r4, #32]
 800abf4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800abf6:	4643      	mov	r3, r8
 800abf8:	463a      	mov	r2, r7
 800abfa:	4628      	mov	r0, r5
 800abfc:	47b0      	blx	r6
 800abfe:	2800      	cmp	r0, #0
 800ac00:	dc08      	bgt.n	800ac14 <__sflush_r+0xfc>
 800ac02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac0a:	81a3      	strh	r3, [r4, #12]
 800ac0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac14:	4407      	add	r7, r0
 800ac16:	eba8 0800 	sub.w	r8, r8, r0
 800ac1a:	e7e7      	b.n	800abec <__sflush_r+0xd4>
 800ac1c:	20400001 	.word	0x20400001

0800ac20 <_fflush_r>:
 800ac20:	b538      	push	{r3, r4, r5, lr}
 800ac22:	690b      	ldr	r3, [r1, #16]
 800ac24:	4605      	mov	r5, r0
 800ac26:	460c      	mov	r4, r1
 800ac28:	b913      	cbnz	r3, 800ac30 <_fflush_r+0x10>
 800ac2a:	2500      	movs	r5, #0
 800ac2c:	4628      	mov	r0, r5
 800ac2e:	bd38      	pop	{r3, r4, r5, pc}
 800ac30:	b118      	cbz	r0, 800ac3a <_fflush_r+0x1a>
 800ac32:	6a03      	ldr	r3, [r0, #32]
 800ac34:	b90b      	cbnz	r3, 800ac3a <_fflush_r+0x1a>
 800ac36:	f7fe f8f1 	bl	8008e1c <__sinit>
 800ac3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d0f3      	beq.n	800ac2a <_fflush_r+0xa>
 800ac42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ac44:	07d0      	lsls	r0, r2, #31
 800ac46:	d404      	bmi.n	800ac52 <_fflush_r+0x32>
 800ac48:	0599      	lsls	r1, r3, #22
 800ac4a:	d402      	bmi.n	800ac52 <_fflush_r+0x32>
 800ac4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac4e:	f7fe fb3e 	bl	80092ce <__retarget_lock_acquire_recursive>
 800ac52:	4628      	mov	r0, r5
 800ac54:	4621      	mov	r1, r4
 800ac56:	f7ff ff5f 	bl	800ab18 <__sflush_r>
 800ac5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ac5c:	07da      	lsls	r2, r3, #31
 800ac5e:	4605      	mov	r5, r0
 800ac60:	d4e4      	bmi.n	800ac2c <_fflush_r+0xc>
 800ac62:	89a3      	ldrh	r3, [r4, #12]
 800ac64:	059b      	lsls	r3, r3, #22
 800ac66:	d4e1      	bmi.n	800ac2c <_fflush_r+0xc>
 800ac68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac6a:	f7fe fb31 	bl	80092d0 <__retarget_lock_release_recursive>
 800ac6e:	e7dd      	b.n	800ac2c <_fflush_r+0xc>

0800ac70 <__swhatbuf_r>:
 800ac70:	b570      	push	{r4, r5, r6, lr}
 800ac72:	460c      	mov	r4, r1
 800ac74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac78:	2900      	cmp	r1, #0
 800ac7a:	b096      	sub	sp, #88	@ 0x58
 800ac7c:	4615      	mov	r5, r2
 800ac7e:	461e      	mov	r6, r3
 800ac80:	da0d      	bge.n	800ac9e <__swhatbuf_r+0x2e>
 800ac82:	89a3      	ldrh	r3, [r4, #12]
 800ac84:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac88:	f04f 0100 	mov.w	r1, #0
 800ac8c:	bf14      	ite	ne
 800ac8e:	2340      	movne	r3, #64	@ 0x40
 800ac90:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ac94:	2000      	movs	r0, #0
 800ac96:	6031      	str	r1, [r6, #0]
 800ac98:	602b      	str	r3, [r5, #0]
 800ac9a:	b016      	add	sp, #88	@ 0x58
 800ac9c:	bd70      	pop	{r4, r5, r6, pc}
 800ac9e:	466a      	mov	r2, sp
 800aca0:	f000 f848 	bl	800ad34 <_fstat_r>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	dbec      	blt.n	800ac82 <__swhatbuf_r+0x12>
 800aca8:	9901      	ldr	r1, [sp, #4]
 800acaa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800acae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800acb2:	4259      	negs	r1, r3
 800acb4:	4159      	adcs	r1, r3
 800acb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acba:	e7eb      	b.n	800ac94 <__swhatbuf_r+0x24>

0800acbc <__smakebuf_r>:
 800acbc:	898b      	ldrh	r3, [r1, #12]
 800acbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acc0:	079d      	lsls	r5, r3, #30
 800acc2:	4606      	mov	r6, r0
 800acc4:	460c      	mov	r4, r1
 800acc6:	d507      	bpl.n	800acd8 <__smakebuf_r+0x1c>
 800acc8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800accc:	6023      	str	r3, [r4, #0]
 800acce:	6123      	str	r3, [r4, #16]
 800acd0:	2301      	movs	r3, #1
 800acd2:	6163      	str	r3, [r4, #20]
 800acd4:	b003      	add	sp, #12
 800acd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acd8:	ab01      	add	r3, sp, #4
 800acda:	466a      	mov	r2, sp
 800acdc:	f7ff ffc8 	bl	800ac70 <__swhatbuf_r>
 800ace0:	9f00      	ldr	r7, [sp, #0]
 800ace2:	4605      	mov	r5, r0
 800ace4:	4639      	mov	r1, r7
 800ace6:	4630      	mov	r0, r6
 800ace8:	f7ff f9ce 	bl	800a088 <_malloc_r>
 800acec:	b948      	cbnz	r0, 800ad02 <__smakebuf_r+0x46>
 800acee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acf2:	059a      	lsls	r2, r3, #22
 800acf4:	d4ee      	bmi.n	800acd4 <__smakebuf_r+0x18>
 800acf6:	f023 0303 	bic.w	r3, r3, #3
 800acfa:	f043 0302 	orr.w	r3, r3, #2
 800acfe:	81a3      	strh	r3, [r4, #12]
 800ad00:	e7e2      	b.n	800acc8 <__smakebuf_r+0xc>
 800ad02:	89a3      	ldrh	r3, [r4, #12]
 800ad04:	6020      	str	r0, [r4, #0]
 800ad06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad0a:	81a3      	strh	r3, [r4, #12]
 800ad0c:	9b01      	ldr	r3, [sp, #4]
 800ad0e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad12:	b15b      	cbz	r3, 800ad2c <__smakebuf_r+0x70>
 800ad14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad18:	4630      	mov	r0, r6
 800ad1a:	f000 f81d 	bl	800ad58 <_isatty_r>
 800ad1e:	b128      	cbz	r0, 800ad2c <__smakebuf_r+0x70>
 800ad20:	89a3      	ldrh	r3, [r4, #12]
 800ad22:	f023 0303 	bic.w	r3, r3, #3
 800ad26:	f043 0301 	orr.w	r3, r3, #1
 800ad2a:	81a3      	strh	r3, [r4, #12]
 800ad2c:	89a3      	ldrh	r3, [r4, #12]
 800ad2e:	431d      	orrs	r5, r3
 800ad30:	81a5      	strh	r5, [r4, #12]
 800ad32:	e7cf      	b.n	800acd4 <__smakebuf_r+0x18>

0800ad34 <_fstat_r>:
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4d07      	ldr	r5, [pc, #28]	@ (800ad54 <_fstat_r+0x20>)
 800ad38:	2300      	movs	r3, #0
 800ad3a:	4604      	mov	r4, r0
 800ad3c:	4608      	mov	r0, r1
 800ad3e:	4611      	mov	r1, r2
 800ad40:	602b      	str	r3, [r5, #0]
 800ad42:	f7f7 f9a3 	bl	800208c <_fstat>
 800ad46:	1c43      	adds	r3, r0, #1
 800ad48:	d102      	bne.n	800ad50 <_fstat_r+0x1c>
 800ad4a:	682b      	ldr	r3, [r5, #0]
 800ad4c:	b103      	cbz	r3, 800ad50 <_fstat_r+0x1c>
 800ad4e:	6023      	str	r3, [r4, #0]
 800ad50:	bd38      	pop	{r3, r4, r5, pc}
 800ad52:	bf00      	nop
 800ad54:	20004fc4 	.word	0x20004fc4

0800ad58 <_isatty_r>:
 800ad58:	b538      	push	{r3, r4, r5, lr}
 800ad5a:	4d06      	ldr	r5, [pc, #24]	@ (800ad74 <_isatty_r+0x1c>)
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	4604      	mov	r4, r0
 800ad60:	4608      	mov	r0, r1
 800ad62:	602b      	str	r3, [r5, #0]
 800ad64:	f7f7 f9a2 	bl	80020ac <_isatty>
 800ad68:	1c43      	adds	r3, r0, #1
 800ad6a:	d102      	bne.n	800ad72 <_isatty_r+0x1a>
 800ad6c:	682b      	ldr	r3, [r5, #0]
 800ad6e:	b103      	cbz	r3, 800ad72 <_isatty_r+0x1a>
 800ad70:	6023      	str	r3, [r4, #0]
 800ad72:	bd38      	pop	{r3, r4, r5, pc}
 800ad74:	20004fc4 	.word	0x20004fc4

0800ad78 <_sbrk_r>:
 800ad78:	b538      	push	{r3, r4, r5, lr}
 800ad7a:	4d06      	ldr	r5, [pc, #24]	@ (800ad94 <_sbrk_r+0x1c>)
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	4604      	mov	r4, r0
 800ad80:	4608      	mov	r0, r1
 800ad82:	602b      	str	r3, [r5, #0]
 800ad84:	f7f7 f9aa 	bl	80020dc <_sbrk>
 800ad88:	1c43      	adds	r3, r0, #1
 800ad8a:	d102      	bne.n	800ad92 <_sbrk_r+0x1a>
 800ad8c:	682b      	ldr	r3, [r5, #0]
 800ad8e:	b103      	cbz	r3, 800ad92 <_sbrk_r+0x1a>
 800ad90:	6023      	str	r3, [r4, #0]
 800ad92:	bd38      	pop	{r3, r4, r5, pc}
 800ad94:	20004fc4 	.word	0x20004fc4

0800ad98 <__assert_func>:
 800ad98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad9a:	4614      	mov	r4, r2
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	4b09      	ldr	r3, [pc, #36]	@ (800adc4 <__assert_func+0x2c>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4605      	mov	r5, r0
 800ada4:	68d8      	ldr	r0, [r3, #12]
 800ada6:	b14c      	cbz	r4, 800adbc <__assert_func+0x24>
 800ada8:	4b07      	ldr	r3, [pc, #28]	@ (800adc8 <__assert_func+0x30>)
 800adaa:	9100      	str	r1, [sp, #0]
 800adac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800adb0:	4906      	ldr	r1, [pc, #24]	@ (800adcc <__assert_func+0x34>)
 800adb2:	462b      	mov	r3, r5
 800adb4:	f000 f842 	bl	800ae3c <fiprintf>
 800adb8:	f000 f852 	bl	800ae60 <abort>
 800adbc:	4b04      	ldr	r3, [pc, #16]	@ (800add0 <__assert_func+0x38>)
 800adbe:	461c      	mov	r4, r3
 800adc0:	e7f3      	b.n	800adaa <__assert_func+0x12>
 800adc2:	bf00      	nop
 800adc4:	2000001c 	.word	0x2000001c
 800adc8:	0800b309 	.word	0x0800b309
 800adcc:	0800b316 	.word	0x0800b316
 800add0:	0800b344 	.word	0x0800b344

0800add4 <_calloc_r>:
 800add4:	b570      	push	{r4, r5, r6, lr}
 800add6:	fba1 5402 	umull	r5, r4, r1, r2
 800adda:	b934      	cbnz	r4, 800adea <_calloc_r+0x16>
 800addc:	4629      	mov	r1, r5
 800adde:	f7ff f953 	bl	800a088 <_malloc_r>
 800ade2:	4606      	mov	r6, r0
 800ade4:	b928      	cbnz	r0, 800adf2 <_calloc_r+0x1e>
 800ade6:	4630      	mov	r0, r6
 800ade8:	bd70      	pop	{r4, r5, r6, pc}
 800adea:	220c      	movs	r2, #12
 800adec:	6002      	str	r2, [r0, #0]
 800adee:	2600      	movs	r6, #0
 800adf0:	e7f9      	b.n	800ade6 <_calloc_r+0x12>
 800adf2:	462a      	mov	r2, r5
 800adf4:	4621      	mov	r1, r4
 800adf6:	f7fe f98f 	bl	8009118 <memset>
 800adfa:	e7f4      	b.n	800ade6 <_calloc_r+0x12>

0800adfc <__ascii_mbtowc>:
 800adfc:	b082      	sub	sp, #8
 800adfe:	b901      	cbnz	r1, 800ae02 <__ascii_mbtowc+0x6>
 800ae00:	a901      	add	r1, sp, #4
 800ae02:	b142      	cbz	r2, 800ae16 <__ascii_mbtowc+0x1a>
 800ae04:	b14b      	cbz	r3, 800ae1a <__ascii_mbtowc+0x1e>
 800ae06:	7813      	ldrb	r3, [r2, #0]
 800ae08:	600b      	str	r3, [r1, #0]
 800ae0a:	7812      	ldrb	r2, [r2, #0]
 800ae0c:	1e10      	subs	r0, r2, #0
 800ae0e:	bf18      	it	ne
 800ae10:	2001      	movne	r0, #1
 800ae12:	b002      	add	sp, #8
 800ae14:	4770      	bx	lr
 800ae16:	4610      	mov	r0, r2
 800ae18:	e7fb      	b.n	800ae12 <__ascii_mbtowc+0x16>
 800ae1a:	f06f 0001 	mvn.w	r0, #1
 800ae1e:	e7f8      	b.n	800ae12 <__ascii_mbtowc+0x16>

0800ae20 <__ascii_wctomb>:
 800ae20:	4603      	mov	r3, r0
 800ae22:	4608      	mov	r0, r1
 800ae24:	b141      	cbz	r1, 800ae38 <__ascii_wctomb+0x18>
 800ae26:	2aff      	cmp	r2, #255	@ 0xff
 800ae28:	d904      	bls.n	800ae34 <__ascii_wctomb+0x14>
 800ae2a:	228a      	movs	r2, #138	@ 0x8a
 800ae2c:	601a      	str	r2, [r3, #0]
 800ae2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae32:	4770      	bx	lr
 800ae34:	700a      	strb	r2, [r1, #0]
 800ae36:	2001      	movs	r0, #1
 800ae38:	4770      	bx	lr
	...

0800ae3c <fiprintf>:
 800ae3c:	b40e      	push	{r1, r2, r3}
 800ae3e:	b503      	push	{r0, r1, lr}
 800ae40:	4601      	mov	r1, r0
 800ae42:	ab03      	add	r3, sp, #12
 800ae44:	4805      	ldr	r0, [pc, #20]	@ (800ae5c <fiprintf+0x20>)
 800ae46:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae4a:	6800      	ldr	r0, [r0, #0]
 800ae4c:	9301      	str	r3, [sp, #4]
 800ae4e:	f7ff fd4b 	bl	800a8e8 <_vfiprintf_r>
 800ae52:	b002      	add	sp, #8
 800ae54:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae58:	b003      	add	sp, #12
 800ae5a:	4770      	bx	lr
 800ae5c:	2000001c 	.word	0x2000001c

0800ae60 <abort>:
 800ae60:	b508      	push	{r3, lr}
 800ae62:	2006      	movs	r0, #6
 800ae64:	f000 f82c 	bl	800aec0 <raise>
 800ae68:	2001      	movs	r0, #1
 800ae6a:	f7f7 f8db 	bl	8002024 <_exit>

0800ae6e <_raise_r>:
 800ae6e:	291f      	cmp	r1, #31
 800ae70:	b538      	push	{r3, r4, r5, lr}
 800ae72:	4605      	mov	r5, r0
 800ae74:	460c      	mov	r4, r1
 800ae76:	d904      	bls.n	800ae82 <_raise_r+0x14>
 800ae78:	2316      	movs	r3, #22
 800ae7a:	6003      	str	r3, [r0, #0]
 800ae7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae80:	bd38      	pop	{r3, r4, r5, pc}
 800ae82:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ae84:	b112      	cbz	r2, 800ae8c <_raise_r+0x1e>
 800ae86:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae8a:	b94b      	cbnz	r3, 800aea0 <_raise_r+0x32>
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	f000 f831 	bl	800aef4 <_getpid_r>
 800ae92:	4622      	mov	r2, r4
 800ae94:	4601      	mov	r1, r0
 800ae96:	4628      	mov	r0, r5
 800ae98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae9c:	f000 b818 	b.w	800aed0 <_kill_r>
 800aea0:	2b01      	cmp	r3, #1
 800aea2:	d00a      	beq.n	800aeba <_raise_r+0x4c>
 800aea4:	1c59      	adds	r1, r3, #1
 800aea6:	d103      	bne.n	800aeb0 <_raise_r+0x42>
 800aea8:	2316      	movs	r3, #22
 800aeaa:	6003      	str	r3, [r0, #0]
 800aeac:	2001      	movs	r0, #1
 800aeae:	e7e7      	b.n	800ae80 <_raise_r+0x12>
 800aeb0:	2100      	movs	r1, #0
 800aeb2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	4798      	blx	r3
 800aeba:	2000      	movs	r0, #0
 800aebc:	e7e0      	b.n	800ae80 <_raise_r+0x12>
	...

0800aec0 <raise>:
 800aec0:	4b02      	ldr	r3, [pc, #8]	@ (800aecc <raise+0xc>)
 800aec2:	4601      	mov	r1, r0
 800aec4:	6818      	ldr	r0, [r3, #0]
 800aec6:	f7ff bfd2 	b.w	800ae6e <_raise_r>
 800aeca:	bf00      	nop
 800aecc:	2000001c 	.word	0x2000001c

0800aed0 <_kill_r>:
 800aed0:	b538      	push	{r3, r4, r5, lr}
 800aed2:	4d07      	ldr	r5, [pc, #28]	@ (800aef0 <_kill_r+0x20>)
 800aed4:	2300      	movs	r3, #0
 800aed6:	4604      	mov	r4, r0
 800aed8:	4608      	mov	r0, r1
 800aeda:	4611      	mov	r1, r2
 800aedc:	602b      	str	r3, [r5, #0]
 800aede:	f7f7 f891 	bl	8002004 <_kill>
 800aee2:	1c43      	adds	r3, r0, #1
 800aee4:	d102      	bne.n	800aeec <_kill_r+0x1c>
 800aee6:	682b      	ldr	r3, [r5, #0]
 800aee8:	b103      	cbz	r3, 800aeec <_kill_r+0x1c>
 800aeea:	6023      	str	r3, [r4, #0]
 800aeec:	bd38      	pop	{r3, r4, r5, pc}
 800aeee:	bf00      	nop
 800aef0:	20004fc4 	.word	0x20004fc4

0800aef4 <_getpid_r>:
 800aef4:	f7f7 b87e 	b.w	8001ff4 <_getpid>

0800aef8 <_init>:
 800aef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aefa:	bf00      	nop
 800aefc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aefe:	bc08      	pop	{r3}
 800af00:	469e      	mov	lr, r3
 800af02:	4770      	bx	lr

0800af04 <_fini>:
 800af04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af06:	bf00      	nop
 800af08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af0a:	bc08      	pop	{r3}
 800af0c:	469e      	mov	lr, r3
 800af0e:	4770      	bx	lr
