# Raspberry Pi RP235XX MCU line

# Copyright (c) 2024 Andrew Featherstone
# SPDX-License-Identifier: Apache-2.0

config SOC_SERIES_RP2350
	select HAS_RPI_PICO
	select HAS_SEGGER_RTT if ZEPHYR_SEGGER_MODULE
	select SOC_RESET_HOOK
	imply XIP

config SOC_RP2350A_HAZARD3
	select ARCH_HAS_RAMFUNC_SUPPORT if XIP
	select HAS_FLASH_LOAD_OFFSET
	select INCLUDE_RESET_VECTOR
	select RISCV

config SOC_RP2350A_M33
	select ARM
	select ARM_TRUSTZONE_M
	select CPU_CORTEX_M_HAS_SYSTICK
	select CPU_CORTEX_M_HAS_VTOR
	select CPU_CORTEX_M33
	select CPU_HAS_ARM_MPU
	select CPU_HAS_ARM_SAU
	select CPU_HAS_FPU
	select ARMV8_M_DSP

config SOC_RP2350B_HAZARD3
	select ARCH_HAS_RAMFUNC_SUPPORT if XIP
	select HAS_FLASH_LOAD_OFFSET
	select INCLUDE_RESET_VECTOR
	select RISCV

config SOC_RP2350A_M33_CPU0
	select ARM
	select ARM_TRUSTZONE_M
	select CPU_CORTEX_M_HAS_SYSTICK
	select CPU_CORTEX_M_HAS_VTOR
	select CPU_CORTEX_M33
	select CPU_HAS_ARM_MPU
	select CPU_HAS_ARM_SAU
	select CPU_HAS_FPU
	select ARMV8_M_DSP

config SOC_RP2350A_M33_CPU1
	select ARM
	select ARM_TRUSTZONE_M
	select CPU_CORTEX_M_HAS_SYSTICK
	select CPU_CORTEX_M_HAS_VTOR
	select CPU_CORTEX_M33
	select CPU_HAS_ARM_MPU
	select CPU_HAS_ARM_SAU
	select CPU_HAS_FPU
	select ARMV8_M_DSP

config SOC_RP2350B_M33
	select ARM
	select ARM_TRUSTZONE_M
	select CPU_CORTEX_M_HAS_SYSTICK
	select CPU_CORTEX_M_HAS_VTOR
	select CPU_CORTEX_M33
	select CPU_HAS_ARM_MPU
	select CPU_HAS_ARM_SAU
	select CPU_HAS_FPU
	select ARMV8_M_DSP

if SOC_SERIES_RP2350

config RP2_REQUIRES_IMAGE_DEFINITION_BLOCK
	bool
	# IMAGE_DEF should be used to define the image for booting CPU0
	default y if !SOC_RP2350A_M33_CPU1
	depends on SOC_SERIES_RP2350
	help
	  Include an Image Definition Block (IMAGE_DEF) to enable the bootroom in
	  RP23XX devices to consider this a valid image in flash.

endif # SOC_SERIES_RP2350

config SOC_RP2350_CPU1_ENABLE
	bool "Boot the RP2350 CPU1"
	default y if IPM || MBOX
	depends on SOC_RP2350A_M33_CPU0
	depends on $(dt_nodelabel_enabled,sram0_cpu1)
	select SOC_LATE_INIT_HOOK
	help
	  If enabled, the second CPU will be powered up and pointed to its application
	  entrypoint during SoC late init hook.

config SOC_RP2350_CPU1_ENABLE_CHECK_VTOR
	bool "Check VTOR before booting the second core"
	default y
	depends on SOC_RP2350_CPU1_ENABLE
	help
	  Verify that VTOR pointers are valid before booting the second CPU.
