Classic Timing Analyzer report for CPU
Thu Mar 25 10:40:33 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.092 ns                         ; reset                                  ; Controle:Controle|MemADD[1]             ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.088 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; AluResult[29]                           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.585 ns                        ; reset                                  ; multiplier:multiplier|cicloAtual[0]     ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 67.93 MHz ( period = 14.722 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDR|Saida[30]              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; 755          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                         ;            ;          ; 755          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 67.93 MHz ( period = 14.722 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.525 ns                ;
; N/A                                     ; 68.00 MHz ( period = 14.706 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.521 ns                ;
; N/A                                     ; 69.38 MHz ( period = 14.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 69.55 MHz ( period = 14.378 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.355 ns                ;
; N/A                                     ; 70.34 MHz ( period = 14.216 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][16]  ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 70.34 MHz ( period = 14.216 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.733 ns                ;
; N/A                                     ; 70.67 MHz ( period = 14.150 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][16]  ; clock      ; clock    ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 70.67 MHz ( period = 14.150 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 70.87 MHz ( period = 14.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 71.05 MHz ( period = 14.074 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][16]  ; clock      ; clock    ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 71.05 MHz ( period = 14.074 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 71.44 MHz ( period = 13.998 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.177 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][3]   ; clock      ; clock    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][4]   ; clock      ; clock    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 72.25 MHz ( period = 13.840 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 72.25 MHz ( period = 13.840 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 72.25 MHz ( period = 13.840 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 72.25 MHz ( period = 13.840 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 72.25 MHz ( period = 13.840 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 72.28 MHz ( period = 13.836 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[1][16]  ; clock      ; clock    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; 72.28 MHz ( period = 13.836 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[1][17]  ; clock      ; clock    ; None                        ; None                      ; 3.503 ns                ;
; N/A                                     ; 72.32 MHz ( period = 13.828 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][3]   ; clock      ; clock    ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 72.32 MHz ( period = 13.828 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][4]   ; clock      ; clock    ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[23][6]  ; clock      ; clock    ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[23][7]  ; clock      ; clock    ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[23][8]  ; clock      ; clock    ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[23][9]  ; clock      ; clock    ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[23][10] ; clock      ; clock    ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[23][11] ; clock      ; clock    ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[23][12] ; clock      ; clock    ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 72.41 MHz ( period = 13.810 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[23][17] ; clock      ; clock    ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 72.45 MHz ( period = 13.802 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 72.55 MHz ( period = 13.784 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6] ; MuxRegData:MuxRegData|MuxRegDataOut[0]        ; clock      ; clock    ; None                        ; None                      ; 6.068 ns                ;
; N/A                                     ; 72.60 MHz ( period = 13.774 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][6]   ; clock      ; clock    ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 72.60 MHz ( period = 13.774 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][7]   ; clock      ; clock    ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][3]   ; clock      ; clock    ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][4]   ; clock      ; clock    ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][6]  ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][7]  ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][8]  ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][9]  ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][10] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][11] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][12] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 72.72 MHz ( period = 13.752 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[23][17] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 72.80 MHz ( period = 13.736 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.732 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[20][28] ; clock      ; clock    ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.732 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[20][26] ; clock      ; clock    ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.732 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[20][27] ; clock      ; clock    ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.732 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[20][25] ; clock      ; clock    ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 72.95 MHz ( period = 13.708 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][6]   ; clock      ; clock    ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 72.95 MHz ( period = 13.708 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][7]   ; clock      ; clock    ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 73.00 MHz ( period = 13.698 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 73.11 MHz ( period = 13.678 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 73.11 MHz ( period = 13.678 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][21]  ; clock      ; clock    ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 73.16 MHz ( period = 13.668 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[20][24] ; clock      ; clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 73.16 MHz ( period = 13.668 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[20][22] ; clock      ; clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 73.16 MHz ( period = 13.668 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[20][23] ; clock      ; clock    ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 73.17 MHz ( period = 13.666 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][26] ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][27] ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][24] ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][25] ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[19][23] ; clock      ; clock    ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 73.31 MHz ( period = 13.640 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 73.31 MHz ( period = 13.640 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][21]  ; clock      ; clock    ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][29] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][28] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][26] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][27] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][24] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][25] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][22] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][23] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.34 MHz ( period = 13.636 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[12][21] ; clock      ; clock    ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 73.36 MHz ( period = 13.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][6]   ; clock      ; clock    ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 73.36 MHz ( period = 13.632 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[1][7]   ; clock      ; clock    ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[8][30]  ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[8][29]  ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[8][28]  ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[8][26]  ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[8][27]  ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[8][25]  ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][28] ; clock      ; clock    ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][26] ; clock      ; clock    ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][27] ; clock      ; clock    ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][25] ; clock      ; clock    ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; 73.57 MHz ( period = 13.592 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][26]  ; clock      ; clock    ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][30] ; clock      ; clock    ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 73.59 MHz ( period = 13.588 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][29] ; clock      ; clock    ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][6]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][7]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][8]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][9]  ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][10] ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][11] ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][12] ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[23][17] ; clock      ; clock    ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][24]  ; clock      ; clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][24]  ; clock      ; clock    ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 73.67 MHz ( period = 13.574 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][25]  ; clock      ; clock    ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 73.69 MHz ( period = 13.570 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][1]   ; clock      ; clock    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 73.69 MHz ( period = 13.570 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][2]   ; clock      ; clock    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 73.69 MHz ( period = 13.570 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][4]   ; clock      ; clock    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 73.69 MHz ( period = 13.570 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][15]  ; clock      ; clock    ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][26]  ; clock      ; clock    ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][24]  ; clock      ; clock    ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 73.71 MHz ( period = 13.566 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][25]  ; clock      ; clock    ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 73.74 MHz ( period = 13.562 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 73.78 MHz ( period = 13.554 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[20][28] ; clock      ; clock    ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 73.78 MHz ( period = 13.554 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[20][26] ; clock      ; clock    ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 73.78 MHz ( period = 13.554 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[20][27] ; clock      ; clock    ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 73.78 MHz ( period = 13.554 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[20][25] ; clock      ; clock    ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][28] ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][26] ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][25] ; clock      ; clock    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][14]  ; clock      ; clock    ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][15]  ; clock      ; clock    ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][18]  ; clock      ; clock    ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 73.79 MHz ( period = 13.552 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[9][19]  ; clock      ; clock    ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[5][3]   ; clock      ; clock    ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][24]  ; clock      ; clock    ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][24] ; clock      ; clock    ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][22] ; clock      ; clock    ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 73.88 MHz ( period = 13.536 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[20][23] ; clock      ; clock    ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[11][26] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[11][27] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[11][24] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[11][25] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[11][22] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[11][23] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[11][20] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 73.94 MHz ( period = 13.524 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[11][21] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 73.95 MHz ( period = 13.522 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][30]  ; clock      ; clock    ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[6][31]  ; clock      ; clock    ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[19][26] ; clock      ; clock    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[19][27] ; clock      ; clock    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[19][24] ; clock      ; clock    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[19][25] ; clock      ; clock    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 73.96 MHz ( period = 13.520 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[19][23] ; clock      ; clock    ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 73.98 MHz ( period = 13.518 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[5][3]   ; clock      ; clock    ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 73.98 MHz ( period = 13.518 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][26]  ; clock      ; clock    ; None                        ; None                      ; 3.378 ns                ;
; N/A                                     ; 74.00 MHz ( period = 13.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[3][3]   ; clock      ; clock    ; None                        ; None                      ; 3.371 ns                ;
; N/A                                     ; 74.00 MHz ( period = 13.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[1][3]   ; clock      ; clock    ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 74.00 MHz ( period = 13.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[1][4]   ; clock      ; clock    ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 74.00 MHz ( period = 13.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[13][15] ; clock      ; clock    ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 74.00 MHz ( period = 13.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[13][18] ; clock      ; clock    ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 74.00 MHz ( period = 13.514 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[13][19] ; clock      ; clock    ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 74.03 MHz ( period = 13.508 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][29]  ; clock      ; clock    ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 74.03 MHz ( period = 13.508 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][28]  ; clock      ; clock    ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 74.04 MHz ( period = 13.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][22]  ; clock      ; clock    ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 74.04 MHz ( period = 13.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[1][23]  ; clock      ; clock    ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.504 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][1]   ; clock      ; clock    ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.504 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][2]   ; clock      ; clock    ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.504 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][4]   ; clock      ; clock    ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.504 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.504 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][15]  ; clock      ; clock    ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.504 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[0][21]  ; clock      ; clock    ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][30]  ; clock      ; clock    ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][30]  ; clock      ; clock    ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[6][31]  ; clock      ; clock    ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][29]  ; clock      ; clock    ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][28]  ; clock      ; clock    ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][26]  ; clock      ; clock    ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][27]  ; clock      ; clock    ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 74.06 MHz ( period = 13.502 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[8][25]  ; clock      ; clock    ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][26]  ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][24]  ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][24]  ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[1][25]  ; clock      ; clock    ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.500 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[9][25]  ; clock      ; clock    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 74.10 MHz ( period = 13.496 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[14][0]  ; clock      ; clock    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 74.10 MHz ( period = 13.496 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[14][1]  ; clock      ; clock    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 74.10 MHz ( period = 13.496 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[14][2]  ; clock      ; clock    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 74.10 MHz ( period = 13.496 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[14][3]  ; clock      ; clock    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 74.10 MHz ( period = 13.496 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[14][4]  ; clock      ; clock    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 74.13 MHz ( period = 13.490 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[3][3]   ; clock      ; clock    ; None                        ; None                      ; 3.317 ns                ;
; N/A                                     ; 74.13 MHz ( period = 13.490 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[20][24] ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 74.13 MHz ( period = 13.490 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[20][22] ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 74.13 MHz ( period = 13.490 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[20][23] ; clock      ; clock    ; None                        ; None                      ; 3.354 ns                ;
; N/A                                     ; 74.14 MHz ( period = 13.488 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[3][3]   ; clock      ; clock    ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 74.15 MHz ( period = 13.486 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][8]  ; clock      ; clock    ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 74.15 MHz ( period = 13.486 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][9]  ; clock      ; clock    ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 74.15 MHz ( period = 13.486 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][10] ; clock      ; clock    ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 74.15 MHz ( period = 13.486 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[17][17] ; clock      ; clock    ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[13][11] ; clock      ; clock    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 74.16 MHz ( period = 13.484 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[13][12] ; clock      ; clock    ; None                        ; None                      ; 3.399 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 0.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 0.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; loadsize:loadsize|saida[0]                 ; clock      ; clock    ; None                       ; None                       ; 0.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 0.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 0.836 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; loadsize:loadsize|saida[2]                 ; clock      ; clock    ; None                       ; None                       ; 0.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 0.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 0.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 0.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 0.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; loadsize:loadsize|saida[17]                ; clock      ; clock    ; None                       ; None                       ; 0.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; loadsize:loadsize|saida[20]                ; clock      ; clock    ; None                       ; None                       ; 0.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; loadsize:loadsize|saida[21]                ; clock      ; clock    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; loadsize:loadsize|saida[19]                ; clock      ; clock    ; None                       ; None                       ; 0.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; loadsize:loadsize|saida[22]                ; clock      ; clock    ; None                       ; None                       ; 0.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; loadsize:loadsize|saida[4]                 ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; loadsize:loadsize|saida[18]                ; clock      ; clock    ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; loadsize:loadsize|saida[16]                ; clock      ; clock    ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 0.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 0.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 0.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 0.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; loadsize:loadsize|saida[28]                ; clock      ; clock    ; None                       ; None                       ; 0.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; loadsize:loadsize|saida[1]                 ; clock      ; clock    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; loadsize:loadsize|saida[23]                ; clock      ; clock    ; None                       ; None                       ; 1.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; loadsize:loadsize|saida[14]                ; clock      ; clock    ; None                       ; None                       ; 0.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 0.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; loadsize:loadsize|saida[25]                ; clock      ; clock    ; None                       ; None                       ; 1.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; loadsize:loadsize|saida[26]                ; clock      ; clock    ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; loadsize:loadsize|saida[3]                 ; clock      ; clock    ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; loadsize:loadsize|saida[7]                 ; clock      ; clock    ; None                       ; None                       ; 1.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; loadsize:loadsize|saida[29]                ; clock      ; clock    ; None                       ; None                       ; 1.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[5]          ; MuxRegData:MuxRegData|MuxRegDataOut[5]     ; clock      ; clock    ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; loadsize:loadsize|saida[6]                 ; clock      ; clock    ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]     ; clock      ; clock    ; None                       ; None                       ; 1.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; loadsize:loadsize|saida[24]                ; clock      ; clock    ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; loadsize:loadsize|saida[27]                ; clock      ; clock    ; None                       ; None                       ; 1.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; loadsize:loadsize|saida[31]                ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[20]         ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; loadsize:loadsize|saida[5]                 ; clock      ; clock    ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[29]         ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[27]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; loadsize:loadsize|saida[30]                ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[15]         ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]                              ; MuxRegData:MuxRegData|MuxRegDataOut[9]     ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; loadsize:loadsize|saida[15]                ; clock      ; clock    ; None                       ; None                       ; 1.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 2.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]                              ; MuxRegData:MuxRegData|MuxRegDataOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]    ; clock      ; clock    ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]     ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 2.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[1]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|PCSource[2]                       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[28]         ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUControl[2]                     ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; loadsize:loadsize|saida[9]                 ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[31]         ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 2.259 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                            ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; N/A   ; None         ; 6.092 ns   ; reset ; Controle:Controle|MemADD[1]                   ; clock    ;
; N/A   ; None         ; 6.048 ns   ; reset ; Controle:Controle|MemWriteRead                ; clock    ;
; N/A   ; None         ; 5.940 ns   ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A   ; None         ; 5.818 ns   ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A   ; None         ; 5.818 ns   ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A   ; None         ; 5.254 ns   ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A   ; None         ; 5.254 ns   ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A   ; None         ; 5.254 ns   ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A   ; None         ; 5.254 ns   ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A   ; None         ; 5.127 ns   ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A   ; None         ; 5.006 ns   ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A   ; None         ; 5.006 ns   ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A   ; None         ; 4.972 ns   ; reset ; Controle:Controle|LSControl[1]                ; clock    ;
; N/A   ; None         ; 4.972 ns   ; reset ; Controle:Controle|LSControl[0]                ; clock    ;
; N/A   ; None         ; 4.936 ns   ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A   ; None         ; 4.936 ns   ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A   ; None         ; 4.936 ns   ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A   ; None         ; 4.919 ns   ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A   ; None         ; 4.898 ns   ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A   ; None         ; 4.774 ns   ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A   ; None         ; 4.774 ns   ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
; N/A   ; None         ; 4.623 ns   ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A   ; None         ; 4.623 ns   ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A   ; None         ; 4.573 ns   ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A   ; None         ; 4.566 ns   ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A   ; None         ; 4.554 ns   ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A   ; None         ; 4.554 ns   ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A   ; None         ; 4.470 ns   ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A   ; None         ; 4.425 ns   ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A   ; None         ; 4.364 ns   ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A   ; None         ; 4.176 ns   ; reset ; Controle:Controle|SSControl[1]                ; clock    ;
; N/A   ; None         ; 4.047 ns   ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A   ; None         ; 4.047 ns   ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A   ; None         ; 4.047 ns   ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A   ; None         ; 3.994 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A   ; None         ; 3.994 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A   ; None         ; 3.994 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A   ; None         ; 3.994 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A   ; None         ; 3.994 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A   ; None         ; 3.951 ns   ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A   ; None         ; 3.734 ns   ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A   ; None         ; 3.585 ns   ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A   ; None         ; 3.554 ns   ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A   ; None         ; 3.554 ns   ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A   ; None         ; 3.478 ns   ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A   ; None         ; 3.472 ns   ; reset ; Controle:Controle|RegMDRWrite                 ; clock    ;
; N/A   ; None         ; 3.333 ns   ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A   ; None         ; 3.147 ns   ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A   ; None         ; 3.147 ns   ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A   ; None         ; 3.147 ns   ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A   ; None         ; 3.147 ns   ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A   ; None         ; 3.085 ns   ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A   ; None         ; 3.069 ns   ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A   ; None         ; 3.069 ns   ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.088 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.080 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.934 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.916 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.782 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.726 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.619 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.561 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.553 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.407 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.389 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.353 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.263 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.255 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.255 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.247 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.199 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.146 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.109 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.092 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.091 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.973 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.957 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.901 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.858 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.826 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.826 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.814 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.804 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.794 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.781 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.743 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.735 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.720 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.696 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.650 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.632 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.619 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.618 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.599 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.589 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.584 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.576 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.571 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.552 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.528 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.526 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.498 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.446 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.442 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.437 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.430 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.422 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.412 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.381 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.365 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.331 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.321 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.299 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.299 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.291 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.287 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.278 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.274 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.254 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.222 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.169 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.165 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.156 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.148 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.148 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.145 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.127 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.115 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.099 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.091 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.091 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 15.072 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.069 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.033 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.025 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.008 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.002 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 15.001 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.993 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.989 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.984 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.963 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.956 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.945 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.937 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.932 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.927 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.922 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.914 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.902 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.882 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.874 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.871 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.862 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.850 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.849 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.838 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.830 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.801 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.794 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.793 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.793 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.774 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.768 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.750 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.737 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.728 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.710 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.702 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.701 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.694 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.689 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.687 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.675 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.642 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.640 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.638 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.632 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.630 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.628 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.622 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.616 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.576 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.574 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.564 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.560 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.548 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.542 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.540 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.540 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.532 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.530 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.530 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.520 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.513 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.486 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.481 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.469 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.469 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.468 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.458 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.453 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.436 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.432 ns  ; Registrador:PC|Saida[0]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.421 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.413 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.412 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.405 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.396 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.386 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.368 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.364 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.357 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.354 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.351 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.340 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.340 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.334 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.334 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.327 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.322 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.315 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.315 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.310 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.278 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.277 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.273 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.268 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.268 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.258 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.254 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.242 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.237 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.234 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.233 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.225 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.214 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.207 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.206 ns  ; Registrador:A|Saida[7]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.192 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.187 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.184 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.181 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.178 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.171 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.157 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.148 ns  ; Controle:Controle|ALUSrcA               ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.147 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                            ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; N/A           ; None        ; -2.585 ns ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A           ; None        ; -2.589 ns ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A           ; None        ; -2.589 ns ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A           ; None        ; -2.787 ns ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A           ; None        ; -2.787 ns ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A           ; None        ; -2.787 ns ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A           ; None        ; -2.787 ns ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A           ; None        ; -2.830 ns ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A           ; None        ; -2.830 ns ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A           ; None        ; -2.846 ns ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A           ; None        ; -2.908 ns ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A           ; None        ; -2.908 ns ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A           ; None        ; -2.908 ns ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A           ; None        ; -2.908 ns ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A           ; None        ; -2.918 ns ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A           ; None        ; -3.072 ns ; reset ; Controle:Controle|MemWriteRead                ; clock    ;
; N/A           ; None        ; -3.094 ns ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A           ; None        ; -3.125 ns ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A           ; None        ; -3.156 ns ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A           ; None        ; -3.233 ns ; reset ; Controle:Controle|RegMDRWrite                 ; clock    ;
; N/A           ; None        ; -3.239 ns ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A           ; None        ; -3.311 ns ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A           ; None        ; -3.315 ns ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A           ; None        ; -3.315 ns ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A           ; None        ; -3.315 ns ; reset ; Controle:Controle|MemADD[1]                   ; clock    ;
; N/A           ; None        ; -3.333 ns ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A           ; None        ; -3.346 ns ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A           ; None        ; -3.421 ns ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A           ; None        ; -3.421 ns ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A           ; None        ; -3.421 ns ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A           ; None        ; -3.443 ns ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A           ; None        ; -3.444 ns ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A           ; None        ; -3.450 ns ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A           ; None        ; -3.450 ns ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A           ; None        ; -3.450 ns ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A           ; None        ; -3.450 ns ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A           ; None        ; -3.452 ns ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A           ; None        ; -3.455 ns ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A           ; None        ; -3.495 ns ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A           ; None        ; -3.561 ns ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A           ; None        ; -3.623 ns ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A           ; None        ; -3.623 ns ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A           ; None        ; -3.712 ns ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A           ; None        ; -3.755 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A           ; None        ; -3.755 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A           ; None        ; -3.755 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A           ; None        ; -3.755 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A           ; None        ; -3.755 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A           ; None        ; -3.898 ns ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A           ; None        ; -3.937 ns ; reset ; Controle:Controle|SSControl[1]                ; clock    ;
; N/A           ; None        ; -4.535 ns ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A           ; None        ; -4.535 ns ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
; N/A           ; None        ; -4.733 ns ; reset ; Controle:Controle|LSControl[1]                ; clock    ;
; N/A           ; None        ; -4.733 ns ; reset ; Controle:Controle|LSControl[0]                ; clock    ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 25 10:40:33 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "loadsize:loadsize|saida[1]" is a latch
    Warning: Node "loadsize:loadsize|saida[2]" is a latch
    Warning: Node "loadsize:loadsize|saida[3]" is a latch
    Warning: Node "loadsize:loadsize|saida[4]" is a latch
    Warning: Node "loadsize:loadsize|saida[5]" is a latch
    Warning: Node "loadsize:loadsize|saida[6]" is a latch
    Warning: Node "loadsize:loadsize|saida[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "loadsize:loadsize|saida[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "loadsize:loadsize|saida[30]" is a latch
    Warning: Node "loadsize:loadsize|saida[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "loadsize:loadsize|saida[29]" is a latch
    Warning: Node "loadsize:loadsize|saida[28]" is a latch
    Warning: Node "loadsize:loadsize|saida[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "loadsize:loadsize|saida[27]" is a latch
    Warning: Node "loadsize:loadsize|saida[24]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[25]" is a latch
    Warning: Node "loadsize:loadsize|saida[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "loadsize:loadsize|saida[23]" is a latch
    Warning: Node "loadsize:loadsize|saida[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "loadsize:loadsize|saida[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[9]" is a latch
    Warning: Node "loadsize:loadsize|saida[10]" is a latch
    Warning: Node "loadsize:loadsize|saida[11]" is a latch
    Warning: Node "loadsize:loadsize|saida[12]" is a latch
    Warning: Node "loadsize:loadsize|saida[13]" is a latch
    Warning: Node "loadsize:loadsize|saida[14]" is a latch
    Warning: Node "loadsize:loadsize|saida[15]" is a latch
    Warning: Node "loadsize:loadsize|saida[21]" is a latch
    Warning: Node "loadsize:loadsize|saida[18]" is a latch
    Warning: Node "loadsize:loadsize|saida[19]" is a latch
    Warning: Node "loadsize:loadsize|saida[16]" is a latch
    Warning: Node "loadsize:loadsize|saida[17]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "loadsize:loadsize|Equal0~0" as buffer
    Info: Detected ripple clock "Controle:Controle|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|LSControl[1]" as buffer
    Info: Detected gated clock "loadsize:loadsize|saida[7]~0" as buffer
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
Info: Clock "clock" has Internal fmax of 67.93 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" and destination register "MuxRegData:MuxRegData|MuxRegDataOut[0]" (period= 14.722 ns)
    Info: + Longest register to register delay is 6.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.226 ns) + CELL(0.053 ns) = 0.279 ns; Loc. = LCCOMB_X9_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.235 ns) + CELL(0.053 ns) = 0.567 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~7'
        Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 0.839 ns; Loc. = LCCOMB_X9_Y16_N0; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[1]~1'
        Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 1.106 ns; Loc. = LCCOMB_X9_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~56'
        Info: 6: + IC(0.298 ns) + CELL(0.053 ns) = 1.457 ns; Loc. = LCCOMB_X10_Y16_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~52'
        Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X10_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~48'
        Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 1.991 ns; Loc. = LCCOMB_X10_Y16_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~44'
        Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 2.418 ns; Loc. = LCCOMB_X10_Y16_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~40'
        Info: 10: + IC(0.304 ns) + CELL(0.053 ns) = 2.775 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~36'
        Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 3.033 ns; Loc. = LCCOMB_X10_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~32'
        Info: 12: + IC(0.569 ns) + CELL(0.053 ns) = 3.655 ns; Loc. = LCCOMB_X10_Y15_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~28'
        Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 3.923 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~24'
        Info: 14: + IC(0.221 ns) + CELL(0.053 ns) = 4.197 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~20'
        Info: 15: + IC(0.380 ns) + CELL(0.053 ns) = 4.630 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~16'
        Info: 16: + IC(0.304 ns) + CELL(0.053 ns) = 4.987 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 17: + IC(0.205 ns) + CELL(0.053 ns) = 5.245 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~8'
        Info: 18: + IC(0.305 ns) + CELL(0.053 ns) = 5.603 ns; Loc. = LCCOMB_X11_Y15_N0; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[29]~4'
        Info: 19: + IC(0.239 ns) + CELL(0.053 ns) = 5.895 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 10; COMB Node = 'Ula32:Alu|carry_temp[30]~5'
        Info: 20: + IC(0.225 ns) + CELL(0.154 ns) = 6.274 ns; Loc. = LCCOMB_X11_Y15_N30; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux0~0'
        Info: 21: + IC(0.198 ns) + CELL(0.053 ns) = 6.525 ns; Loc. = LCCOMB_X11_Y15_N8; Fanout = 33; REG Node = 'MuxRegData:MuxRegData|MuxRegDataOut[0]'
        Info: Total cell delay = 1.161 ns ( 17.79 % )
        Info: Total interconnect delay = 5.364 ns ( 82.21 % )
    Info: - Smallest clock skew is -0.162 ns
        Info: + Shortest clock path from clock "clock" to destination register is 6.162 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.800 ns) + CELL(0.712 ns) = 2.366 ns; Loc. = LCFF_X5_Y10_N1; Fanout = 39; REG Node = 'Controle:Controle|RegData[3]'
            Info: 3: + IC(0.697 ns) + CELL(0.053 ns) = 3.116 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 1; COMB Node = 'MuxRegData:MuxRegData|Mux32~0'
            Info: 4: + IC(1.876 ns) + CELL(0.000 ns) = 4.992 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxRegData:MuxRegData|Mux32~0clkctrl'
            Info: 5: + IC(0.942 ns) + CELL(0.228 ns) = 6.162 ns; Loc. = LCCOMB_X11_Y15_N8; Fanout = 33; REG Node = 'MuxRegData:MuxRegData|MuxRegDataOut[0]'
            Info: Total cell delay = 1.847 ns ( 29.97 % )
            Info: Total interconnect delay = 4.315 ns ( 70.03 % )
        Info: - Longest clock path from clock "clock" to source register is 6.324 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.982 ns) + CELL(0.712 ns) = 2.548 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[2]'
            Info: 3: + IC(0.674 ns) + CELL(0.228 ns) = 3.450 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.912 ns) + CELL(0.000 ns) = 5.362 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.909 ns) + CELL(0.053 ns) = 6.324 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
            Info: Total cell delay = 1.847 ns ( 29.21 % )
            Info: Total interconnect delay = 4.477 ns ( 70.79 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.674 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDR|Saida[30]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" for clock "clock" (Hold time is 3.026 ns)
    Info: + Largest clock skew is 3.825 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.315 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.982 ns) + CELL(0.712 ns) = 2.548 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[2]'
            Info: 3: + IC(0.674 ns) + CELL(0.228 ns) = 3.450 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.912 ns) + CELL(0.000 ns) = 5.362 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.900 ns) + CELL(0.053 ns) = 6.315 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]'
            Info: Total cell delay = 1.847 ns ( 29.25 % )
            Info: Total interconnect delay = 4.468 ns ( 70.75 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X25_Y13_N21; Fanout = 5; REG Node = 'Registrador:MDR|Saida[30]'
            Info: Total cell delay = 1.472 ns ( 59.12 % )
            Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.705 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N21; Fanout = 5; REG Node = 'Registrador:MDR|Saida[30]'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux30~0'
        Info: 3: + IC(0.236 ns) + CELL(0.228 ns) = 0.705 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]'
        Info: Total cell delay = 0.469 ns ( 66.52 % )
        Info: Total interconnect delay = 0.236 ns ( 33.48 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Controle:Controle|MemADD[1]" (data pin = "reset", clock pin = "clock") is 6.092 ns
    Info: + Longest pin to register delay is 8.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'reset'
        Info: 2: + IC(5.318 ns) + CELL(0.228 ns) = 6.420 ns; Loc. = LCCOMB_X6_Y13_N12; Fanout = 1; COMB Node = 'Controle:Controle|IRWrite~5'
        Info: 3: + IC(0.238 ns) + CELL(0.272 ns) = 6.930 ns; Loc. = LCCOMB_X6_Y13_N2; Fanout = 5; COMB Node = 'Controle:Controle|IRWrite~2'
        Info: 4: + IC(0.810 ns) + CELL(0.746 ns) = 8.486 ns; Loc. = LCFF_X7_Y10_N11; Fanout = 51; REG Node = 'Controle:Controle|MemADD[1]'
        Info: Total cell delay = 2.120 ns ( 24.98 % )
        Info: Total interconnect delay = 6.366 ns ( 75.02 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X7_Y10_N11; Fanout = 51; REG Node = 'Controle:Controle|MemADD[1]'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
Info: tco from clock "clock" to destination pin "AluResult[29]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 17.088 ns
    Info: + Longest clock path from clock "clock" to source register is 6.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.982 ns) + CELL(0.712 ns) = 2.548 ns; Loc. = LCFF_X6_Y10_N13; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[2]'
        Info: 3: + IC(0.674 ns) + CELL(0.228 ns) = 3.450 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.912 ns) + CELL(0.000 ns) = 5.362 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.909 ns) + CELL(0.053 ns) = 6.324 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.847 ns ( 29.21 % )
        Info: Total interconnect delay = 4.477 ns ( 70.79 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.764 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.226 ns) + CELL(0.053 ns) = 0.279 ns; Loc. = LCCOMB_X9_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.235 ns) + CELL(0.053 ns) = 0.567 ns; Loc. = LCCOMB_X9_Y16_N30; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[1]~7'
        Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 0.839 ns; Loc. = LCCOMB_X9_Y16_N0; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[1]~1'
        Info: 5: + IC(0.214 ns) + CELL(0.053 ns) = 1.106 ns; Loc. = LCCOMB_X9_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~56'
        Info: 6: + IC(0.298 ns) + CELL(0.053 ns) = 1.457 ns; Loc. = LCCOMB_X10_Y16_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~52'
        Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 1.720 ns; Loc. = LCCOMB_X10_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~48'
        Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 1.991 ns; Loc. = LCCOMB_X10_Y16_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~44'
        Info: 9: + IC(0.374 ns) + CELL(0.053 ns) = 2.418 ns; Loc. = LCCOMB_X10_Y16_N8; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~40'
        Info: 10: + IC(0.304 ns) + CELL(0.053 ns) = 2.775 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~36'
        Info: 11: + IC(0.205 ns) + CELL(0.053 ns) = 3.033 ns; Loc. = LCCOMB_X10_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~32'
        Info: 12: + IC(0.569 ns) + CELL(0.053 ns) = 3.655 ns; Loc. = LCCOMB_X10_Y15_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~28'
        Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 3.923 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~24'
        Info: 14: + IC(0.221 ns) + CELL(0.053 ns) = 4.197 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~20'
        Info: 15: + IC(0.380 ns) + CELL(0.053 ns) = 4.630 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~16'
        Info: 16: + IC(0.304 ns) + CELL(0.053 ns) = 4.987 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 17: + IC(0.205 ns) + CELL(0.053 ns) = 5.245 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~8'
        Info: 18: + IC(0.750 ns) + CELL(0.053 ns) = 6.048 ns; Loc. = LCCOMB_X15_Y15_N12; Fanout = 3; COMB Node = 'Ula32:Alu|Mux2~1'
        Info: 19: + IC(2.602 ns) + CELL(2.114 ns) = 10.764 ns; Loc. = PIN_K9; Fanout = 0; PIN Node = 'AluResult[29]'
        Info: Total cell delay = 3.015 ns ( 28.01 % )
        Info: Total interconnect delay = 7.749 ns ( 71.99 % )
Info: th for register "multiplier:multiplier|cicloAtual[0]" (data pin = "reset", clock pin = "clock") is -2.585 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X25_Y16_N9; Fanout = 8; REG Node = 'multiplier:multiplier|cicloAtual[0]'
        Info: Total cell delay = 1.472 ns ( 59.38 % )
        Info: Total interconnect delay = 1.007 ns ( 40.62 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.213 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'reset'
        Info: 2: + IC(4.131 ns) + CELL(0.053 ns) = 5.058 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 1; COMB Node = 'multiplier:multiplier|cicloAtual~5'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.213 ns; Loc. = LCFF_X25_Y16_N9; Fanout = 8; REG Node = 'multiplier:multiplier|cicloAtual[0]'
        Info: Total cell delay = 1.082 ns ( 20.76 % )
        Info: Total interconnect delay = 4.131 ns ( 79.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Thu Mar 25 10:40:34 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


