//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    16:10:30 10/13/2015 
// Design Name: 
// Module Name:    contador 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
library IEEE;
use IEEE.std_logic_1164.all;

entity contador is is
    port (
			Z : out  STD_LOGIC_VECTOR (3 downto 0));
end sumador;

architecture Behavioral of contador is
component reg_paralelo
	port

begin


end Behavioral;
