# Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pluto_spi_stepper_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {pluto_spi_stepper.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:05 on Oct 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." pluto_spi_stepper.vo 
# -- Compiling module stepgen
# -- Compiling module hard_block
# 
# Top level modules:
# 	stepgen
# End time: 15:28:05 on Oct 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/pzx_linuxcnc/spi-fpga-driver-master/pluto_spi_stepper_firmware {D:/pzx_linuxcnc/spi-fpga-driver-master/pluto_spi_stepper_firmware/stepgen_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:05 on Oct 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/pzx_linuxcnc/spi-fpga-driver-master/pluto_spi_stepper_firmware" D:/pzx_linuxcnc/spi-fpga-driver-master/pluto_spi_stepper_firmware/stepgen_tb.v 
# -- Compiling module stepgen_tb
# 
# Top level modules:
# 	stepgen_tb
# End time: 15:28:05 on Oct 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  stepgen_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" stepgen_tb 
# Start time: 15:28:05 on Oct 22,2019
# Loading work.stepgen_tb
# Loading work.stepgen
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-3015) D:/pzx_linuxcnc/spi-fpga-driver-master/pluto_spi_stepper_firmware/stepgen_tb.v(32): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: pluto_spi_stepper.vo(33).
#    Time: 0 ps  Iteration: 0  Instance: /stepgen_tb/s File: pluto_spi_stepper.vo
# ** Warning: (vsim-3015) D:/pzx_linuxcnc/spi-fpga-driver-master/pluto_spi_stepper_firmware/stepgen_tb.v(32): [PCDPC] - Port size (5) does not match connection size (32) for port 'dirtime'. The port definition is at: pluto_spi_stepper.vo(36).
#    Time: 0 ps  Iteration: 0  Instance: /stepgen_tb/s File: pluto_spi_stepper.vo
# ** Warning: (vsim-3015) D:/pzx_linuxcnc/spi-fpga-driver-master/pluto_spi_stepper_firmware/stepgen_tb.v(32): [PCDPC] - Port size (5) does not match connection size (32) for port 'steptime'. The port definition is at: pluto_spi_stepper.vo(37).
#    Time: 0 ps  Iteration: 0  Instance: /stepgen_tb/s File: pluto_spi_stepper.vo
# ** Warning: (vsim-3015) D:/pzx_linuxcnc/spi-fpga-driver-master/pluto_spi_stepper_firmware/stepgen_tb.v(32): [PCDPC] - Port size (2) does not match connection size (32) for port 'tap'. The port definition is at: pluto_spi_stepper.vo(40).
#    Time: 0 ps  Iteration: 0  Instance: /stepgen_tb/s File: pluto_spi_stepper.vo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) pluto_spi_stepper.vo(2538): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /stepgen_tb/s/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) pluto_spi_stepper.vo(2538): [TFMPC] - Missing connection for port 'clk_dft'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 15:34:14 on Oct 22,2019, Elapsed time: 0:06:09
# Errors: 0, Warnings: 6
