#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue May 22 08:10:43 2018
# Process ID: 4072
# Log file: D:/lpz/shiyan2/vivado.log
# Journal file: D:/lpz/shiyan2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lpz/shiyan2/shiyan2.xpr
close_project
create_project shiyan3 D:/lpz/shiyan3 -part xc7a100tcsg324-1
add_files -fileset constrs_1 -norecurse D:/lpz/shiyan2/shiyan2.srcs/constrs_1/imports/Nexys4_Master.xdc
file mkdir D:/lpz/shiyan3/shiyan3.srcs/sources_1/new
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_3.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_3.v
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_2.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_2.v
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_1.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_1.v
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_6.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_6.v
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_5.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_5.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_1_main.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_1_main.v
update_compile_order -fileset sources_1
import_files -fileset constrs_1 D:/lpz/shiyan2/shiyan2.srcs/constrs_1/imports/Nexys4_Master.xdc
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files {D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_2.v D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_3.v D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_5.v D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_6.v}
file delete -force D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_2.v D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_3.v D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_5.v D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_6.v
remove_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v
file delete -force D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
close_design
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/shiyan3_1_main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/shiyan3_1_main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_2.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_2.v
update_compile_order -fileset sources_1
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_3.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_3.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top shiyan3_3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/shiyan3_3.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/shiyan3_3.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
close_design
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/lpz/shiyan3/shiyan3.runs/impl_1/shiyan3_3.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
close [ open D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v w ]
add_files D:/lpz/shiyan3/shiyan3.srcs/sources_1/new/shiyan3_4.v
update_compile_order -fileset sources_1
