# veri_ports
Verilog editing automation (mostly creating instantiation templates, lists of ports, etc.)
