System Verilog example with testbenches and subdirectories.
