

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e3406e4f2a78c37ad4bf73c7c8d8792e  /home/gpuser/Documents/gpgpu-sim_UVM_managed_with_no_prefetch/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_managed_with_no_prefetch/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_managed_with_no_prefetch/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_yoLtfi
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lQNoes"
Running: cat _ptx_lQNoes | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8PsmdC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8PsmdC --output-file  /dev/null 2> _ptx_lQNoesinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lQNoes _ptx2_8PsmdC _ptx_lQNoesinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2585848
gpu_sim_insn = 28848876
gpu_ipc =      11.1564
gpu_tot_sim_cycle = 2807998
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      10.2738
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 612
partiton_reqs_in_parallel = 56888656
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      20.2595
partiton_reqs_in_parallel_util = 56888656
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 2585848
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =       1.7231 GB/Sec
L2_BW_total  =       1.5868 GB/Sec
gpu_total_sim_rate=4120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 576788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4678, 4648, 4799, 4827, 4678, 4647, 4797, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 18934
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17490
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24364	W0_Idle:3227188	W0_Scoreboard:139800054	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 48 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 40322 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 2807997 
mrq_lat_table:24647 	7406 	1649 	5636 	5739 	1565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21569 	631 	0 	0 	16 	40 	190 	670 	1310 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21752 	8 	16 	0 	900 	0 	0 	0 	0 	16 	40 	190 	672 	1308 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24441 	6943 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	4536 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1172 	0 	0 	0 	1 	2 	11 	15 	117 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]: 23.583334 23.500000 22.666666 22.666666 22.727272 22.727272 22.727272 22.727272 22.363636 22.363636 20.166666 20.166666 24.000000 24.000000 22.230770 22.230770 
dram[1]: 23.500000 23.500000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 20.642857 24.000000 
dram[2]: 24.000000 24.000000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 23.500000 23.500000 
dram[3]: 24.000000 24.000000 22.166666 22.166666 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 23.500000 23.500000 
dram[4]: 24.000000 24.000000 22.166666 22.166666 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 21.769230 21.769230 
dram[5]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 24.000000 24.000000 21.769230 21.769230 
dram[6]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 20.250000 20.250000 23.500000 23.500000 20.642857 22.230770 
dram[7]: 23.500000 23.500000 22.500000 22.500000 22.909090 22.909090 23.272728 23.272728 22.000000 22.000000 20.750000 20.750000 23.500000 23.500000 20.642857 20.642857 
dram[8]: 23.500000 23.500000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 22.000000 22.000000 20.750000 20.750000 23.500000 23.500000 20.642857 20.642857 
dram[9]: 24.000000 24.000000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 20.750000 20.750000 23.500000 23.500000 21.769230 20.214285 
dram[10]: 24.000000 24.000000 22.500000 22.500000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 20.416666 20.416666 24.000000 24.000000 21.769230 21.769230 
average row locality = 46642/2070 = 22.532368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      53504     26567     53090     25311     56216     25674     56733     25771     56544     26178     55564     27063     50920     25686     53263     26397
dram[1]:      53876     26633     53682     26030     56136     25172     56769     25772     56078     26178     55511     26951     51074     25714     52596     26489
dram[2]:      53785     25985     53828     26032     55749     25173     56875     25792     56099     26178     54728     26952     51350     25651     53216     26801
dram[3]:      53381     25948     53753     26030     55678     25172     56764     25793     56210     26178     54591     27157     51515     25700     53547     26801
dram[4]:      53528     25903     53804     25973     55541     25912     56503     25165     56920     26178     54611     27160     50844     25737     53401     26706
dram[5]:      53358     26146     53641     25240     56464     25914     56533     25164     56460     26178     54498     27158     51146     25782     53383     26762
dram[6]:      53711     26101     53255     25240     56655     25912     56615     25165     55981     26178     54661     27203     51623     26379     53408     26469
dram[7]:      53654     26206     53326     25240     55824     25914     57057     25165     56337     26966     54579     26522     51748     26426     53080     26470
dram[8]:      53431     26336     53760     25240     56041     25633     57191     25164     56912     26968     54407     26523     51751     26480     53027     26470
dram[9]:      53170     25858     54554     25192     55975     25634     56201     25164     56839     26736     54564     26522     51551     26350     52995     27051
dram[10]:      53296     25912     53900     25317     55966     25671     56461     25165     56711     26737     54508     26971     51490     25816     53809     27099
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784221 n_act=189 n_pre=173 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.007063
n_activity=69980 dram_eff=0.4846
bk0: 760a 4797696i bk1: 756a 4796917i bk2: 736a 4797868i bk3: 736a 4797141i bk4: 692a 4798244i bk5: 692a 4797582i bk6: 692a 4798286i bk7: 692a 4797570i bk8: 664a 4798169i bk9: 664a 4797513i bk10: 648a 4798186i bk11: 648a 4797529i bk12: 768a 4797498i bk13: 768a 4796814i bk14: 772a 4797574i bk15: 772a 4796759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00992161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784223 n_act=188 n_pre=172 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.007063
n_activity=69833 dram_eff=0.4856
bk0: 756a 4797688i bk1: 756a 4796982i bk2: 724a 4797951i bk3: 724a 4797221i bk4: 704a 4798024i bk5: 704a 4797465i bk6: 692a 4798223i bk7: 692a 4797593i bk8: 664a 4798215i bk9: 664a 4797506i bk10: 652a 4798249i bk11: 652a 4797557i bk12: 768a 4797555i bk13: 768a 4796823i bk14: 772a 4797563i bk15: 768a 4796830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00985663
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784231 n_act=186 n_pre=170 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.007061
n_activity=69962 dram_eff=0.4846
bk0: 768a 4797546i bk1: 768a 4796823i bk2: 724a 4798003i bk3: 724a 4797218i bk4: 704a 4798079i bk5: 704a 4797432i bk6: 692a 4798293i bk7: 692a 4797595i bk8: 664a 4798198i bk9: 664a 4797519i bk10: 652a 4798221i bk11: 652a 4797570i bk12: 768a 4797607i bk13: 768a 4796777i bk14: 756a 4797702i bk15: 756a 4796927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0097929
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784231 n_act=186 n_pre=170 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.007061
n_activity=69790 dram_eff=0.4858
bk0: 768a 4797575i bk1: 768a 4796780i bk2: 724a 4797999i bk3: 724a 4797244i bk4: 704a 4798086i bk5: 704a 4797483i bk6: 692a 4798324i bk7: 692a 4797589i bk8: 664a 4798230i bk9: 664a 4797513i bk10: 652a 4798076i bk11: 652a 4797579i bk12: 768a 4797490i bk13: 768a 4796835i bk14: 756a 4797752i bk15: 756a 4796888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00967232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784203 n_act=188 n_pre=172 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.007071
n_activity=69817 dram_eff=0.4863
bk0: 768a 4797533i bk1: 768a 4796871i bk2: 724a 4797996i bk3: 724a 4797236i bk4: 696a 4798183i bk5: 696a 4797537i bk6: 704a 4798007i bk7: 704a 4797476i bk8: 664a 4798203i bk9: 664a 4797476i bk10: 652a 4798164i bk11: 652a 4797556i bk12: 768a 4797582i bk13: 768a 4796860i bk14: 760a 4797755i bk15: 760a 4796880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00974771
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc03ec000, atomic=0 1 entries : 0x7fbc241c98f0 :  mf: uid=644069, sid21:w04, part=5, addr=0xc03ec000, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2807997), 

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03ec080, atomic=0 1 entries : 0x7fbc3c00ef60 :  mf: uid=644087, sid21:w04, part=5, addr=0xc03ec080, load , size=128, unknown  status = IN_PARTITION_DRAM (2807994), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784219 n_act=188 n_pre=172 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.007064
n_activity=70030 dram_eff=0.4844
bk0: 756a 4797738i bk1: 756a 4796916i bk2: 732a 4797802i bk3: 732a 4797166i bk4: 696a 4798153i bk5: 696a 4797511i bk6: 704a 4798050i bk7: 704a 4797468i bk8: 664a 4798264i bk9: 664a 4797513i bk10: 652a 4798259i bk11: 652a 4797507i bk12: 768a 4797647i bk13: 768a 4796858i bk14: 760a 4797673i bk15: 760a 4796957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00967169
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc03ec180, atomic=0 1 entries : 0x7fbc2417e070 :  mf: uid=644088, sid22:w04, part=6, addr=0xc03ec180, load , size=128, unknown  status = IN_PARTITION_DRAM (2807997), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784217 n_act=189 n_pre=173 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.007064
n_activity=70149 dram_eff=0.4835
bk0: 756a 4797693i bk1: 756a 4796895i bk2: 732a 4797877i bk3: 732a 4797155i bk4: 696a 4798228i bk5: 696a 4797550i bk6: 704a 4798172i bk7: 704a 4797436i bk8: 664a 4798235i bk9: 664a 4797554i bk10: 652a 4798231i bk11: 652a 4797554i bk12: 756a 4797763i bk13: 756a 4796935i bk14: 772a 4797486i bk15: 772a 4796751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00959276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03ecd80, atomic=0 1 entries : 0x7fbc2445d080 :  mf: uid=644083, sid24:w06, part=7, addr=0xc03ecd80, load , size=128, unknown  status = IN_PARTITION_DRAM (2807997), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784199 n_act=190 n_pre=174 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.007071
n_activity=70223 dram_eff=0.4835
bk0: 756a 4797756i bk1: 756a 4796916i bk2: 732a 4797876i bk3: 732a 4797149i bk4: 696a 4798230i bk5: 696a 4797565i bk6: 704a 4798103i bk7: 704a 4797472i bk8: 656a 4798256i bk9: 656a 4797601i bk10: 664a 4797984i bk11: 664a 4797430i bk12: 756a 4797716i bk13: 756a 4796922i bk14: 772a 4797562i bk15: 772a 4796699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00967731
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc03ec380, atomic=0 1 entries : 0x7fbc24298e20 :  mf: uid=644084, sid22:w05, part=8, addr=0xc03ec380, load , size=128, unknown  status = IN_PARTITION_DRAM (2807997), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784215 n_act=190 n_pre=174 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.007064
n_activity=70247 dram_eff=0.4829
bk0: 756a 4797792i bk1: 756a 4796939i bk2: 732a 4797903i bk3: 732a 4797156i bk4: 692a 4798129i bk5: 692a 4797633i bk6: 704a 4797996i bk7: 704a 4797463i bk8: 656a 4798334i bk9: 656a 4797612i bk10: 664a 4798090i bk11: 664a 4797368i bk12: 756a 4797809i bk13: 756a 4796943i bk14: 772a 4797603i bk15: 772a 4796727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00959942
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ec480, atomic=0 1 entries : 0x7fbc2fb54870 :  mf: uid=644079, sid21:w06, part=9, addr=0xc03ec480, load , size=128, unknown  status = IN_PARTITION_DRAM (2807994), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784225 n_act=189 n_pre=173 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.007061
n_activity=70021 dram_eff=0.4842
bk0: 768a 4797480i bk1: 768a 4796835i bk2: 732a 4797855i bk3: 732a 4797122i bk4: 692a 4798196i bk5: 692a 4797569i bk6: 704a 4798038i bk7: 704a 4797513i bk8: 652a 4798329i bk9: 652a 4797630i bk10: 664a 4798047i bk11: 664a 4797438i bk12: 756a 4797769i bk13: 756a 4796898i bk14: 760a 4797678i bk15: 760a 4796902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00964524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4801539 n_nop=4784211 n_act=188 n_pre=172 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.007068
n_activity=70111 dram_eff=0.484
bk0: 768a 4797541i bk1: 768a 4796816i bk2: 732a 4797846i bk3: 732a 4797198i bk4: 692a 4798251i bk5: 692a 4797585i bk6: 704a 4798123i bk7: 704a 4797493i bk8: 652a 4798343i bk9: 652a 4797627i bk10: 656a 4798172i bk11: 656a 4797505i bk12: 768a 4797519i bk13: 768a 4796827i bk14: 760a 4797699i bk15: 760a 4796849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00965086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 1068
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.56305
	minimum = 6
	maximum = 60
Network latency average = 8.9482
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 7.96368
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000363579
	minimum = 0.000288107 (at node 0)
	maximum = 0.00043042 (at node 3)
Accepted packet rate average = 0.000363579
	minimum = 0.000288107 (at node 0)
	maximum = 0.00043042 (at node 3)
Injected flit rate average = 0.00100281
	minimum = 0.000659358 (at node 0)
	maximum = 0.00135526 (at node 28)
Accepted flit rate average= 0.00100281
	minimum = 0.000929676 (at node 0)
	maximum = 0.00138601 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.56305 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 8.9482 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 7.96368 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000363579 (1 samples)
	minimum = 0.000288107 (1 samples)
	maximum = 0.00043042 (1 samples)
Accepted packet rate average = 0.000363579 (1 samples)
	minimum = 0.000288107 (1 samples)
	maximum = 0.00043042 (1 samples)
Injected flit rate average = 0.00100281 (1 samples)
	minimum = 0.000659358 (1 samples)
	maximum = 0.00135526 (1 samples)
Accepted flit rate average = 0.00100281 (1 samples)
	minimum = 0.000929676 (1 samples)
	maximum = 0.00138601 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 56 min, 42 sec (7002 sec)
gpgpu_simulation_rate = 4120 (inst/sec)
gpgpu_simulation_rate = 401 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 85000
gpu_sim_insn = 28848876
gpu_ipc =     339.3985
gpu_tot_sim_cycle = 3115148
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      18.5217
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 679
partiton_reqs_in_parallel = 1870000
partiton_reqs_in_parallel_total    = 56888656
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      18.8622
partiton_reqs_in_parallel_util = 1870000
partiton_reqs_in_parallel_util_total    = 56888656
gpu_sim_cycle_parition_util = 85000
gpu_tot_sim_cycle_parition_util    = 2585848
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =      51.8569 GB/Sec
L2_BW_total  =       2.8453 GB/Sec
gpu_total_sim_rate=7992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1156016
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9676, 9363, 9317, 9627, 9670, 9351, 9311, 9630, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 18971
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17515
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51622	W0_Idle:3264444	W0_Scoreboard:142758335	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 87 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 20361 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 3115147 
mrq_lat_table:48924 	8633 	2135 	13919 	10100 	2117 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48790 	19398 	0 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	50996 	448 	16 	0 	17203 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51949 	10786 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	19656 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1279 	30 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  3.441558  3.520000  3.513889  3.458904  3.457747  3.450704  3.775000  3.921739  3.462121  3.436090  3.223776  3.128378  4.119658  3.816000  3.818841  3.650350 
dram[1]:  3.567568  3.406452  3.642336  3.681482  3.421769  3.337748  3.655738  3.568000  3.648000  3.677419  3.477273  3.530769  4.050420  3.666667  3.520270  3.483222 
dram[2]:  3.512987  3.402516  3.397260  3.430556  3.442177  3.542253  3.672131  3.708333  3.333333  3.262411  3.226950  3.234043  4.127119  3.887097  3.721429  3.659575 
dram[3]:  3.474359  3.512987  3.591241  3.610294  3.302632  3.272727  3.515873  3.577236  3.696000  3.666667  3.269504  3.232394  3.910569  3.681818  3.759124  3.569444 
dram[4]:  3.500000  3.325153  3.521429  3.433566  3.492958  3.471831  3.500000  3.629921  3.367647  3.357664  3.566929  3.446970  4.050000  3.926829  3.716312  3.533784 
dram[5]:  3.493421  3.533333  3.595745  3.588652  3.271523  3.212903  3.691057  3.798319  3.570312  3.542636  3.255319  3.280576  3.942149  3.713178  3.676056  3.463576 
dram[6]:  3.460526  3.348101  3.642857  3.552448  3.383562  3.400000  3.593750  3.693548  3.431818  3.362963  3.462121  3.328467  4.130435  4.025641  3.614865  3.560000 
dram[7]:  3.536913  3.450980  3.469388  3.452703  3.324324  3.295302  3.672000  3.737705  3.519380  3.546875  3.333333  3.277778  4.180180  3.714286  3.774648  3.671233 
dram[8]:  3.480000  3.480000  3.657143  3.729927  3.280000  3.326531  3.593750  3.626984  3.604839  3.563492  3.385714  3.423358  4.151786  3.966102  3.477124  3.403846 
dram[9]:  3.448718  3.420382  3.580420  3.459460  3.540146  3.394366  3.806723  3.863248  3.402985  3.534884  3.319149  3.146667  4.169643  3.714286  3.917910  3.859259 
dram[10]:  3.581081  3.557047  3.559441  3.602837  3.333333  3.304054  3.559055  3.672131  3.603175  3.362963  3.426471  3.355072  4.068376  3.779528  3.506757  3.303797 
average row locality = 85849/24210 = 3.546014
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       349       347       329       329       329       328       303       302       301       301       308       310       316       312       349       346 
dram[1]:       348       348       329       327       335       335       299       299       300       300       308       308       316       317       345       344 
dram[2]:       354       354       324       323       337       335       300       298       303       304       304       305       319       316       346       343 
dram[3]:       356       355       324       323       335       336       297       295       305       305       309       307       315       318       341       340 
dram[4]:       352       355       326       324       332       330       307       306       302       304       303       304       320       317       348       347 
dram[5]:       351       350       331       332       331       333       301       299       303       303       308       305       311       313       347       347 
dram[6]:       346       349       335       332       330       329       305       303       300       301       307       306       313       309       354       353 
dram[7]:       348       349       333       336       330       328       304       302       302       302       313       314       304       307       354       353 
dram[8]:       344       344       336       335       330       328       305       302       296       298       317       313       307       308       352       351 
dram[9]:       353       352       334       335       326       323       301       300       303       303       311       315       308       309       349       346 
dram[10]:       346       346       334       334       329       328       299       297       302       302       313       311       313       315       345       347 
total reads: 56831
bank skew: 356/295 = 1.21
chip skew: 5179/5158 = 1.00
number of total write accesses:
dram[0]:       181       181       177       176       162       162       150       149       156       156       153       153       166       165       178       176 
dram[1]:       180       180       170       170       168       169       147       147       156       156       151       151       166       167       176       175 
dram[2]:       187       187       172       171       169       168       148       147       157       156       151       151       168       166       175       173 
dram[3]:       186       186       168       168       167       168       146       145       157       157       152       152       166       168       174       174 
dram[4]:       187       187       167       167       164       163       155       155       156       156       150       151       166       166       176       176 
dram[5]:       180       180       176       174       163       165       153       153       154       154       151       151       166       166       175       176 
dram[6]:       180       180       175       176       164       164       155       155       153       153       150       150       162       162       181       181 
dram[7]:       179       179       177       175       162       163       155       154       152       152       157       158       160       161       182       183 
dram[8]:       178       178       176       176       162       161       155       155       151       151       157       156       158       160       180       180 
dram[9]:       185       185       178       177       159       159       152       152       153       153       157       157       159       159       176       175 
dram[10]:       184       184       175       174       161       161       153       151       152       152       153       152       163       165       174       175 
total reads: 29018
bank skew: 187/145 = 1.29
chip skew: 2649/2629 = 1.01
average mf latency per bank:
dram[0]:      28716     14299     28787     13743     28898     13212     31450     14391     30888     14202     30183     14260     30573     15617     29355     14724
dram[1]:      28921     14336     28860     14042     28855     12898     31961     14554     30721     14233     30317     14382     30663     15409     29323     14810
dram[2]:      28778     13943     29115     14129     28487     12924     31880     14595     30473     14110     30211     14478     30513     15435     28950     14757
dram[3]:      28511     13923     29308     14222     28671     12899     32177     14763     30394     14050     29727     14492     30992     15337     29467     14815
dram[4]:      28749     13874     29289     14195     28489     13366     31451     14080     31040     14110     30251     14620     30277     15455     28986     14560
dram[5]:      28482     14021     28812     13579     29069     13236     32020     14358     30861     14203     29803     14587     31028     15609     29088     14592
dram[6]:      28940     14026     28449     13526     29161     13357     31648     14171     30879     14296     30019     14613     30793     15901     28997     14434
dram[7]:      28857     14106     28477     13447     28856     13412     31964     14234     30494     14484     29853     14106     31597     16032     28766     14381
dram[8]:      29013     14339     28603     13447     28737     13217     31969     14202     31228     14647     29517     14196     31533     16064     28953     14516
dram[9]:      28609     13978     29011     13395     29116     13408     31903     14358     30519     14240     29983     14106     31278     15988     28712     14803
dram[10]:      29109     14191     28848     13567     28816     13236     32120     14486     30586     14306     29591     14386     31302     15599     29487     14802
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923800 n_act=2193 n_pre=2177 n_req=7800 n_rd=20636 n_write=10564 bw_util=0.01258
n_activity=149150 dram_eff=0.4184
bk0: 1396a 4948909i bk1: 1388a 4947727i bk2: 1316a 4949188i bk3: 1316a 4948573i bk4: 1316a 4949569i bk5: 1312a 4948891i bk6: 1212a 4950585i bk7: 1208a 4950080i bk8: 1204a 4950145i bk9: 1204a 4949639i bk10: 1232a 4949958i bk11: 1240a 4949321i bk12: 1264a 4950156i bk13: 1248a 4949440i bk14: 1396a 4949136i bk15: 1384a 4948616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0173195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923880 n_act=2179 n_pre=2163 n_req=7787 n_rd=20632 n_write=10516 bw_util=0.01256
n_activity=147429 dram_eff=0.4225
bk0: 1392a 4948737i bk1: 1392a 4947805i bk2: 1316a 4949415i bk3: 1308a 4948761i bk4: 1340a 4948877i bk5: 1340a 4948380i bk6: 1196a 4950831i bk7: 1196a 4949706i bk8: 1200a 4950215i bk9: 1200a 4949616i bk10: 1232a 4949878i bk11: 1232a 4949460i bk12: 1264a 4950059i bk13: 1268a 4949005i bk14: 1380a 4949193i bk15: 1376a 4948500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0172357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923706 n_act=2218 n_pre=2202 n_req=7811 n_rd=20660 n_write=10584 bw_util=0.0126
n_activity=148419 dram_eff=0.421
bk0: 1416a 4948478i bk1: 1416a 4947660i bk2: 1296a 4949445i bk3: 1292a 4948704i bk4: 1348a 4949295i bk5: 1340a 4948813i bk6: 1200a 4950749i bk7: 1192a 4950060i bk8: 1212a 4950179i bk9: 1216a 4949317i bk10: 1216a 4950083i bk11: 1220a 4949333i bk12: 1276a 4949828i bk13: 1264a 4949328i bk14: 1384a 4949164i bk15: 1372a 4948343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0171268
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923790 n_act=2208 n_pre=2192 n_req=7795 n_rd=20644 n_write=10536 bw_util=0.01257
n_activity=147851 dram_eff=0.4218
bk0: 1424a 4948049i bk1: 1420a 4947832i bk2: 1296a 4949533i bk3: 1292a 4948600i bk4: 1340a 4948946i bk5: 1344a 4948320i bk6: 1188a 4950422i bk7: 1180a 4949942i bk8: 1220a 4950190i bk9: 1220a 4949664i bk10: 1236a 4949613i bk11: 1228a 4949162i bk12: 1260a 4949847i bk13: 1272a 4949028i bk14: 1364a 4949135i bk15: 1360a 4948450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0173693
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923696 n_act=2207 n_pre=2191 n_req=7819 n_rd=20708 n_write=10568 bw_util=0.01261
n_activity=147645 dram_eff=0.4237
bk0: 1408a 4948250i bk1: 1420a 4947584i bk2: 1304a 4949380i bk3: 1296a 4948585i bk4: 1328a 4949291i bk5: 1320a 4948783i bk6: 1228a 4949915i bk7: 1224a 4949496i bk8: 1208a 4950209i bk9: 1216a 4949392i bk10: 1212a 4950082i bk11: 1216a 4949390i bk12: 1280a 4950062i bk13: 1268a 4949346i bk14: 1392a 4949191i bk15: 1388a 4948141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0172986
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7fbc3c2222d0 :  mf: uid=1285510, sid13:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3115147), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923756 n_act=2212 n_pre=2196 n_req=7802 n_rd=20658 n_write=10548 bw_util=0.01258
n_activity=148191 dram_eff=0.4212
bk0: 1404a 4948733i bk1: 1400a 4948355i bk2: 1324a 4949213i bk3: 1328a 4948549i bk4: 1324a 4949215i bk5: 1330a 4948285i bk6: 1204a 4950265i bk7: 1196a 4949800i bk8: 1212a 4950575i bk9: 1212a 4949598i bk10: 1232a 4949948i bk11: 1220a 4949291i bk12: 1244a 4950267i bk13: 1252a 4949336i bk14: 1388a 4948958i bk15: 1388a 4948381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0170475
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923730 n_act=2202 n_pre=2186 n_req=7813 n_rd=20688 n_write=10564 bw_util=0.0126
n_activity=147735 dram_eff=0.4231
bk0: 1384a 4948798i bk1: 1396a 4947922i bk2: 1340a 4949130i bk3: 1328a 4948293i bk4: 1320a 4949493i bk5: 1316a 4948752i bk6: 1220a 4950170i bk7: 1212a 4949573i bk8: 1200a 4950402i bk9: 1204a 4949580i bk10: 1228a 4950108i bk11: 1224a 4949355i bk12: 1252a 4950479i bk13: 1236a 4949813i bk14: 1416a 4948851i bk15: 1412a 4947966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0168294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923658 n_act=2208 n_pre=2192 n_req=7828 n_rd=20716 n_write=10596 bw_util=0.01263
n_activity=148335 dram_eff=0.4222
bk0: 1392a 4948597i bk1: 1396a 4947770i bk2: 1332a 4949130i bk3: 1344a 4948331i bk4: 1320a 4949421i bk5: 1312a 4948750i bk6: 1216a 4950321i bk7: 1208a 4949778i bk8: 1208a 4950331i bk9: 1208a 4949759i bk10: 1252a 4949548i bk11: 1256a 4948801i bk12: 1216a 4950685i bk13: 1228a 4949537i bk14: 1416a 4948801i bk15: 1412a 4948071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0172334
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923798 n_act=2194 n_pre=2178 n_req=7800 n_rd=20664 n_write=10536 bw_util=0.01258
n_activity=148016 dram_eff=0.4216
bk0: 1376a 4948762i bk1: 1376a 4948106i bk2: 1344a 4949037i bk3: 1340a 4948478i bk4: 1320a 4949181i bk5: 1312a 4948949i bk6: 1220a 4950108i bk7: 1208a 4949804i bk8: 1184a 4950433i bk9: 1192a 4949878i bk10: 1268a 4949694i bk11: 1252a 4949120i bk12: 1228a 4950552i bk13: 1232a 4949803i bk14: 1408a 4948859i bk15: 1404a 4947678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0168636
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc01ef880, atomic=0 1 entries : 0x7fbc3c398ad0 :  mf: uid=1285507, sid15:w08, part=9, addr=0xc01ef880, load , size=128, unknown  status = IN_PARTITION_DRAM (3115143), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923810 n_act=2180 n_pre=2164 n_req=7804 n_rd=20672 n_write=10544 bw_util=0.01259
n_activity=148348 dram_eff=0.4208
bk0: 1412a 4948235i bk1: 1408a 4947558i bk2: 1336a 4949013i bk3: 1340a 4948105i bk4: 1304a 4949879i bk5: 1292a 4949247i bk6: 1204a 4950441i bk7: 1200a 4949919i bk8: 1212a 4950457i bk9: 1212a 4949656i bk10: 1244a 4949865i bk11: 1260a 4949015i bk12: 1232a 4950795i bk13: 1236a 4949464i bk14: 1396a 4949450i bk15: 1384a 4948748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0169225
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4959370 n_nop=4923806 n_act=2210 n_pre=2194 n_req=7790 n_rd=20644 n_write=10516 bw_util=0.01257
n_activity=146283 dram_eff=0.426
bk0: 1384a 4948536i bk1: 1384a 4947885i bk2: 1336a 4949197i bk3: 1336a 4948589i bk4: 1316a 4949351i bk5: 1312a 4948549i bk6: 1196a 4950506i bk7: 1188a 4949921i bk8: 1208a 4950342i bk9: 1208a 4949436i bk10: 1252a 4949717i bk11: 1244a 4949329i bk12: 1252a 4950025i bk13: 1260a 4949195i bk14: 1380a 4948974i bk15: 1388a 4948236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0169276

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2584, Miss_rate = 0.603, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2575, Miss_rate = 0.606, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2580, Miss_rate = 0.606, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2578, Miss_rate = 0.610, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2587, Miss_rate = 0.612, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2578, Miss_rate = 0.610, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2582, Miss_rate = 0.611, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2579, Miss_rate = 0.610, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2590, Miss_rate = 0.608, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2587, Miss_rate = 0.608, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2583, Miss_rate = 0.607, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2582, Miss_rate = 0.607, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2590, Miss_rate = 0.609, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2582, Miss_rate = 0.607, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2588, Miss_rate = 0.608, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2591, Miss_rate = 0.608, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2587, Miss_rate = 0.608, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2579, Miss_rate = 0.606, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2585, Miss_rate = 0.608, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2583, Miss_rate = 0.607, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2581, Miss_rate = 0.606, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2580, Miss_rate = 0.606, Pending_hits = 109, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 56831
L2_total_cache_miss_rate = 0.6077
L2_total_cache_pending_hits = 2384
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.35088
	minimum = 6
	maximum = 36
Network latency average = 8.24995
	minimum = 6
	maximum = 36
Slowest packet = 124695
Flit latency average = 6.63256
	minimum = 6
	maximum = 32
Slowest flit = 331520
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0109422
	minimum = 0.00865887 (at node 0)
	maximum = 0.0129883 (at node 11)
Accepted packet rate average = 0.0109422
	minimum = 0.00865887 (at node 0)
	maximum = 0.0129883 (at node 11)
Injected flit rate average = 0.0301583
	minimum = 0.0199531 (at node 0)
	maximum = 0.0399767 (at node 42)
Accepted flit rate average= 0.0301583
	minimum = 0.0277649 (at node 0)
	maximum = 0.0416473 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.95697 (2 samples)
	minimum = 6 (2 samples)
	maximum = 48 (2 samples)
Network latency average = 8.59907 (2 samples)
	minimum = 6 (2 samples)
	maximum = 48 (2 samples)
Flit latency average = 7.29812 (2 samples)
	minimum = 6 (2 samples)
	maximum = 46 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00565288 (2 samples)
	minimum = 0.00447349 (2 samples)
	maximum = 0.00670937 (2 samples)
Accepted packet rate average = 0.00565288 (2 samples)
	minimum = 0.00447349 (2 samples)
	maximum = 0.00670937 (2 samples)
Injected flit rate average = 0.0155806 (2 samples)
	minimum = 0.0103062 (2 samples)
	maximum = 0.020666 (2 samples)
Accepted flit rate average = 0.0155806 (2 samples)
	minimum = 0.0143473 (2 samples)
	maximum = 0.0215167 (2 samples)
Injected packet size average = 2.75621 (2 samples)
Accepted packet size average = 2.75621 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 19 sec (7219 sec)
gpgpu_simulation_rate = 7992 (inst/sec)
gpgpu_simulation_rate = 431 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 40778
gpu_sim_insn = 28848876
gpu_ipc =     707.4618
gpu_tot_sim_cycle = 3378076
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      25.6201
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 1285
partiton_reqs_in_parallel = 897111
partiton_reqs_in_parallel_total    = 58758656
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      17.6597
partiton_reqs_in_parallel_util = 897111
partiton_reqs_in_parallel_util_total    = 58758656
gpu_sim_cycle_parition_util = 40778
gpu_tot_sim_cycle_parition_util    = 2670848
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     108.0935 GB/Sec
L2_BW_total  =       3.9286 GB/Sec
gpu_total_sim_rate=11716

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1735244
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14503, 14011, 13964, 14439, 14497, 14001, 13958, 14433, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 19039
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17559
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81341	W0_Idle:3278909	W0_Scoreboard:144013895	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 393 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 13658 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 3378075 
mrq_lat_table:70607 	12217 	4292 	18385 	15330 	5917 	1277 	341 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76427 	38198 	67 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	79117 	1291 	17 	0 	34739 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78181 	15873 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	34776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1341 	48 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  4.110526  4.233696  4.276836  4.136612  4.156977  4.181286  4.729167  4.892087  4.253165  4.213837  3.888889  3.789773  5.105960  4.734568  4.480226  4.093750 
dram[1]:  4.227027  4.051814  4.411765  4.458333  4.224138  4.175141  4.493333  4.370130  4.533784  4.453333  4.085366  4.234177  5.125828  4.622755  4.098445  4.010204 
dram[2]:  4.178010  4.113402  4.204545  4.163842  4.335294  4.349113  4.483444  4.536913  4.161491  4.030120  3.928994  3.952381  5.166667  4.765432  4.434286  4.281768 
dram[3]:  4.086735  4.171875  4.162921  4.283237  4.128491  4.032787  4.326923  4.307693  4.453948  4.418301  4.134969  4.128834  4.910828  4.662651  4.450867  4.232044 
dram[4]:  4.178010  4.040404  4.138889  4.054645  4.222222  4.197674  4.411392  4.622517  4.123457  4.018072  4.337662  4.267516  5.065360  4.837500  4.442529  4.139785 
dram[5]:  4.213904  4.282609  4.308571  4.258427  4.044944  3.988950  4.662162  4.712329  4.299363  4.265823  3.988095  4.042424  4.916667  4.604790  4.318436  4.057895 
dram[6]:  4.083770  3.969543  4.331429  4.252809  4.085227  4.120690  4.565790  4.606667  4.091464  4.005988  4.135802  4.078788  5.129251  4.980133  4.370166  4.196808 
dram[7]:  4.243243  4.142105  4.160221  4.131147  4.090909  3.988889  4.559210  4.582781  4.282051  4.303226  4.113772  4.089286  5.144827  4.675000  4.480226  4.288043 
dram[8]:  4.244565  4.188172  4.348571  4.424418  4.039773  4.011300  4.512987  4.546052  4.439189  4.337749  4.076470  4.233129  4.844156  4.770700  4.147368  3.930000 
dram[9]:  4.204188  4.204188  4.289773  4.059460  4.265060  4.122807  4.675676  4.732877  4.150000  4.300653  4.053255  3.937143  5.067567  4.652174  4.615385  4.318436 
dram[10]:  4.373626  4.239362  4.240223  4.170330  4.080460  4.051429  4.401274  4.526316  4.370861  4.086957  4.126506  4.164634  4.891720  4.616766  4.020942  3.830846 
average row locality = 128393/29839 = 4.302859
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       507       505       491       489       477       476       457       456       442       439       439       441       500       496       516       509 
dram[1]:       508       508       492       489       488       490       451       450       440       438       443       442       502       501       512       508 
dram[2]:       515       515       483       480       490       488       453       452       441       440       437       437       503       500       508       505 
dram[3]:       518       518       484       482       490       490       450       447       446       445       447       446       499       502       502       499 
dram[4]:       515       517       486       483       481       480       463       463       439       438       441       443       504       502       507       504 
dram[5]:       515       515       491       492       480       482       456       454       444       442       444       442       495       497       506       504 
dram[6]:       508       510       494       492       479       477       461       458       439       437       443       445       493       490       514       511 
dram[7]:       512       514       491       493       479       477       460       459       442       440       451       451       484       486       515       511 
dram[8]:       508       506       497       496       476       474       462       458       432       431       456       453       485       487       511       508 
dram[9]:       519       519       492       489       472       469       458       457       440       435       449       453       488       487       511       504 
dram[10]:       512       513       495       493       475       473       457       454       435       434       454       452       497       499       501       502 
total reads: 84183
bank skew: 519/431 = 1.20
chip skew: 7666/7640 = 1.00
number of total write accesses:
dram[0]:       274       274       266       268       238       239       224       224       230       231       226       226       271       271       277       277 
dram[1]:       274       274       258       260       247       249       223       223       231       230       227       227       272       271       279       278 
dram[2]:       283       283       257       257       247       247       224       224       229       229       227       227       272       272       268       270 
dram[3]:       283       283       257       259       249       248       225       225       231       231       227       227       272       272       268       267 
dram[4]:       283       283       259       259       241       242       234       235       229       229       227       227       271       272       266       266 
dram[5]:       273       273       263       266       240       240       234       234       231       232       226       225       272       272       267       267 
dram[6]:       272       272       264       265       240       240       233       233       232       232       227       228       261       262       277       278 
dram[7]:       273       273       262       263       241       241       233       233       226       227       236       236       262       262       278       278 
dram[8]:       273       273       264       265       235       236       233       233       225       224       237       237       261       262       277       278 
dram[9]:       284       284       263       263       236       236       234       234       224       223       236       236       262       262       269       269 
dram[10]:       284       284       264       266       235       236       234       234       225       224       231       231       271       272       267       268 
total reads: 44211
bank skew: 284/223 = 1.27
chip skew: 4026/4013 = 1.00
average mf latency per bank:
dram[0]:      19587      9767     19345      9245     19946      9133     21025      9623     21109      9765     21022      9973     19219      9793     19610      9855
dram[1]:      19628      9755     19304      9395     19849      8872     21253      9725     20979      9793     20870      9944     19201      9741     19416      9855
dram[2]:      19611      9527     19617      9548     19659      8921     21202      9687     21024      9779     20801     10017     19280      9716     19539      9902
dram[3]:      19393      9479     19562      9502     19577      8885     21222      9746     20843      9679     20433      9960     19440      9710     19811     10018
dram[4]:      19519      9475     19484      9471     19672      9203     20951      9378     21383      9808     20614     10004     19092      9724     19751      9965
dram[5]:      19294      9506     19476      9143     20045      9206     21173      9512     20996      9707     20518     10048     19403      9803     19743      9974
dram[6]:      19617      9563     19243      9155     20138      9261     21082      9472     20949      9778     20575      9977     19505     10039     19713      9845
dram[7]:      19474      9540     19390      9168     19819      9249     21276      9460     20827      9936     20522      9767     19760     10111     19544      9844
dram[8]:      19492      9685     19347      9107     19988      9180     21264      9472     21348     10118     20288      9724     19762     10117     19648      9882
dram[9]:      19269      9424     19776      9197     20047      9245     20990      9472     21059      9944     20585      9738     19583     10070     19425     10053
dram[10]:      19483      9512     19448      9158     19988      9206     21116      9512     21140      9947     20230      9828     19507      9792     20027     10110
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4983065 n_act=2707 n_pre=2691 n_req=11656 n_rd=30560 n_write=16064 bw_util=0.01852
n_activity=204164 dram_eff=0.4567
bk0: 2028a 5018522i bk1: 2020a 5017645i bk2: 1964a 5019125i bk3: 1956a 5018883i bk4: 1908a 5019941i bk5: 1904a 5019202i bk6: 1828a 5021223i bk7: 1824a 5020176i bk8: 1768a 5020968i bk9: 1756a 5020241i bk10: 1756a 5021316i bk11: 1764a 5020431i bk12: 2000a 5019221i bk13: 1984a 5017987i bk14: 2064a 5018174i bk15: 2036a 5017543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0349055
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4982967 n_act=2698 n_pre=2682 n_req=11685 n_rd=30648 n_write=16092 bw_util=0.01857
n_activity=202799 dram_eff=0.4609
bk0: 2032a 5018074i bk1: 2032a 5017684i bk2: 1968a 5019210i bk3: 1956a 5018517i bk4: 1952a 5018993i bk5: 1960a 5018587i bk6: 1804a 5021495i bk7: 1800a 5020209i bk8: 1760a 5020983i bk9: 1752a 5020028i bk10: 1772a 5020409i bk11: 1768a 5019951i bk12: 2008a 5019105i bk13: 2004a 5017770i bk14: 2048a 5018538i bk15: 2032a 5017776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0339142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4983036 n_act=2709 n_pre=2693 n_req=11663 n_rd=30588 n_write=16061 bw_util=0.01853
n_activity=203500 dram_eff=0.4585
bk0: 2060a 5018170i bk1: 2060a 5017723i bk2: 1932a 5020013i bk3: 1920a 5019188i bk4: 1960a 5019631i bk5: 1952a 5019036i bk6: 1812a 5021038i bk7: 1808a 5020348i bk8: 1764a 5021040i bk9: 1760a 5020156i bk10: 1748a 5021079i bk11: 1748a 5020240i bk12: 2012a 5018746i bk13: 2000a 5018060i bk14: 2032a 5018633i bk15: 2020a 5017547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0346747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4982905 n_act=2721 n_pre=2705 n_req=11689 n_rd=30660 n_write=16096 bw_util=0.01857
n_activity=202690 dram_eff=0.4614
bk0: 2072a 5017585i bk1: 2072a 5017354i bk2: 1936a 5019554i bk3: 1928a 5018249i bk4: 1960a 5019158i bk5: 1960a 5018597i bk6: 1800a 5020688i bk7: 1788a 5019992i bk8: 1784a 5021117i bk9: 1780a 5020382i bk10: 1788a 5020338i bk11: 1784a 5019662i bk12: 1996a 5019045i bk13: 2008a 5017757i bk14: 2008a 5018863i bk15: 1996a 5018206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0348854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4982915 n_act=2716 n_pre=2700 n_req=11689 n_rd=30664 n_write=16092 bw_util=0.01857
n_activity=203043 dram_eff=0.4606
bk0: 2060a 5017813i bk1: 2068a 5017692i bk2: 1944a 5019016i bk3: 1932a 5018505i bk4: 1924a 5019512i bk5: 1920a 5019523i bk6: 1852a 5020480i bk7: 1852a 5019960i bk8: 1756a 5021443i bk9: 1752a 5020088i bk10: 1764a 5020882i bk11: 1772a 5020208i bk12: 2016a 5018923i bk13: 2008a 5017652i bk14: 2028a 5019061i bk15: 2016a 5017938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0344393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4982973 n_act=2717 n_pre=2701 n_req=11674 n_rd=30636 n_write=16060 bw_util=0.01855
n_activity=203634 dram_eff=0.4586
bk0: 2060a 5018439i bk1: 2060a 5018382i bk2: 1964a 5019651i bk3: 1968a 5018344i bk4: 1920a 5019891i bk5: 1928a 5019104i bk6: 1824a 5020637i bk7: 1816a 5020152i bk8: 1776a 5021096i bk9: 1768a 5019886i bk10: 1776a 5020599i bk11: 1768a 5020040i bk12: 1980a 5019493i bk13: 1988a 5018293i bk14: 2024a 5018671i bk15: 2016a 5018270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0342133
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4982999 n_act=2718 n_pre=2702 n_req=11667 n_rd=30604 n_write=16064 bw_util=0.01854
n_activity=202845 dram_eff=0.4601
bk0: 2032a 5018751i bk1: 2040a 5018134i bk2: 1976a 5018849i bk3: 1968a 5018242i bk4: 1916a 5019569i bk5: 1908a 5019348i bk6: 1844a 5020555i bk7: 1832a 5019978i bk8: 1756a 5020784i bk9: 1748a 5020218i bk10: 1772a 5020987i bk11: 1780a 5020125i bk12: 1972a 5019752i bk13: 1960a 5018989i bk14: 2056a 5018684i bk15: 2044a 5017195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0342681
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4982927 n_act=2710 n_pre=2694 n_req=11689 n_rd=30660 n_write=16096 bw_util=0.01857
n_activity=202976 dram_eff=0.4607
bk0: 2048a 5018138i bk1: 2056a 5017364i bk2: 1964a 5019499i bk3: 1972a 5018508i bk4: 1916a 5019897i bk5: 1908a 5019105i bk6: 1840a 5020956i bk7: 1836a 5019711i bk8: 1768a 5020866i bk9: 1760a 5020308i bk10: 1804a 5020379i bk11: 1804a 5019600i bk12: 1936a 5019697i bk13: 1944a 5018807i bk14: 2060a 5018303i bk15: 2044a 5017559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0345658
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4983073 n_act=2709 n_pre=2693 n_req=11653 n_rd=30560 n_write=16052 bw_util=0.01851
n_activity=203009 dram_eff=0.4592
bk0: 2032a 5018637i bk1: 2024a 5017842i bk2: 1988a 5018588i bk3: 1984a 5018790i bk4: 1904a 5019830i bk5: 1896a 5019265i bk6: 1848a 5020646i bk7: 1832a 5020436i bk8: 1728a 5021464i bk9: 1724a 5020587i bk10: 1824a 5020287i bk11: 1812a 5019662i bk12: 1940a 5019638i bk13: 1948a 5018647i bk14: 2044a 5018334i bk15: 2032a 5017153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0348788
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc24c69020 :  mf: uid=1928226, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3378075), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4983105 n_act=2688 n_pre=2672 n_req=11657 n_rd=30566 n_write=16056 bw_util=0.01852
n_activity=203235 dram_eff=0.4588
bk0: 2076a 5017817i bk1: 2076a 5017430i bk2: 1968a 5019319i bk3: 1954a 5018309i bk4: 1888a 5020451i bk5: 1876a 5019715i bk6: 1832a 5020738i bk7: 1828a 5019618i bk8: 1760a 5020992i bk9: 1740a 5020641i bk10: 1796a 5020539i bk11: 1812a 5020146i bk12: 1952a 5019893i bk13: 1948a 5018422i bk14: 2044a 5019001i bk15: 2016a 5018235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0334828
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5035087 n_nop=4982921 n_act=2747 n_pre=2731 n_req=11672 n_rd=30584 n_write=16104 bw_util=0.01855
n_activity=201856 dram_eff=0.4626
bk0: 2048a 5018425i bk1: 2052a 5017803i bk2: 1980a 5018950i bk3: 1972a 5017953i bk4: 1900a 5020075i bk5: 1892a 5019018i bk6: 1828a 5020893i bk7: 1816a 5020410i bk8: 1740a 5021658i bk9: 1736a 5020143i bk10: 1816a 5020458i bk11: 1808a 5019834i bk12: 1988a 5018603i bk13: 1996a 5017875i bk14: 2004a 5018892i bk15: 2008a 5018143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0340828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 3829, Miss_rate = 0.599, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 3811, Miss_rate = 0.599, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 3836, Miss_rate = 0.602, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 3826, Miss_rate = 0.603, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 3830, Miss_rate = 0.604, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 3817, Miss_rate = 0.602, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 3836, Miss_rate = 0.605, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 3829, Miss_rate = 0.604, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 3836, Miss_rate = 0.602, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 3830, Miss_rate = 0.601, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 3831, Miss_rate = 0.601, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 3828, Miss_rate = 0.601, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 3831, Miss_rate = 0.602, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 3820, Miss_rate = 0.600, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 3834, Miss_rate = 0.601, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 3831, Miss_rate = 0.601, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 3827, Miss_rate = 0.601, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 3813, Miss_rate = 0.599, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 3829, Miss_rate = 0.602, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 3813, Miss_rate = 0.599, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 3826, Miss_rate = 0.600, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 3820, Miss_rate = 0.599, Pending_hits = 296, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 84183
L2_total_cache_miss_rate = 0.6012
L2_total_cache_pending_hits = 4419
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60556
	minimum = 6
	maximum = 46
Network latency average = 8.44632
	minimum = 6
	maximum = 41
Slowest packet = 187696
Flit latency average = 6.89804
	minimum = 6
	maximum = 37
Slowest flit = 549853
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0228089
	minimum = 0.0180494 (at node 0)
	maximum = 0.0270741 (at node 19)
Accepted packet rate average = 0.0228089
	minimum = 0.0180494 (at node 0)
	maximum = 0.0270741 (at node 19)
Injected flit rate average = 0.0628649
	minimum = 0.0415921 (at node 0)
	maximum = 0.0833313 (at node 42)
Accepted flit rate average= 0.0628649
	minimum = 0.0578758 (at node 0)
	maximum = 0.0868136 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.83983 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.3333 (3 samples)
Network latency average = 8.54815 (3 samples)
	minimum = 6 (3 samples)
	maximum = 45.6667 (3 samples)
Flit latency average = 7.16476 (3 samples)
	minimum = 6 (3 samples)
	maximum = 43 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0113716 (3 samples)
	minimum = 0.00899879 (3 samples)
	maximum = 0.0134976 (3 samples)
Accepted packet rate average = 0.0113716 (3 samples)
	minimum = 0.00899879 (3 samples)
	maximum = 0.0134976 (3 samples)
Injected flit rate average = 0.031342 (3 samples)
	minimum = 0.0207348 (3 samples)
	maximum = 0.0415544 (3 samples)
Accepted flit rate average = 0.031342 (3 samples)
	minimum = 0.0288568 (3 samples)
	maximum = 0.0432823 (3 samples)
Injected packet size average = 2.75617 (3 samples)
Accepted packet size average = 2.75617 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 7 sec (7387 sec)
gpgpu_simulation_rate = 11716 (inst/sec)
gpgpu_simulation_rate = 457 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41822
gpu_sim_insn = 28848876
gpu_ipc =     689.8015
gpu_tot_sim_cycle = 3642048
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      31.6842
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 1457
partiton_reqs_in_parallel = 920084
partiton_reqs_in_parallel_total    = 59655767
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      16.6324
partiton_reqs_in_parallel_util = 920084
partiton_reqs_in_parallel_util_total    = 59655767
gpu_sim_cycle_parition_util = 41822
gpu_tot_sim_cycle_parition_util    = 2711626
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     105.3951 GB/Sec
L2_BW_total  =       4.8542 GB/Sec
gpu_total_sim_rate=15270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2314472
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19330, 18643, 18611, 19250, 19328, 18643, 18608, 19262, 4831, 4639, 4651, 4821, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 19073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 49
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17580
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110571	W0_Idle:3294092	W0_Scoreboard:145299273	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 10308 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 3642047 
mrq_lat_table:92533 	15164 	6515 	24330 	22770 	10904 	2901 	1008 	41 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	100048 	60911 	237 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	111183 	2540 	17 	0 	47928 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105043 	20364 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	49896 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1389 	83 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  4.221344  4.281125  4.307377  4.246964  4.227848  4.241526  4.610000  4.675127  4.217195  4.361502  3.791837  3.815574  4.826291  4.571429  4.582979  4.349594 
dram[1]:  4.208662  4.080153  4.469828  4.555066  4.431035  4.238683  4.425121  4.236111  4.449761  4.526829  4.038961  4.236363  4.858490  4.573333  4.126923  4.143411 
dram[2]:  4.312253  4.212355  4.301255  4.418103  4.517544  4.412017  4.392344  4.562189  4.193694  4.170403  3.862500  3.894958  4.840375  4.568889  4.404167  4.284553 
dram[3]:  4.097378  4.223938  4.323529  4.465218  4.309623  4.204082  4.178082  4.322275  4.333333  4.473684  3.974468  4.038961  4.844340  4.577778  4.453390  4.295082 
dram[4]:  4.245136  4.093633  4.027344  4.128514  4.401747  4.110204  4.490476  4.600000  4.222727  4.161435  4.180180  4.133333  4.712329  4.790698  4.400000  4.212000 
dram[5]:  4.219608  4.186770  4.426160  4.393305  4.231092  4.118367  4.588235  4.578432  4.284404  4.314815  3.928270  4.110620  4.587444  4.418103  4.414226  4.212000 
dram[6]:  4.143411  3.996269  4.293878  4.375000  4.170125  4.286325  4.524038  4.553398  4.147321  4.175676  4.133333  4.123894  4.679070  4.868932  4.510460  4.300000 
dram[7]:  4.191406  4.232284  4.129921  4.289796  4.205021  3.964427  4.563107  4.536232  4.210046  4.339622  4.090129  4.179824  4.747619  4.646512  4.591489  4.479167 
dram[8]:  4.242064  4.184314  4.271255  4.504273  4.036437  4.061224  4.617647  4.643564  4.405797  4.422330  4.147186  4.340909  4.707547  4.761905  4.232284  4.123077 
dram[9]:  4.294117  4.277344  4.268293  4.188000  4.336245  4.159664  4.785714  4.880208  4.148649  4.446602  4.012658  4.029536  4.789474  4.672897  4.568965  4.461864 
dram[10]:  4.266667  4.204633  4.263158  4.255061  4.065306  3.991968  4.358140  4.490385  4.221198  4.159091  4.185841  4.122271  4.812207  4.544248  4.166667  3.996198 
average row locality = 176167/40791 = 4.318771
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       696       694       683       681       664       663       614       613       612       609       613       615       676       672       703       696 
dram[1]:       697       697       681       678       678       680       608       607       610       608       617       616       678       677       699       695 
dram[2]:       707       707       672       669       680       678       610       609       611       610       611       611       679       676       693       690 
dram[3]:       710       710       673       671       680       680       607       604       616       615       620       619       675       678       687       684 
dram[4]:       707       709       675       672       668       667       623       623       609       608       614       616       680       678       692       689 
dram[5]:       704       704       683       684       667       669       616       614       614       612       617       615       671       673       691       689 
dram[6]:       697       699       686       684       665       663       621       618       609       607       616       618       666       663       702       699 
dram[7]:       701       703       683       685       665       663       620       619       610       608       627       627       657       659       703       699 
dram[8]:       697       695       689       688       661       659       622       618       600       599       632       629       658       660       699       696 
dram[9]:       711       711       684       681       657       654       618       617       609       604       625       629       661       660       696       689 
dram[10]:       704       705       687       685       660       658       617       614       604       603       628       626       673       675       686       687 
total reads: 115687
bank skew: 711/599 = 1.19
chip skew: 10530/10502 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:      14398      7198     14009      6733     14306      6585     15599      7164     15294      7105     15123      7208     14486      7396     14512      7301
dram[1]:      14431      7197     14037      6867     14264      6426     15708      7212     15210      7112     15064      7200     14501      7369     14386      7307
dram[2]:      14419      7030     14197      6928     14140      6439     15705      7199     15204      7097     14976      7240     14564      7357     14418      7341
dram[3]:      14273      7000     14163      6918     14120      6427     15725      7241     15149      7060     14821      7246     14667      7358     14587      7383
dram[4]:      14351      6995     14153      6899     14164      6660     15555      6999     15449      7112     14915      7271     14410      7368     14531      7347
dram[5]:      14204      7023     14075      6661     14406      6648     15678      7066     15247      7082     14841      7277     14620      7415     14538      7364
dram[6]:      14388      7043     13941      6662     14480      6682     15617      7036     15205      7118     14898      7268     14692      7587     14537      7285
dram[7]:      14321      7045     13994      6656     14272      6683     15754      7031     15164      7265     14869      7103     14858      7632     14436      7285
dram[8]:      14314      7132     14029      6637     14329      6612     15757      7037     15453      7337     14751      7087     14845      7639     14476      7306
dram[9]:      14204      6971     14294      6667     14367      6645     15554      7044     15257      7205     14902      7088     14744      7604     14367      7439
dram[10]:      14328      7022     14093      6675     14322      6627     15642      7066     15306      7216     14723      7173     14689      7412     14721      7468
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041349 n_act=3705 n_pre=3689 n_req=16000 n_rd=42016 n_write=21984 bw_util=0.02504
n_activity=267196 dram_eff=0.479
bk0: 2784a 5088720i bk1: 2776a 5087745i bk2: 2732a 5088720i bk3: 2724a 5088828i bk4: 2656a 5089904i bk5: 2652a 5090036i bk6: 2456a 5092971i bk7: 2452a 5091296i bk8: 2448a 5092210i bk9: 2436a 5091368i bk10: 2452a 5092452i bk11: 2460a 5091485i bk12: 2704a 5090724i bk13: 2688a 5089039i bk14: 2812a 5088538i bk15: 2784a 5087671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0590347
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041285 n_act=3693 n_pre=3677 n_req=16022 n_rd=42104 n_write=21984 bw_util=0.02507
n_activity=265396 dram_eff=0.483
bk0: 2788a 5088432i bk1: 2788a 5087544i bk2: 2724a 5089727i bk3: 2712a 5088741i bk4: 2712a 5089550i bk5: 2720a 5088987i bk6: 2432a 5093198i bk7: 2428a 5091466i bk8: 2440a 5092408i bk9: 2432a 5090858i bk10: 2468a 5091200i bk11: 2464a 5090821i bk12: 2712a 5090170i bk13: 2708a 5088872i bk14: 2796a 5088911i bk15: 2780a 5087623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0573399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041305 n_act=3701 n_pre=3685 n_req=16013 n_rd=42052 n_write=22000 bw_util=0.02506
n_activity=266402 dram_eff=0.4809
bk0: 2828a 5088204i bk1: 2828a 5087974i bk2: 2688a 5090002i bk3: 2676a 5089189i bk4: 2720a 5090075i bk5: 2712a 5089639i bk6: 2440a 5092244i bk7: 2436a 5091494i bk8: 2444a 5092090i bk9: 2440a 5091264i bk10: 2444a 5092102i bk11: 2444a 5091082i bk12: 2716a 5090180i bk13: 2704a 5089151i bk14: 2772a 5088953i bk15: 2760a 5087596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0583493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041227 n_act=3716 n_pre=3700 n_req=16025 n_rd=42116 n_write=21984 bw_util=0.02507
n_activity=265311 dram_eff=0.4832
bk0: 2840a 5087547i bk1: 2840a 5087228i bk2: 2692a 5089577i bk3: 2684a 5088271i bk4: 2720a 5089634i bk5: 2720a 5089200i bk6: 2428a 5091771i bk7: 2416a 5091103i bk8: 2464a 5092072i bk9: 2460a 5091285i bk10: 2480a 5091542i bk11: 2476a 5090746i bk12: 2700a 5090525i bk13: 2712a 5088740i bk14: 2748a 5089241i bk15: 2736a 5088610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0587788
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc3cd819b0 :  mf: uid=2572020, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3642047), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041177 n_act=3732 n_pre=3716 n_req=16030 n_rd=42118 n_write=22000 bw_util=0.02508
n_activity=265669 dram_eff=0.4827
bk0: 2828a 5087906i bk1: 2836a 5087755i bk2: 2700a 5088864i bk3: 2688a 5088617i bk4: 2672a 5090254i bk5: 2666a 5089751i bk6: 2492a 5091475i bk7: 2492a 5091198i bk8: 2436a 5092762i bk9: 2432a 5091363i bk10: 2456a 5092020i bk11: 2464a 5091074i bk12: 2720a 5090087i bk13: 2712a 5088299i bk14: 2768a 5089397i bk15: 2756a 5088132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0589687
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041243 n_act=3720 n_pre=3704 n_req=16019 n_rd=42092 n_write=21984 bw_util=0.02507
n_activity=266271 dram_eff=0.4813
bk0: 2816a 5088392i bk1: 2816a 5087791i bk2: 2732a 5090065i bk3: 2736a 5088588i bk4: 2668a 5090659i bk5: 2676a 5089496i bk6: 2464a 5092297i bk7: 2456a 5091767i bk8: 2456a 5092353i bk9: 2448a 5090422i bk10: 2468a 5091776i bk11: 2460a 5090982i bk12: 2684a 5090874i bk13: 2692a 5089392i bk14: 2764a 5089083i bk15: 2756a 5088513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0581224
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041309 n_act=3707 n_pre=3691 n_req=16009 n_rd=42052 n_write=21984 bw_util=0.02505
n_activity=265372 dram_eff=0.4826
bk0: 2788a 5088659i bk1: 2796a 5088404i bk2: 2744a 5088401i bk3: 2736a 5088515i bk4: 2660a 5089514i bk5: 2652a 5089798i bk6: 2484a 5092336i bk7: 2472a 5091514i bk8: 2436a 5091958i bk9: 2428a 5091958i bk10: 2464a 5092394i bk11: 2472a 5091402i bk12: 2664a 5090936i bk13: 2652a 5089876i bk14: 2808a 5089130i bk15: 2796a 5087838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0581764
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041215 n_act=3706 n_pre=3690 n_req=16033 n_rd=42116 n_write=22016 bw_util=0.02509
n_activity=265010 dram_eff=0.484
bk0: 2804a 5087742i bk1: 2812a 5087398i bk2: 2732a 5089374i bk3: 2740a 5088568i bk4: 2660a 5090144i bk5: 2652a 5089162i bk6: 2480a 5092472i bk7: 2476a 5090964i bk8: 2440a 5091683i bk9: 2432a 5091135i bk10: 2508a 5091647i bk11: 2508a 5090594i bk12: 2628a 5091132i bk13: 2636a 5089693i bk14: 2812a 5088711i bk15: 2796a 5087854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0583284
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc26f163a0 :  mf: uid=2572018, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3642042), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041395 n_act=3686 n_pre=3670 n_req=15998 n_rd=42008 n_write=21984 bw_util=0.02503
n_activity=265081 dram_eff=0.4828
bk0: 2788a 5088693i bk1: 2780a 5088145i bk2: 2756a 5088671i bk3: 2752a 5088896i bk4: 2644a 5089757i bk5: 2636a 5089583i bk6: 2488a 5092303i bk7: 2472a 5091772i bk8: 2400a 5093082i bk9: 2396a 5092250i bk10: 2528a 5091338i bk11: 2516a 5090673i bk12: 2632a 5091068i bk13: 2640a 5089946i bk14: 2796a 5088672i bk15: 2784a 5087403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0577305
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041441 n_act=3655 n_pre=3639 n_req=16002 n_rd=42024 n_write=21984 bw_util=0.02504
n_activity=265573 dram_eff=0.482
bk0: 2844a 5087460i bk1: 2844a 5087537i bk2: 2736a 5089059i bk3: 2724a 5088238i bk4: 2628a 5090676i bk5: 2616a 5090052i bk6: 2472a 5092274i bk7: 2468a 5090835i bk8: 2436a 5092462i bk9: 2416a 5091658i bk10: 2500a 5092071i bk11: 2516a 5091013i bk12: 2644a 5090851i bk13: 2640a 5089775i bk14: 2784a 5089557i bk15: 2756a 5089025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0555889
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc26e9f920 :  mf: uid=2572019, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3642046), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5112743 n_nop=5041153 n_act=3771 n_pre=3755 n_req=16016 n_rd=42048 n_write=22016 bw_util=0.02506
n_activity=264846 dram_eff=0.4838
bk0: 2816a 5088274i bk1: 2820a 5087790i bk2: 2748a 5088887i bk3: 2740a 5087941i bk4: 2640a 5090104i bk5: 2632a 5089206i bk6: 2468a 5092108i bk7: 2456a 5091781i bk8: 2416a 5093013i bk9: 2412a 5091469i bk10: 2512a 5091492i bk11: 2504a 5090755i bk12: 2692a 5089999i bk13: 2700a 5088831i bk14: 2744a 5089279i bk15: 2748a 5088534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0573686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5261, Miss_rate = 0.618, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5243, Miss_rate = 0.619, Pending_hits = 524, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5268, Miss_rate = 0.621, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5258, Miss_rate = 0.622, Pending_hits = 534, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5263, Miss_rate = 0.622, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5250, Miss_rate = 0.621, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5268, Miss_rate = 0.623, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5261, Miss_rate = 0.623, Pending_hits = 522, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5268, Miss_rate = 0.621, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5262, Miss_rate = 0.620, Pending_hits = 563, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5263, Miss_rate = 0.620, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5260, Miss_rate = 0.620, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5262, Miss_rate = 0.621, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5251, Miss_rate = 0.619, Pending_hits = 538, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5266, Miss_rate = 0.620, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5263, Miss_rate = 0.620, Pending_hits = 533, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5258, Miss_rate = 0.620, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5244, Miss_rate = 0.619, Pending_hits = 527, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5261, Miss_rate = 0.621, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5245, Miss_rate = 0.618, Pending_hits = 526, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5259, Miss_rate = 0.619, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5253, Miss_rate = 0.619, Pending_hits = 531, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 115687
L2_total_cache_miss_rate = 0.6202
L2_total_cache_pending_hits = 7096
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53647
	minimum = 6
	maximum = 40
Network latency average = 8.38956
	minimum = 6
	maximum = 40
Slowest packet = 302831
Flit latency average = 6.8006
	minimum = 6
	maximum = 36
Slowest flit = 834987
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222395
	minimum = 0.0175988 (at node 5)
	maximum = 0.0263982 (at node 0)
Accepted packet rate average = 0.0222395
	minimum = 0.0175988 (at node 5)
	maximum = 0.0263982 (at node 0)
Injected flit rate average = 0.0612955
	minimum = 0.0405538 (at node 5)
	maximum = 0.081251 (at node 42)
Accepted flit rate average= 0.0612955
	minimum = 0.056431 (at node 5)
	maximum = 0.0846465 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.76399 (4 samples)
	minimum = 6 (4 samples)
	maximum = 45.5 (4 samples)
Network latency average = 8.50851 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44.25 (4 samples)
Flit latency average = 7.07372 (4 samples)
	minimum = 6 (4 samples)
	maximum = 41.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0140886 (4 samples)
	minimum = 0.0111488 (4 samples)
	maximum = 0.0167228 (4 samples)
Accepted packet rate average = 0.0140886 (4 samples)
	minimum = 0.0111488 (4 samples)
	maximum = 0.0167228 (4 samples)
Injected flit rate average = 0.0388304 (4 samples)
	minimum = 0.0256896 (4 samples)
	maximum = 0.0514786 (4 samples)
Accepted flit rate average = 0.0388304 (4 samples)
	minimum = 0.0357503 (4 samples)
	maximum = 0.0536234 (4 samples)
Injected packet size average = 2.75616 (4 samples)
Accepted packet size average = 2.75616 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 57 sec (7557 sec)
gpgpu_simulation_rate = 15270 (inst/sec)
gpgpu_simulation_rate = 481 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41554
gpu_sim_insn = 28848876
gpu_ipc =     694.2503
gpu_tot_sim_cycle = 3905752
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      36.9313
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 2418
partiton_reqs_in_parallel = 914188
partiton_reqs_in_parallel_total    = 60575851
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.7435
partiton_reqs_in_parallel_util = 914188
partiton_reqs_in_parallel_util_total    = 60575851
gpu_sim_cycle_parition_util = 41554
gpu_tot_sim_cycle_parition_util    = 2753448
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.0749 GB/Sec
L2_BW_total  =       5.6550 GB/Sec
gpu_total_sim_rate=18677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2893700
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24157, 23285, 23258, 24070, 24155, 23292, 23255, 24074, 4831, 4639, 4651, 4821, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 19113
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 62
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17607
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:140359	W0_Idle:3309425	W0_Scoreboard:146535377	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 8294 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 3905751 
mrq_lat_table:118183 	19546 	9087 	28793 	27460 	14079 	4205 	1359 	78 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129836 	77570 	294 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	148164 	3735 	20 	0 	56251 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130824 	25890 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	65016 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1469 	86 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  4.981550  5.048689  4.936567  4.874539  4.929134  4.944664  5.400922  5.371560  4.991526  5.153509  4.385768  4.409774  5.696970  5.421488  5.352941  5.105263 
dram[1]:  4.894928  4.790780  5.089844  5.263158  5.115538  4.871212  5.114035  4.874477  5.250000  5.288288  4.685259  4.895833  5.730435  5.419753  4.693103  4.744755 
dram[2]:  5.088561  4.978339  4.883019  5.042969  5.206478  5.095238  5.122807  5.353211  4.966245  4.941176  4.465649  4.465649  5.709957  5.415638  5.150000  5.022556 
dram[3]:  4.782007  4.918149  5.019380  5.130952  4.871212  4.762963  4.814050  4.965812  4.945607  5.047009  4.579767  4.685259  5.717391  5.423868  5.011278  4.925926 
dram[4]:  4.942652  4.811847  4.599291  4.739927  5.040000  4.733083  5.235808  5.400901  4.957806  4.891667  4.879167  4.787755  5.569620  5.705628  5.186047  4.944445 
dram[5]:  4.938182  4.902527  5.172549  5.057471  4.750943  4.636029  5.345292  5.384615  4.896266  4.887967  4.603921  4.764228  5.395061  5.128906  4.970260  4.836957 
dram[6]:  4.825000  4.633562  4.951311  5.076923  4.910156  5.000000  5.320000  5.354260  4.757085  4.787755  4.827160  4.776423  5.480851  5.635965  5.193916  5.011029 
dram[7]:  4.945255  4.988971  4.849265  5.022814  4.761364  4.514389  5.315556  5.334821  4.770492  4.861925  4.788845  4.846774  5.512931  5.405063  5.237548  5.085821 
dram[8]:  4.930657  4.905455  5.038023  5.212598  4.759542  4.715909  5.420815  5.452055  5.017391  5.034935  4.847390  5.058824  5.565217  5.573913  4.902878  4.822695 
dram[9]:  5.065934  5.047445  5.038168  4.914179  5.052845  4.862745  5.553488  5.708134  4.861925  5.188341  4.669261  4.684825  5.554112  5.478632  5.325397  5.174418 
dram[10]:  4.967509  4.971119  4.955056  4.947566  4.755725  4.676692  5.055085  5.242291  4.820833  4.757202  4.841464  4.775100  5.683983  5.345529  4.791367  4.612457 
average row locality = 222791/44391 = 5.018833
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       885       883       867       865       837       836       787       786       778       775       775       777       868       864       895       888 
dram[1]:       886       886       862       859       854       856       781       780       776       774       780       779       870       869       891       887 
dram[2]:       899       899       853       850       856       854       783       782       777       776       774       774       871       868       882       879 
dram[3]:       902       902       854       852       856       856       780       777       782       781       783       782       867       870       876       873 
dram[4]:       899       901       856       853       842       841       799       799       775       774       777       779       872       870       881       878 
dram[5]:       893       893       866       867       841       843       792       790       780       778       780       778       863       865       880       878 
dram[6]:       886       888       869       867       839       837       797       794       775       773       779       781       855       852       894       891 
dram[7]:       890       892       866       868       839       837       796       795       774       772       793       793       846       848       895       891 
dram[8]:       886       884       872       871       834       832       798       794       764       763       798       795       847       849       891       888 
dram[9]:       903       903       867       864       830       827       794       793       772       767       791       795       850       849       885       878 
dram[10]:       896       897       870       868       833       831       793       790       767       766       792       790       865       867       875       876 
total reads: 147191
bank skew: 903/763 = 1.18
chip skew: 13396/13366 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:      11443      5738     11181      5393     11502      5315     12326      5682     12153      5664     12050      5767     11371      5820     11504      5798
dram[1]:      11472      5741     11224      5508     11473      5193     12395      5713     12081      5668     12003      5756     11388      5805     11395      5803
dram[2]:      11461      5607     11332      5547     11377      5201     12399      5705     12079      5659     11918      5782     11439      5794     11434      5837
dram[3]:      11351      5587     11307      5541     11361      5194     12406      5732     12048      5635     11813      5794     11510      5797     11554      5864
dram[4]:      11407      5583     11304      5527     11384      5372     12289      5553     12267      5668     11872      5809     11321      5805     11522      5841
dram[5]:      11307      5610     11247      5346     11575      5366     12365      5593     12121      5650     11821      5813     11464      5836     11525      5854
dram[6]:      11438      5622     11146      5345     11630      5386     12332      5576     12075      5672     11863      5810     11531      5969     11526      5792
dram[7]:      11393      5626     11182      5342     11464      5387     12437      5572     12064      5798     11841      5677     11639      5999     11448      5792
dram[8]:      11379      5687     11223      5330     11509      5330     12445      5575     12265      5844     11759      5666     11631      6006     11470      5805
dram[9]:      11299      5566     11423      5346     11530      5352     12274      5580     12145      5750     11862      5668     11559      5979     11401      5914
dram[10]:      11382      5599     11269      5358     11501      5341     12340      5594     12170      5758     11746      5739     11522      5837     11658      5935
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100951 n_act=4011 n_pre=3995 n_req=20236 n_rd=53464 n_write=27480 bw_util=0.03119
n_activity=323362 dram_eff=0.5006
bk0: 3540a 5158932i bk1: 3532a 5158444i bk2: 3468a 5159242i bk3: 3460a 5159186i bk4: 3348a 5161171i bk5: 3344a 5161450i bk6: 3148a 5164107i bk7: 3144a 5162340i bk8: 3112a 5163429i bk9: 3100a 5162378i bk10: 3100a 5163514i bk11: 3108a 5162832i bk12: 3472a 5160913i bk13: 3456a 5158952i bk14: 3580a 5158234i bk15: 3552a 5158395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0740785
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbc3dbaaa30 :  mf: uid=3214663, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3905749), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100819 n_act=4029 n_pre=4013 n_req=20260 n_rd=53560 n_write=27480 bw_util=0.03123
n_activity=322234 dram_eff=0.503
bk0: 3544a 5158624i bk1: 3544a 5158415i bk2: 3448a 5160726i bk3: 3436a 5159520i bk4: 3416a 5160471i bk5: 3424a 5160270i bk6: 3124a 5164212i bk7: 3120a 5162579i bk8: 3104a 5163755i bk9: 3096a 5162056i bk10: 3120a 5162377i bk11: 3116a 5162077i bk12: 3480a 5159903i bk13: 3476a 5158761i bk14: 3564a 5158941i bk15: 3548a 5157856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0738421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100887 n_act=4013 n_pre=3997 n_req=20251 n_rd=53508 n_write=27496 bw_util=0.03122
n_activity=323406 dram_eff=0.5009
bk0: 3596a 5158521i bk1: 3596a 5158963i bk2: 3412a 5160575i bk3: 3400a 5160387i bk4: 3424a 5160955i bk5: 3416a 5160543i bk6: 3132a 5163428i bk7: 3128a 5162808i bk8: 3108a 5163525i bk9: 3104a 5162396i bk10: 3096a 5163407i bk11: 3096a 5162554i bk12: 3484a 5160395i bk13: 3472a 5159857i bk14: 3528a 5159586i bk15: 3516a 5158139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0740478
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100705 n_act=4080 n_pre=4064 n_req=20263 n_rd=53572 n_write=27480 bw_util=0.03123
n_activity=322079 dram_eff=0.5033
bk0: 3608a 5157993i bk1: 3608a 5157789i bk2: 3416a 5160783i bk3: 3408a 5159331i bk4: 3424a 5160693i bk5: 3424a 5160008i bk6: 3120a 5163103i bk7: 3108a 5162162i bk8: 3128a 5163154i bk9: 3124a 5162127i bk10: 3132a 5162607i bk11: 3128a 5161558i bk12: 3468a 5160751i bk13: 3480a 5158869i bk14: 3504a 5159133i bk15: 3492a 5158973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.074022
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100737 n_act=4046 n_pre=4030 n_req=20272 n_rd=53584 n_write=27504 bw_util=0.03125
n_activity=322671 dram_eff=0.5026
bk0: 3596a 5158098i bk1: 3604a 5158871i bk2: 3424a 5159666i bk3: 3412a 5159459i bk4: 3368a 5161363i bk5: 3364a 5161484i bk6: 3196a 5162286i bk7: 3196a 5161945i bk8: 3100a 5164155i bk9: 3096a 5162506i bk10: 3108a 5163465i bk11: 3116a 5162857i bk12: 3488a 5160384i bk13: 3480a 5158439i bk14: 3524a 5159551i bk15: 3512a 5158876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0742791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fbc275f7790 :  mf: uid=3214664, sid07:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3905751), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100739 n_act=4076 n_pre=4060 n_req=20257 n_rd=53546 n_write=27480 bw_util=0.03122
n_activity=323327 dram_eff=0.5012
bk0: 3572a 5158717i bk1: 3572a 5158615i bk2: 3464a 5160817i bk3: 3466a 5159092i bk4: 3364a 5161432i bk5: 3372a 5160503i bk6: 3168a 5163239i bk7: 3160a 5162774i bk8: 3120a 5163426i bk9: 3112a 5161727i bk10: 3120a 5163260i bk11: 3112a 5162869i bk12: 3452a 5161130i bk13: 3460a 5159344i bk14: 3520a 5159588i bk15: 3512a 5158842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0731457
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100863 n_act=4033 n_pre=4017 n_req=20247 n_rd=53508 n_write=27480 bw_util=0.03121
n_activity=322242 dram_eff=0.5027
bk0: 3544a 5158925i bk1: 3552a 5158957i bk2: 3476a 5159173i bk3: 3468a 5159408i bk4: 3356a 5160471i bk5: 3348a 5161298i bk6: 3188a 5163061i bk7: 3176a 5162256i bk8: 3100a 5162850i bk9: 3092a 5163106i bk10: 3116a 5163744i bk11: 3124a 5163021i bk12: 3420a 5161366i bk13: 3408a 5160356i bk14: 3576a 5159562i bk15: 3564a 5158066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0735261
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbc27618000 :  mf: uid=3214662, sid07:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3905746), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100713 n_act=4052 n_pre=4036 n_req=20275 n_rd=53580 n_write=27520 bw_util=0.03125
n_activity=322132 dram_eff=0.5035
bk0: 3560a 5158313i bk1: 3568a 5158211i bk2: 3464a 5160254i bk3: 3472a 5159953i bk4: 3356a 5161051i bk5: 3348a 5160194i bk6: 3184a 5163452i bk7: 3180a 5162098i bk8: 3096a 5162919i bk9: 3088a 5162087i bk10: 3172a 5162728i bk11: 3172a 5161811i bk12: 3384a 5161572i bk13: 3392a 5160494i bk14: 3580a 5158690i bk15: 3564a 5158157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0733625
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100977 n_act=3998 n_pre=3982 n_req=20236 n_rd=53464 n_write=27480 bw_util=0.03119
n_activity=322225 dram_eff=0.5024
bk0: 3544a 5158836i bk1: 3536a 5159059i bk2: 3488a 5159428i bk3: 3484a 5159953i bk4: 3336a 5161220i bk5: 3328a 5160928i bk6: 3192a 5163438i bk7: 3176a 5163028i bk8: 3056a 5164102i bk9: 3052a 5163212i bk10: 3192a 5162580i bk11: 3180a 5162220i bk12: 3388a 5161306i bk13: 3396a 5160455i bk14: 3564a 5158650i bk15: 3552a 5157558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0733929
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5101059 n_act=3953 n_pre=3937 n_req=20238 n_rd=53472 n_write=27480 bw_util=0.0312
n_activity=322647 dram_eff=0.5018
bk0: 3612a 5157791i bk1: 3612a 5158271i bk2: 3468a 5159855i bk3: 3456a 5159515i bk4: 3320a 5162230i bk5: 3308a 5161548i bk6: 3176a 5163216i bk7: 3172a 5162177i bk8: 3088a 5163744i bk9: 3068a 5163263i bk10: 3164a 5163089i bk11: 3180a 5162257i bk12: 3400a 5161351i bk13: 3396a 5160339i bk14: 3540a 5159818i bk15: 3512a 5159807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0708578
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5189901 n_nop=5100691 n_act=4101 n_pre=4085 n_req=20256 n_rd=53504 n_write=27520 bw_util=0.03122
n_activity=322163 dram_eff=0.503
bk0: 3584a 5158348i bk1: 3588a 5157869i bk2: 3480a 5159826i bk3: 3472a 5158367i bk4: 3332a 5161142i bk5: 3324a 5161049i bk6: 3172a 5163244i bk7: 3160a 5162728i bk8: 3068a 5164487i bk9: 3064a 5163138i bk10: 3168a 5162591i bk11: 3160a 5162684i bk12: 3460a 5160758i bk13: 3468a 5158912i bk14: 3500a 5159402i bk15: 3504a 5159360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0729012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 6692, Miss_rate = 0.630, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 6674, Miss_rate = 0.630, Pending_hits = 705, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 6700, Miss_rate = 0.632, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 6690, Miss_rate = 0.633, Pending_hits = 722, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 6695, Miss_rate = 0.633, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 6682, Miss_rate = 0.632, Pending_hits = 711, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 6700, Miss_rate = 0.634, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 6693, Miss_rate = 0.634, Pending_hits = 709, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 6701, Miss_rate = 0.632, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 6695, Miss_rate = 0.631, Pending_hits = 741, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 6695, Miss_rate = 0.632, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 6692, Miss_rate = 0.632, Pending_hits = 743, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 6694, Miss_rate = 0.632, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 6683, Miss_rate = 0.631, Pending_hits = 726, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 6699, Miss_rate = 0.632, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 6696, Miss_rate = 0.631, Pending_hits = 715, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 6690, Miss_rate = 0.631, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 6676, Miss_rate = 0.630, Pending_hits = 706, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 6692, Miss_rate = 0.632, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 6676, Miss_rate = 0.630, Pending_hits = 712, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 6691, Miss_rate = 0.631, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 6685, Miss_rate = 0.630, Pending_hits = 715, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 147191
L2_total_cache_miss_rate = 0.6317
L2_total_cache_pending_hits = 9666
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71349
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61378
	minimum = 6
	maximum = 53
Network latency average = 8.43003
	minimum = 6
	maximum = 51
Slowest packet = 373995
Flit latency average = 6.86568
	minimum = 6
	maximum = 47
Slowest flit = 1030907
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.022383
	minimum = 0.0177123 (at node 0)
	maximum = 0.0265685 (at node 7)
Accepted packet rate average = 0.022383
	minimum = 0.0177123 (at node 0)
	maximum = 0.0265685 (at node 7)
Injected flit rate average = 0.0616909
	minimum = 0.0408153 (at node 0)
	maximum = 0.0817751 (at node 42)
Accepted flit rate average= 0.0616909
	minimum = 0.0567949 (at node 0)
	maximum = 0.0851924 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.73395 (5 samples)
	minimum = 6 (5 samples)
	maximum = 47 (5 samples)
Network latency average = 8.49281 (5 samples)
	minimum = 6 (5 samples)
	maximum = 45.6 (5 samples)
Flit latency average = 7.03211 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0157474 (5 samples)
	minimum = 0.0124615 (5 samples)
	maximum = 0.0186919 (5 samples)
Accepted packet rate average = 0.0157474 (5 samples)
	minimum = 0.0124615 (5 samples)
	maximum = 0.0186919 (5 samples)
Injected flit rate average = 0.0434025 (5 samples)
	minimum = 0.0287147 (5 samples)
	maximum = 0.0575379 (5 samples)
Accepted flit rate average = 0.0434025 (5 samples)
	minimum = 0.0399592 (5 samples)
	maximum = 0.0599372 (5 samples)
Injected packet size average = 2.75616 (5 samples)
Accepted packet size average = 2.75616 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 43 sec (7723 sec)
gpgpu_simulation_rate = 18677 (inst/sec)
gpgpu_simulation_rate = 505 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41683
gpu_sim_insn = 28848876
gpu_ipc =     692.1017
gpu_tot_sim_cycle = 4169585
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      41.5133
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 3105
partiton_reqs_in_parallel = 917026
partiton_reqs_in_parallel_total    = 61490039
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.9672
partiton_reqs_in_parallel_util = 917026
partiton_reqs_in_parallel_util_total    = 61490039
gpu_sim_cycle_parition_util = 41683
gpu_tot_sim_cycle_parition_util    = 2795002
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.7466 GB/Sec
L2_BW_total  =       6.3543 GB/Sec
gpu_total_sim_rate=21946

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28985, 27930, 27905, 28886, 28984, 27929, 27902, 28881, 4831, 4639, 4651, 4821, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 19140
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 78
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17618
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:168963	W0_Idle:3325047	W0_Scoreboard:147784564	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 6952 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 4169584 
mrq_lat_table:141197 	22197 	10972 	34719 	34541 	18224 	5643 	1842 	79 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	155656 	98183 	365 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	185279 	4790 	20 	0 	64585 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156742 	31319 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1548 	90 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  4.703170  4.670487  4.629310  4.610315  4.784375  4.796238  5.075812  5.053957  4.924138  4.982518  4.210059  4.228487  5.171052  4.946372  5.055385  4.927711 
dram[1]:  4.692529  4.587079  4.774096  4.959248  4.740181  4.647929  4.697987  4.586885  5.021127  5.014084  4.576923  4.588424  5.093851  4.885093  4.478142  4.491758 
dram[2]:  4.860058  4.669468  4.515759  4.599415  4.863777  4.872671  4.868055  5.076087  4.740864  4.629870  4.322188  4.322188  5.180921  4.851852  4.772189  4.735294 
dram[3]:  4.757835  4.812680  4.721557  4.772727  4.703593  4.514368  4.455414  4.532467  4.757475  4.770000  4.350610  4.401235  5.117264  4.858025  4.726470  4.717647 
dram[4]:  4.695775  4.547684  4.337912  4.294278  4.750000  4.470930  4.877966  4.894558  4.734219  4.623377  4.689769  4.531847  5.288590  5.542253  4.826347  4.677326 
dram[5]:  4.781341  4.781341  4.825826  4.771513  4.536873  4.450867  4.920962  4.914089  4.688525  4.712871  4.395061  4.514286  5.087662  4.798165  4.724340  4.623563 
dram[6]:  4.486264  4.418919  4.777448  4.814371  4.651515  4.746130  4.806020  4.795987  4.552716  4.546326  4.775168  4.552716  4.961290  5.203390  4.884273  4.832353 
dram[7]:  4.758721  4.792397  4.539548  4.636888  4.541420  4.282123  4.934708  4.815436  4.406250  4.441640  4.613924  4.542056  4.884984  4.667683  5.067692  4.860947 
dram[8]:  4.692529  4.646724  4.730205  4.914634  4.453217  4.473529  5.045614  4.894198  4.794520  4.617162  4.629747  4.882943  4.983713  4.957929  4.694286  4.685714 
dram[9]:  4.787966  4.693820  4.757396  4.665698  4.837580  4.636086  5.370787  5.287823  4.619672  4.791809  4.521739  4.451220  4.945161  4.926045  5.081761  4.905488 
dram[10]:  4.767908  4.770773  4.752213  4.774481  4.529762  4.444445  4.841216  4.750831  4.558442  4.453968  4.731148  4.560127  5.061290  4.804281  4.588572  4.426997 
average row locality = 269415/56991 = 4.727325
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1074      1072      1059      1057      1024      1023       944       943       948       945       949       951      1044      1040      1082      1075 
dram[1]:      1075      1075      1051      1048      1044      1046       938       937       946       944       954       953      1046      1045      1078      1074 
dram[2]:      1091      1091      1042      1039      1046      1044       940       939       947       946       948       948      1047      1044      1067      1064 
dram[3]:      1094      1094      1043      1041      1046      1046       937       934       952       951       956       955      1043      1046      1061      1058 
dram[4]:      1091      1093      1045      1042      1029      1028       959       959       945       944       950       952      1048      1046      1066      1063 
dram[5]:      1082      1082      1058      1059      1028      1030       952       950       950       948       953       951      1039      1041      1065      1063 
dram[6]:      1075      1077      1061      1059      1025      1023       957       954       945       943       952       954      1028      1025      1082      1079 
dram[7]:      1079      1081      1058      1060      1025      1023       956       955       942       940       969       969      1019      1021      1083      1079 
dram[8]:      1075      1073      1064      1063      1019      1017       958       954       932       931       974       971      1020      1022      1079      1076 
dram[9]:      1095      1095      1059      1056      1015      1012       954       953       941       936       967       971      1023      1022      1070      1063 
dram[10]:      1088      1089      1062      1060      1018      1016       953       950       936       935       966       964      1041      1043      1060      1061 
total reads: 178695
bank skew: 1095/931 = 1.18
chip skew: 16260/16228 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:       9510      4785      9228      4467      9451      4385     10318      4772     10071      4710      9963      4788      9562      4908      9602      4852
dram[1]:       9535      4789      9273      4565      9435      4290     10366      4795     10008      4712      9932      4780      9578      4898      9507      4855
dram[2]:       9525      4678      9350      4593      9358      4295     10373      4789     10007      4707      9853      4798      9623      4889      9536      4883
dram[3]:       9439      4662      9331      4588      9345      4291     10373      4809      9989      4690      9790      4818      9679      4893      9628      4902
dram[4]:       9480      4659      9331      4578      9365      4436     10282      4665     10161      4713      9829      4829      9525      4899      9608      4884
dram[5]:       9407      4684      9277      4428      9521      4433     10336      4692     10048      4701      9792      4832      9635      4922      9609      4896
dram[6]:       9507      4692      9198      4427      9570      4448     10315      4680     10002      4715      9825      4831      9700      5036      9610      4844
dram[7]:       9475      4697      9223      4425      9433      4450     10400      4678     10004      4825      9808      4721      9780      5059      9546      4843
dram[8]:       9459      4742      9265      4417      9469      4403     10411      4680     10155      4857      9748      4714      9775      5064      9560      4853
dram[9]:       9396      4646      9424      4426      9480      4417     10263      4683     10062      4778      9822      4714      9718      5042      9512      4946
dram[10]:       9456      4669      9300      4439      9461      4410     10316      4693     10074      4784      9741      4775      9686      4924      9714      4962
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5159185 n_act=5117 n_pre=5101 n_req=24474 n_rd=64920 n_write=32976 bw_util=0.03717
n_activity=384805 dram_eff=0.5088
bk0: 4296a 5228616i bk1: 4288a 5227644i bk2: 4236a 5228878i bk3: 4228a 5228884i bk4: 4096a 5231606i bk5: 4092a 5231887i bk6: 3776a 5235100i bk7: 3772a 5233706i bk8: 3792a 5234296i bk9: 3780a 5233214i bk10: 3796a 5234057i bk11: 3804a 5233387i bk12: 4176a 5231233i bk13: 4160a 5229243i bk14: 4328a 5227877i bk15: 4300a 5228401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0926866
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5158965 n_act=5179 n_pre=5163 n_req=24498 n_rd=65016 n_write=32976 bw_util=0.03721
n_activity=384549 dram_eff=0.5096
bk0: 4300a 5228353i bk1: 4300a 5228568i bk2: 4204a 5230401i bk3: 4192a 5229454i bk4: 4176a 5230612i bk5: 4184a 5230384i bk6: 3752a 5235123i bk7: 3748a 5233825i bk8: 3784a 5234568i bk9: 3776a 5233179i bk10: 3816a 5233261i bk11: 3812a 5232817i bk12: 4184a 5230136i bk13: 4180a 5229075i bk14: 4312a 5228693i bk15: 4296a 5227716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0926146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5158997 n_act=5173 n_pre=5157 n_req=24493 n_rd=64972 n_write=33000 bw_util=0.0372
n_activity=385539 dram_eff=0.5082
bk0: 4364a 5228650i bk1: 4364a 5228442i bk2: 4168a 5230208i bk3: 4156a 5230272i bk4: 4184a 5231012i bk5: 4176a 5230759i bk6: 3760a 5234235i bk7: 3756a 5233859i bk8: 3788a 5234307i bk9: 3784a 5233263i bk10: 3792a 5234057i bk11: 3792a 5233060i bk12: 4188a 5230963i bk13: 4176a 5230068i bk14: 4268a 5229365i bk15: 4256a 5227992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0940009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5158851 n_act=5230 n_pre=5214 n_req=24501 n_rd=65028 n_write=32976 bw_util=0.03721
n_activity=384368 dram_eff=0.5099
bk0: 4376a 5227472i bk1: 4376a 5228054i bk2: 4172a 5230410i bk3: 4164a 5229427i bk4: 4184a 5230828i bk5: 4184a 5229680i bk6: 3748a 5234101i bk7: 3736a 5232894i bk8: 3808a 5233882i bk9: 3804a 5232741i bk10: 3824a 5233494i bk11: 3820a 5232657i bk12: 4172a 5231112i bk13: 4184a 5229058i bk14: 4244a 5229204i bk15: 4232a 5228840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0926541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc27db7c40 :  mf: uid=3857307, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4169582), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5158883 n_act=5196 n_pre=5180 n_req=24510 n_rd=65040 n_write=33000 bw_util=0.03723
n_activity=384902 dram_eff=0.5094
bk0: 4364a 5228128i bk1: 4372a 5228399i bk2: 4180a 5229740i bk3: 4168a 5228659i bk4: 4116a 5231192i bk5: 4112a 5231497i bk6: 3836a 5232877i bk7: 3836a 5232408i bk8: 3780a 5234940i bk9: 3776a 5233266i bk10: 3800a 5234359i bk11: 3808a 5233951i bk12: 4192a 5231129i bk13: 4184a 5229343i bk14: 4264a 5229351i bk15: 4252a 5229204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0935126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5158947 n_act=5194 n_pre=5178 n_req=24495 n_rd=65004 n_write=32976 bw_util=0.0372
n_activity=384958 dram_eff=0.509
bk0: 4328a 5228704i bk1: 4328a 5228772i bk2: 4232a 5230409i bk3: 4236a 5228679i bk4: 4112a 5231223i bk5: 4120a 5230526i bk6: 3808a 5234058i bk7: 3800a 5233426i bk8: 3800a 5234022i bk9: 3792a 5232373i bk10: 3812a 5233926i bk11: 3804a 5233094i bk12: 4156a 5231649i bk13: 4164a 5229621i bk14: 4260a 5229418i bk15: 4252a 5229018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0919653
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5159033 n_act=5175 n_pre=5159 n_req=24483 n_rd=64956 n_write=32976 bw_util=0.03718
n_activity=384476 dram_eff=0.5094
bk0: 4300a 5228602i bk1: 4308a 5228654i bk2: 4244a 5228878i bk3: 4236a 5229050i bk4: 4100a 5230250i bk5: 4092a 5231433i bk6: 3828a 5233432i bk7: 3816a 5232956i bk8: 3780a 5233629i bk9: 3772a 5234398i bk10: 3808a 5234797i bk11: 3816a 5234096i bk12: 4112a 5232094i bk13: 4100a 5231130i bk14: 4328a 5229641i bk15: 4316a 5227956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0922446
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5158755 n_act=5250 n_pre=5234 n_req=24515 n_rd=65036 n_write=33024 bw_util=0.03723
n_activity=384470 dram_eff=0.5101
bk0: 4316a 5227980i bk1: 4324a 5228459i bk2: 4232a 5229659i bk3: 4240a 5229408i bk4: 4100a 5231004i bk5: 4092a 5230035i bk6: 3824a 5234042i bk7: 3820a 5232969i bk8: 3768a 5233474i bk9: 3760a 5233035i bk10: 3876a 5233219i bk11: 3876a 5232063i bk12: 4076a 5231963i bk13: 4084a 5230720i bk14: 4332a 5228776i bk15: 4316a 5228162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0923213
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc3cf42bc0 :  mf: uid=3857308, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4169584), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5159121 n_act=5154 n_pre=5138 n_req=24472 n_rd=64910 n_write=32976 bw_util=0.03717
n_activity=384366 dram_eff=0.5093
bk0: 4300a 5228602i bk1: 4292a 5229206i bk2: 4256a 5228759i bk3: 4252a 5229940i bk4: 4076a 5231176i bk5: 4066a 5231008i bk6: 3832a 5234121i bk7: 3816a 5233756i bk8: 3728a 5234877i bk9: 3724a 5234005i bk10: 3896a 5233071i bk11: 3884a 5232900i bk12: 4080a 5231958i bk13: 4088a 5230901i bk14: 4316a 5228243i bk15: 4304a 5227614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0931219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5159249 n_act=5081 n_pre=5065 n_req=24476 n_rd=64928 n_write=32976 bw_util=0.03717
n_activity=384639 dram_eff=0.5091
bk0: 4380a 5227399i bk1: 4380a 5227875i bk2: 4236a 5229457i bk3: 4224a 5229029i bk4: 4060a 5232196i bk5: 4048a 5231566i bk6: 3816a 5234112i bk7: 3812a 5233100i bk8: 3764a 5234677i bk9: 3744a 5234083i bk10: 3868a 5233888i bk11: 3884a 5232937i bk12: 4092a 5232102i bk13: 4088a 5230807i bk14: 4280a 5229971i bk15: 4252a 5229966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0899592
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc3c667cf0 :  mf: uid=3857306, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4169579), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5267299 n_nop=5158837 n_act=5243 n_pre=5227 n_req=24498 n_rd=64968 n_write=33024 bw_util=0.03721
n_activity=384108 dram_eff=0.5102
bk0: 4352a 5228254i bk1: 4356a 5227789i bk2: 4248a 5229275i bk3: 4240a 5228236i bk4: 4072a 5231159i bk5: 4064a 5231634i bk6: 3812a 5234279i bk7: 3800a 5233424i bk8: 3744a 5235074i bk9: 3740a 5233754i bk10: 3864a 5233014i bk11: 3856a 5233259i bk12: 4164a 5231302i bk13: 4172a 5229058i bk14: 4240a 5229360i bk15: 4244a 5229392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0909312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8124, Miss_rate = 0.638, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8106, Miss_rate = 0.638, Pending_hits = 916, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8132, Miss_rate = 0.640, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8122, Miss_rate = 0.640, Pending_hits = 927, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8128, Miss_rate = 0.641, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8115, Miss_rate = 0.640, Pending_hits = 919, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8132, Miss_rate = 0.642, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8125, Miss_rate = 0.641, Pending_hits = 918, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8133, Miss_rate = 0.640, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8127, Miss_rate = 0.639, Pending_hits = 954, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8127, Miss_rate = 0.639, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8124, Miss_rate = 0.639, Pending_hits = 953, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8125, Miss_rate = 0.640, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8114, Miss_rate = 0.639, Pending_hits = 947, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8131, Miss_rate = 0.639, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8128, Miss_rate = 0.639, Pending_hits = 917, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8121, Miss_rate = 0.639, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8107, Miss_rate = 0.638, Pending_hits = 918, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8124, Miss_rate = 0.640, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8108, Miss_rate = 0.638, Pending_hits = 915, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8124, Miss_rate = 0.638, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8118, Miss_rate = 0.638, Pending_hits = 921, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 178695
L2_total_cache_miss_rate = 0.6393
L2_total_cache_pending_hits = 12626
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 86469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55506
	minimum = 6
	maximum = 42
Network latency average = 8.35204
	minimum = 6
	maximum = 42
Slowest packet = 515440
Flit latency average = 6.74882
	minimum = 6
	maximum = 38
Slowest flit = 1420920
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223137
	minimum = 0.0176575 (at node 0)
	maximum = 0.0264863 (at node 15)
Accepted packet rate average = 0.0223137
	minimum = 0.0176575 (at node 0)
	maximum = 0.0264863 (at node 15)
Injected flit rate average = 0.0614999
	minimum = 0.040689 (at node 0)
	maximum = 0.081522 (at node 42)
Accepted flit rate average= 0.0614999
	minimum = 0.0566192 (at node 0)
	maximum = 0.0849287 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.70413 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.1667 (6 samples)
Network latency average = 8.46935 (6 samples)
	minimum = 6 (6 samples)
	maximum = 45 (6 samples)
Flit latency average = 6.9849 (6 samples)
	minimum = 6 (6 samples)
	maximum = 41.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0168418 (6 samples)
	minimum = 0.0133275 (6 samples)
	maximum = 0.019991 (6 samples)
Accepted packet rate average = 0.0168418 (6 samples)
	minimum = 0.0133275 (6 samples)
	maximum = 0.019991 (6 samples)
Injected flit rate average = 0.0464187 (6 samples)
	minimum = 0.0307104 (6 samples)
	maximum = 0.0615352 (6 samples)
Accepted flit rate average = 0.0464187 (6 samples)
	minimum = 0.0427359 (6 samples)
	maximum = 0.0641024 (6 samples)
Injected packet size average = 2.75616 (6 samples)
Accepted packet size average = 2.75616 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 11 min, 27 sec (7887 sec)
gpgpu_simulation_rate = 21946 (inst/sec)
gpgpu_simulation_rate = 528 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41451
gpu_sim_insn = 28848876
gpu_ipc =     695.9754
gpu_tot_sim_cycle = 4433186
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      45.5524
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 3998
partiton_reqs_in_parallel = 911922
partiton_reqs_in_parallel_total    = 62407065
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.2830
partiton_reqs_in_parallel_util = 911922
partiton_reqs_in_parallel_util_total    = 62407065
gpu_sim_cycle_parition_util = 41451
gpu_tot_sim_cycle_parition_util    = 2836685
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.3385 GB/Sec
L2_BW_total  =       6.9707 GB/Sec
gpu_total_sim_rate=25085

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4052156
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33813, 32562, 32552, 33699, 33816, 32569, 32550, 33702, 9665, 9276, 9306, 6020, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 19174
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 92
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198569	W0_Idle:3339907	W0_Scoreboard:149017884	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 5994 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 4433185 
mrq_lat_table:166611 	26446 	13522 	39024 	39415 	21534 	7087 	2282 	117 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185159 	115115 	434 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	222155 	6085 	22 	0 	72916 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182522 	36829 	365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1627 	93 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.243835  5.181572  5.061828  5.070081  5.284866  5.297619  5.632653  5.572391  5.524753  5.588629  4.625000  4.617729  5.705522  5.474926  5.597101  5.465909 
dram[1]:  5.203804  5.066138  5.288571  5.451327  5.214286  5.117647  5.205047  5.027439  5.591973  5.585284  5.033133  5.045317  5.694190  5.473529  4.890863  4.880711 
dram[2]:  5.415513  5.185677  4.938338  4.997283  5.342105  5.383481  5.416393  5.634812  5.328025  5.176471  4.743590  4.716714  5.785714  5.438597  5.293296  5.226519 
dram[3]:  5.277628  5.335150  5.235795  5.260000  5.146479  4.924528  4.922388  4.972810  5.179012  5.191950  4.798851  4.851744  5.720000  5.444445  5.161202  5.125000 
dram[4]:  5.185677  5.030849  4.730769  4.687023  5.221574  4.931129  5.432693  5.450161  5.254717  5.138462  5.151703  5.018072  5.898734  6.206666  5.380682  5.223757 
dram[5]:  5.294766  5.294766  5.347579  5.260504  4.917583  4.804289  5.445161  5.438710  5.109756  5.103659  4.874269  4.970149  5.621212  5.320917  5.186301  5.056150 
dram[6]:  5.013089  4.890306  5.266107  5.275281  5.209912  5.219298  5.357595  5.348101  4.973214  4.967262  5.272152  5.009009  5.582822  5.731861  5.357341  5.304945 
dram[7]:  5.301105  5.336111  5.045699  5.147945  4.950139  4.660574  5.493506  5.334385  4.844575  4.824562  5.110778  5.005865  5.471299  5.180000  5.544413  5.334254 
dram[8]:  5.203804  5.128686  5.274510  5.439306  4.966386  4.933147  5.609272  5.451613  5.212698  5.033742  5.125749  5.391167  5.609907  5.513678  5.163102  5.182796 
dram[9]:  5.337875  5.237968  5.305085  5.208333  5.312312  5.163743  5.909091  5.864583  5.156250  5.306452  4.985380  4.910920  5.500000  5.447447  5.582353  5.402857 
dram[10]:  5.289973  5.292683  5.298592  5.263305  5.019830  4.930362  5.361905  5.236025  4.969789  4.863905  5.193846  5.017857  5.661585  5.388406  5.048128  4.881137 
average row locality = 316039/60505 = 5.223353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1263      1261      1243      1241      1197      1196      1117      1116      1114      1111      1111      1113      1236      1232      1274      1267 
dram[1]:      1264      1264      1232      1229      1220      1222      1111      1110      1112      1110      1117      1116      1238      1237      1270      1266 
dram[2]:      1283      1283      1223      1220      1222      1220      1113      1112      1113      1112      1111      1111      1239      1236      1256      1253 
dram[3]:      1286      1286      1224      1222      1222      1222      1110      1107      1118      1117      1119      1118      1235      1238      1250      1247 
dram[4]:      1283      1285      1226      1223      1203      1202      1135      1135      1111      1110      1113      1115      1240      1238      1255      1252 
dram[5]:      1271      1271      1241      1242      1202      1204      1128      1126      1116      1114      1116      1114      1231      1233      1254      1252 
dram[6]:      1264      1266      1244      1242      1199      1197      1133      1130      1111      1109      1115      1117      1217      1214      1274      1271 
dram[7]:      1268      1270      1241      1243      1199      1197      1132      1131      1106      1104      1135      1135      1208      1210      1275      1271 
dram[8]:      1264      1262      1247      1246      1192      1190      1134      1130      1096      1095      1140      1137      1209      1211      1271      1268 
dram[9]:      1287      1287      1242      1239      1188      1185      1130      1129      1104      1099      1133      1137      1212      1211      1259      1252 
dram[10]:      1280      1281      1245      1243      1191      1189      1129      1126      1099      1098      1130      1128      1233      1235      1249      1250 
total reads: 210199
bank skew: 1287/1095 = 1.18
chip skew: 19126/19092 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:       8146      4112      7932      3854      8161      3802      8799      4085      8628      4049      8551      4125      8121      4180      8207      4158
dram[1]:       8168      4116      7977      3941      8148      3721      8834      4102      8573      4051      8525      4116      8137      4174      8124      4161
dram[2]:       8159      4022      8037      3962      8084      3725      8842      4098      8573      4047      8452      4130      8175      4165      8155      4188
dram[3]:       8088      4009      8022      3957      8072      3722      8839      4112      8562      4035      8401      4149      8219      4170      8228      4202
dram[4]:       8121      4006      8023      3950      8084      3844      8768      3994      8702      4051      8431      4157      8093      4175      8215      4189
dram[5]:       8064      4029      7979      3824      8217      3842      8807      4014      8610      4043      8401      4158      8179      4193      8215      4199
dram[6]:       8145      4035      7914      3823      8258      3853      8793      4005      8566      4053      8428      4159      8237      4288      8216      4154
dram[7]:       8120      4040      7933      3822      8140      3854      8866      4003      8576      4150      8414      4064      8297      4306      8162      4153
dram[8]:       8103      4076      7973      3816      8171      3814      8877      4005      8696      4174      8367      4059      8293      4310      8171      4161
dram[9]:       8052      3995      8106      3822      8178      3825      8747      4007      8629      4111      8424      4059      8248      4292      8137      4240
dram[10]:       8099      4013      8002      3833      8163      3820      8792      4014      8635      4115      8363      4113      8223      4195      8301      4254
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218588 n_act=5427 n_pre=5411 n_req=28710 n_rd=76368 n_write=38472 bw_util=0.04298
n_activity=441458 dram_eff=0.5203
bk0: 5052a 5298984i bk1: 5044a 5297882i bk2: 4972a 5299297i bk3: 4964a 5299821i bk4: 4788a 5302843i bk5: 4784a 5303048i bk6: 4468a 5306361i bk7: 4464a 5304689i bk8: 4456a 5305811i bk9: 4444a 5304314i bk10: 4444a 5305196i bk11: 4452a 5304722i bk12: 4944a 5301240i bk13: 4928a 5299423i bk14: 5096a 5298078i bk15: 5068a 5298360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.10713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218332 n_act=5503 n_pre=5487 n_req=28736 n_rd=76472 n_write=38472 bw_util=0.04302
n_activity=441651 dram_eff=0.5205
bk0: 5056a 5298497i bk1: 5056a 5298853i bk2: 4928a 5301167i bk3: 4916a 5300485i bk4: 4880a 5301536i bk5: 4888a 5301554i bk6: 4444a 5305745i bk7: 4440a 5305168i bk8: 4448a 5305925i bk9: 4440a 5304410i bk10: 4468a 5304024i bk11: 4464a 5303770i bk12: 4952a 5300066i bk13: 4948a 5298877i bk14: 5080a 5298146i bk15: 5064a 5297847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.109464
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fbc1c661d10 :  mf: uid=4499951, sid25:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (4433184), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218392 n_act=5483 n_pre=5467 n_req=28731 n_rd=76428 n_write=38496 bw_util=0.04301
n_activity=442642 dram_eff=0.5193
bk0: 5132a 5298926i bk1: 5132a 5298857i bk2: 4892a 5300869i bk3: 4880a 5300697i bk4: 4888a 5302076i bk5: 4880a 5302111i bk6: 4452a 5305329i bk7: 4448a 5305262i bk8: 4452a 5305420i bk9: 4448a 5304409i bk10: 4444a 5304785i bk11: 4444a 5304390i bk12: 4956a 5300993i bk13: 4944a 5300645i bk14: 5024a 5299637i bk15: 5012a 5298127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.109977
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218182 n_act=5572 n_pre=5556 n_req=28739 n_rd=76484 n_write=38472 bw_util=0.04302
n_activity=440920 dram_eff=0.5214
bk0: 5144a 5297458i bk1: 5144a 5298539i bk2: 4896a 5301292i bk3: 4888a 5300150i bk4: 4888a 5301786i bk5: 4888a 5300306i bk6: 4440a 5304924i bk7: 4428a 5303918i bk8: 4472a 5304689i bk9: 4468a 5303674i bk10: 4476a 5304853i bk11: 4472a 5303376i bk12: 4940a 5301028i bk13: 4952a 5298901i bk14: 5000a 5299246i bk15: 4988a 5299361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.108012
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fbc56c4bcb0 :  mf: uid=4499950, sid25:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4433181), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218262 n_act=5506 n_pre=5490 n_req=28752 n_rd=76504 n_write=38504 bw_util=0.04304
n_activity=442031 dram_eff=0.5204
bk0: 5132a 5298177i bk1: 5140a 5299200i bk2: 4904a 5300353i bk3: 4892a 5299764i bk4: 4812a 5302349i bk5: 4808a 5302823i bk6: 4540a 5303947i bk7: 4540a 5303386i bk8: 4444a 5305625i bk9: 4440a 5304579i bk10: 4452a 5304813i bk11: 4460a 5305274i bk12: 4960a 5301422i bk13: 4952a 5299872i bk14: 5020a 5299370i bk15: 5008a 5299341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.108913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218266 n_act=5542 n_pre=5526 n_req=28733 n_rd=76460 n_write=38472 bw_util=0.04301
n_activity=441664 dram_eff=0.5204
bk0: 5084a 5298955i bk1: 5084a 5299289i bk2: 4964a 5301461i bk3: 4968a 5299285i bk4: 4808a 5302200i bk5: 4816a 5301545i bk6: 4512a 5304379i bk7: 4504a 5304224i bk8: 4464a 5305149i bk9: 4456a 5302945i bk10: 4464a 5304673i bk11: 4456a 5303987i bk12: 4924a 5301058i bk13: 4932a 5298834i bk14: 5016a 5299214i bk15: 5008a 5299110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.107192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218412 n_act=5493 n_pre=5477 n_req=28721 n_rd=76412 n_write=38472 bw_util=0.04299
n_activity=441907 dram_eff=0.5199
bk0: 5056a 5298725i bk1: 5064a 5299160i bk2: 4976a 5299744i bk3: 4968a 5300156i bk4: 4796a 5301378i bk5: 4788a 5303218i bk6: 4532a 5304544i bk7: 4520a 5304065i bk8: 4444a 5304760i bk9: 4436a 5305190i bk10: 4460a 5305798i bk11: 4468a 5305530i bk12: 4868a 5302492i bk13: 4856a 5301225i bk14: 5096a 5300042i bk15: 5084a 5297957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.107311
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218098 n_act=5578 n_pre=5562 n_req=28757 n_rd=76500 n_write=38528 bw_util=0.04305
n_activity=441435 dram_eff=0.5212
bk0: 5072a 5298297i bk1: 5080a 5299344i bk2: 4964a 5300499i bk3: 4972a 5299950i bk4: 4796a 5302304i bk5: 4788a 5301045i bk6: 4528a 5304419i bk7: 4524a 5303997i bk8: 4424a 5304578i bk9: 4416a 5303696i bk10: 4540a 5304248i bk11: 4540a 5303122i bk12: 4832a 5301871i bk13: 4840a 5300884i bk14: 5100a 5298686i bk15: 5084a 5298497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.107768
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218518 n_act=5462 n_pre=5446 n_req=28710 n_rd=76368 n_write=38472 bw_util=0.04298
n_activity=441492 dram_eff=0.5202
bk0: 5056a 5298445i bk1: 5048a 5299344i bk2: 4988a 5299762i bk3: 4984a 5300637i bk4: 4768a 5302409i bk5: 4760a 5302251i bk6: 4536a 5304704i bk7: 4520a 5304505i bk8: 4384a 5305624i bk9: 4380a 5304824i bk10: 4560a 5303733i bk11: 4548a 5304036i bk12: 4836a 5302413i bk13: 4844a 5301351i bk14: 5084a 5298071i bk15: 5072a 5297960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.109463
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc1c5990c0 :  mf: uid=4499952, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4433185), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218682 n_act=5377 n_pre=5361 n_req=28712 n_rd=76374 n_write=38472 bw_util=0.04298
n_activity=441253 dram_eff=0.5205
bk0: 5148a 5297520i bk1: 5148a 5298110i bk2: 4968a 5299976i bk3: 4954a 5299775i bk4: 4752a 5303070i bk5: 4740a 5302644i bk6: 4520a 5304610i bk7: 4516a 5303896i bk8: 4416a 5305674i bk9: 4396a 5305212i bk10: 4532a 5304590i bk11: 4548a 5303767i bk12: 4848a 5301810i bk13: 4844a 5301201i bk14: 5036a 5299679i bk15: 5008a 5300543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.105655
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5344266 n_nop=5218204 n_act=5563 n_pre=5547 n_req=28738 n_rd=76424 n_write=38528 bw_util=0.04302
n_activity=441202 dram_eff=0.5211
bk0: 5120a 5298230i bk1: 5124a 5298016i bk2: 4980a 5300209i bk3: 4972a 5299334i bk4: 4764a 5302103i bk5: 4756a 5303203i bk6: 4516a 5305140i bk7: 4504a 5304512i bk8: 4396a 5306145i bk9: 4392a 5304723i bk10: 4520a 5304208i bk11: 4512a 5304326i bk12: 4932a 5301261i bk13: 4940a 5299091i bk14: 4996a 5299410i bk15: 5000a 5299607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.106246

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9555, Miss_rate = 0.644, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9537, Miss_rate = 0.644, Pending_hits = 1104, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9564, Miss_rate = 0.645, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9554, Miss_rate = 0.646, Pending_hits = 1116, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9560, Miss_rate = 0.646, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9547, Miss_rate = 0.645, Pending_hits = 1106, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9564, Miss_rate = 0.647, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9557, Miss_rate = 0.646, Pending_hits = 1103, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9566, Miss_rate = 0.645, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9560, Miss_rate = 0.645, Pending_hits = 1144, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9559, Miss_rate = 0.645, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9556, Miss_rate = 0.645, Pending_hits = 1145, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9557, Miss_rate = 0.645, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9546, Miss_rate = 0.644, Pending_hits = 1133, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9564, Miss_rate = 0.644, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9561, Miss_rate = 0.644, Pending_hits = 1111, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9553, Miss_rate = 0.644, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9539, Miss_rate = 0.644, Pending_hits = 1113, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9555, Miss_rate = 0.645, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9539, Miss_rate = 0.644, Pending_hits = 1104, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9556, Miss_rate = 0.644, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9550, Miss_rate = 0.644, Pending_hits = 1110, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 210199
L2_total_cache_miss_rate = 0.6447
L2_total_cache_pending_hits = 15257
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 108592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61916
	minimum = 6
	maximum = 52
Network latency average = 8.42616
	minimum = 6
	maximum = 46
Slowest packet = 559792
Flit latency average = 6.86443
	minimum = 6
	maximum = 42
Slowest flit = 1542664
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224386
	minimum = 0.0177563 (at node 1)
	maximum = 0.0266345 (at node 23)
Accepted packet rate average = 0.0224386
	minimum = 0.0177563 (at node 1)
	maximum = 0.0266345 (at node 23)
Injected flit rate average = 0.0618441
	minimum = 0.0409168 (at node 1)
	maximum = 0.0819783 (at node 42)
Accepted flit rate average= 0.0618441
	minimum = 0.0569361 (at node 1)
	maximum = 0.0854041 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.69199 (7 samples)
	minimum = 6 (7 samples)
	maximum = 47 (7 samples)
Network latency average = 8.46318 (7 samples)
	minimum = 6 (7 samples)
	maximum = 45.1429 (7 samples)
Flit latency average = 6.96769 (7 samples)
	minimum = 6 (7 samples)
	maximum = 41.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0176414 (7 samples)
	minimum = 0.0139602 (7 samples)
	maximum = 0.02094 (7 samples)
Accepted packet rate average = 0.0176414 (7 samples)
	minimum = 0.0139602 (7 samples)
	maximum = 0.02094 (7 samples)
Injected flit rate average = 0.0486223 (7 samples)
	minimum = 0.0321685 (7 samples)
	maximum = 0.0644557 (7 samples)
Accepted flit rate average = 0.0486223 (7 samples)
	minimum = 0.0447645 (7 samples)
	maximum = 0.0671455 (7 samples)
Injected packet size average = 2.75616 (7 samples)
Accepted packet size average = 2.75616 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 14 min, 10 sec (8050 sec)
gpgpu_simulation_rate = 25085 (inst/sec)
gpgpu_simulation_rate = 550 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39559
gpu_sim_insn = 28848876
gpu_ipc =     729.2620
gpu_tot_sim_cycle = 4694895
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      49.1579
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 4283
partiton_reqs_in_parallel = 870298
partiton_reqs_in_parallel_total    = 63318987
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.6721
partiton_reqs_in_parallel_util = 870298
partiton_reqs_in_parallel_util_total    = 63318987
gpu_sim_cycle_parition_util = 39559
gpu_tot_sim_cycle_parition_util    = 2878136
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.4243 GB/Sec
L2_BW_total  =       7.5210 GB/Sec
gpu_total_sim_rate=28080

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4631384
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38639, 37205, 37198, 38505, 38642, 37208, 37196, 38514, 9665, 9276, 9306, 6020, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 19208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:228646	W0_Idle:3355369	W0_Scoreboard:150163290	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 5272 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 4694894 
mrq_lat_table:186066 	28892 	15608 	44723 	46653 	26735 	10038 	3807 	140 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	213734 	133027 	451 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	265999 	8218 	33 	0 	73432 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209185 	41488 	427 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1705 	94 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.216152  5.114219  5.193780  5.176611  5.162907  5.199495  5.526316  5.475362  5.512894  5.568116  4.710074  4.680488  5.672922  5.471503  5.454321  5.423645 
dram[1]:  5.230952  5.157277  5.202439  5.285360  5.072115  4.992908  5.307042  5.089189  5.669617  5.663717  5.073879  5.057895  5.603175  5.386768  5.080645  5.025114 
dram[2]:  5.327791  5.132723  5.118073  5.198529  5.151219  5.235732  5.404011  5.463768  5.371509  5.180593  4.890306  4.792500  5.773842  5.411765  5.164286  5.060748 
dram[3]:  5.309693  5.386091  5.182927  5.203432  5.064748  4.810934  5.048257  5.067386  5.296703  5.337950  4.717445  4.809524  5.747283  5.444730  5.224638  5.118484 
dram[4]:  5.228438  5.113895  4.923611  4.882759  5.187970  4.937947  5.315934  5.301370  5.306630  5.175202  5.287293  5.164421  5.714286  6.000000  5.236715  5.082160 
dram[5]:  5.260143  5.260143  5.345679  5.321867  4.973557  4.782910  5.446328  5.502857  5.122340  5.144385  4.953488  4.961140  5.569921  5.309045  5.196643  5.034883 
dram[6]:  5.085648  4.975113  5.326781  5.334975  5.098765  5.081281  5.281421  5.273224  5.109043  5.103724  5.337048  5.101064  5.404700  5.497340  5.234043  5.094470 
dram[7]:  5.215640  5.195755  5.058411  5.171838  5.048900  4.678005  5.551724  5.408964  4.733167  4.740000  5.098701  4.982234  5.481383  5.222785  5.442260  5.264286 
dram[8]:  5.230952  5.116550  5.360494  5.535714  4.866983  4.793911  5.622093  5.451977  5.288516  5.100000  5.033248  5.310811  5.543011  5.403141  5.094470  5.087558 
dram[9]:  5.237762  5.106818  5.361386  5.224638  5.284238  5.079602  5.848485  5.881098  4.992105  5.141304  5.041131  4.974684  5.596206  5.548387  5.512691  5.306373 
dram[10]:  5.295508  5.272941  5.277372  5.298288  4.934940  4.836879  5.433803  5.320442  5.045333  4.950262  5.159575  4.982005  5.459949  5.209360  5.123223  4.838926 
average row locality = 362663/69589 = 5.211499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1452      1450      1435      1433      1384      1383      1274      1273      1284      1281      1285      1287      1412      1408      1461      1454 
dram[1]:      1453      1453      1421      1418      1410      1412      1268      1267      1282      1280      1291      1290      1414      1413      1457      1453 
dram[2]:      1475      1475      1412      1409      1412      1410      1270      1269      1283      1282      1285      1285      1415      1412      1441      1438 
dram[3]:      1478      1478      1413      1411      1412      1412      1267      1264      1288      1287      1292      1291      1411      1414      1435      1432 
dram[4]:      1475      1477      1415      1412      1390      1389      1295      1295      1281      1280      1286      1288      1416      1414      1440      1437 
dram[5]:      1460      1460      1433      1434      1389      1391      1288      1286      1286      1284      1289      1287      1407      1409      1439      1437 
dram[6]:      1453      1455      1436      1434      1385      1383      1293      1290      1281      1279      1288      1290      1390      1387      1462      1459 
dram[7]:      1457      1459      1433      1435      1385      1383      1292      1291      1274      1272      1311      1311      1381      1383      1463      1459 
dram[8]:      1453      1451      1439      1438      1377      1375      1294      1290      1264      1263      1316      1313      1382      1384      1459      1456 
dram[9]:      1479      1479      1434      1431      1373      1370      1290      1289      1273      1268      1309      1313      1385      1384      1444      1437 
dram[10]:      1472      1473      1437      1435      1376      1374      1289      1286      1268      1267      1304      1302      1409      1411      1434      1435 
total reads: 241703
bank skew: 1479/1263 = 1.17
chip skew: 21990/21954 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:       7129      3612      6910      3371      7086      3315      7738      3606      7536      3551      7458      3612      7167      3702      7203      3662
dram[1]:       7149      3616      6953      3448      7077      3247      7765      3620      7488      3552      7438      3606      7181      3697      7129      3664
dram[2]:       7141      3534      7000      3464      7022      3250      7773      3616      7488      3550      7371      3616      7215      3689      7153      3686
dram[3]:       7080      3524      6988      3461      7012      3248      7768      3628      7483      3540      7338      3637      7253      3693      7214      3698
dram[4]:       7107      3520      6989      3454      7025      3354      7708      3526      7599      3553      7360      3643      7144      3698      7205      3687
dram[5]:       7061      3542      6948      3344      7140      3354      7738      3541      7523      3546      7336      3644      7216      3713      7204      3696
dram[6]:       7128      3546      6892      3344      7176      3362      7730      3534      7482      3554      7359      3646      7271      3797      7205      3657
dram[7]:       7108      3552      6908      3343      7074      3364      7792      3533      7494      3640      7348      3563      7319      3812      7159      3655
dram[8]:       7092      3581      6945      3338      7100      3328      7803      3534      7593      3659      7308      3559      7317      3816      7165      3662
dram[9]:       7049      3512      7059      3342      7104      3337      7687      3536      7535      3603      7355      3560      7277      3800      7138      3732
dram[10]:       7086      3526      6969      3353      7093      3333      7726      3541      7538      3607      7308      3607      7255      3715      7278      3744
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273442 n_act=6251 n_pre=6235 n_req=32948 n_rd=87824 n_write=43968 bw_util=0.04865
n_activity=500736 dram_eff=0.5264
bk0: 5808a 5364856i bk1: 5800a 5363943i bk2: 5740a 5365402i bk3: 5732a 5365901i bk4: 5536a 5368880i bk5: 5532a 5369683i bk6: 5096a 5373664i bk7: 5092a 5372302i bk8: 5136a 5372794i bk9: 5124a 5371688i bk10: 5140a 5371978i bk11: 5148a 5372041i bk12: 5648a 5368192i bk13: 5632a 5366311i bk14: 5844a 5363880i bk15: 5816a 5364185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.137756
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273234 n_act=6303 n_pre=6287 n_req=32974 n_rd=87928 n_write=43968 bw_util=0.04869
n_activity=501371 dram_eff=0.5261
bk0: 5812a 5364544i bk1: 5812a 5365268i bk2: 5684a 5367373i bk3: 5672a 5366759i bk4: 5640a 5367711i bk5: 5648a 5367996i bk6: 5072a 5372924i bk7: 5068a 5372537i bk8: 5128a 5373082i bk9: 5120a 5372096i bk10: 5164a 5371150i bk11: 5160a 5371307i bk12: 5656a 5367053i bk13: 5652a 5366035i bk14: 5828a 5364470i bk15: 5812a 5364528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.139762
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273214 n_act=6315 n_pre=6299 n_req=32973 n_rd=87892 n_write=44000 bw_util=0.04869
n_activity=502359 dram_eff=0.5251
bk0: 5900a 5364564i bk1: 5900a 5364652i bk2: 5648a 5366832i bk3: 5636a 5367148i bk4: 5648a 5368091i bk5: 5640a 5368388i bk6: 5080a 5372520i bk7: 5076a 5372856i bk8: 5132a 5372258i bk9: 5128a 5371699i bk10: 5140a 5372010i bk11: 5140a 5371770i bk12: 5660a 5367573i bk13: 5648a 5367525i bk14: 5764a 5365621i bk15: 5752a 5363869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.140034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273064 n_act=6382 n_pre=6366 n_req=32977 n_rd=87940 n_write=43968 bw_util=0.0487
n_activity=500511 dram_eff=0.5271
bk0: 5912a 5363665i bk1: 5912a 5364866i bk2: 5652a 5367200i bk3: 5644a 5366622i bk4: 5648a 5367842i bk5: 5648a 5366429i bk6: 5068a 5372296i bk7: 5056a 5371697i bk8: 5152a 5371636i bk9: 5148a 5371040i bk10: 5168a 5371911i bk11: 5164a 5370884i bk12: 5644a 5367480i bk13: 5656a 5365973i bk14: 5740a 5365441i bk15: 5728a 5365788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.139122
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc1cd26890 :  mf: uid=5142596, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4694894), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273154 n_act=6312 n_pre=6296 n_req=32990 n_rd=87958 n_write=44000 bw_util=0.04871
n_activity=501156 dram_eff=0.5266
bk0: 5900a 5363901i bk1: 5908a 5365518i bk2: 5660a 5366263i bk3: 5648a 5366043i bk4: 5560a 5368604i bk5: 5554a 5369541i bk6: 5180a 5371033i bk7: 5180a 5370959i bk8: 5124a 5372555i bk9: 5120a 5371722i bk10: 5144a 5372143i bk11: 5152a 5373131i bk12: 5664a 5368106i bk13: 5656a 5367035i bk14: 5760a 5365478i bk15: 5748a 5365147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.139059
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273152 n_act=6350 n_pre=6334 n_req=32971 n_rd=87916 n_write=43968 bw_util=0.04869
n_activity=501401 dram_eff=0.5261
bk0: 5840a 5365203i bk1: 5840a 5365265i bk2: 5732a 5367441i bk3: 5736a 5365413i bk4: 5556a 5368291i bk5: 5564a 5367949i bk6: 5152a 5371419i bk7: 5144a 5371699i bk8: 5144a 5372474i bk9: 5136a 5370225i bk10: 5156a 5372065i bk11: 5148a 5371551i bk12: 5628a 5367691i bk13: 5636a 5366004i bk14: 5756a 5365758i bk15: 5748a 5365903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.136965
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273242 n_act=6333 n_pre=6317 n_req=32957 n_rd=87860 n_write=43968 bw_util=0.04867
n_activity=501449 dram_eff=0.5258
bk0: 5812a 5365041i bk1: 5820a 5365656i bk2: 5744a 5366076i bk3: 5736a 5366578i bk4: 5540a 5367285i bk5: 5532a 5369436i bk6: 5172a 5371278i bk7: 5160a 5371491i bk8: 5124a 5371827i bk9: 5116a 5372569i bk10: 5152a 5372920i bk11: 5160a 5373025i bk12: 5560a 5369124i bk13: 5548a 5368124i bk14: 5848a 5366146i bk15: 5836a 5363661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.136194
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5272896 n_act=6426 n_pre=6410 n_req=32997 n_rd=87956 n_write=44032 bw_util=0.04872
n_activity=500833 dram_eff=0.5271
bk0: 5828a 5364506i bk1: 5836a 5365594i bk2: 5732a 5366315i bk3: 5740a 5365896i bk4: 5540a 5368337i bk5: 5532a 5367481i bk6: 5168a 5371521i bk7: 5164a 5371685i bk8: 5096a 5371377i bk9: 5088a 5370760i bk10: 5244a 5371217i bk11: 5244a 5370244i bk12: 5524a 5368748i bk13: 5532a 5368082i bk14: 5852a 5364829i bk15: 5836a 5364888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.136689
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc1cd918d0 :  mf: uid=5142594, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (4694894), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273348 n_act=6302 n_pre=6286 n_req=32946 n_rd=87816 n_write=43968 bw_util=0.04865
n_activity=501239 dram_eff=0.5258
bk0: 5812a 5364656i bk1: 5804a 5365738i bk2: 5756a 5366198i bk3: 5752a 5367159i bk4: 5508a 5369103i bk5: 5500a 5368734i bk6: 5176a 5371670i bk7: 5160a 5371809i bk8: 5056a 5372885i bk9: 5052a 5372037i bk10: 5264a 5370472i bk11: 5252a 5371387i bk12: 5528a 5369222i bk13: 5536a 5368514i bk14: 5836a 5364063i bk15: 5824a 5363877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.137683
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273518 n_act=6209 n_pre=6193 n_req=32950 n_rd=87832 n_write=43968 bw_util=0.04866
n_activity=500918 dram_eff=0.5262
bk0: 5916a 5363240i bk1: 5916a 5364011i bk2: 5736a 5365605i bk3: 5724a 5365830i bk4: 5492a 5369201i bk5: 5480a 5369095i bk6: 5160a 5371699i bk7: 5156a 5371443i bk8: 5092a 5372423i bk9: 5072a 5372370i bk10: 5236a 5371674i bk11: 5252a 5371107i bk12: 5540a 5368737i bk13: 5536a 5368723i bk14: 5776a 5366136i bk15: 5748a 5366672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.135684
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc1ce51440 :  mf: uid=5142595, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4694890), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5417720 n_nop=5273002 n_act=6407 n_pre=6391 n_req=32980 n_rd=87888 n_write=44032 bw_util=0.0487
n_activity=501245 dram_eff=0.5264
bk0: 5888a 5364097i bk1: 5892a 5364230i bk2: 5748a 5366290i bk3: 5740a 5365903i bk4: 5504a 5368440i bk5: 5496a 5369697i bk6: 5156a 5372234i bk7: 5144a 5371736i bk8: 5072a 5373534i bk9: 5068a 5372162i bk10: 5216a 5371463i bk11: 5208a 5371411i bk12: 5636a 5367647i bk13: 5644a 5365945i bk14: 5736a 5365581i bk15: 5740a 5365901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.135916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 10987, Miss_rate = 0.648, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 10969, Miss_rate = 0.648, Pending_hits = 1111, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 10996, Miss_rate = 0.649, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 10986, Miss_rate = 0.650, Pending_hits = 1125, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 10993, Miss_rate = 0.650, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 10980, Miss_rate = 0.649, Pending_hits = 1114, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 10996, Miss_rate = 0.651, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 10989, Miss_rate = 0.650, Pending_hits = 1111, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 10998, Miss_rate = 0.649, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 10992, Miss_rate = 0.649, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 10991, Miss_rate = 0.649, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 10988, Miss_rate = 0.649, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 10988, Miss_rate = 0.649, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 10977, Miss_rate = 0.648, Pending_hits = 1139, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 10996, Miss_rate = 0.649, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 10993, Miss_rate = 0.648, Pending_hits = 1119, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 10984, Miss_rate = 0.649, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 10970, Miss_rate = 0.648, Pending_hits = 1118, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 10987, Miss_rate = 0.649, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 10971, Miss_rate = 0.648, Pending_hits = 1111, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 10989, Miss_rate = 0.648, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 10983, Miss_rate = 0.648, Pending_hits = 1120, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 241703
L2_total_cache_miss_rate = 0.6488
L2_total_cache_pending_hits = 15390
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 110874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 124976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52209
	minimum = 6
	maximum = 48
Network latency average = 8.39673
	minimum = 6
	maximum = 48
Slowest packet = 653223
Flit latency average = 6.85498
	minimum = 6
	maximum = 44
Slowest flit = 1800527
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235118
	minimum = 0.0186056 (at node 0)
	maximum = 0.0279084 (at node 3)
Accepted packet rate average = 0.0235118
	minimum = 0.0186056 (at node 0)
	maximum = 0.0279084 (at node 3)
Injected flit rate average = 0.0648021
	minimum = 0.0428738 (at node 0)
	maximum = 0.0858992 (at node 42)
Accepted flit rate average= 0.0648021
	minimum = 0.0596592 (at node 0)
	maximum = 0.0894889 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.67076 (8 samples)
	minimum = 6 (8 samples)
	maximum = 47.125 (8 samples)
Network latency average = 8.45487 (8 samples)
	minimum = 6 (8 samples)
	maximum = 45.5 (8 samples)
Flit latency average = 6.9536 (8 samples)
	minimum = 6 (8 samples)
	maximum = 42 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0183752 (8 samples)
	minimum = 0.0145409 (8 samples)
	maximum = 0.0218111 (8 samples)
Accepted packet rate average = 0.0183752 (8 samples)
	minimum = 0.0145409 (8 samples)
	maximum = 0.0218111 (8 samples)
Injected flit rate average = 0.0506448 (8 samples)
	minimum = 0.0335066 (8 samples)
	maximum = 0.0671361 (8 samples)
Accepted flit rate average = 0.0506448 (8 samples)
	minimum = 0.0466263 (8 samples)
	maximum = 0.0699384 (8 samples)
Injected packet size average = 2.75616 (8 samples)
Accepted packet size average = 2.75616 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 16 min, 59 sec (8219 sec)
gpgpu_simulation_rate = 28080 (inst/sec)
gpgpu_simulation_rate = 571 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38950
gpu_sim_insn = 28848876
gpu_ipc =     740.6644
gpu_tot_sim_cycle = 4955995
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      52.3891
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 4667
partiton_reqs_in_parallel = 856900
partiton_reqs_in_parallel_total    = 64189285
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1247
partiton_reqs_in_parallel_util = 856900
partiton_reqs_in_parallel_util_total    = 64189285
gpu_sim_cycle_parition_util = 38950
gpu_tot_sim_cycle_parition_util    = 2917695
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.1665 GB/Sec
L2_BW_total  =       8.0142 GB/Sec
gpu_total_sim_rate=30950

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5210612
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43465, 41842, 41844, 43324, 43468, 41849, 41842, 43324, 9665, 9276, 9306, 6020, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 19242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:259012	W0_Idle:3370174	W0_Scoreboard:151293028	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 4712 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 4955994 
mrq_lat_table:207226 	32861 	18146 	49268 	52328 	31341 	12897 	4986 	233 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	246214 	147022 	480 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	309727 	10463 	47 	0 	73948 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235367 	46615 	502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1780 	96 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.722864  5.614512  5.655093  5.637414  5.634146  5.673219  6.062323  5.974860  6.027778  6.087079  5.152745  5.120853  6.244156  6.030151  5.931117  5.900474 
dram[1]:  5.738426  5.659817  5.658019  5.745803  5.540984  5.456221  5.830601  5.598425  6.159091  6.153409  5.539642  5.522959  6.137755  5.909091  5.540000  5.482379 
dram[2]:  5.845265  5.636971  5.571095  5.656398  5.624703  5.714976  5.933333  5.997191  5.878049  5.675393  5.346535  5.242718  6.350924  5.965261  5.621560  5.538462 
dram[3]:  5.825287  5.906760  5.639151  5.661138  5.532710  5.262222  5.554688  5.575916  5.766578  5.779255  5.162291  5.260341  6.323684  5.970223  5.686047  5.575343 
dram[4]:  5.739229  5.616408  5.365471  5.322940  5.663414  5.397675  5.842667  5.827127  5.778666  5.640625  5.767380  5.637076  6.287206  6.591781  5.724299  5.536199 
dram[5]:  5.767982  5.767982  5.811456  5.786223  5.435597  5.231982  5.983562  6.044322  5.583548  5.578406  5.413534  5.422111  6.135550  5.856098  5.655889  5.486547 
dram[6]:  5.583333  5.464758  5.790974  5.800000  5.569712  5.551559  5.806366  5.798409  5.570694  5.565553  5.819407  5.569588  5.924433  6.023077  5.725400  5.553333 
dram[7]:  5.721198  5.699541  5.509050  5.628176  5.516667  5.121681  6.094707  5.942935  5.169082  5.151807  5.571788  5.448276  6.038660  5.761671  5.917258  5.705480 
dram[8]:  5.738426  5.616780  5.825776  6.009852  5.321759  5.244292  6.169014  5.989041  5.725806  5.529870  5.501241  5.795812  6.072539  5.924242  5.578125  5.546667 
dram[9]:  5.748299  5.608407  5.827751  5.684579  5.766332  5.549637  6.410557  6.445428  5.440204  5.569191  5.511222  5.439804  6.160105  6.109375  5.956311  5.771226 
dram[10]:  5.811494  5.787185  5.738823  5.761230  5.394366  5.290323  5.969945  5.849866  5.469231  5.370277  5.631444  5.443890  5.987531  5.721428  5.579909  5.280777 
average row locality = 409287/71835 = 5.697598
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1641      1639      1619      1617      1557      1556      1447      1446      1450      1447      1447      1449      1604      1600      1653      1646 
dram[1]:      1642      1642      1602      1599      1586      1588      1441      1440      1448      1446      1454      1453      1606      1605      1649      1645 
dram[2]:      1667      1667      1593      1590      1588      1586      1443      1442      1449      1448      1448      1448      1607      1604      1630      1627 
dram[3]:      1670      1670      1594      1592      1588      1588      1440      1437      1454      1453      1455      1454      1603      1606      1624      1621 
dram[4]:      1667      1669      1596      1593      1564      1563      1471      1471      1447      1446      1449      1451      1608      1606      1629      1626 
dram[5]:      1649      1649      1616      1617      1563      1565      1464      1462      1452      1450      1452      1450      1599      1601      1628      1626 
dram[6]:      1642      1644      1619      1617      1559      1557      1469      1466      1447      1445      1451      1453      1579      1576      1654      1651 
dram[7]:      1646      1648      1616      1618      1559      1557      1468      1467      1438      1436      1477      1477      1570      1572      1655      1651 
dram[8]:      1642      1640      1622      1621      1550      1548      1470      1466      1428      1427      1482      1479      1571      1573      1651      1648 
dram[9]:      1671      1671      1617      1614      1546      1543      1466      1465      1436      1431      1475      1479      1574      1573      1633      1626 
dram[10]:      1664      1665      1620      1618      1549      1547      1465      1462      1431      1430      1468      1466      1601      1603      1623      1624 
total reads: 273207
bank skew: 1671/1427 = 1.17
chip skew: 24856/24818 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:       6344      3225      6166      3020      6343      2981      6861      3210      6707      3172      6647      3232      6335      3283      6398      3264
dram[1]:       6361      3230      6207      3090      6336      2921      6882      3221      6664      3173      6628      3225      6349      3281      6330      3265
dram[2]:       6354      3157      6246      3103      6288      2923      6891      3218      6664      3171      6566      3233      6379      3273      6356      3287
dram[3]:       6301      3148      6236      3100      6279      2921      6884      3228      6661      3164      6538      3252      6411      3277      6408      3296
dram[4]:       6324      3145      6237      3095      6287      3014      6834      3139      6762      3174      6555      3257      6316      3281      6401      3287
dram[5]:       6285      3165      6203      2998      6389      3014      6858      3151      6696      3169      6536      3258      6376      3294      6400      3295
dram[6]:       6342      3168      6154      2998      6420      3020      6852      3146      6658      3175      6555      3259      6426      3367      6401      3260
dram[7]:       6327      3173      6167      2997      6329      3022      6907      3145      6672      3253      6545      3186      6465      3380      6360      3259
dram[8]:       6310      3198      6202      2994      6353      2990      6917      3146      6756      3268      6512      3182      6463      3384      6365      3264
dram[9]:       6273      3138      6302      2996      6355      2997      6814      3147      6711      3220      6551      3183      6430      3369      6344      3327
dram[10]:       6304      3149      6223      3006      6346      2994      6847      3152      6712      3223      6513      3226      6412      3296      6464      3338
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328421 n_act=6451 n_pre=6435 n_req=37184 n_rd=99272 n_write=49464 bw_util=0.05418
n_activity=556424 dram_eff=0.5346
bk0: 6564a 5430676i bk1: 6556a 5430431i bk2: 6476a 5431137i bk3: 6468a 5432476i bk4: 6228a 5435721i bk5: 6224a 5436324i bk6: 5788a 5440062i bk7: 5784a 5439176i bk8: 5800a 5439669i bk9: 5788a 5438622i bk10: 5788a 5438431i bk11: 5796a 5438775i bk12: 6416a 5433562i bk13: 6400a 5432047i bk14: 6612a 5428828i bk15: 6584a 5430058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.16373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbc24b97cd0 :  mf: uid=5785240, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4955994), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328195 n_act=6509 n_pre=6493 n_req=37212 n_rd=99382 n_write=49464 bw_util=0.05422
n_activity=557230 dram_eff=0.5342
bk0: 6568a 5430054i bk1: 6568a 5431374i bk2: 6408a 5433426i bk3: 6394a 5433349i bk4: 6344a 5434629i bk5: 6352a 5434452i bk6: 5764a 5439694i bk7: 5760a 5439229i bk8: 5792a 5439810i bk9: 5784a 5438844i bk10: 5816a 5438198i bk11: 5812a 5438666i bk12: 6424a 5432659i bk13: 6420a 5431467i bk14: 6596a 5429848i bk15: 6580a 5429639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.164766
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328193 n_act=6511 n_pre=6495 n_req=37211 n_rd=99348 n_write=49496 bw_util=0.05422
n_activity=557623 dram_eff=0.5339
bk0: 6668a 5429437i bk1: 6668a 5430191i bk2: 6372a 5432432i bk3: 6360a 5433749i bk4: 6352a 5434349i bk5: 6344a 5435084i bk6: 5772a 5439000i bk7: 5768a 5439734i bk8: 5796a 5439004i bk9: 5792a 5438520i bk10: 5792a 5438452i bk11: 5792a 5438678i bk12: 6428a 5433346i bk13: 6416a 5433696i bk14: 6520a 5431038i bk15: 6508a 5429185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.164724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328023 n_act=6588 n_pre=6572 n_req=37215 n_rd=99396 n_write=49464 bw_util=0.05423
n_activity=556276 dram_eff=0.5352
bk0: 6680a 5428686i bk1: 6680a 5430895i bk2: 6376a 5432937i bk3: 6368a 5433041i bk4: 6352a 5434287i bk5: 6352a 5433375i bk6: 5760a 5439003i bk7: 5748a 5438409i bk8: 5816a 5438131i bk9: 5812a 5437742i bk10: 5820a 5438873i bk11: 5816a 5438116i bk12: 6412a 5432989i bk13: 6424a 5431265i bk14: 6496a 5430513i bk15: 6484a 5431024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.164882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328107 n_act=6512 n_pre=6496 n_req=37232 n_rd=99424 n_write=49504 bw_util=0.05425
n_activity=557002 dram_eff=0.5347
bk0: 6668a 5429576i bk1: 6676a 5431284i bk2: 6384a 5432288i bk3: 6372a 5432323i bk4: 6256a 5435146i bk5: 6252a 5436546i bk6: 5884a 5437149i bk7: 5884a 5437836i bk8: 5788a 5439116i bk9: 5784a 5438065i bk10: 5796a 5438817i bk11: 5804a 5440419i bk12: 6432a 5433793i bk13: 6424a 5433415i bk14: 6516a 5431077i bk15: 6504a 5430962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.16436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fbc1d4b14b0 :  mf: uid=5785238, sid11:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4955989), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328115 n_act=6554 n_pre=6538 n_req=37209 n_rd=99372 n_write=49464 bw_util=0.05422
n_activity=557328 dram_eff=0.5341
bk0: 6596a 5430830i bk1: 6596a 5431404i bk2: 6464a 5433301i bk3: 6468a 5431441i bk4: 6252a 5435087i bk5: 6260a 5434819i bk6: 5856a 5437980i bk7: 5848a 5437962i bk8: 5808a 5439216i bk9: 5800a 5436648i bk10: 5808a 5438858i bk11: 5800a 5438880i bk12: 6396a 5433185i bk13: 6404a 5431429i bk14: 6512a 5431390i bk15: 6504a 5431398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.162775
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328205 n_act=6537 n_pre=6521 n_req=37195 n_rd=99316 n_write=49464 bw_util=0.0542
n_activity=557242 dram_eff=0.534
bk0: 6568a 5430111i bk1: 6576a 5431660i bk2: 6476a 5432260i bk3: 6468a 5432957i bk4: 6236a 5433533i bk5: 6228a 5436302i bk6: 5876a 5437619i bk7: 5864a 5438495i bk8: 5788a 5438153i bk9: 5780a 5439304i bk10: 5804a 5439487i bk11: 5812a 5440013i bk12: 6316a 5434660i bk13: 6304a 5434200i bk14: 6616a 5431409i bk15: 6604a 5429046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.16142
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbc3fc24140 :  mf: uid=5785239, sid11:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4955993), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5327839 n_act=6632 n_pre=6616 n_req=37239 n_rd=99420 n_write=49536 bw_util=0.05426
n_activity=556880 dram_eff=0.535
bk0: 6584a 5429967i bk1: 6592a 5431853i bk2: 6464a 5432459i bk3: 6472a 5432334i bk4: 6236a 5435029i bk5: 6228a 5434741i bk6: 5872a 5437988i bk7: 5868a 5438329i bk8: 5752a 5438210i bk9: 5744a 5437223i bk10: 5908a 5437732i bk11: 5908a 5436712i bk12: 6280a 5434686i bk13: 6288a 5434131i bk14: 6620a 5430057i bk15: 6604a 5430443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.161392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328303 n_act=6510 n_pre=6494 n_req=37184 n_rd=99272 n_write=49464 bw_util=0.05418
n_activity=556842 dram_eff=0.5342
bk0: 6568a 5430189i bk1: 6560a 5431519i bk2: 6488a 5432108i bk3: 6484a 5433233i bk4: 6200a 5435926i bk5: 6192a 5435668i bk6: 5880a 5438124i bk7: 5864a 5438417i bk8: 5712a 5439580i bk9: 5708a 5438479i bk10: 5928a 5436867i bk11: 5916a 5438265i bk12: 6284a 5434862i bk13: 6292a 5434464i bk14: 6604a 5429141i bk15: 6592a 5429519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.162823
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5328485 n_act=6415 n_pre=6399 n_req=37186 n_rd=99280 n_write=49464 bw_util=0.05419
n_activity=556367 dram_eff=0.5347
bk0: 6684a 5428698i bk1: 6684a 5430094i bk2: 6468a 5431184i bk3: 6456a 5432074i bk4: 6184a 5435771i bk5: 6172a 5435824i bk6: 5864a 5437713i bk7: 5860a 5438199i bk8: 5744a 5439487i bk9: 5724a 5439388i bk10: 5900a 5438230i bk11: 5916a 5438101i bk12: 6296a 5434523i bk13: 6292a 5434561i bk14: 6532a 5431478i bk15: 6504a 5432633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.160547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5490043 n_nop=5327945 n_act=6617 n_pre=6601 n_req=37220 n_rd=99344 n_write=49536 bw_util=0.05424
n_activity=557130 dram_eff=0.5345
bk0: 6656a 5429498i bk1: 6660a 5430299i bk2: 6480a 5432655i bk3: 6472a 5432269i bk4: 6196a 5435682i bk5: 6188a 5436313i bk6: 5860a 5439002i bk7: 5848a 5438687i bk8: 5724a 5440421i bk9: 5720a 5439040i bk10: 5872a 5438417i bk11: 5864a 5438523i bk12: 6404a 5432764i bk13: 6412a 5431381i bk14: 6492a 5431175i bk15: 6496a 5430954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.162409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12418, Miss_rate = 0.651, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12400, Miss_rate = 0.651, Pending_hits = 1114, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12428, Miss_rate = 0.653, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12418, Miss_rate = 0.653, Pending_hits = 1128, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12425, Miss_rate = 0.653, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12412, Miss_rate = 0.652, Pending_hits = 1119, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12428, Miss_rate = 0.654, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12421, Miss_rate = 0.653, Pending_hits = 1114, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12431, Miss_rate = 0.652, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12425, Miss_rate = 0.652, Pending_hits = 1155, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12423, Miss_rate = 0.652, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12420, Miss_rate = 0.652, Pending_hits = 1157, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12420, Miss_rate = 0.652, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12409, Miss_rate = 0.652, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12429, Miss_rate = 0.652, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12426, Miss_rate = 0.652, Pending_hits = 1122, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12416, Miss_rate = 0.652, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12402, Miss_rate = 0.651, Pending_hits = 1120, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12418, Miss_rate = 0.652, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12402, Miss_rate = 0.651, Pending_hits = 1114, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12421, Miss_rate = 0.651, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12415, Miss_rate = 0.651, Pending_hits = 1124, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 273207
L2_total_cache_miss_rate = 0.6520
L2_total_cache_pending_hits = 15464
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 141360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131829
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59979
	minimum = 6
	maximum = 52
Network latency average = 8.47419
	minimum = 6
	maximum = 46
Slowest packet = 745998
Flit latency average = 6.95302
	minimum = 6
	maximum = 46
Slowest flit = 2121236
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238794
	minimum = 0.0188965 (at node 0)
	maximum = 0.0283448 (at node 11)
Accepted packet rate average = 0.0238794
	minimum = 0.0188965 (at node 0)
	maximum = 0.0283448 (at node 11)
Injected flit rate average = 0.0658153
	minimum = 0.0435441 (at node 0)
	maximum = 0.0872423 (at node 42)
Accepted flit rate average= 0.0658153
	minimum = 0.0605921 (at node 0)
	maximum = 0.0908881 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.66287 (9 samples)
	minimum = 6 (9 samples)
	maximum = 47.6667 (9 samples)
Network latency average = 8.45702 (9 samples)
	minimum = 6 (9 samples)
	maximum = 45.5556 (9 samples)
Flit latency average = 6.95354 (9 samples)
	minimum = 6 (9 samples)
	maximum = 42.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0189868 (9 samples)
	minimum = 0.0150248 (9 samples)
	maximum = 0.022537 (9 samples)
Accepted packet rate average = 0.0189868 (9 samples)
	minimum = 0.0150248 (9 samples)
	maximum = 0.022537 (9 samples)
Injected flit rate average = 0.0523304 (9 samples)
	minimum = 0.0346219 (9 samples)
	maximum = 0.0693701 (9 samples)
Accepted flit rate average = 0.0523304 (9 samples)
	minimum = 0.0481781 (9 samples)
	maximum = 0.0722662 (9 samples)
Injected packet size average = 2.75615 (9 samples)
Accepted packet size average = 2.75615 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 49 sec (8389 sec)
gpgpu_simulation_rate = 30950 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39573
gpu_sim_insn = 28848876
gpu_ipc =     729.0040
gpu_tot_sim_cycle = 5217718
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =      55.2902
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 4889
partiton_reqs_in_parallel = 870606
partiton_reqs_in_parallel_total    = 65046185
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.6333
partiton_reqs_in_parallel_util = 870606
partiton_reqs_in_parallel_util_total    = 65046185
gpu_sim_cycle_parition_util = 39573
gpu_tot_sim_cycle_parition_util    = 2956645
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     111.3849 GB/Sec
L2_BW_total  =       8.4570 GB/Sec
gpu_total_sim_rate=33682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48291, 46486, 46490, 48141, 48294, 46493, 46489, 48142, 9665, 9276, 9306, 6020, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 19269
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 187
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:288992	W0_Idle:3385283	W0_Scoreboard:152435682	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 4263 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 5217717 
mrq_lat_table:227473 	35484 	20300 	54895 	59381 	36183 	15640 	6295 	259 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	275367 	164354 	499 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	353807 	12365 	52 	0 	74464 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262180 	51139 	549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1858 	97 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.598377  5.483101  5.596312  5.626804  5.555794  5.663020  5.890819  5.787805  5.960591  5.953202  5.108051  4.954825  6.186047  5.915368  5.793319  5.742739 
dram[1]:  5.704545  5.657787  5.608787  5.685775  5.465980  5.306000  5.949749  5.703614  6.106061  6.163265  5.495454  5.455982  5.982022  5.784782  5.542000  5.425490 
dram[2]:  5.764826  5.538311  5.555094  5.630802  5.425358  5.522917  5.895523  5.806373  5.857143  5.597222  5.395973  5.099366  6.193023  5.911111  5.471888  5.358268 
dram[3]:  5.724138  5.891440  5.592050  5.611344  5.436475  5.201961  5.556338  5.549296  5.730496  5.687793  5.155983  5.153846  6.140878  5.786956  5.664583  5.432000 
dram[4]:  5.672032  5.520548  5.371486  5.354710  5.581545  5.284553  5.774347  5.733490  5.768497  5.618605  5.772182  5.628505  6.110092  6.338095  5.491935  5.314453 
dram[5]:  5.683778  5.637475  5.781316  5.758985  5.338809  5.122047  5.985185  5.980247  5.567816  5.563219  5.403587  5.315673  6.117512  5.738661  5.591376  5.398809 
dram[6]:  5.611789  5.460474  5.691023  5.795745  5.451681  5.436059  5.715294  5.762470  5.556322  5.577367  5.763158  5.593967  5.756637  5.866817  5.575150  5.385659 
dram[7]:  5.642857  5.534000  5.424303  5.482897  5.544872  5.144841  6.024814  5.890777  5.098290  5.018948  5.558558  5.376906  6.016241  5.665939  5.761905  5.580321 
dram[8]:  5.776151  5.619144  5.818763  6.062222  5.233740  5.146000  6.120907  5.960688  5.766990  5.562061  5.423245  5.678161  5.935927  5.833708  5.492095  5.443137 
dram[9]:  5.634730  5.449807  5.675000  5.553061  5.738839  5.570499  6.236504  6.266150  5.335570  5.396825  5.455752  5.346320  6.096244  5.940504  5.804255  5.598765 
dram[10]:  5.758691  5.832298  5.716981  5.785563  5.296296  5.164659  6.002475  5.921761  5.560748  5.443936  5.576659  5.411111  5.801310  5.645435  5.546939  5.238921 
average row locality = 455911/81067 = 5.623879
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1830      1828      1811      1809      1744      1743      1604      1603      1620      1617      1621      1623      1780      1776      1840      1833 
dram[1]:      1831      1831      1791      1788      1776      1778      1598      1597      1618      1616      1628      1627      1782      1781      1836      1832 
dram[2]:      1859      1859      1782      1779      1778      1776      1600      1599      1619      1618      1622      1622      1783      1780      1815      1812 
dram[3]:      1862      1862      1783      1781      1778      1778      1597      1594      1624      1623      1628      1627      1779      1782      1809      1806 
dram[4]:      1859      1861      1785      1782      1751      1750      1631      1631      1617      1616      1622      1624      1784      1782      1814      1811 
dram[5]:      1838      1838      1808      1809      1750      1752      1624      1622      1622      1620      1625      1623      1775      1777      1813      1811 
dram[6]:      1831      1833      1811      1809      1745      1743      1629      1626      1617      1615      1624      1626      1752      1749      1842      1839 
dram[7]:      1835      1837      1808      1810      1745      1743      1628      1627      1606      1604      1653      1653      1743      1745      1843      1839 
dram[8]:      1831      1829      1814      1813      1735      1733      1630      1626      1596      1595      1658      1655      1744      1746      1839      1836 
dram[9]:      1863      1863      1809      1806      1731      1728      1626      1625      1605      1600      1651      1655      1747      1746      1818      1811 
dram[10]:      1856      1857      1812      1810      1734      1732      1625      1622      1600      1599      1642      1640      1777      1779      1808      1809 
total reads: 304711
bank skew: 1863/1594 = 1.17
chip skew: 27720/27680 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       5719      2918      5539      2725      5684      2682      6206      2915      6038      2867      5976      2917      5748      2989      5780      2959
dram[1]:       5734      2923      5578      2787      5678      2629      6223      2925      5998      2868      5962      2911      5760      2987      5718      2959
dram[2]:       5728      2858      5610      2798      5636      2631      6233      2922      5999      2866      5904      2919      5788      2980      5739      2978
dram[3]:       5681      2849      5602      2796      5628      2630      6225      2930      5998      2860      5884      2938      5816      2984      5785      2986
dram[4]:       5701      2847      5604      2791      5637      2713      6182      2851      6086      2869      5899      2942      5732      2988      5780      2979
dram[5]:       5668      2865      5571      2704      5727      2714      6200      2860      6029      2864      5882      2942      5784      2999      5778      2986
dram[6]:       5718      2868      5527      2704      5756      2719      6198      2857      5993      2869      5899      2944      5832      3065      5780      2954
dram[7]:       5705      2872      5539      2704      5675      2720      6246      2855      6008      2940      5891      2879      5864      3076      5743      2954
dram[8]:       5688      2894      5572      2701      5695      2692      6256      2856      6080      2952      5862      2876      5863      3080      5746      2957
dram[9]:       5656      2840      5659      2702      5696      2698      6162      2857      6040      2909      5895      2876      5833      3067      5729      3014
dram[10]:       5683      2850      5589      2711      5689      2696      6191      2861      6039      2911      5864      2915      5817      3001      5835      3024
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5383217 n_act=7317 n_pre=7301 n_req=41422 n_rd=110728 n_write=54960 bw_util=0.05956
n_activity=616740 dram_eff=0.5373
bk0: 7320a 5496997i bk1: 7312a 5496957i bk2: 7244a 5497315i bk3: 7236a 5499110i bk4: 6976a 5501976i bk5: 6972a 5503090i bk6: 6416a 5507419i bk7: 6412a 5506787i bk8: 6480a 5506487i bk9: 6468a 5505807i bk10: 6484a 5505178i bk11: 6492a 5505990i bk12: 7120a 5500324i bk13: 7104a 5499121i bk14: 7360a 5494997i bk15: 7332a 5496319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.189955
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5383129 n_act=7305 n_pre=7289 n_req=41450 n_rd=110840 n_write=54960 bw_util=0.0596
n_activity=616754 dram_eff=0.5377
bk0: 7324a 5496553i bk1: 7324a 5497920i bk2: 7164a 5499128i bk3: 7152a 5499700i bk4: 7104a 5501082i bk5: 7112a 5500667i bk6: 6392a 5507108i bk7: 6388a 5506875i bk8: 6472a 5507009i bk9: 6464a 5506386i bk10: 6512a 5505485i bk11: 6508a 5506042i bk12: 7128a 5499358i bk13: 7124a 5498540i bk14: 7344a 5496468i bk15: 7328a 5495708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.190679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5382961 n_act=7383 n_pre=7367 n_req=41453 n_rd=110812 n_write=55000 bw_util=0.05961
n_activity=617686 dram_eff=0.5369
bk0: 7436a 5495003i bk1: 7436a 5496407i bk2: 7128a 5498529i bk3: 7116a 5500050i bk4: 7112a 5500341i bk5: 7104a 5501514i bk6: 6400a 5506482i bk7: 6396a 5507246i bk8: 6476a 5506104i bk9: 6472a 5506049i bk10: 6488a 5505722i bk11: 6488a 5505845i bk12: 7132a 5500120i bk13: 7120a 5500980i bk14: 7260a 5497292i bk15: 7248a 5495469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.190744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5382859 n_act=7434 n_pre=7418 n_req=41453 n_rd=110852 n_write=54960 bw_util=0.05961
n_activity=615988 dram_eff=0.5384
bk0: 7448a 5494440i bk1: 7448a 5497272i bk2: 7132a 5498884i bk3: 7124a 5499405i bk4: 7112a 5500251i bk5: 7112a 5499534i bk6: 6388a 5506081i bk7: 6376a 5505905i bk8: 6496a 5505031i bk9: 6492a 5505248i bk10: 6512a 5505996i bk11: 6508a 5505324i bk12: 7116a 5499963i bk13: 7128a 5498130i bk14: 7236a 5497007i bk15: 7224a 5497493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.192636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc1dbdaae0 :  mf: uid=6427883, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5217715), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5382927 n_act=7366 n_pre=7350 n_req=41470 n_rd=110880 n_write=55000 bw_util=0.05963
n_activity=616341 dram_eff=0.5383
bk0: 7436a 5495002i bk1: 7444a 5497479i bk2: 7140a 5498301i bk3: 7128a 5498930i bk4: 7004a 5501301i bk5: 7000a 5502927i bk6: 6524a 5504205i bk7: 6524a 5505453i bk8: 6468a 5506529i bk9: 6464a 5505240i bk10: 6488a 5506182i bk11: 6496a 5508052i bk12: 7136a 5500602i bk13: 7128a 5500278i bk14: 7256a 5496771i bk15: 7244a 5497089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.190659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5382983 n_act=7384 n_pre=7368 n_req=41447 n_rd=110828 n_write=54960 bw_util=0.0596
n_activity=617013 dram_eff=0.5374
bk0: 7352a 5497069i bk1: 7352a 5497832i bk2: 7232a 5499290i bk3: 7236a 5497728i bk4: 7000a 5501305i bk5: 7008a 5501162i bk6: 6496a 5505009i bk7: 6488a 5505245i bk8: 6488a 5506166i bk9: 6480a 5503986i bk10: 6500a 5506237i bk11: 6492a 5506473i bk12: 7100a 5500046i bk13: 7108a 5498369i bk14: 7252a 5498010i bk15: 7244a 5497851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.18786
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5383069 n_act=7373 n_pre=7357 n_req=41431 n_rd=110764 n_write=54960 bw_util=0.05958
n_activity=616120 dram_eff=0.538
bk0: 7324a 5496105i bk1: 7332a 5498182i bk2: 7244a 5498073i bk3: 7236a 5499432i bk4: 6980a 5499754i bk5: 6972a 5502755i bk6: 6516a 5504331i bk7: 6504a 5505804i bk8: 6468a 5505207i bk9: 6460a 5506293i bk10: 6496a 5506712i bk11: 6504a 5507656i bk12: 7008a 5501340i bk13: 6996a 5501970i bk14: 7368a 5497363i bk15: 7356a 5495143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.187261
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5382639 n_act=7492 n_pre=7476 n_req=41479 n_rd=110876 n_write=55040 bw_util=0.05964
n_activity=616432 dram_eff=0.5383
bk0: 7340a 5495907i bk1: 7348a 5498261i bk2: 7232a 5498501i bk3: 7240a 5498435i bk4: 6980a 5500980i bk5: 6972a 5501235i bk6: 6512a 5504958i bk7: 6508a 5505546i bk8: 6424a 5505302i bk9: 6416a 5504661i bk10: 6612a 5504423i bk11: 6612a 5503976i bk12: 6972a 5501957i bk13: 6980a 5501826i bk14: 7372a 5496356i bk15: 7356a 5496758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.188269
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc1dc593e0 :  mf: uid=6427884, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5217717), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5383237 n_act=7312 n_pre=7296 n_req=41420 n_rd=110718 n_write=54960 bw_util=0.05956
n_activity=616899 dram_eff=0.5371
bk0: 7324a 5496698i bk1: 7316a 5498269i bk2: 7256a 5498167i bk3: 7252a 5500287i bk4: 6940a 5502486i bk5: 6930a 5502319i bk6: 6520a 5505444i bk7: 6504a 5505921i bk8: 6384a 5506866i bk9: 6380a 5506059i bk10: 6632a 5503832i bk11: 6620a 5505607i bk12: 6976a 5501411i bk13: 6984a 5501859i bk14: 7356a 5495200i bk15: 7344a 5495992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.188533
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5383253 n_act=7295 n_pre=7279 n_req=41424 n_rd=110736 n_write=54960 bw_util=0.05957
n_activity=616361 dram_eff=0.5377
bk0: 7452a 5494456i bk1: 7452a 5496555i bk2: 7236a 5497370i bk3: 7224a 5498250i bk4: 6924a 5502194i bk5: 6912a 5503010i bk6: 6504a 5504836i bk7: 6500a 5505718i bk8: 6420a 5506482i bk9: 6400a 5506423i bk10: 6604a 5505088i bk11: 6620a 5505240i bk12: 6988a 5501947i bk13: 6984a 5501683i bk14: 7272a 5497904i bk15: 7244a 5499127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.186226
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc3e113d60 :  mf: uid=6427882, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5217712), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5563523 n_nop=5382877 n_act=7407 n_pre=7391 n_req=41462 n_rd=110808 n_write=55040 bw_util=0.05962
n_activity=616914 dram_eff=0.5377
bk0: 7424a 5495491i bk1: 7428a 5496980i bk2: 7248a 5498423i bk3: 7240a 5498703i bk4: 6936a 5502318i bk5: 6928a 5502843i bk6: 6500a 5506212i bk7: 6488a 5506204i bk8: 6400a 5507947i bk9: 6396a 5506668i bk10: 6568a 5505426i bk11: 6560a 5506035i bk12: 7108a 5499358i bk13: 7116a 5498632i bk14: 7232a 5497652i bk15: 7236a 5497445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.188478

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 13850, Miss_rate = 0.654, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 13832, Miss_rate = 0.654, Pending_hits = 1120, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 13860, Miss_rate = 0.655, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 13850, Miss_rate = 0.655, Pending_hits = 1137, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 13858, Miss_rate = 0.655, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 13845, Miss_rate = 0.655, Pending_hits = 1125, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 13860, Miss_rate = 0.656, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 13853, Miss_rate = 0.656, Pending_hits = 1120, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 13863, Miss_rate = 0.655, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 13857, Miss_rate = 0.654, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 13855, Miss_rate = 0.655, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 13852, Miss_rate = 0.655, Pending_hits = 1162, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 13851, Miss_rate = 0.655, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 13840, Miss_rate = 0.654, Pending_hits = 1151, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 13861, Miss_rate = 0.654, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 13858, Miss_rate = 0.654, Pending_hits = 1130, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 13847, Miss_rate = 0.654, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 13833, Miss_rate = 0.654, Pending_hits = 1127, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 13850, Miss_rate = 0.655, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 13834, Miss_rate = 0.654, Pending_hits = 1121, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 13854, Miss_rate = 0.654, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 13848, Miss_rate = 0.654, Pending_hits = 1133, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 304711
L2_total_cache_miss_rate = 0.6545
L2_total_cache_pending_hits = 15595
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 140669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 157744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 146949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47372
	minimum = 6
	maximum = 44
Network latency average = 8.35921
	minimum = 6
	maximum = 40
Slowest packet = 839049
Flit latency average = 6.80178
	minimum = 6
	maximum = 36
Slowest flit = 2368910
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235035
	minimum = 0.018599 (at node 0)
	maximum = 0.0278985 (at node 19)
Accepted packet rate average = 0.0235035
	minimum = 0.018599 (at node 0)
	maximum = 0.0278985 (at node 19)
Injected flit rate average = 0.0647791
	minimum = 0.0428586 (at node 0)
	maximum = 0.0858688 (at node 42)
Accepted flit rate average= 0.0647791
	minimum = 0.0596381 (at node 0)
	maximum = 0.0894572 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.64396 (10 samples)
	minimum = 6 (10 samples)
	maximum = 47.3 (10 samples)
Network latency average = 8.44724 (10 samples)
	minimum = 6 (10 samples)
	maximum = 45 (10 samples)
Flit latency average = 6.93836 (10 samples)
	minimum = 6 (10 samples)
	maximum = 41.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0194384 (10 samples)
	minimum = 0.0153822 (10 samples)
	maximum = 0.0230732 (10 samples)
Accepted packet rate average = 0.0194384 (10 samples)
	minimum = 0.0153822 (10 samples)
	maximum = 0.0230732 (10 samples)
Injected flit rate average = 0.0535753 (10 samples)
	minimum = 0.0354456 (10 samples)
	maximum = 0.07102 (10 samples)
Accepted flit rate average = 0.0535753 (10 samples)
	minimum = 0.0493241 (10 samples)
	maximum = 0.0739853 (10 samples)
Injected packet size average = 2.75615 (10 samples)
Accepted packet size average = 2.75615 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 45 sec (8565 sec)
gpgpu_simulation_rate = 33682 (inst/sec)
gpgpu_simulation_rate = 609 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38960
gpu_sim_insn = 28848876
gpu_ipc =     740.4742
gpu_tot_sim_cycle = 5478828
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =      57.9207
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 5234
partiton_reqs_in_parallel = 857120
partiton_reqs_in_parallel_total    = 65916791
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.1876
partiton_reqs_in_parallel_util = 857120
partiton_reqs_in_parallel_util_total    = 65916791
gpu_sim_cycle_parition_util = 38960
gpu_tot_sim_cycle_parition_util    = 2996218
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.1375 GB/Sec
L2_BW_total  =       8.8585 GB/Sec
gpu_total_sim_rate=36267

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6369068
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53118, 51128, 51137, 52957, 53128, 51130, 51137, 52968, 14503, 13922, 13968, 10850, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 19303
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 221
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:319398	W0_Idle:3400134	W0_Scoreboard:153565344	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 3895 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 5478827 
mrq_lat_table:248813 	39505 	22762 	59504 	64957 	40738 	18513 	7404 	338 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	307901 	178302 	521 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	397629 	14516 	67 	0 	74980 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288410 	56198 	644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1933 	99 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.023762  5.902913  5.982072  6.014028  5.951782  6.064103  6.338164  6.230404  6.393285  6.386091  5.481405  5.320642  6.669683  6.386117  6.187879  6.136546 
dram[1]:  6.135081  6.086000  5.989837  6.070103  5.860887  5.692760  6.400978  6.143192  6.513447  6.572840  5.887168  5.846154  6.455142  6.247881  5.928295  5.785985 
dram[2]:  6.201597  5.963531  5.935354  6.014344  5.818000  5.920570  6.343826  6.250597  6.285378  5.986517  5.784314  5.474227  6.676471  6.380952  5.850194  5.754789 
dram[3]:  6.158416  6.334012  5.973577  5.993877  5.829659  5.583493  5.988558  5.981693  6.123853  6.079727  5.533333  5.531250  6.592841  6.223629  6.026104  5.787645 
dram[4]:  6.104125  5.944551  5.744141  5.727096  5.981132  5.669980  6.219907  6.177011  6.193023  6.009029  6.177156  6.027273  6.589286  6.828704  5.871094  5.687500 
dram[5]:  6.112225  6.063618  6.171134  6.147844  5.726908  5.499037  6.442307  6.437500  5.955357  5.950893  5.792576  5.701075  6.569196  6.174004  5.950495  5.752873 
dram[6]:  6.037698  5.878378  6.101833  6.211618  5.845996  5.829918  6.158257  6.208333  5.970852  5.966368  6.167442  5.990971  6.215517  6.331868  5.961165  5.765038 
dram[7]:  6.069721  5.955078  5.800387  5.861057  5.943633  5.524272  6.483092  6.342790  5.463617  5.359184  5.958333  5.768578  6.460674  6.095339  6.154309  5.943799 
dram[8]:  6.210204  6.045726  6.234927  6.489178  5.616302  5.524462  6.583333  6.416268  6.160000  5.947727  5.816239  6.082774  6.405345  6.297593  5.875479  5.825095 
dram[9]:  6.064328  5.869812  6.060729  5.934524  6.145969  5.970339  6.705000  6.736181  5.708696  5.747807  5.851293  5.736287  6.543182  6.381375  6.193416  5.982072 
dram[10]:  6.195609  6.272727  6.103869  6.175258  5.682093  5.544204  6.460241  6.376191  5.943311  5.822222  5.973274  5.800866  6.265957  6.101449  5.928854  5.609346 
average row locality = 502535/83301 = 6.032761
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2019      2017      1995      1993      1917      1916      1777      1776      1786      1783      1783      1785      1972      1968      2032      2025 
dram[1]:      2020      2020      1972      1969      1952      1954      1771      1770      1784      1782      1791      1790      1974      1973      2028      2024 
dram[2]:      2051      2051      1963      1960      1954      1952      1773      1772      1785      1784      1785      1785      1975      1972      2004      2001 
dram[3]:      2054      2054      1964      1962      1954      1954      1770      1767      1790      1789      1791      1790      1971      1974      1998      1995 
dram[4]:      2051      2053      1966      1963      1925      1924      1807      1807      1783      1782      1785      1787      1976      1974      2003      2000 
dram[5]:      2027      2027      1991      1992      1924      1926      1800      1798      1788      1786      1788      1786      1967      1969      2002      2000 
dram[6]:      2020      2022      1994      1992      1919      1917      1805      1802      1783      1781      1787      1789      1941      1938      2034      2031 
dram[7]:      2024      2026      1991      1993      1919      1917      1804      1803      1770      1768      1819      1819      1932      1934      2035      2031 
dram[8]:      2020      2018      1997      1996      1908      1906      1806      1802      1760      1759      1824      1821      1933      1935      2031      2028 
dram[9]:      2055      2055      1992      1989      1904      1901      1802      1801      1768      1763      1817      1821      1936      1935      2007      2000 
dram[10]:      2048      2049      1995      1993      1907      1905      1801      1798      1763      1762      1806      1804      1969      1971      1997      1998 
total reads: 336215
bank skew: 2055/1759 = 1.17
chip skew: 30586/30544 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       5209      2668      5058      2498      5203      2466      5637      2658      5501      2622      5451      2671      5208      2717      5257      2700
dram[1]:       5223      2672      5095      2556      5198      2418      5651      2666      5465      2623      5437      2665      5220      2716      5200      2701
dram[2]:       5218      2613      5123      2565      5160      2419      5660      2664      5466      2621      5384      2671      5245      2710      5222      2719
dram[3]:       5176      2606      5115      2563      5153      2418      5652      2671      5466      2617      5366      2688      5269      2714      5262      2725
dram[4]:       5193      2603      5117      2558      5159      2493      5615      2600      5545      2624      5378      2692      5194      2717      5259      2719
dram[5]:       5165      2621      5088      2481      5242      2494      5630      2608      5493      2620      5363      2692      5240      2726      5256      2726
dram[6]:       5208      2622      5050      2481      5267      2498      5628      2605      5460      2623      5378      2694      5283      2786      5258      2697
dram[7]:       5197      2627      5059      2480      5193      2499      5672      2604      5475      2689      5371      2634      5310      2796      5225      2697
dram[8]:       5182      2646      5090      2478      5211      2473      5681      2605      5538      2699      5346      2632      5311      2799      5227      2700
dram[9]:       5153      2597      5169      2478      5212      2478      5595      2605      5506      2661      5374      2632      5284      2788      5213      2751
dram[10]:       5176      2606      5106      2487      5206      2476      5622      2608      5504      2664      5348      2668      5270      2728      5307      2761
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5438219 n_act=7515 n_pre=7499 n_req=45658 n_rd=122176 n_write=60456 bw_util=0.06481
n_activity=672248 dram_eff=0.5433
bk0: 8076a 5562395i bk1: 8068a 5563569i bk2: 7980a 5563263i bk3: 7972a 5565122i bk4: 7668a 5568554i bk5: 7664a 5569747i bk6: 7108a 5573863i bk7: 7104a 5573292i bk8: 7144a 5572900i bk9: 7132a 5572277i bk10: 7132a 5571691i bk11: 7140a 5572752i bk12: 7888a 5565846i bk13: 7872a 5564843i bk14: 8128a 5560322i bk15: 8100a 5561639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.214277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5438111 n_act=7509 n_pre=7493 n_req=45688 n_rd=122296 n_write=60456 bw_util=0.06485
n_activity=672442 dram_eff=0.5435
bk0: 8080a 5562356i bk1: 8080a 5564323i bk2: 7888a 5565164i bk3: 7876a 5565897i bk4: 7808a 5567807i bk5: 7816a 5567455i bk6: 7084a 5573531i bk7: 7080a 5573820i bk8: 7136a 5573479i bk9: 7128a 5572857i bk10: 7164a 5572090i bk11: 7160a 5573159i bk12: 7896a 5565027i bk13: 7892a 5564355i bk14: 8112a 5561658i bk15: 8096a 5561243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.214986
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fbc1e2ba490 :  mf: uid=7070526, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (5478821), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5437955 n_act=7581 n_pre=7565 n_req=45691 n_rd=122268 n_write=60496 bw_util=0.06486
n_activity=673242 dram_eff=0.5429
bk0: 8204a 5560470i bk1: 8204a 5562407i bk2: 7852a 5564991i bk3: 7840a 5566252i bk4: 7816a 5567045i bk5: 7808a 5568035i bk6: 7092a 5572746i bk7: 7088a 5573894i bk8: 7140a 5572866i bk9: 7136a 5572377i bk10: 7140a 5572443i bk11: 7140a 5572951i bk12: 7900a 5565994i bk13: 7888a 5566973i bk14: 8016a 5562242i bk15: 8004a 5560871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.213287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5437829 n_act=7644 n_pre=7628 n_req=45691 n_rd=122308 n_write=60456 bw_util=0.06486
n_activity=672013 dram_eff=0.5439
bk0: 8216a 5559666i bk1: 8216a 5563178i bk2: 7856a 5565287i bk3: 7848a 5565625i bk4: 7816a 5567111i bk5: 7816a 5566459i bk6: 7080a 5572521i bk7: 7068a 5572415i bk8: 7160a 5570998i bk9: 7156a 5571843i bk10: 7164a 5572817i bk11: 7160a 5572816i bk12: 7884a 5565352i bk13: 7896a 5563787i bk14: 7992a 5562304i bk15: 7980a 5563308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.214955
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fbc1e1f9260 :  mf: uid=7070527, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5478826), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5437901 n_act=7566 n_pre=7550 n_req=45712 n_rd=122344 n_write=60504 bw_util=0.06489
n_activity=672167 dram_eff=0.5441
bk0: 8204a 5560429i bk1: 8212a 5563797i bk2: 7864a 5564486i bk3: 7852a 5565197i bk4: 7700a 5567712i bk5: 7696a 5570027i bk6: 7228a 5570289i bk7: 7228a 5572186i bk8: 7132a 5572829i bk9: 7128a 5571846i bk10: 7140a 5572605i bk11: 7148a 5575016i bk12: 7904a 5566179i bk13: 7896a 5565920i bk14: 8012a 5562264i bk15: 8000a 5562482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.213245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5437953 n_act=7594 n_pre=7578 n_req=45685 n_rd=122284 n_write=60456 bw_util=0.06485
n_activity=672885 dram_eff=0.5432
bk0: 8108a 5562523i bk1: 8108a 5564119i bk2: 7964a 5565566i bk3: 7968a 5563802i bk4: 7696a 5568245i bk5: 7704a 5568119i bk6: 7200a 5571442i bk7: 7192a 5572146i bk8: 7152a 5572850i bk9: 7144a 5570734i bk10: 7152a 5572768i bk11: 7144a 5573398i bk12: 7868a 5565523i bk13: 7876a 5563594i bk14: 8008a 5563715i bk15: 8000a 5564037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.211767
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5438067 n_act=7569 n_pre=7553 n_req=45669 n_rd=122220 n_write=60456 bw_util=0.06483
n_activity=671695 dram_eff=0.5439
bk0: 8080a 5562071i bk1: 8088a 5564191i bk2: 7976a 5564092i bk3: 7968a 5565410i bk4: 7676a 5565928i bk5: 7668a 5569415i bk6: 7220a 5570984i bk7: 7208a 5572358i bk8: 7132a 5571939i bk9: 7124a 5573370i bk10: 7148a 5573274i bk11: 7156a 5574751i bk12: 7764a 5566764i bk13: 7752a 5567708i bk14: 8136a 5562302i bk15: 8124a 5560485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.210717
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5437593 n_act=7702 n_pre=7686 n_req=45721 n_rd=122340 n_write=60544 bw_util=0.0649
n_activity=672427 dram_eff=0.544
bk0: 8096a 5561361i bk1: 8104a 5564386i bk2: 7964a 5564758i bk3: 7972a 5564668i bk4: 7676a 5567662i bk5: 7668a 5567962i bk6: 7216a 5571508i bk7: 7212a 5572528i bk8: 7080a 5571798i bk9: 7072a 5571350i bk10: 7276a 5570656i bk11: 7276a 5571025i bk12: 7728a 5567548i bk13: 7736a 5567662i bk14: 8140a 5562156i bk15: 8124a 5561885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.211768
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5438229 n_act=7510 n_pre=7494 n_req=45658 n_rd=122176 n_write=60456 bw_util=0.06481
n_activity=672904 dram_eff=0.5428
bk0: 8080a 5562527i bk1: 8072a 5564394i bk2: 7988a 5564312i bk3: 7984a 5566337i bk4: 7632a 5569246i bk5: 7624a 5569218i bk6: 7224a 5571676i bk7: 7208a 5572685i bk8: 7040a 5573865i bk9: 7036a 5572884i bk10: 7296a 5570549i bk11: 7284a 5572533i bk12: 7732a 5566693i bk13: 7740a 5567746i bk14: 8124a 5560218i bk15: 8112a 5561378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.211824
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc24789730 :  mf: uid=7070528, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5478827), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5438236 n_act=7503 n_pre=7487 n_req=45660 n_rd=122183 n_write=60456 bw_util=0.06481
n_activity=672379 dram_eff=0.5433
bk0: 8220a 5560069i bk1: 8220a 5562784i bk2: 7968a 5563230i bk3: 7955a 5564628i bk4: 7616a 5569048i bk5: 7604a 5570044i bk6: 7208a 5571173i bk7: 7204a 5572490i bk8: 7072a 5572872i bk9: 7052a 5572949i bk10: 7268a 5571597i bk11: 7284a 5572190i bk12: 7744a 5567546i bk13: 7740a 5567525i bk14: 8028a 5563324i bk15: 8000a 5564619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.210223
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5635865 n_nop=5437855 n_act=7609 n_pre=7593 n_req=45702 n_rd=122264 n_write=60544 bw_util=0.06487
n_activity=672611 dram_eff=0.5436
bk0: 8192a 5561309i bk1: 8196a 5562966i bk2: 7980a 5564066i bk3: 7972a 5564617i bk4: 7628a 5568799i bk5: 7620a 5569682i bk6: 7204a 5572448i bk7: 7192a 5573128i bk8: 7052a 5574596i bk9: 7048a 5573243i bk10: 7224a 5571987i bk11: 7216a 5572620i bk12: 7876a 5564378i bk13: 7884a 5564136i bk14: 7988a 5562954i bk15: 7992a 5562914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.21276

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15281, Miss_rate = 0.656, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15263, Miss_rate = 0.656, Pending_hits = 1123, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15292, Miss_rate = 0.657, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15282, Miss_rate = 0.657, Pending_hits = 1139, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15290, Miss_rate = 0.657, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15277, Miss_rate = 0.657, Pending_hits = 1128, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15292, Miss_rate = 0.658, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15285, Miss_rate = 0.658, Pending_hits = 1122, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15296, Miss_rate = 0.657, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15290, Miss_rate = 0.656, Pending_hits = 1165, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15287, Miss_rate = 0.657, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15284, Miss_rate = 0.657, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15283, Miss_rate = 0.657, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15272, Miss_rate = 0.656, Pending_hits = 1153, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15294, Miss_rate = 0.656, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15291, Miss_rate = 0.656, Pending_hits = 1132, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15279, Miss_rate = 0.656, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15265, Miss_rate = 0.656, Pending_hits = 1130, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15281, Miss_rate = 0.657, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15265, Miss_rate = 0.656, Pending_hits = 1123, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15286, Miss_rate = 0.656, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15280, Miss_rate = 0.656, Pending_hits = 1136, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 336215
L2_total_cache_miss_rate = 0.6566
L2_total_cache_pending_hits = 15650
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 162069
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58172
	minimum = 6
	maximum = 50
Network latency average = 8.45646
	minimum = 6
	maximum = 48
Slowest packet = 933012
Flit latency average = 6.93563
	minimum = 6
	maximum = 44
Slowest flit = 2571932
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238733
	minimum = 0.0188917 (at node 5)
	maximum = 0.0283375 (at node 0)
Accepted packet rate average = 0.0238733
	minimum = 0.0188917 (at node 5)
	maximum = 0.0283375 (at node 0)
Injected flit rate average = 0.0657984
	minimum = 0.0435329 (at node 5)
	maximum = 0.0872199 (at node 42)
Accepted flit rate average= 0.0657984
	minimum = 0.0605765 (at node 5)
	maximum = 0.0908648 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.6383 (11 samples)
	minimum = 6 (11 samples)
	maximum = 47.5455 (11 samples)
Network latency average = 8.44808 (11 samples)
	minimum = 6 (11 samples)
	maximum = 45.2727 (11 samples)
Flit latency average = 6.93811 (11 samples)
	minimum = 6 (11 samples)
	maximum = 42 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0198416 (11 samples)
	minimum = 0.0157013 (11 samples)
	maximum = 0.0235518 (11 samples)
Accepted packet rate average = 0.0198416 (11 samples)
	minimum = 0.0157013 (11 samples)
	maximum = 0.0235518 (11 samples)
Injected flit rate average = 0.0546865 (11 samples)
	minimum = 0.0361808 (11 samples)
	maximum = 0.0724927 (11 samples)
Accepted flit rate average = 0.0546865 (11 samples)
	minimum = 0.050347 (11 samples)
	maximum = 0.0755198 (11 samples)
Injected packet size average = 2.75615 (11 samples)
Accepted packet size average = 2.75615 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 50 sec (8750 sec)
gpgpu_simulation_rate = 36267 (inst/sec)
gpgpu_simulation_rate = 626 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39507
gpu_sim_insn = 28848876
gpu_ipc =     730.2219
gpu_tot_sim_cycle = 5740485
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =      60.3061
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 5572
partiton_reqs_in_parallel = 869154
partiton_reqs_in_parallel_total    = 66773911
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7835
partiton_reqs_in_parallel_util = 869154
partiton_reqs_in_parallel_util_total    = 66773911
gpu_sim_cycle_parition_util = 39507
gpu_tot_sim_cycle_parition_util    = 3035178
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.5710 GB/Sec
L2_BW_total  =       9.2225 GB/Sec
gpu_total_sim_rate=38456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6948296
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57944, 55766, 55783, 57771, 57954, 55771, 55784, 57777, 14503, 13922, 13968, 10850, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 19338
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:349251	W0_Idle:3415191	W0_Scoreboard:154709134	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 3589 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 5740484 
mrq_lat_table:268761 	42029 	24899 	65122 	72126 	45901 	21317 	8651 	352 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336828 	195865 	535 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	441631 	16488 	80 	0 	75496 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	315134 	60791 	711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2011 	100 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  5.946333  5.817863  5.919065  5.926126  5.894140  5.994231  6.267544  6.170626  6.298056  6.211087  5.409683  5.266304  6.472727  6.274510  6.041591  5.932384 
dram[1]:  6.023551  5.958781  5.957564  6.007449  5.679715  5.516407  6.295806  6.065958  6.489978  6.633257  5.791253  5.687500  6.261719  6.058601  5.895760  5.746552 
dram[2]:  6.117117  5.843373  5.930018  6.001866  5.807273  5.900185  6.217865  6.057325  6.175848  5.910750  5.745059  5.383333  6.505071  6.245614  5.716028  5.537162 
dram[3]:  6.122522  6.212066  5.899267  5.895605  5.673180  5.497418  5.951983  5.896481  6.058091  6.043478  5.514232  5.491493  6.457661  6.060492  5.890288  5.700348 
dram[4]:  6.030195  5.867012  5.755357  5.699115  5.832402  5.502636  6.072614  6.060041  6.068750  5.906694  6.041667  5.792415  6.533605  6.721174  5.694445  5.498322 
dram[5]:  6.003603  5.835377  5.976321  6.066544  5.692727  5.429810  6.375546  6.371179  5.859438  5.879032  5.817635  5.643969  6.359841  6.062500  5.844920  5.709059 
dram[6]:  6.001805  5.836842  6.047882  6.192453  5.650995  5.616907  6.119247  6.138656  5.896761  5.845382  6.058455  5.878542  6.157171  6.262000  5.826087  5.578333 
dram[7]:  6.009025  5.864437  5.696180  5.749562  5.776340  5.431304  6.329004  6.232409  5.371963  5.279412  5.910537  5.717308  6.351626  6.048356  6.081670  5.871930 
dram[8]:  6.134686  5.965889  6.166979  6.417969  5.469136  5.370884  6.531250  6.324676  6.159140  5.890946  5.760155  5.997984  6.302419  6.157480  5.810764  5.706485 
dram[9]:  5.973638  5.761017  5.945652  5.834519  5.876660  5.708487  6.581081  6.578829  5.525000  5.536680  5.791423  5.688336  6.451546  6.331984  5.970909  5.851786 
dram[10]:  6.133816  6.248619  6.094620  6.206049  5.545617  5.444640  6.363834  6.343478  6.012578  5.780242  5.868000  5.671180  6.120459  5.975746  5.867383  5.598290 
average row locality = 549159/92533 = 5.934737
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2208      2206      2187      2185      2104      2103      1934      1933      1956      1953      1957      1959      2148      2144      2219      2212 
dram[1]:      2209      2209      2161      2158      2142      2144      1928      1927      1954      1952      1965      1964      2150      2149      2215      2211 
dram[2]:      2243      2243      2152      2149      2144      2142      1930      1929      1955      1954      1959      1959      2151      2148      2189      2186 
dram[3]:      2246      2246      2153      2151      2144      2144      1927      1924      1960      1959      1964      1963      2147      2150      2183      2180 
dram[4]:      2243      2245      2155      2152      2112      2111      1967      1967      1953      1952      1958      1960      2152      2150      2188      2185 
dram[5]:      2216      2216      2183      2184      2111      2113      1960      1958      1958      1956      1961      1959      2143      2145      2187      2185 
dram[6]:      2209      2211      2186      2184      2105      2103      1965      1962      1953      1951      1960      1962      2114      2111      2222      2219 
dram[7]:      2213      2215      2183      2185      2105      2103      1964      1963      1938      1936      1995      1995      2105      2107      2223      2219 
dram[8]:      2209      2207      2189      2188      2093      2091      1966      1962      1928      1927      2000      1997      2106      2108      2219      2216 
dram[9]:      2247      2247      2184      2181      2089      2086      1962      1961      1937      1932      1993      1997      2109      2108      2192      2185 
dram[10]:      2240      2241      2187      2185      2092      2090      1961      1958      1932      1931      1980      1978      2145      2147      2182      2183 
total reads: 367719
bank skew: 2247/1924 = 1.17
chip skew: 33450/33406 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       4787      2460      4635      2298      4757      2264      5194      2458      5049      2416      4998      2458      4811      2518      4838      2494
dram[1]:       4799      2464      4670      2351      4754      2221      5206      2466      5016      2416      4987      2453      4822      2517      4786      2494
dram[2]:       4794      2411      4694      2359      4720      2222      5214      2463      5016      2415      4937      2458      4845      2512      4805      2510
dram[3]:       4756      2404      4687      2358      4713      2221      5207      2470      5018      2412      4924      2475      4867      2516      4840      2516
dram[4]:       4772      2401      4689      2354      4719      2290      5172      2405      5089      2418      4934      2479      4799      2519      4838      2510
dram[5]:       4747      2418      4661      2282      4794      2290      5186      2411      5042      2414      4921      2479      4840      2527      4836      2516
dram[6]:       4786      2419      4627      2282      4818      2295      5185      2409      5011      2417      4935      2481      4881      2582      4837      2490
dram[7]:       4776      2423      4635      2281      4751      2296      5225      2408      5026      2477      4928      2427      4904      2591      4807      2490
dram[8]:       4761      2440      4664      2280      4767      2271      5234      2409      5082      2486      4906      2424      4905      2594      4809      2492
dram[9]:       4736      2396      4735      2280      4767      2276      5154      2409      5052      2451      4931      2425      4880      2583      4797      2540
dram[10]:       4756      2403      4679      2288      4762      2275      5178      2412      5050      2453      4909      2457      4867      2529      4882      2548
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492952 n_act=8351 n_pre=8335 n_req=49896 n_rd=133632 n_write=65952 bw_util=0.06992
n_activity=731862 dram_eff=0.5454
bk0: 8832a 5628362i bk1: 8824a 5629873i bk2: 8748a 5629189i bk3: 8740a 5631203i bk4: 8416a 5634949i bk5: 8412a 5635959i bk6: 7736a 5640918i bk7: 7732a 5640905i bk8: 7824a 5639957i bk9: 7812a 5639155i bk10: 7828a 5638512i bk11: 7836a 5640047i bk12: 8592a 5632369i bk13: 8576a 5631871i bk14: 8876a 5625978i bk15: 8848a 5627843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.239085
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492848 n_act=8343 n_pre=8327 n_req=49926 n_rd=133752 n_write=65952 bw_util=0.06996
n_activity=732277 dram_eff=0.5454
bk0: 8836a 5628398i bk1: 8836a 5630687i bk2: 8644a 5630850i bk3: 8632a 5631766i bk4: 8568a 5633654i bk5: 8576a 5633155i bk6: 7712a 5640595i bk7: 7708a 5641079i bk8: 7816a 5640266i bk9: 7808a 5640462i bk10: 7860a 5639028i bk11: 7856a 5640527i bk12: 8600a 5631628i bk13: 8596a 5631166i bk14: 8860a 5628023i bk15: 8844a 5627522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.239211
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492668 n_act=8419 n_pre=8403 n_req=49933 n_rd=133732 n_write=66000 bw_util=0.06997
n_activity=733168 dram_eff=0.5448
bk0: 8972a 5626294i bk1: 8972a 5628600i bk2: 8608a 5631117i bk3: 8596a 5632886i bk4: 8576a 5633216i bk5: 8568a 5634372i bk6: 7720a 5639724i bk7: 7716a 5641325i bk8: 7820a 5639785i bk9: 7816a 5639434i bk10: 7836a 5639429i bk11: 7836a 5640263i bk12: 8604a 5632611i bk13: 8592a 5633703i bk14: 8756a 5628137i bk15: 8744a 5627222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.237789
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492570 n_act=8476 n_pre=8460 n_req=49929 n_rd=133764 n_write=65952 bw_util=0.06996
n_activity=731799 dram_eff=0.5458
bk0: 8984a 5625514i bk1: 8984a 5629325i bk2: 8612a 5631261i bk3: 8604a 5631905i bk4: 8576a 5632879i bk5: 8576a 5632706i bk6: 7708a 5639295i bk7: 7696a 5639637i bk8: 7840a 5637508i bk9: 7836a 5638734i bk10: 7856a 5639879i bk11: 7852a 5640475i bk12: 8588a 5631822i bk13: 8600a 5630706i bk14: 8732a 5628408i bk15: 8720a 5629818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.24013
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc25373c80 :  mf: uid=7713171, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5740478), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492574 n_act=8432 n_pre=8416 n_req=49950 n_rd=133800 n_write=66000 bw_util=0.06999
n_activity=731842 dram_eff=0.546
bk0: 8972a 5626466i bk1: 8980a 5629941i bk2: 8620a 5630493i bk3: 8608a 5631574i bk4: 8448a 5633551i bk5: 8444a 5636424i bk6: 7868a 5637003i bk7: 7868a 5639431i bk8: 7812a 5639362i bk9: 7808a 5638705i bk10: 7832a 5639096i bk11: 7840a 5641981i bk12: 8608a 5632701i bk13: 8600a 5633124i bk14: 8752a 5628414i bk15: 8740a 5628616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.238544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492682 n_act=8432 n_pre=8416 n_req=49923 n_rd=133740 n_write=65952 bw_util=0.06995
n_activity=732152 dram_eff=0.5455
bk0: 8864a 5628464i bk1: 8864a 5630012i bk2: 8732a 5631487i bk3: 8736a 5629957i bk4: 8444a 5634214i bk5: 8452a 5634559i bk6: 7840a 5638335i bk7: 7832a 5639227i bk8: 7832a 5639454i bk9: 7824a 5638083i bk10: 7844a 5639954i bk11: 7836a 5641033i bk12: 8572a 5631921i bk13: 8580a 5630683i bk14: 8748a 5630004i bk15: 8740a 5630464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.235466
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492800 n_act=8409 n_pre=8393 n_req=49905 n_rd=133668 n_write=65952 bw_util=0.06993
n_activity=731056 dram_eff=0.5461
bk0: 8836a 5627878i bk1: 8844a 5630615i bk2: 8744a 5629801i bk3: 8736a 5631598i bk4: 8420a 5631693i bk5: 8412a 5635842i bk6: 7860a 5637704i bk7: 7848a 5639557i bk8: 7812a 5638756i bk9: 7804a 5640412i bk10: 7840a 5640105i bk11: 7848a 5642212i bk12: 8456a 5633361i bk13: 8444a 5634935i bk14: 8888a 5628086i bk15: 8876a 5626536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.235911
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492298 n_act=8548 n_pre=8532 n_req=49961 n_rd=133796 n_write=66048 bw_util=0.07001
n_activity=731637 dram_eff=0.5463
bk0: 8852a 5627244i bk1: 8860a 5630603i bk2: 8732a 5630375i bk3: 8740a 5630446i bk4: 8420a 5633641i bk5: 8412a 5634027i bk6: 7856a 5638228i bk7: 7852a 5639665i bk8: 7752a 5638497i bk9: 7744a 5638558i bk10: 7980a 5637204i bk11: 7980a 5638133i bk12: 8420a 5634551i bk13: 8428a 5634586i bk14: 8892a 5628096i bk15: 8876a 5627913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.236667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5493006 n_act=8328 n_pre=8312 n_req=49894 n_rd=133624 n_write=65952 bw_util=0.06991
n_activity=732253 dram_eff=0.5451
bk0: 8836a 5628484i bk1: 8828a 5630868i bk2: 8756a 5630306i bk3: 8752a 5632390i bk4: 8372a 5634960i bk5: 8364a 5635533i bk6: 7864a 5638615i bk7: 7848a 5640106i bk8: 7712a 5640727i bk9: 7708a 5639855i bk10: 8000a 5637272i bk11: 7988a 5639711i bk12: 8424a 5633254i bk13: 8432a 5634880i bk14: 8876a 5626493i bk15: 8864a 5627326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.23753
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492860 n_act=8393 n_pre=8377 n_req=49898 n_rd=133640 n_write=65952 bw_util=0.06992
n_activity=732392 dram_eff=0.545
bk0: 8988a 5625925i bk1: 8988a 5628435i bk2: 8736a 5628840i bk3: 8724a 5630566i bk4: 8356a 5635064i bk5: 8344a 5635970i bk6: 7848a 5638178i bk7: 7844a 5639901i bk8: 7748a 5639337i bk9: 7728a 5640007i bk10: 7972a 5638635i bk11: 7988a 5639221i bk12: 8436a 5634481i bk13: 8432a 5634725i bk14: 8768a 5629051i bk15: 8740a 5630895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.235042
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc1e38bad0 :  mf: uid=7713172, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5740484), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5709222 n_nop=5492657 n_act=8403 n_pre=8387 n_req=49944 n_rd=133727 n_write=66048 bw_util=0.06998
n_activity=732036 dram_eff=0.5458
bk0: 8960a 5627253i bk1: 8964a 5628977i bk2: 8748a 5629813i bk3: 8740a 5630839i bk4: 8368a 5634743i bk5: 8359a 5636089i bk6: 7844a 5639453i bk7: 7832a 5640695i bk8: 7728a 5642071i bk9: 7724a 5640522i bk10: 7920a 5638858i bk11: 7912a 5640169i bk12: 8580a 5631098i bk13: 8588a 5631225i bk14: 8728a 5629354i bk15: 8732a 5629383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.238456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 16713, Miss_rate = 0.658, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 16695, Miss_rate = 0.658, Pending_hits = 1130, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 16724, Miss_rate = 0.659, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 16714, Miss_rate = 0.659, Pending_hits = 1145, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 16723, Miss_rate = 0.659, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 16710, Miss_rate = 0.659, Pending_hits = 1135, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 16724, Miss_rate = 0.660, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 16717, Miss_rate = 0.659, Pending_hits = 1127, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 16728, Miss_rate = 0.659, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 16722, Miss_rate = 0.658, Pending_hits = 1172, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 16719, Miss_rate = 0.658, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 16716, Miss_rate = 0.659, Pending_hits = 1171, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 16714, Miss_rate = 0.659, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 16703, Miss_rate = 0.658, Pending_hits = 1161, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 16726, Miss_rate = 0.658, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 16723, Miss_rate = 0.658, Pending_hits = 1138, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 16710, Miss_rate = 0.658, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 16696, Miss_rate = 0.658, Pending_hits = 1138, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 16713, Miss_rate = 0.659, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 16697, Miss_rate = 0.658, Pending_hits = 1130, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 16719, Miss_rate = 0.658, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 16713, Miss_rate = 0.657, Pending_hits = 1144, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 367719
L2_total_cache_miss_rate = 0.6583
L2_total_cache_pending_hits = 15787
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 170477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49702
	minimum = 6
	maximum = 51
Network latency average = 8.37721
	minimum = 6
	maximum = 49
Slowest packet = 1025217
Flit latency average = 6.82486
	minimum = 6
	maximum = 45
Slowest flit = 2825781
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235428
	minimum = 0.0186301 (at node 0)
	maximum = 0.0279451 (at node 7)
Accepted packet rate average = 0.0235428
	minimum = 0.0186301 (at node 0)
	maximum = 0.0279451 (at node 7)
Injected flit rate average = 0.0648874
	minimum = 0.0429302 (at node 0)
	maximum = 0.0860123 (at node 42)
Accepted flit rate average= 0.0648874
	minimum = 0.0597378 (at node 0)
	maximum = 0.0896066 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.62653 (12 samples)
	minimum = 6 (12 samples)
	maximum = 47.8333 (12 samples)
Network latency average = 8.44217 (12 samples)
	minimum = 6 (12 samples)
	maximum = 45.5833 (12 samples)
Flit latency average = 6.92867 (12 samples)
	minimum = 6 (12 samples)
	maximum = 42.25 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.02015 (12 samples)
	minimum = 0.0159453 (12 samples)
	maximum = 0.0239179 (12 samples)
Accepted packet rate average = 0.02015 (12 samples)
	minimum = 0.0159453 (12 samples)
	maximum = 0.0239179 (12 samples)
Injected flit rate average = 0.0555366 (12 samples)
	minimum = 0.0367433 (12 samples)
	maximum = 0.0736193 (12 samples)
Accepted flit rate average = 0.0555366 (12 samples)
	minimum = 0.0511296 (12 samples)
	maximum = 0.0766937 (12 samples)
Injected packet size average = 2.75615 (12 samples)
Accepted packet size average = 2.75615 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 30 min, 2 sec (9002 sec)
gpgpu_simulation_rate = 38456 (inst/sec)
gpgpu_simulation_rate = 637 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 38998
gpu_sim_insn = 28848876
gpu_ipc =     739.7527
gpu_tot_sim_cycle = 6001633
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =      62.4889
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 6272
partiton_reqs_in_parallel = 857956
partiton_reqs_in_parallel_total    = 67643065
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4137
partiton_reqs_in_parallel_util = 857956
partiton_reqs_in_parallel_util_total    = 67643065
gpu_sim_cycle_parition_util = 38998
gpu_tot_sim_cycle_parition_util    = 3074685
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     113.0272 GB/Sec
L2_BW_total  =       9.5557 GB/Sec
gpu_total_sim_rate=40239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7527524
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62770, 60397, 60429, 62590, 62780, 60419, 60430, 62593, 14503, 13922, 13968, 10850, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 19373
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 291
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:379720	W0_Idle:3430382	W0_Scoreboard:155838287	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 3330 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 6001632 
mrq_lat_table:289978 	45976 	27316 	69687 	77696 	50461 	24326 	9903 	439 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	369180 	209990 	562 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	485338 	18755 	94 	0 	76012 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	341355 	65860 	805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2086 	102 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.315237  6.181818  6.250877  6.258348  6.237037  6.340866  6.655246  6.527311  6.670886  6.581250  5.732240  5.583333  6.887574  6.681993  6.377856  6.266436 
dram[1]:  6.395390  6.328070  6.285971  6.337568  6.017452  5.847457  6.685345  6.446985  6.839827  6.986726  6.128155  6.020992  6.642586  6.432781  6.228522  6.075503 
dram[2]:  6.495591  6.210793  6.258528  6.332727  6.149733  6.246377  6.604255  6.411157  6.544513  6.269841  6.081081  5.706522  6.920792  6.651429  6.038983  5.855263 
dram[3]:  6.500882  6.593918  6.226786  6.223214  6.010453  5.827703  6.328571  6.271255  6.395959  6.355422  5.842300  5.818854  6.872047  6.434622  6.218532  6.023729 
dram[4]:  6.405217  6.235195  6.078397  6.020725  6.175182  5.832758  6.456389  6.443320  6.407708  6.241107  6.388211  6.130604  6.950298  7.145194  6.037288  5.834426 
dram[5]:  6.373898  6.198971  6.307282  6.400000  6.030303  5.756803  6.771855  6.767591  6.191781  6.187867  6.156556  5.977186  6.744681  6.437269  6.171577  6.032203 
dram[6]:  6.372791  6.201031  6.380610  6.529412  5.987589  5.952381  6.505113  6.525667  6.206287  6.178082  6.405295  6.219368  6.531549  6.640078  6.176570  5.920196 
dram[7]:  6.379858  6.229311  6.018644  6.073504  6.117754  5.759386  6.723044  6.622917  5.686131  5.570662  6.256310  6.056391  6.733202  6.419962  6.417989  6.181973 
dram[8]:  6.510830  6.335677  6.526606  6.786260  5.797578  5.695578  6.932462  6.718816  6.470833  6.197605  6.100189  6.346457  6.682353  6.532567  6.161017  6.053333 
dram[9]:  6.345955  6.124585  6.275619  6.161458  6.221189  6.047016  6.984615  6.982418  5.842402  5.833021  6.133333  6.026168  6.835671  6.712598  6.278169  6.178820 
dram[10]:  6.513274  6.632432  6.451906  6.543278  5.877193  5.772414  6.759574  6.738853  6.344898  6.106091  6.208984  6.005671  6.497207  6.347273  6.195122  5.918469 
average row locality = 595783/94781 = 6.285891
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2397      2395      2371      2369      2277      2276      2107      2106      2122      2119      2119      2121      2340      2336      2411      2404 
dram[1]:      2398      2398      2342      2339      2318      2320      2101      2100      2120      2118      2128      2127      2342      2341      2407      2403 
dram[2]:      2435      2435      2333      2330      2320      2318      2103      2102      2121      2120      2122      2122      2343      2340      2378      2375 
dram[3]:      2438      2438      2334      2332      2320      2320      2100      2097      2126      2125      2127      2126      2339      2342      2372      2369 
dram[4]:      2435      2437      2336      2333      2286      2285      2143      2143      2119      2118      2121      2123      2344      2342      2377      2374 
dram[5]:      2405      2405      2366      2367      2285      2287      2136      2134      2124      2122      2124      2122      2335      2337      2376      2374 
dram[6]:      2398      2400      2369      2367      2279      2277      2141      2138      2119      2117      2123      2125      2303      2300      2414      2411 
dram[7]:      2402      2404      2366      2368      2279      2277      2140      2139      2102      2100      2161      2161      2294      2296      2415      2411 
dram[8]:      2398      2396      2372      2371      2266      2264      2142      2138      2092      2091      2166      2163      2295      2297      2411      2408 
dram[9]:      2439      2439      2367      2364      2262      2259      2138      2137      2100      2095      2159      2163      2298      2297      2381      2374 
dram[10]:      2432      2433      2370      2368      2265      2263      2137      2134      2095      2094      2144      2142      2337      2339      2371      2372 
total reads: 399223
bank skew: 2439/2091 = 1.17
chip skew: 36316/36270 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       4430      2285      4298      2140      4421      2112      4795      2278      4673      2245      4631      2286      4433      2328      4472      2313
dram[1]:       4442      2289      4332      2189      4418      2073      4804      2284      4643      2245      4620      2281      4443      2328      4423      2313
dram[2]:       4437      2239      4353      2196      4386      2074      4813      2282      4643      2244      4573      2285      4464      2322      4442      2329
dram[3]:       4402      2233      4347      2195      4380      2073      4805      2288      4646      2241      4561      2301      4484      2326      4474      2333
dram[4]:       4416      2231      4349      2191      4385      2136      4775      2229      4710      2246      4569      2304      4422      2329      4473      2329
dram[5]:       4394      2246      4324      2126      4454      2137      4786      2234      4668      2243      4558      2304      4458      2336      4470      2334
dram[6]:       4429      2247      4292      2126      4476      2140      4786      2233      4638      2246      4570      2306      4497      2386      4472      2310
dram[7]:       4421      2251      4300      2125      4413      2141      4823      2232      4653      2302      4564      2256      4517      2394      4444      2310
dram[8]:       4406      2266      4328      2124      4429      2119      4831      2232      4704      2309      4544      2253      4518      2397      4445      2312
dram[9]:       4383      2226      4393      2123      4428      2123      4758      2233      4678      2278      4567      2254      4495      2388      4435      2356
dram[10]:       4401      2233      4341      2131      4424      2122      4779      2235      4676      2280      4547      2284      4484      2338      4512      2364
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5548020 n_act=8551 n_pre=8535 n_req=54132 n_rd=145080 n_write=71448 bw_util=0.0749
n_activity=787466 dram_eff=0.5499
bk0: 9588a 5693742i bk1: 9580a 5695844i bk2: 9484a 5695465i bk3: 9476a 5697351i bk4: 9108a 5701868i bk5: 9104a 5702751i bk6: 8428a 5707710i bk7: 8424a 5707674i bk8: 8488a 5706514i bk9: 8476a 5706072i bk10: 8476a 5704722i bk11: 8484a 5707267i bk12: 9360a 5698014i bk13: 9344a 5697689i bk14: 9644a 5691163i bk15: 9616a 5693543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.26304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbc1f107a40 :  mf: uid=8355816, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6001632), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547898 n_act=8549 n_pre=8533 n_req=54164 n_rd=145206 n_write=71448 bw_util=0.07495
n_activity=787790 dram_eff=0.55
bk0: 9592a 5693852i bk1: 9592a 5696700i bk2: 9368a 5696834i bk3: 9354a 5698085i bk4: 9272a 5699828i bk5: 9280a 5699796i bk6: 8404a 5707234i bk7: 8400a 5707564i bk8: 8480a 5706687i bk9: 8472a 5707457i bk10: 8512a 5705620i bk11: 8508a 5707744i bk12: 9368a 5697394i bk13: 9364a 5696854i bk14: 9628a 5693096i bk15: 9612a 5693176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.26284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547728 n_act=8619 n_pre=8603 n_req=54171 n_rd=145188 n_write=71496 bw_util=0.07496
n_activity=788631 dram_eff=0.5495
bk0: 9740a 5691695i bk1: 9740a 5694275i bk2: 9332a 5697144i bk3: 9320a 5698867i bk4: 9280a 5699997i bk5: 9272a 5700931i bk6: 8412a 5706095i bk7: 8408a 5708061i bk8: 8484a 5706115i bk9: 8480a 5706176i bk10: 8488a 5705904i bk11: 8488a 5707317i bk12: 9372a 5698247i bk13: 9360a 5699815i bk14: 9512a 5693493i bk15: 9500a 5692860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.260665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547618 n_act=8682 n_pre=8666 n_req=54167 n_rd=145220 n_write=71448 bw_util=0.07495
n_activity=787389 dram_eff=0.5503
bk0: 9752a 5690696i bk1: 9752a 5695130i bk2: 9336a 5697386i bk3: 9328a 5698007i bk4: 9280a 5699637i bk5: 9280a 5699271i bk6: 8400a 5705867i bk7: 8388a 5706532i bk8: 8504a 5703923i bk9: 8500a 5705939i bk10: 8508a 5706608i bk11: 8504a 5707620i bk12: 9356a 5697454i bk13: 9368a 5696577i bk14: 9488a 5693901i bk15: 9476a 5695254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.264642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547622 n_act=8630 n_pre=8614 n_req=54192 n_rd=145264 n_write=71504 bw_util=0.07499
n_activity=787366 dram_eff=0.5506
bk0: 9740a 5692159i bk1: 9748a 5695655i bk2: 9344a 5696801i bk3: 9332a 5698021i bk4: 9144a 5700236i bk5: 9140a 5703211i bk6: 8572a 5703377i bk7: 8572a 5706083i bk8: 8476a 5706095i bk9: 8472a 5704900i bk10: 8484a 5705285i bk11: 8492a 5709110i bk12: 9376a 5698143i bk13: 9368a 5699269i bk14: 9508a 5693785i bk15: 9496a 5694246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.261638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fbc1f2140f0 :  mf: uid=8355814, sid15:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6001627), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547726 n_act=8640 n_pre=8624 n_req=54161 n_rd=145196 n_write=71448 bw_util=0.07494
n_activity=787533 dram_eff=0.5502
bk0: 9620a 5693958i bk1: 9620a 5696083i bk2: 9464a 5698123i bk3: 9468a 5696390i bk4: 9140a 5701090i bk5: 9148a 5701618i bk6: 8544a 5704949i bk7: 8536a 5705985i bk8: 8496a 5705946i bk9: 8488a 5704449i bk10: 8496a 5706464i bk11: 8488a 5707900i bk12: 9340a 5697525i bk13: 9348a 5696163i bk14: 9504a 5695499i bk15: 9496a 5696507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.259247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547852 n_act=8613 n_pre=8597 n_req=54143 n_rd=145124 n_write=71448 bw_util=0.07492
n_activity=786627 dram_eff=0.5506
bk0: 9592a 5693330i bk1: 9600a 5696439i bk2: 9476a 5695970i bk3: 9468a 5697953i bk4: 9116a 5698190i bk5: 9108a 5703110i bk6: 8564a 5703937i bk7: 8552a 5705978i bk8: 8476a 5705368i bk9: 8468a 5707055i bk10: 8492a 5706655i bk11: 8500a 5709311i bk12: 9212a 5698798i bk13: 9200a 5701024i bk14: 9656a 5693532i bk15: 9644a 5692057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.260073
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbc1f284f80 :  mf: uid=8355815, sid15:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6001630), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547322 n_act=8758 n_pre=8742 n_req=54203 n_rd=145260 n_write=71552 bw_util=0.075
n_activity=787678 dram_eff=0.5505
bk0: 9608a 5693088i bk1: 9616a 5696887i bk2: 9464a 5696645i bk3: 9472a 5696992i bk4: 9116a 5700593i bk5: 9108a 5700570i bk6: 8560a 5704875i bk7: 8556a 5706290i bk8: 8408a 5705210i bk9: 8400a 5705594i bk10: 8644a 5703945i bk11: 8644a 5704791i bk12: 9176a 5700381i bk13: 9184a 5700631i bk14: 9660a 5693857i bk15: 9644a 5693596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.258564
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5548062 n_act=8530 n_pre=8514 n_req=54132 n_rd=145080 n_write=71448 bw_util=0.0749
n_activity=787599 dram_eff=0.5498
bk0: 9592a 5694241i bk1: 9584a 5696952i bk2: 9488a 5696175i bk3: 9484a 5699130i bk4: 9064a 5701732i bk5: 9056a 5702530i bk6: 8568a 5704906i bk7: 8552a 5706574i bk8: 8368a 5707208i bk9: 8364a 5706779i bk10: 8664a 5703662i bk11: 8652a 5706399i bk12: 9180a 5698373i bk13: 9188a 5700552i bk14: 9644a 5691788i bk15: 9632a 5693058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.261018
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547908 n_act=8603 n_pre=8587 n_req=54134 n_rd=145088 n_write=71448 bw_util=0.0749
n_activity=788068 dram_eff=0.5495
bk0: 9756a 5691425i bk1: 9756a 5694633i bk2: 9468a 5695004i bk3: 9456a 5696751i bk4: 9048a 5702058i bk5: 9036a 5702961i bk6: 8552a 5704481i bk7: 8548a 5706619i bk8: 8400a 5705923i bk9: 8380a 5706790i bk10: 8636a 5705073i bk11: 8652a 5706000i bk12: 9192a 5700118i bk13: 9188a 5700694i bk14: 9524a 5694396i bk15: 9496a 5696763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.258886
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5781634 n_nop=5547700 n_act=8607 n_pre=8591 n_req=54184 n_rd=145184 n_write=71552 bw_util=0.07497
n_activity=787874 dram_eff=0.5502
bk0: 9728a 5692640i bk1: 9732a 5694964i bk2: 9480a 5695952i bk3: 9472a 5697162i bk4: 9060a 5701568i bk5: 9052a 5702972i bk6: 8548a 5706189i bk7: 8536a 5707321i bk8: 8380a 5708967i bk9: 8376a 5707493i bk10: 8576a 5705595i bk11: 8568a 5706861i bk12: 9348a 5696471i bk13: 9356a 5697101i bk14: 9484a 5695306i bk15: 9488a 5695396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.261541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18144, Miss_rate = 0.659, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18126, Miss_rate = 0.660, Pending_hits = 1135, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18156, Miss_rate = 0.660, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18146, Miss_rate = 0.660, Pending_hits = 1148, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18155, Miss_rate = 0.660, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18142, Miss_rate = 0.660, Pending_hits = 1139, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18156, Miss_rate = 0.661, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18149, Miss_rate = 0.661, Pending_hits = 1131, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18161, Miss_rate = 0.660, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18155, Miss_rate = 0.660, Pending_hits = 1175, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18151, Miss_rate = 0.660, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18148, Miss_rate = 0.660, Pending_hits = 1175, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18146, Miss_rate = 0.660, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18135, Miss_rate = 0.660, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18159, Miss_rate = 0.659, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18156, Miss_rate = 0.659, Pending_hits = 1141, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18142, Miss_rate = 0.660, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18128, Miss_rate = 0.659, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18144, Miss_rate = 0.660, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18128, Miss_rate = 0.659, Pending_hits = 1134, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18151, Miss_rate = 0.659, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18145, Miss_rate = 0.659, Pending_hits = 1148, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 399223
L2_total_cache_miss_rate = 0.6598
L2_total_cache_pending_hits = 15861
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 185403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 206896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60315
	minimum = 6
	maximum = 48
Network latency average = 8.47629
	minimum = 6
	maximum = 44
Slowest packet = 1118137
Flit latency average = 6.96116
	minimum = 6
	maximum = 40
Slowest flit = 3084690
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02385
	minimum = 0.0188732 (at node 0)
	maximum = 0.0283099 (at node 15)
Accepted packet rate average = 0.02385
	minimum = 0.0188732 (at node 0)
	maximum = 0.0283099 (at node 15)
Injected flit rate average = 0.0657343
	minimum = 0.0434905 (at node 0)
	maximum = 0.0871349 (at node 42)
Accepted flit rate average= 0.0657343
	minimum = 0.0605175 (at node 0)
	maximum = 0.0907762 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.62473 (13 samples)
	minimum = 6 (13 samples)
	maximum = 47.8462 (13 samples)
Network latency average = 8.44479 (13 samples)
	minimum = 6 (13 samples)
	maximum = 45.4615 (13 samples)
Flit latency average = 6.93117 (13 samples)
	minimum = 6 (13 samples)
	maximum = 42.0769 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0204346 (13 samples)
	minimum = 0.0161706 (13 samples)
	maximum = 0.0242557 (13 samples)
Accepted packet rate average = 0.0204346 (13 samples)
	minimum = 0.0161706 (13 samples)
	maximum = 0.0242557 (13 samples)
Injected flit rate average = 0.056321 (13 samples)
	minimum = 0.0372623 (13 samples)
	maximum = 0.074659 (13 samples)
Accepted flit rate average = 0.056321 (13 samples)
	minimum = 0.0518517 (13 samples)
	maximum = 0.077777 (13 samples)
Injected packet size average = 2.75615 (13 samples)
Accepted packet size average = 2.75615 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 35 min, 20 sec (9320 sec)
gpgpu_simulation_rate = 40239 (inst/sec)
gpgpu_simulation_rate = 643 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39510
gpu_sim_insn = 28848876
gpu_ipc =     730.1664
gpu_tot_sim_cycle = 6263293
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =      64.4843
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 6809
partiton_reqs_in_parallel = 869220
partiton_reqs_in_parallel_total    = 68501021
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.0757
partiton_reqs_in_parallel_util = 869220
partiton_reqs_in_parallel_util_total    = 68501021
gpu_sim_cycle_parition_util = 39510
gpu_tot_sim_cycle_parition_util    = 3113683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     111.5625 GB/Sec
L2_BW_total  =       9.8602 GB/Sec
gpu_total_sim_rate=41905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8106752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67596, 65032, 65075, 67401, 67608, 65051, 65078, 67411, 19340, 18559, 18626, 12049, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 19396
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 314
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:409411	W0_Idle:3445848	W0_Scoreboard:156984659	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 3108 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 6263292 
mrq_lat_table:310274 	48617 	29461 	75456 	84788 	55473 	26852 	11028 	457 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	398217 	227441 	578 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	529395 	20685 	95 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	368200 	70321 	883 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2164 	103 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.240770  6.081377  6.171474  6.198068  6.098662  6.232479  6.540117  6.425000  6.586873  6.432076  5.741554  5.548124  6.669039  6.511304  6.172196  6.093750 
dram[1]:  6.292880  6.192675  6.191803  6.238017  5.878740  5.728528  6.566929  6.376673  6.686275  6.788845  5.958042  5.823932  6.521739  6.332770  6.156151  5.980062 
dram[2]:  6.435980  6.137558  6.248756  6.275000  6.014493  6.060065  6.468992  6.249063  6.472486  6.222628  6.042629  5.641791  6.698214  6.506945  5.884969  5.671597 
dram[3]:  6.317965  6.420033  6.138436  6.075807  5.817757  5.693598  6.316288  6.216418  6.267890  6.254579  5.761017  5.720539  6.679144  6.250000  6.042587  5.853211 
dram[4]:  6.313196  6.178849  6.101942  6.028800  6.024671  5.668731  6.327172  6.292279  6.348231  6.173913  6.271719  6.040926  6.676157  6.893383  5.901538  5.636765 
dram[5]:  6.213716  6.059098  6.162119  6.203554  5.973899  5.654321  6.633010  6.629126  6.021164  6.038938  6.086021  5.923211  6.589789  6.315346  6.020408  5.878834 
dram[6]:  6.313312  6.079688  6.267537  6.421405  5.857372  5.752756  6.418386  6.388785  6.142343  6.160940  6.217949  6.098743  6.298969  6.415061  6.112325  5.774336 
dram[7]:  6.238782  6.124214  5.979751  5.973561  6.031353  5.707812  6.615087  6.475379  5.640940  5.499182  6.144876  6.006908  6.589189  6.286942  6.210776  6.023077 
dram[8]:  6.375410  6.199362  6.397671  6.673611  5.631988  5.576923  6.857716  6.560461  6.396946  6.171271  5.984536  6.181172  6.543828  6.343154  6.060371  5.927273 
dram[9]:  6.240189  6.041033  6.193548  6.052051  6.078859  5.886179  6.741617  6.713163  5.784854  5.697793  6.098246  6.000000  6.754612  6.642468  6.114650  6.064873 
dram[10]:  6.308426  6.411955  6.352066  6.433836  5.810897  5.698113  6.700000  6.681017  6.332076  6.111111  6.051147  5.831633  6.369048  6.172982  6.177419  5.831050 
average row locality = 642407/104161 = 6.167443
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2586      2584      2563      2561      2464      2463      2264      2263      2292      2289      2293      2295      2516      2512      2598      2591 
dram[1]:      2587      2587      2531      2528      2508      2510      2258      2257      2290      2288      2302      2301      2518      2517      2594      2590 
dram[2]:      2627      2627      2522      2519      2510      2508      2260      2259      2291      2290      2296      2296      2519      2516      2563      2560 
dram[3]:      2630      2630      2523      2521      2510      2510      2257      2254      2296      2295      2300      2299      2515      2518      2557      2554 
dram[4]:      2627      2629      2525      2522      2473      2472      2303      2303      2289      2288      2294      2296      2520      2518      2562      2559 
dram[5]:      2594      2594      2558      2559      2472      2474      2296      2294      2294      2292      2297      2295      2511      2513      2561      2559 
dram[6]:      2587      2589      2561      2559      2465      2463      2301      2298      2289      2287      2296      2298      2476      2473      2602      2599 
dram[7]:      2591      2593      2558      2560      2465      2463      2300      2299      2270      2268      2337      2337      2467      2469      2603      2599 
dram[8]:      2587      2585      2564      2563      2451      2449      2302      2298      2260      2259      2342      2339      2468      2470      2599      2596 
dram[9]:      2631      2631      2559      2556      2447      2444      2298      2297      2269      2264      2335      2339      2471      2470      2566      2559 
dram[10]:      2624      2625      2562      2560      2450      2448      2297      2294      2264      2263      2318      2316      2513      2515      2556      2557 
total reads: 430727
bank skew: 2631/2254 = 1.17
chip skew: 39180/39132 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:       4125      2135      3994      1996      4100      1967      4474      2133      4348      2097      4305      2133      4146      2185      4170      2164
dram[1]:       4136      2139      4025      2042      4097      1931      4483      2140      4319      2096      4295      2128      4155      2184      4124      2164
dram[2]:       4131      2093      4044      2048      4068      1931      4491      2138      4319      2096      4251      2132      4176      2179      4141      2178
dram[3]:       4099      2088      4039      2047      4063      1931      4483      2143      4323      2093      4243      2148      4194      2183      4170      2182
dram[4]:       4112      2085      4041      2043      4068      1989      4455      2088      4381      2098      4250      2151      4136      2186      4169      2178
dram[5]:       4092      2100      4016      1982      4132      1990      4465      2093      4343      2095      4239      2150      4169      2192      4167      2183
dram[6]:       4124      2100      3988      1982      4152      1993      4466      2091      4314      2097      4251      2153      4206      2239      4168      2161
dram[7]:       4117      2105      3994      1982      4095      1994      4500      2090      4329      2149      4246      2106      4224      2246      4143      2161
dram[8]:       4103      2118      4021      1981      4108      1973      4508      2091      4375      2156      4227      2104      4225      2249      4143      2162
dram[9]:       4082      2081      4080      1980      4107      1977      4439      2091      4351      2126      4248      2104      4204      2240      4135      2203
dram[10]:       4098      2087      4032      1988      4104      1976      4459      2093      4348      2128      4230      2133      4194      2194      4206      2210
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602763 n_act=9385 n_pre=9369 n_req=58370 n_rd=156536 n_write=76944 bw_util=0.07975
n_activity=847561 dram_eff=0.5509
bk0: 10344a 5760041i bk1: 10336a 5762162i bk2: 10252a 5761650i bk3: 10244a 5763732i bk4: 9856a 5767796i bk5: 9852a 5769127i bk6: 9056a 5775023i bk7: 9052a 5775359i bk8: 9168a 5773680i bk9: 9156a 5773210i bk10: 9172a 5771800i bk11: 9180a 5774429i bk12: 10064a 5764666i bk13: 10048a 5764606i bk14: 10392a 5756783i bk15: 10364a 5759635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.285196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602603 n_act=9401 n_pre=9385 n_req=58402 n_rd=156664 n_write=76944 bw_util=0.0798
n_activity=847738 dram_eff=0.5511
bk0: 10348a 5759835i bk1: 10348a 5762524i bk2: 10124a 5762927i bk3: 10112a 5764052i bk4: 10032a 5766105i bk5: 10040a 5766039i bk6: 9032a 5774391i bk7: 9028a 5775043i bk8: 9160a 5773684i bk9: 9152a 5774972i bk10: 9208a 5772552i bk11: 9204a 5774933i bk12: 10072a 5764247i bk13: 10068a 5764064i bk14: 10376a 5759048i bk15: 10360a 5759050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.2852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602443 n_act=9459 n_pre=9443 n_req=58413 n_rd=156652 n_write=77000 bw_util=0.07981
n_activity=848150 dram_eff=0.551
bk0: 10508a 5757969i bk1: 10508a 5760364i bk2: 10088a 5763377i bk3: 10076a 5765034i bk4: 10040a 5765668i bk5: 10032a 5767039i bk6: 9040a 5773220i bk7: 9036a 5775520i bk8: 9164a 5773192i bk9: 9160a 5773403i bk10: 9184a 5772954i bk11: 9184a 5774807i bk12: 10076a 5764513i bk13: 10064a 5766634i bk14: 10252a 5759386i bk15: 10240a 5759229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.281703
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602257 n_act=9568 n_pre=9552 n_req=58405 n_rd=156676 n_write=76944 bw_util=0.0798
n_activity=847335 dram_eff=0.5514
bk0: 10520a 5756078i bk1: 10520a 5761138i bk2: 10092a 5763294i bk3: 10084a 5764129i bk4: 10040a 5765442i bk5: 10040a 5765938i bk6: 9028a 5772929i bk7: 9016a 5773585i bk8: 9184a 5770889i bk9: 9180a 5773242i bk10: 9200a 5773558i bk11: 9196a 5775109i bk12: 10060a 5763948i bk13: 10072a 5763486i bk14: 10228a 5760159i bk15: 10216a 5761404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.287246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc1f936b70 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6263292), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602331 n_act=9482 n_pre=9466 n_req=58430 n_rd=156718 n_write=77000 bw_util=0.07984
n_activity=846829 dram_eff=0.552
bk0: 10508a 5758073i bk1: 10516a 5761701i bk2: 10100a 5762768i bk3: 10088a 5764190i bk4: 9892a 5766679i bk5: 9886a 5769581i bk6: 9212a 5770429i bk7: 9212a 5773414i bk8: 9156a 5773072i bk9: 9152a 5772103i bk10: 9176a 5772550i bk11: 9184a 5776102i bk12: 10080a 5764487i bk13: 10072a 5765963i bk14: 10248a 5759562i bk15: 10236a 5760240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.283669
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602385 n_act=9516 n_pre=9500 n_req=58399 n_rd=156652 n_write=76944 bw_util=0.07979
n_activity=847512 dram_eff=0.5513
bk0: 10376a 5759301i bk1: 10376a 5761954i bk2: 10232a 5764049i bk3: 10236a 5762174i bk4: 9888a 5767297i bk5: 9896a 5767950i bk6: 9184a 5771820i bk7: 9176a 5773093i bk8: 9176a 5772988i bk9: 9168a 5771767i bk10: 9188a 5773683i bk11: 9180a 5775663i bk12: 10044a 5764337i bk13: 10052a 5763082i bk14: 10244a 5761499i bk15: 10236a 5762561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.282524
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602543 n_act=9477 n_pre=9461 n_req=58379 n_rd=156572 n_write=76944 bw_util=0.07977
n_activity=846326 dram_eff=0.5518
bk0: 10348a 5759415i bk1: 10356a 5762598i bk2: 10244a 5761603i bk3: 10236a 5764053i bk4: 9860a 5764377i bk5: 9852a 5769532i bk6: 9204a 5771011i bk7: 9192a 5773394i bk8: 9156a 5772381i bk9: 9148a 5774258i bk10: 9184a 5773181i bk11: 9192a 5776550i bk12: 9904a 5765255i bk13: 9892a 5767882i bk14: 10408a 5759716i bk15: 10396a 5758064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.282557
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602029 n_act=9606 n_pre=9590 n_req=58443 n_rd=156716 n_write=77056 bw_util=0.07985
n_activity=846624 dram_eff=0.5522
bk0: 10364a 5758878i bk1: 10372a 5763004i bk2: 10232a 5762836i bk3: 10240a 5762780i bk4: 9860a 5766452i bk5: 9852a 5767180i bk6: 9200a 5771734i bk7: 9196a 5773217i bk8: 9080a 5772251i bk9: 9072a 5772838i bk10: 9348a 5770870i bk11: 9348a 5772400i bk12: 9868a 5767199i bk13: 9876a 5767614i bk14: 10412a 5759460i bk15: 10396a 5759371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.281002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc1f867a60 :  mf: uid=8998458, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6263292), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602777 n_act=9382 n_pre=9366 n_req=58368 n_rd=156528 n_write=76944 bw_util=0.07975
n_activity=847536 dram_eff=0.5509
bk0: 10348a 5760383i bk1: 10340a 5763332i bk2: 10256a 5761847i bk3: 10252a 5765054i bk4: 9804a 5767926i bk5: 9796a 5769076i bk6: 9208a 5771881i bk7: 9192a 5773849i bk8: 9040a 5774247i bk9: 9036a 5774440i bk10: 9368a 5770359i bk11: 9356a 5773533i bk12: 9872a 5765178i bk13: 9880a 5767703i bk14: 10396a 5757906i bk15: 10384a 5759210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.28342
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602627 n_act=9449 n_pre=9433 n_req=58372 n_rd=156544 n_write=76944 bw_util=0.07976
n_activity=847346 dram_eff=0.5511
bk0: 10524a 5757596i bk1: 10524a 5760624i bk2: 10236a 5761171i bk3: 10224a 5762795i bk4: 9788a 5768320i bk5: 9776a 5769412i bk6: 9192a 5771342i bk7: 9188a 5773990i bk8: 9076a 5772738i bk9: 9056a 5773685i bk10: 9340a 5772128i bk11: 9356a 5773264i bk12: 9884a 5766866i bk13: 9880a 5767978i bk14: 10264a 5760142i bk15: 10236a 5762695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.280867
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc1f8a9c30 :  mf: uid=8998459, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6263288), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5854997 n_nop=5602435 n_act=9437 n_pre=9421 n_req=58426 n_rd=156648 n_write=77056 bw_util=0.07983
n_activity=847387 dram_eff=0.5516
bk0: 10496a 5758298i bk1: 10500a 5760695i bk2: 10248a 5761932i bk3: 10240a 5763203i bk4: 9800a 5767704i bk5: 9792a 5769454i bk6: 9188a 5773129i bk7: 9176a 5774614i bk8: 9056a 5776241i bk9: 9052a 5774893i bk10: 9272a 5772444i bk11: 9264a 5773712i bk12: 10052a 5762913i bk13: 10060a 5764132i bk14: 10224a 5761760i bk15: 10228a 5761569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.283418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 19576, Miss_rate = 0.661, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 19558, Miss_rate = 0.661, Pending_hits = 1144, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 19588, Miss_rate = 0.662, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 19578, Miss_rate = 0.662, Pending_hits = 1157, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 19588, Miss_rate = 0.662, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 19575, Miss_rate = 0.661, Pending_hits = 1150, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 19588, Miss_rate = 0.662, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 19581, Miss_rate = 0.662, Pending_hits = 1139, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 19593, Miss_rate = 0.661, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 19587, Miss_rate = 0.661, Pending_hits = 1185, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 19583, Miss_rate = 0.661, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 19580, Miss_rate = 0.661, Pending_hits = 1182, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 19577, Miss_rate = 0.661, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 19566, Miss_rate = 0.661, Pending_hits = 1174, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 19591, Miss_rate = 0.661, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 19588, Miss_rate = 0.661, Pending_hits = 1155, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 19573, Miss_rate = 0.661, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 19559, Miss_rate = 0.661, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 19576, Miss_rate = 0.661, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 19560, Miss_rate = 0.660, Pending_hits = 1141, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 19584, Miss_rate = 0.660, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 19578, Miss_rate = 0.660, Pending_hits = 1156, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 430727
L2_total_cache_miss_rate = 0.6611
L2_total_cache_pending_hits = 16010
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 200254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 223280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49247
	minimum = 6
	maximum = 54
Network latency average = 8.36981
	minimum = 6
	maximum = 39
Slowest packet = 1210866
Flit latency average = 6.81235
	minimum = 6
	maximum = 35
Slowest flit = 3337162
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023541
	minimum = 0.0186287 (at node 1)
	maximum = 0.027943 (at node 23)
Accepted packet rate average = 0.023541
	minimum = 0.0186287 (at node 1)
	maximum = 0.027943 (at node 23)
Injected flit rate average = 0.0648824
	minimum = 0.0429269 (at node 1)
	maximum = 0.0860057 (at node 42)
Accepted flit rate average= 0.0648824
	minimum = 0.0597332 (at node 1)
	maximum = 0.0895998 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61528 (14 samples)
	minimum = 6 (14 samples)
	maximum = 48.2857 (14 samples)
Network latency average = 8.43944 (14 samples)
	minimum = 6 (14 samples)
	maximum = 45 (14 samples)
Flit latency average = 6.92269 (14 samples)
	minimum = 6 (14 samples)
	maximum = 41.5714 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0206565 (14 samples)
	minimum = 0.0163461 (14 samples)
	maximum = 0.0245191 (14 samples)
Accepted packet rate average = 0.0206565 (14 samples)
	minimum = 0.0163461 (14 samples)
	maximum = 0.0245191 (14 samples)
Injected flit rate average = 0.0569325 (14 samples)
	minimum = 0.0376669 (14 samples)
	maximum = 0.0754695 (14 samples)
Accepted flit rate average = 0.0569325 (14 samples)
	minimum = 0.0524147 (14 samples)
	maximum = 0.0786214 (14 samples)
Injected packet size average = 2.75615 (14 samples)
Accepted packet size average = 2.75615 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 40 min, 38 sec (9638 sec)
gpgpu_simulation_rate = 41905 (inst/sec)
gpgpu_simulation_rate = 649 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38882
gpu_sim_insn = 28848876
gpu_ipc =     741.9597
gpu_tot_sim_cycle = 6524325
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =      66.3261
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 7300
partiton_reqs_in_parallel = 855404
partiton_reqs_in_parallel_total    = 69370241
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7637
partiton_reqs_in_parallel_util = 855404
partiton_reqs_in_parallel_util_total    = 69370241
gpu_sim_cycle_parition_util = 38882
gpu_tot_sim_cycle_parition_util    = 3153193
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.3644 GB/Sec
L2_BW_total  =      10.1413 GB/Sec
gpu_total_sim_rate=43560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685980
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72423, 69669, 69722, 72219, 72435, 69694, 69725, 72227, 19340, 18559, 18626, 12049, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 19428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 346
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:439467	W0_Idle:3460817	W0_Scoreboard:158108512	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2916 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 6524324 
mrq_lat_table:332151 	52734 	32011 	79845 	90159 	59883 	29683 	12055 	509 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	431237 	240907 	596 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	11 	573829 	22750 	98 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	394578 	75251 	959 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2240 	104 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.566929  6.402458  6.462382  6.489764  6.399015  6.536913  6.881226  6.762712  6.914934  6.756007  6.028146  5.828800  7.031359  6.845501  6.463790  6.384146 
dram[1]:  6.620635  6.517188  6.479167  6.526656  6.174922  6.019608  6.882917  6.688433  6.990440  7.095146  6.251712  6.113903  6.879046  6.683775  6.427914  6.267964 
dram[2]:  6.771065  6.462822  6.538087  6.565146  6.314873  6.362041  6.808349  6.581651  6.797398  6.540250  6.339130  5.926829  7.061189  6.840678  6.166168  5.947977 
dram[3]:  6.648986  6.754358  6.425159  6.361199  6.111792  5.983508  6.626617  6.524590  6.562724  6.549195  6.049834  6.008251  7.017391  6.576547  6.308282  6.116071 
dram[4]:  6.644306  6.505343  6.387658  6.312989  6.324718  5.957382  6.664855  6.628829  6.645454  6.467257  6.575045  6.337979  7.038328  7.262590  6.201807  5.929395 
dram[5]:  6.538341  6.378626  6.450550  6.492891  6.272436  5.942337  6.980989  6.977186  6.310345  6.328720  6.384211  6.217094  6.926117  6.644152  6.285496  6.141791 
dram[6]:  6.641720  6.400307  6.558214  6.715686  6.152756  6.044892  6.759191  6.728938  6.412281  6.454063  6.519713  6.397188  6.646465  6.743590  6.421374  6.073699 
dram[7]:  6.564466  6.445988  6.263720  6.257230  6.332253  5.998464  6.962121  6.818182  5.917898  5.753994  6.448097  6.306261  6.922671  6.590301  6.502318  6.310811 
dram[8]:  6.705788  6.524257  6.691057  6.972881  5.919084  5.862330  7.183594  6.880150  6.643253  6.439068  6.282828  6.485218  6.900175  6.670051  6.368182  6.231454 
dram[9]:  6.568567  6.362687  6.482650  6.337963  6.380560  6.182108  7.092664  7.063461  6.063973  5.975083  6.400343  6.298986  7.091727  6.952381  6.380805  6.350308 
dram[10]:  6.639626  6.746434  6.666126  6.750411  6.103937  5.987635  7.022944  7.003817  6.575869  6.375886  6.348877  6.123333  6.721667  6.518579  6.465409  6.129657 
average row locality = 689031/106429 = 6.474091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2775      2773      2747      2745      2637      2636      2437      2436      2458      2455      2455      2457      2708      2704      2790      2783 
dram[1]:      2776      2776      2712      2709      2684      2686      2431      2430      2456      2454      2465      2464      2710      2709      2786      2782 
dram[2]:      2819      2819      2703      2700      2686      2684      2433      2432      2457      2456      2459      2459      2711      2708      2752      2749 
dram[3]:      2822      2822      2704      2702      2686      2686      2430      2427      2462      2461      2463      2462      2707      2710      2746      2743 
dram[4]:      2819      2821      2706      2703      2647      2646      2479      2479      2455      2454      2457      2459      2712      2710      2751      2748 
dram[5]:      2783      2783      2741      2742      2646      2648      2472      2470      2460      2458      2460      2458      2703      2705      2750      2748 
dram[6]:      2776      2778      2744      2742      2639      2637      2477      2474      2455      2453      2459      2461      2665      2662      2794      2791 
dram[7]:      2780      2782      2741      2743      2639      2637      2476      2475      2434      2432      2503      2503      2656      2658      2795      2791 
dram[8]:      2776      2774      2747      2746      2624      2622      2478      2474      2424      2423      2508      2505      2657      2659      2791      2788 
dram[9]:      2823      2823      2742      2739      2620      2617      2474      2473      2432      2427      2501      2505      2660      2659      2755      2748 
dram[10]:      2816      2817      2745      2743      2623      2621      2473      2470      2427      2426      2482      2480      2705      2707      2745      2746 
total reads: 462231
bank skew: 2823/2423 = 1.17
chip skew: 42046/41996 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:       3861      2005      3745      1878      3851      1855      4178      2000      4070      1970      4033      2005      3865      2044      3899      2030
dram[1]:       3872      2009      3775      1922      3849      1821      4186      2006      4043      1970      4024      2001      3874      2044      3856      2030
dram[2]:       3867      1967      3792      1927      3822      1822      4194      2004      4044      1969      3982      2004      3893      2039      3872      2043
dram[3]:       3837      1961      3787      1926      3817      1821      4186      2008      4047      1967      3974      2018      3910      2043      3899      2047
dram[4]:       3849      1959      3789      1923      3820      1875      4161      1958      4101      1971      3980      2021      3857      2045      3899      2043
dram[5]:       3831      1973      3767      1867      3880      1877      4169      1962      4066      1969      3971      2020      3887      2051      3897      2048
dram[6]:       3860      1973      3741      1867      3899      1879      4170      1961      4039      1970      3981      2023      3921      2094      3898      2027
dram[7]:       3854      1977      3746      1866      3845      1880      4202      1960      4053      2019      3976      1979      3937      2101      3874      2027
dram[8]:       3840      1989      3772      1866      3858      1860      4209      1960      4096      2025      3960      1978      3938      2104      3874      2029
dram[9]:       3821      1955      3827      1865      3857      1864      4145      1960      4075      1998      3978      1978      3919      2095      3867      2067
dram[10]:       3836      1960      3782      1872      3854      1863      4163      1962      4072      2000      3963      2005      3910      2053      3932      2074
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657616 n_act=9585 n_pre=9569 n_req=62606 n_rd=167984 n_write=82440 bw_util=0.0845
n_activity=903523 dram_eff=0.5543
bk0: 11100a 5825757i bk1: 11092a 5828442i bk2: 10988a 5827595i bk3: 10980a 5830132i bk4: 10548a 5833960i bk5: 10544a 5835283i bk6: 9748a 5841341i bk7: 9744a 5842216i bk8: 9832a 5839977i bk9: 9820a 5840101i bk10: 9820a 5838475i bk11: 9828a 5841387i bk12: 10832a 5830215i bk13: 10816a 5829963i bk14: 11160a 5822012i bk15: 11132a 5824804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.305554
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657432 n_act=9609 n_pre=9593 n_req=62640 n_rd=168120 n_write=82440 bw_util=0.08455
n_activity=903909 dram_eff=0.5544
bk0: 11104a 5825374i bk1: 11104a 5828580i bk2: 10848a 5828573i bk3: 10836a 5830214i bk4: 10736a 5832541i bk5: 10744a 5833035i bk6: 9724a 5840490i bk7: 9720a 5841767i bk8: 9824a 5840002i bk9: 9816a 5841466i bk10: 9860a 5839099i bk11: 9856a 5841685i bk12: 10840a 5829675i bk13: 10836a 5830031i bk14: 11144a 5824162i bk15: 11128a 5824620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.305768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fbc14009c40 :  mf: uid=9641102, sid05:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6524324), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657288 n_act=9659 n_pre=9643 n_req=62651 n_rd=168108 n_write=82496 bw_util=0.08456
n_activity=903920 dram_eff=0.5545
bk0: 11276a 5823279i bk1: 11276a 5826272i bk2: 10812a 5829122i bk3: 10800a 5831117i bk4: 10744a 5832193i bk5: 10736a 5833324i bk6: 9732a 5839479i bk7: 9728a 5841977i bk8: 9828a 5839426i bk9: 9824a 5839835i bk10: 9836a 5839133i bk11: 9836a 5841967i bk12: 10844a 5829822i bk13: 10832a 5832515i bk14: 11008a 5825082i bk15: 10996a 5824751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.301105
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657074 n_act=9782 n_pre=9766 n_req=62643 n_rd=168132 n_write=82440 bw_util=0.08455
n_activity=903255 dram_eff=0.5548
bk0: 11288a 5821419i bk1: 11288a 5827314i bk2: 10816a 5829368i bk3: 10808a 5830193i bk4: 10744a 5831709i bk5: 10744a 5832928i bk6: 9720a 5839409i bk7: 9708a 5840190i bk8: 9848a 5837082i bk9: 9844a 5839726i bk10: 9852a 5839946i bk11: 9848a 5842122i bk12: 10828a 5829191i bk13: 10840a 5828896i bk14: 10984a 5825538i bk15: 10972a 5827317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.306979
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fbc14023350 :  mf: uid=9641103, sid05:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (6524319), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657162 n_act=9680 n_pre=9664 n_req=62672 n_rd=168184 n_write=82504 bw_util=0.08459
n_activity=902704 dram_eff=0.5554
bk0: 11276a 5823506i bk1: 11284a 5827453i bk2: 10824a 5828815i bk3: 10812a 5830176i bk4: 10588a 5833090i bk5: 10584a 5836194i bk6: 9916a 5836712i bk7: 9916a 5839975i bk8: 9820a 5839380i bk9: 9816a 5838351i bk10: 9828a 5839359i bk11: 9836a 5843213i bk12: 10848a 5829672i bk13: 10840a 5831303i bk14: 11004a 5824771i bk15: 10992a 5825828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.304034
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657210 n_act=9726 n_pre=9710 n_req=62637 n_rd=168108 n_write=82440 bw_util=0.08454
n_activity=903511 dram_eff=0.5546
bk0: 11132a 5824767i bk1: 11132a 5828053i bk2: 10964a 5829905i bk3: 10968a 5827918i bk4: 10584a 5834111i bk5: 10592a 5834626i bk6: 9888a 5838214i bk7: 9880a 5839670i bk8: 9840a 5839276i bk9: 9832a 5838230i bk10: 9840a 5840275i bk11: 9832a 5842576i bk12: 10812a 5830034i bk13: 10820a 5828700i bk14: 11000a 5826823i bk15: 10992a 5828177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.302588
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657384 n_act=9679 n_pre=9663 n_req=62617 n_rd=168028 n_write=82440 bw_util=0.08451
n_activity=902348 dram_eff=0.5551
bk0: 11104a 5824938i bk1: 11112a 5828168i bk2: 10976a 5827467i bk3: 10968a 5829772i bk4: 10556a 5830873i bk5: 10548a 5836327i bk6: 9908a 5837462i bk7: 9896a 5839797i bk8: 9820a 5838570i bk9: 9812a 5840964i bk10: 9836a 5839842i bk11: 9844a 5843676i bk12: 10660a 5830729i bk13: 10648a 5833644i bk14: 11176a 5824734i bk15: 11164a 5823346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.30301
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5656838 n_act=9816 n_pre=9800 n_req=62685 n_rd=168180 n_write=82560 bw_util=0.08461
n_activity=902606 dram_eff=0.5556
bk0: 11120a 5824568i bk1: 11128a 5829313i bk2: 10964a 5828844i bk3: 10972a 5829025i bk4: 10556a 5833155i bk5: 10548a 5833958i bk6: 9904a 5838124i bk7: 9900a 5839955i bk8: 9736a 5838686i bk9: 9728a 5839667i bk10: 10012a 5837493i bk11: 10012a 5839034i bk12: 10624a 5832646i bk13: 10632a 5833118i bk14: 11180a 5824488i bk15: 11164a 5824744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.30167
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657602 n_act=9592 n_pre=9576 n_req=62606 n_rd=167984 n_write=82440 bw_util=0.0845
n_activity=903521 dram_eff=0.5543
bk0: 11104a 5825789i bk1: 11096a 5829063i bk2: 10988a 5827492i bk3: 10984a 5831200i bk4: 10496a 5834396i bk5: 10488a 5836291i bk6: 9912a 5838011i bk7: 9896a 5840177i bk8: 9696a 5840588i bk9: 9692a 5841288i bk10: 10032a 5836950i bk11: 10020a 5840177i bk12: 10628a 5830505i bk13: 10636a 5833679i bk14: 11164a 5823351i bk15: 11152a 5824838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.303585
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc3e4563f0 :  mf: uid=9641104, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6524324), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657462 n_act=9659 n_pre=9643 n_req=62608 n_rd=167990 n_write=82440 bw_util=0.0845
n_activity=903191 dram_eff=0.5545
bk0: 11292a 5823084i bk1: 11292a 5826582i bk2: 10968a 5827050i bk3: 10954a 5829153i bk4: 10480a 5834960i bk5: 10468a 5835759i bk6: 9896a 5837151i bk7: 9892a 5840707i bk8: 9728a 5839276i bk9: 9708a 5840449i bk10: 10004a 5838459i bk11: 10020a 5840131i bk12: 10640a 5832478i bk13: 10636a 5833820i bk14: 11020a 5825645i bk15: 10992a 5828329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.30076
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5927194 n_nop=5657260 n_act=9643 n_pre=9627 n_req=62666 n_rd=168104 n_write=82560 bw_util=0.08458
n_activity=903379 dram_eff=0.5549
bk0: 11264a 5823824i bk1: 11268a 5826520i bk2: 10980a 5827710i bk3: 10972a 5829164i bk4: 10492a 5833956i bk5: 10484a 5836158i bk6: 9892a 5839416i bk7: 9880a 5840941i bk8: 9708a 5842607i bk9: 9704a 5841675i bk10: 9928a 5839105i bk11: 9920a 5840447i bk12: 10820a 5828250i bk13: 10828a 5829899i bk14: 10980a 5827304i bk15: 10984a 5827353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.303555

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21007, Miss_rate = 0.662, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 20989, Miss_rate = 0.662, Pending_hits = 1146, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21020, Miss_rate = 0.663, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21010, Miss_rate = 0.663, Pending_hits = 1161, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21020, Miss_rate = 0.663, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21007, Miss_rate = 0.662, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21020, Miss_rate = 0.663, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21013, Miss_rate = 0.663, Pending_hits = 1142, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21026, Miss_rate = 0.662, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21020, Miss_rate = 0.662, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21015, Miss_rate = 0.662, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21012, Miss_rate = 0.662, Pending_hits = 1185, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21009, Miss_rate = 0.663, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 20998, Miss_rate = 0.662, Pending_hits = 1177, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21024, Miss_rate = 0.662, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21021, Miss_rate = 0.662, Pending_hits = 1157, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21005, Miss_rate = 0.662, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 20991, Miss_rate = 0.662, Pending_hits = 1154, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21007, Miss_rate = 0.662, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 20991, Miss_rate = 0.662, Pending_hits = 1144, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21016, Miss_rate = 0.662, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21010, Miss_rate = 0.661, Pending_hits = 1158, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 462231
L2_total_cache_miss_rate = 0.6622
L2_total_cache_pending_hits = 16063
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 239664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 222549
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55955
	minimum = 6
	maximum = 56
Network latency average = 8.43489
	minimum = 6
	maximum = 55
Slowest packet = 1305006
Flit latency average = 6.9012
	minimum = 6
	maximum = 51
Slowest flit = 3597118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239212
	minimum = 0.0189296 (at node 0)
	maximum = 0.0283943 (at node 3)
Accepted packet rate average = 0.0239212
	minimum = 0.0189296 (at node 0)
	maximum = 0.0283943 (at node 3)
Injected flit rate average = 0.0659304
	minimum = 0.0436203 (at node 0)
	maximum = 0.0873949 (at node 42)
Accepted flit rate average= 0.0659304
	minimum = 0.060698 (at node 0)
	maximum = 0.091047 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.61157 (15 samples)
	minimum = 6 (15 samples)
	maximum = 48.8 (15 samples)
Network latency average = 8.43914 (15 samples)
	minimum = 6 (15 samples)
	maximum = 45.6667 (15 samples)
Flit latency average = 6.92125 (15 samples)
	minimum = 6 (15 samples)
	maximum = 42.2 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0208742 (15 samples)
	minimum = 0.0165184 (15 samples)
	maximum = 0.0247774 (15 samples)
Accepted packet rate average = 0.0208742 (15 samples)
	minimum = 0.0165184 (15 samples)
	maximum = 0.0247774 (15 samples)
Injected flit rate average = 0.0575324 (15 samples)
	minimum = 0.0380638 (15 samples)
	maximum = 0.0762645 (15 samples)
Accepted flit rate average = 0.0575324 (15 samples)
	minimum = 0.0529669 (15 samples)
	maximum = 0.0794498 (15 samples)
Injected packet size average = 2.75615 (15 samples)
Accepted packet size average = 2.75615 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 45 min, 34 sec (9934 sec)
gpgpu_simulation_rate = 43560 (inst/sec)
gpgpu_simulation_rate = 656 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39095
gpu_sim_insn = 28848876
gpu_ipc =     737.9173
gpu_tot_sim_cycle = 6785570
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =      68.0241
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 7796
partiton_reqs_in_parallel = 860090
partiton_reqs_in_parallel_total    = 70225645
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4760
partiton_reqs_in_parallel_util = 860090
partiton_reqs_in_parallel_util_total    = 70225645
gpu_sim_cycle_parition_util = 39095
gpu_tot_sim_cycle_parition_util    = 3192075
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.7468 GB/Sec
L2_BW_total  =      10.4005 GB/Sec
gpu_total_sim_rate=45400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9265208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77250, 74311, 74369, 77032, 77262, 74328, 74372, 77039, 19340, 18559, 18626, 12049, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 19459
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:469359	W0_Idle:3476425	W0_Scoreboard:159246280	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2748 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 6785569 
mrq_lat_table:351653 	55207 	34145 	85507 	97103 	65150 	32735 	13617 	537 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	460214 	258417 	613 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	618258 	24814 	108 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	421263 	79874 	1035 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2316 	106 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.405756  6.189152  6.448831  6.417758  6.375573  6.482919  6.712281  6.629116  6.749568  6.607445  6.035659  5.813433  6.978862  6.806349  6.326733  6.254902 
dram[1]:  6.567847  6.491254  6.323100  6.327965  6.002809  5.833561  6.833632  6.607266  6.937833  7.085299  6.127159  6.021605  6.815873  6.574273  6.439481  6.236033 
dram[2]:  6.637956  6.306519  6.569254  6.615031  6.215117  6.257687  6.646956  6.487267  6.713058  6.434926  6.285484  5.922493  6.916264  6.759055  6.001366  5.746073 
dram[3]:  6.509299  6.661786  6.329912  6.235549  6.014065  5.865569  6.664921  6.500852  6.498339  6.507487  5.888049  5.851128  6.943366  6.515933  6.303161  6.122905 
dram[4]:  6.637956  6.452482  6.427083  6.319180  6.176731  5.783448  6.488410  6.456343  6.618644  6.474295  6.586441  6.301459  6.873600  7.050903  6.049587  5.820955 
dram[5]:  6.417266  6.237762  6.308465  6.328058  6.148094  5.850767  6.960854  6.908127  6.226115  6.262821  6.242375  6.054517  6.837321  6.578221  6.281831  6.078948 
dram[6]:  6.626488  6.364286  6.537890  6.704268  5.987124  5.825905  6.594276  6.567114  6.422698  6.419408  6.490818  6.398026  6.428790  6.575235  6.256625  5.883202 
dram[7]:  6.403736  6.298023  6.263533  6.187060  6.369863  5.967190  6.967971  6.761658  5.824508  5.642229  6.352472  6.223437  6.822475  6.538221  6.437590  6.226389 
dram[8]:  6.646269  6.422800  6.681335  6.899686  5.712517  5.709766  6.971530  6.771626  6.655113  6.462963  6.182946  6.448220  6.714744  6.489164  6.226389  6.086957 
dram[9]:  6.347281  6.116935  6.467647  6.278572  6.373272  6.188060  6.915195  6.937943  5.976708  5.877676  6.369600  6.216849  7.000000  6.805195  6.280000  6.216714 
dram[10]:  6.595065  6.635036  6.539376  6.655068  5.872702  5.820477  6.925664  6.982143  6.616179  6.383721  6.335484  6.086822  6.568147  6.366469  6.338151  6.051034 
average row locality = 735655/115285 = 6.381186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2964      2962      2939      2937      2824      2823      2594      2593      2628      2625      2629      2631      2884      2880      2977      2970 
dram[1]:      2965      2965      2901      2898      2874      2876      2588      2587      2626      2624      2639      2638      2886      2885      2973      2969 
dram[2]:      3011      3011      2892      2889      2876      2874      2590      2589      2627      2626      2633      2633      2887      2884      2937      2934 
dram[3]:      3014      3014      2893      2891      2876      2876      2587      2584      2632      2631      2636      2635      2883      2886      2931      2928 
dram[4]:      3011      3013      2895      2892      2834      2833      2639      2639      2625      2624      2630      2632      2888      2886      2936      2933 
dram[5]:      2972      2972      2933      2934      2833      2835      2632      2630      2630      2628      2633      2631      2879      2881      2935      2933 
dram[6]:      2965      2967      2936      2934      2825      2823      2637      2634      2625      2623      2632      2634      2838      2835      2982      2979 
dram[7]:      2969      2971      2933      2935      2825      2823      2636      2635      2602      2600      2679      2679      2829      2831      2983      2979 
dram[8]:      2965      2963      2939      2938      2809      2807      2638      2634      2592      2591      2684      2681      2830      2832      2979      2976 
dram[9]:      3015      3015      2934      2931      2805      2802      2634      2633      2601      2596      2677      2681      2833      2832      2940      2933 
dram[10]:      3008      3009      2937      2935      2808      2806      2633      2630      2596      2595      2656      2654      2881      2883      2930      2931 
total reads: 493735
bank skew: 3015/2584 = 1.17
chip skew: 44910/44858 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:       3631      1892      3515      1770      3608      1745      3936      1891      3824      1858      3787      1890      3649      1936      3670      1917
dram[1]:       3641      1896      3544      1811      3607      1714      3943      1896      3799      1858      3779      1886      3658      1936      3630      1918
dram[2]:       3636      1856      3559      1816      3581      1714      3951      1895      3799      1857      3739      1889      3676      1931      3645      1930
dram[3]:       3609      1851      3555      1815      3577      1714      3943      1899      3803      1856      3733      1903      3691      1935      3670      1933
dram[4]:       3619      1849      3556      1812      3581      1765      3920      1852      3853      1859      3739      1906      3641      1937      3670      1930
dram[5]:       3603      1862      3535      1759      3637      1766      3927      1855      3820      1857      3730      1905      3669      1942      3667      1935
dram[6]:       3630      1862      3510      1759      3655      1768      3928      1854      3795      1858      3740      1907      3702      1983      3668      1915
dram[7]:       3625      1866      3515      1758      3604      1770      3958      1853      3809      1904      3735      1866      3716      1990      3646      1915
dram[8]:       3611      1878      3540      1758      3616      1751      3965      1854      3848      1910      3720      1865      3718      1992      3646      1916
dram[9]:       3594      1846      3591      1757      3614      1754      3905      1854      3828      1884      3737      1865      3699      1984      3641      1952
dram[10]:       3607      1850      3549      1764      3612      1753      3922      1855      3825      1886      3723      1890      3690      1944      3701      1958
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711660 n_act=10383 n_pre=10367 n_req=66844 n_rd=179440 n_write=87936 bw_util=0.08913
n_activity=963637 dram_eff=0.5549
bk0: 11856a 5891129i bk1: 11848a 5893934i bk2: 11756a 5892920i bk3: 11748a 5895797i bk4: 11296a 5899833i bk5: 11292a 5901212i bk6: 10376a 5908097i bk7: 10372a 5909078i bk8: 10512a 5906261i bk9: 10500a 5906629i bk10: 10516a 5904743i bk11: 10524a 5907886i bk12: 11536a 5896668i bk13: 11520a 5896395i bk14: 11908a 5887224i bk15: 11880a 5890257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.330715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711480 n_act=10405 n_pre=10389 n_req=66878 n_rd=179576 n_write=87936 bw_util=0.08917
n_activity=963781 dram_eff=0.5551
bk0: 11860a 5890782i bk1: 11860a 5894572i bk2: 11604a 5893760i bk3: 11592a 5895586i bk4: 11496a 5897932i bk5: 11504a 5898261i bk6: 10352a 5907143i bk7: 10348a 5908733i bk8: 10504a 5906254i bk9: 10496a 5908388i bk10: 10556a 5905666i bk11: 10552a 5908380i bk12: 11544a 5895599i bk13: 11540a 5896394i bk14: 11892a 5889943i bk15: 11876a 5890215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.330282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711292 n_act=10469 n_pre=10453 n_req=66893 n_rd=179572 n_write=88000 bw_util=0.08919
n_activity=963732 dram_eff=0.5553
bk0: 12044a 5888337i bk1: 12044a 5891681i bk2: 11568a 5894543i bk3: 11556a 5897283i bk4: 11504a 5897821i bk5: 11496a 5898869i bk6: 10360a 5905911i bk7: 10356a 5908786i bk8: 10508a 5905765i bk9: 10504a 5906302i bk10: 10532a 5905054i bk11: 10532a 5908758i bk12: 11548a 5895859i bk13: 11536a 5898724i bk14: 11748a 5890383i bk15: 11736a 5890093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.326853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711130 n_act=10574 n_pre=10558 n_req=66881 n_rd=179588 n_write=87936 bw_util=0.08918
n_activity=962865 dram_eff=0.5557
bk0: 12056a 5886366i bk1: 12056a 5892837i bk2: 11572a 5894453i bk3: 11564a 5895651i bk4: 11504a 5896878i bk5: 11504a 5898484i bk6: 10348a 5905958i bk7: 10336a 5907219i bk8: 10528a 5903569i bk9: 10524a 5906164i bk10: 10544a 5906278i bk11: 10540a 5908375i bk12: 11532a 5895057i bk13: 11544a 5895280i bk14: 11724a 5891456i bk15: 11712a 5892854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.331413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc27011750 :  mf: uid=10283748, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6785569), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711215 n_act=10474 n_pre=10458 n_req=66910 n_rd=179639 n_write=88000 bw_util=0.08922
n_activity=961942 dram_eff=0.5565
bk0: 12044a 5888942i bk1: 12052a 5892804i bk2: 11580a 5894780i bk3: 11568a 5896003i bk4: 11336a 5898686i bk5: 11331a 5901332i bk6: 10556a 5902781i bk7: 10556a 5906324i bk8: 10500a 5905726i bk9: 10496a 5904975i bk10: 10520a 5906030i bk11: 10528a 5909821i bk12: 11552a 5895651i bk13: 11544a 5897541i bk14: 11744a 5889846i bk15: 11732a 5891242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.328273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711210 n_act=10546 n_pre=10530 n_req=66875 n_rd=179564 n_write=87936 bw_util=0.08917
n_activity=963280 dram_eff=0.5554
bk0: 11888a 5889682i bk1: 11888a 5893463i bk2: 11732a 5895398i bk3: 11736a 5892985i bk4: 11332a 5899705i bk5: 11340a 5900250i bk6: 10528a 5904681i bk7: 10520a 5906305i bk8: 10520a 5905474i bk9: 10512a 5904753i bk10: 10532a 5906924i bk11: 10524a 5908917i bk12: 11516a 5895896i bk13: 11524a 5894803i bk14: 11740a 5892219i bk15: 11732a 5893291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.327724
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711388 n_act=10501 n_pre=10485 n_req=66853 n_rd=179476 n_write=87936 bw_util=0.08914
n_activity=962280 dram_eff=0.5558
bk0: 11860a 5890520i bk1: 11868a 5893666i bk2: 11744a 5893135i bk3: 11736a 5895695i bk4: 11300a 5896650i bk5: 11292a 5901691i bk6: 10548a 5903910i bk7: 10536a 5905984i bk8: 10500a 5905022i bk9: 10492a 5907385i bk10: 10528a 5906124i bk11: 10536a 5910472i bk12: 11352a 5896896i bk13: 11340a 5900036i bk14: 11928a 5890083i bk15: 11916a 5888530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.327992
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5710906 n_act=10598 n_pre=10582 n_req=66925 n_rd=179636 n_write=88064 bw_util=0.08924
n_activity=961304 dram_eff=0.557
bk0: 11876a 5889471i bk1: 11884a 5894641i bk2: 11732a 5894168i bk3: 11740a 5894111i bk4: 11300a 5898614i bk5: 11292a 5899669i bk6: 10544a 5904715i bk7: 10540a 5906619i bk8: 10408a 5905117i bk9: 10400a 5905779i bk10: 10716a 5903634i bk11: 10716a 5905815i bk12: 11316a 5898800i bk13: 11324a 5899584i bk14: 11932a 5890074i bk15: 11916a 5890085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.326197
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711606 n_act=10414 n_pre=10398 n_req=66842 n_rd=179432 n_write=87936 bw_util=0.08913
n_activity=962912 dram_eff=0.5553
bk0: 11860a 5891195i bk1: 11852a 5894407i bk2: 11756a 5893076i bk3: 11752a 5896526i bk4: 11236a 5900004i bk5: 11228a 5901695i bk6: 10552a 5903903i bk7: 10536a 5906722i bk8: 10368a 5906887i bk9: 10364a 5907889i bk10: 10736a 5903219i bk11: 10724a 5906698i bk12: 11320a 5896583i bk13: 11328a 5899598i bk14: 11916a 5888425i bk15: 11904a 5889881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.329892
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711464 n_act=10477 n_pre=10461 n_req=66846 n_rd=179448 n_write=87936 bw_util=0.08913
n_activity=963308 dram_eff=0.5551
bk0: 12060a 5888204i bk1: 12060a 5891452i bk2: 11736a 5892100i bk3: 11724a 5894904i bk4: 11220a 5901009i bk5: 11208a 5902000i bk6: 10536a 5903585i bk7: 10532a 5907393i bk8: 10404a 5905734i bk9: 10384a 5907095i bk10: 10708a 5905078i bk11: 10724a 5906582i bk12: 11332a 5898871i bk13: 11328a 5900429i bk14: 11760a 5891531i bk15: 11732a 5893798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.325435
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc1469d950 :  mf: uid=10283747, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6785564), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5999786 n_nop=5711280 n_act=10445 n_pre=10429 n_req=66908 n_rd=179568 n_write=88064 bw_util=0.08921
n_activity=962778 dram_eff=0.556
bk0: 12032a 5889085i bk1: 12036a 5892008i bk2: 11748a 5892912i bk3: 11740a 5894353i bk4: 11232a 5899174i bk5: 11224a 5901333i bk6: 10532a 5905437i bk7: 10520a 5907658i bk8: 10384a 5909344i bk9: 10380a 5908380i bk10: 10624a 5905610i bk11: 10616a 5907023i bk12: 11524a 5894081i bk13: 11532a 5896155i bk14: 11720a 5892817i bk15: 11724a 5893164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.32957

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22439, Miss_rate = 0.663, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22421, Miss_rate = 0.663, Pending_hits = 1153, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22452, Miss_rate = 0.664, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22442, Miss_rate = 0.663, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22453, Miss_rate = 0.664, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22440, Miss_rate = 0.663, Pending_hits = 1159, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22452, Miss_rate = 0.664, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22445, Miss_rate = 0.664, Pending_hits = 1148, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22458, Miss_rate = 0.663, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22452, Miss_rate = 0.663, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22447, Miss_rate = 0.663, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22444, Miss_rate = 0.663, Pending_hits = 1189, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22440, Miss_rate = 0.664, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22429, Miss_rate = 0.663, Pending_hits = 1183, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22456, Miss_rate = 0.663, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22453, Miss_rate = 0.663, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22436, Miss_rate = 0.663, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22422, Miss_rate = 0.663, Pending_hits = 1161, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22439, Miss_rate = 0.663, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22423, Miss_rate = 0.663, Pending_hits = 1151, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22449, Miss_rate = 0.663, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22443, Miss_rate = 0.662, Pending_hits = 1165, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 493735
L2_total_cache_miss_rate = 0.6631
L2_total_cache_pending_hits = 16191
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 230073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237669
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51606
	minimum = 6
	maximum = 46
Network latency average = 8.39357
	minimum = 6
	maximum = 46
Slowest packet = 1396850
Flit latency average = 6.85199
	minimum = 6
	maximum = 42
Slowest flit = 3849690
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237909
	minimum = 0.0188264 (at node 0)
	maximum = 0.0282396 (at node 11)
Accepted packet rate average = 0.0237909
	minimum = 0.0188264 (at node 0)
	maximum = 0.0282396 (at node 11)
Injected flit rate average = 0.0655712
	minimum = 0.0433826 (at node 0)
	maximum = 0.0869187 (at node 42)
Accepted flit rate average= 0.0655712
	minimum = 0.0603673 (at node 0)
	maximum = 0.090551 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.6056 (16 samples)
	minimum = 6 (16 samples)
	maximum = 48.625 (16 samples)
Network latency average = 8.43629 (16 samples)
	minimum = 6 (16 samples)
	maximum = 45.6875 (16 samples)
Flit latency average = 6.91692 (16 samples)
	minimum = 6 (16 samples)
	maximum = 42.1875 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0210565 (16 samples)
	minimum = 0.0166626 (16 samples)
	maximum = 0.0249938 (16 samples)
Accepted packet rate average = 0.0210565 (16 samples)
	minimum = 0.0166626 (16 samples)
	maximum = 0.0249938 (16 samples)
Injected flit rate average = 0.0580348 (16 samples)
	minimum = 0.0383962 (16 samples)
	maximum = 0.0769304 (16 samples)
Accepted flit rate average = 0.0580348 (16 samples)
	minimum = 0.0534294 (16 samples)
	maximum = 0.0801436 (16 samples)
Injected packet size average = 2.75615 (16 samples)
Accepted packet size average = 2.75615 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 49 min, 27 sec (10167 sec)
gpgpu_simulation_rate = 45400 (inst/sec)
gpgpu_simulation_rate = 667 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38841
gpu_sim_insn = 28848876
gpu_ipc =     742.7429
gpu_tot_sim_cycle = 7046561
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =      69.5986
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 8275
partiton_reqs_in_parallel = 854502
partiton_reqs_in_parallel_total    = 71085735
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2093
partiton_reqs_in_parallel_util = 854502
partiton_reqs_in_parallel_util_total    = 71085735
gpu_sim_cycle_parition_util = 38841
gpu_tot_sim_cycle_parition_util    = 3231170
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.4841 GB/Sec
L2_BW_total  =      10.6408 GB/Sec
gpu_total_sim_rate=47161

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9844436
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82077, 78953, 79016, 81850, 82089, 78973, 79019, 81847, 19340, 18559, 18626, 12049, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 19487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 405
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:499907	W0_Idle:3491805	W0_Scoreboard:160370303	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2599 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 7046560 
mrq_lat_table:373394 	59307 	36714 	89975 	102544 	69633 	35442 	14667 	602 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	493224 	271890 	634 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	662580 	26979 	122 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	447524 	84880 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2392 	107 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.695898  6.473324  6.709169  6.677603  6.645646  6.755725  7.015491  6.930272  7.040678  6.895349  6.293759  6.065982  7.304625  7.127726  6.585062  6.512329 
dram[1]:  6.862319  6.783668  6.577364  6.582497  6.265560  6.091398  7.140351  6.908319  7.208333  7.358156  6.388289  6.280303  7.114907  6.868066  6.681180  6.475477 
dram[2]:  6.936872  6.596180  6.828614  6.854790  6.483548  6.527378  6.948805  6.785000  7.003373  6.718447  6.550633  6.179104  7.240127  7.078825  6.250000  5.989744 
dram[3]:  6.804501  6.961151  6.584770  6.488668  6.277009  6.124324  6.967466  6.799331  6.739060  6.748377  6.144131  6.106351  7.245253  6.808321  6.557584  6.374317 
dram[4]:  6.936872  6.746165  6.683673  6.555079  6.443478  6.039402  6.788618  6.755663  6.883914  6.737013  6.858804  6.567567  7.196232  7.378422  6.316216  6.082031 
dram[5]:  6.707213  6.522696  6.563994  6.583921  6.414141  6.108517  7.273996  7.220104  6.463452  6.500782  6.507087  6.314985  7.137286  6.872372  6.535665  6.329268 
dram[6]:  6.922514  6.653090  6.817518  6.967164  6.249296  6.083676  6.897521  6.869852  6.684380  6.681159  6.761047  6.666129  6.716642  6.866564  6.530780  6.148196 
dram[7]:  6.693503  6.584722  6.518157  6.440000  6.642216  6.228932  7.280977  7.069491  6.053255  5.868006  6.622848  6.490798  7.119427  6.829008  6.697055  6.482337 
dram[8]:  6.942815  6.713475  6.964232  7.165644  5.966125  5.963415  7.284468  7.079796  6.895270  6.701149  6.449011  6.720635  7.009404  6.778788  6.500000  6.357333 
dram[9]:  6.637860  6.400794  6.726225  6.533614  6.645015  6.455213  7.227036  7.250435  6.206373  6.106129  6.640502  6.483921  7.300163  7.101587  6.515320  6.469529 
dram[10]:  6.893010  6.934003  6.818978  6.937593  6.130919  6.077348  7.237847  7.295972  6.854027  6.619125  6.602848  6.348554  6.862069  6.655523  6.593220  6.300945 
average row locality = 782279/117545 = 6.655145
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3153      3151      3123      3121      2997      2996      2767      2766      2794      2791      2791      2793      3076      3072      3169      3162 
dram[1]:      3154      3154      3082      3079      3050      3052      2761      2760      2792      2790      2802      2801      3078      3077      3165      3161 
dram[2]:      3203      3203      3073      3070      3052      3050      2763      2762      2793      2792      2796      2796      3079      3076      3126      3123 
dram[3]:      3206      3206      3074      3072      3052      3052      2760      2757      2798      2797      2799      2798      3075      3078      3120      3117 
dram[4]:      3203      3205      3076      3073      3008      3007      2815      2815      2791      2790      2793      2795      3080      3078      3125      3122 
dram[5]:      3161      3161      3116      3117      3007      3009      2808      2806      2796      2794      2796      2794      3071      3073      3124      3122 
dram[6]:      3154      3156      3119      3117      2999      2997      2813      2810      2791      2789      2795      2797      3027      3024      3174      3171 
dram[7]:      3158      3160      3116      3118      2999      2997      2812      2811      2766      2764      2845      2845      3018      3020      3175      3171 
dram[8]:      3154      3152      3122      3121      2982      2980      2814      2810      2756      2755      2850      2847      3019      3021      3171      3168 
dram[9]:      3207      3207      3117      3114      2978      2975      2810      2809      2764      2759      2843      2847      3022      3021      3129      3122 
dram[10]:      3200      3201      3120      3118      2981      2979      2809      2806      2759      2758      2820      2818      3073      3075      3119      3120 
total reads: 525239
bank skew: 3207/2755 = 1.16
chip skew: 47776/47722 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:       3428      1793      3324      1680      3418      1660      3708      1788      3611      1761      3578      1792      3433      1827      3462      1814
dram[1]:       3437      1796      3352      1719      3416      1630      3714      1793      3587      1761      3570      1787      3441      1827      3424      1815
dram[2]:       3433      1759      3366      1723      3392      1630      3722      1792      3587      1760      3532      1790      3458      1823      3438      1826
dram[3]:       3407      1754      3361      1722      3388      1629      3714      1795      3591      1759      3527      1803      3473      1826      3461      1830
dram[4]:       3417      1752      3363      1720      3390      1677      3693      1751      3638      1762      3531      1806      3426      1829      3462      1826
dram[5]:       3402      1764      3343      1670      3444      1679      3700      1754      3607      1760      3523      1805      3451      1833      3459      1831
dram[6]:       3427      1765      3320      1670      3460      1680      3701      1754      3583      1761      3533      1808      3483      1872      3460      1812
dram[7]:       3422      1768      3325      1670      3412      1682      3729      1753      3596      1804      3528      1769      3495      1878      3440      1812
dram[8]:       3409      1779      3348      1670      3424      1664      3736      1753      3633      1809      3514      1768      3497      1880      3439      1813
dram[9]:       3393      1749      3397      1668      3422      1667      3678      1753      3615      1785      3529      1768      3480      1873      3434      1847
dram[10]:       3405      1753      3357      1675      3420      1666      3695      1755      3612      1787      3517      1792      3472      1835      3491      1853
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5766441 n_act=10581 n_pre=10565 n_req=71080 n_rd=190888 n_write=93432 bw_util=0.09365
n_activity=1019006 dram_eff=0.558
bk0: 12612a 5956459i bk1: 12604a 5959882i bk2: 12492a 5958628i bk3: 12484a 5961882i bk4: 11988a 5966155i bk5: 11984a 5967693i bk6: 11068a 5974530i bk7: 11064a 5975262i bk8: 11176a 5972802i bk9: 11164a 5973149i bk10: 11164a 5971152i bk11: 11172a 5974450i bk12: 12304a 5962027i bk13: 12288a 5961809i bk14: 12676a 5952358i bk15: 12648a 5955528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.349739
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbc14fa6980 :  mf: uid=10926392, sid19:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7046560), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5766230 n_act=10615 n_pre=10599 n_req=71116 n_rd=191031 n_write=93432 bw_util=0.0937
n_activity=1019641 dram_eff=0.558
bk0: 12616a 5956208i bk1: 12616a 5960516i bk2: 12328a 5959975i bk3: 12315a 5961654i bk4: 12200a 5964382i bk5: 12208a 5964722i bk6: 11044a 5973600i bk7: 11040a 5975303i bk8: 11168a 5972603i bk9: 11160a 5974594i bk10: 11208a 5972393i bk11: 11204a 5975265i bk12: 12312a 5960888i bk13: 12308a 5962200i bk14: 12660a 5954955i bk15: 12644a 5955485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.349531
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5766061 n_act=10669 n_pre=10653 n_req=71131 n_rd=191028 n_write=93496 bw_util=0.09372
n_activity=1019484 dram_eff=0.5582
bk0: 12812a 5953508i bk1: 12812a 5957393i bk2: 12292a 5960316i bk3: 12280a 5963513i bk4: 12208a 5964211i bk5: 12200a 5964902i bk6: 11052a 5972499i bk7: 11048a 5975011i bk8: 11172a 5971900i bk9: 11168a 5972903i bk10: 11184a 5970964i bk11: 11184a 5975637i bk12: 12316a 5961125i bk13: 12304a 5964236i bk14: 12504a 5955724i bk15: 12492a 5955474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.345558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5765879 n_act=10784 n_pre=10768 n_req=71119 n_rd=191044 n_write=93432 bw_util=0.0937
n_activity=1018065 dram_eff=0.5589
bk0: 12824a 5951588i bk1: 12824a 5958569i bk2: 12296a 5960305i bk3: 12288a 5961545i bk4: 12208a 5962817i bk5: 12208a 5964768i bk6: 11040a 5971994i bk7: 11028a 5973801i bk8: 11192a 5969868i bk9: 11188a 5972469i bk10: 11196a 5972557i bk11: 11192a 5975500i bk12: 12300a 5960397i bk13: 12312a 5960550i bk14: 12480a 5956328i bk15: 12468a 5958285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.350855
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5765967 n_act=10674 n_pre=10658 n_req=71152 n_rd=191104 n_write=93504 bw_util=0.09375
n_activity=1017423 dram_eff=0.5595
bk0: 12812a 5954066i bk1: 12820a 5958558i bk2: 12304a 5960591i bk3: 12292a 5962214i bk4: 12032a 5965213i bk5: 12028a 5967746i bk6: 11260a 5968937i bk7: 11260a 5972905i bk8: 11164a 5972044i bk9: 11160a 5971444i bk10: 11172a 5972418i bk11: 11180a 5976708i bk12: 12320a 5960761i bk13: 12312a 5963031i bk14: 12500a 5955265i bk15: 12488a 5956817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.347469
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5765959 n_act=10756 n_pre=10740 n_req=71113 n_rd=191020 n_write=93432 bw_util=0.09369
n_activity=1019262 dram_eff=0.5582
bk0: 12644a 5954860i bk1: 12644a 5959372i bk2: 12464a 5961469i bk3: 12468a 5958767i bk4: 12028a 5966024i bk5: 12036a 5966542i bk6: 11232a 5971374i bk7: 11224a 5973017i bk8: 11184a 5971834i bk9: 11176a 5970962i bk10: 11184a 5973277i bk11: 11176a 5975929i bk12: 12284a 5961577i bk13: 12292a 5960431i bk14: 12496a 5957569i bk15: 12488a 5958694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.346985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5766157 n_act=10701 n_pre=10685 n_req=71091 n_rd=190932 n_write=93432 bw_util=0.09367
n_activity=1017999 dram_eff=0.5587
bk0: 12616a 5955879i bk1: 12624a 5959386i bk2: 12476a 5959021i bk3: 12468a 5961901i bk4: 11996a 5963251i bk5: 11988a 5968239i bk6: 11252a 5969808i bk7: 11240a 5972378i bk8: 11164a 5971321i bk9: 11156a 5973827i bk10: 11180a 5972608i bk11: 11188a 5976959i bk12: 12108a 5962371i bk13: 12096a 5965764i bk14: 12696a 5955103i bk15: 12684a 5954070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.346813
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5765639 n_act=10808 n_pre=10792 n_req=71167 n_rd=191100 n_write=93568 bw_util=0.09377
n_activity=1017308 dram_eff=0.5596
bk0: 12632a 5954941i bk1: 12640a 5960923i bk2: 12464a 5960323i bk3: 12472a 5959950i bk4: 11996a 5964788i bk5: 11988a 5965829i bk6: 11248a 5970862i bk7: 11244a 5973190i bk8: 11064a 5971871i bk9: 11056a 5972290i bk10: 11380a 5969983i bk11: 11380a 5972681i bk12: 12072a 5964558i bk13: 12080a 5965467i bk14: 12700a 5955492i bk15: 12684a 5955496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.34566
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5766367 n_act=10618 n_pre=10602 n_req=71080 n_rd=190888 n_write=93432 bw_util=0.09365
n_activity=1018821 dram_eff=0.5581
bk0: 12616a 5956839i bk1: 12608a 5960260i bk2: 12488a 5958962i bk3: 12484a 5962499i bk4: 11928a 5966777i bk5: 11920a 5968122i bk6: 11256a 5969925i bk7: 11240a 5973180i bk8: 11024a 5973125i bk9: 11020a 5974675i bk10: 11400a 5969758i bk11: 11388a 5973003i bk12: 12076a 5961914i bk13: 12084a 5965109i bk14: 12684a 5953533i bk15: 12672a 5955398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.349831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc3e82e9a0 :  mf: uid=10926391, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7046554), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5766217 n_act=10689 n_pre=10673 n_req=71082 n_rd=190896 n_write=93432 bw_util=0.09365
n_activity=1019437 dram_eff=0.5578
bk0: 12828a 5953341i bk1: 12828a 5957482i bk2: 12468a 5957919i bk3: 12456a 5961206i bk4: 11912a 5967320i bk5: 11900a 5968690i bk6: 11240a 5969843i bk7: 11236a 5973523i bk8: 11056a 5972307i bk9: 11036a 5973789i bk10: 11372a 5970983i bk11: 11388a 5973059i bk12: 12088a 5964172i bk13: 12084a 5966389i bk14: 12516a 5956823i bk15: 12488a 5959118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.344896
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6071907 n_nop=5766029 n_act=10651 n_pre=10635 n_req=71148 n_rd=191024 n_write=93568 bw_util=0.09374
n_activity=1018693 dram_eff=0.5587
bk0: 12800a 5954526i bk1: 12804a 5957749i bk2: 12480a 5958530i bk3: 12472a 5960347i bk4: 11924a 5965911i bk5: 11916a 5968298i bk6: 11236a 5971726i bk7: 11224a 5974158i bk8: 11036a 5975507i bk9: 11032a 5974825i bk10: 11280a 5971955i bk11: 11272a 5973714i bk12: 12292a 5959197i bk13: 12300a 5961926i bk14: 12476a 5958332i bk15: 12480a 5958749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.348958

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 23870, Miss_rate = 0.663, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 23852, Miss_rate = 0.664, Pending_hits = 1156, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 23884, Miss_rate = 0.664, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 23874, Miss_rate = 0.664, Pending_hits = 1170, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 23885, Miss_rate = 0.664, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 23872, Miss_rate = 0.664, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 23884, Miss_rate = 0.665, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 23877, Miss_rate = 0.665, Pending_hits = 1152, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 23891, Miss_rate = 0.664, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 23885, Miss_rate = 0.664, Pending_hits = 1198, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 23879, Miss_rate = 0.664, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 23876, Miss_rate = 0.664, Pending_hits = 1194, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 23872, Miss_rate = 0.664, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 23861, Miss_rate = 0.664, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 23889, Miss_rate = 0.664, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 23886, Miss_rate = 0.663, Pending_hits = 1166, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 23868, Miss_rate = 0.664, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 23854, Miss_rate = 0.664, Pending_hits = 1165, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 23870, Miss_rate = 0.664, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 23854, Miss_rate = 0.663, Pending_hits = 1154, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 23881, Miss_rate = 0.663, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 23875, Miss_rate = 0.663, Pending_hits = 1168, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 525239
L2_total_cache_miss_rate = 0.6640
L2_total_cache_pending_hits = 16267
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 252789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59188
	minimum = 6
	maximum = 46
Network latency average = 8.46396
	minimum = 6
	maximum = 46
Slowest packet = 1561937
Flit latency average = 6.93209
	minimum = 6
	maximum = 42
Slowest flit = 4305071
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 19)
Accepted packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 19)
Injected flit rate average = 0.066
	minimum = 0.0436663 (at node 0)
	maximum = 0.0874871 (at node 42)
Accepted flit rate average= 0.066
	minimum = 0.0607621 (at node 0)
	maximum = 0.0911432 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60479 (17 samples)
	minimum = 6 (17 samples)
	maximum = 48.4706 (17 samples)
Network latency average = 8.43792 (17 samples)
	minimum = 6 (17 samples)
	maximum = 45.7059 (17 samples)
Flit latency average = 6.91782 (17 samples)
	minimum = 6 (17 samples)
	maximum = 42.1765 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0212265 (17 samples)
	minimum = 0.0167972 (17 samples)
	maximum = 0.0251956 (17 samples)
Accepted packet rate average = 0.0212265 (17 samples)
	minimum = 0.0167972 (17 samples)
	maximum = 0.0251956 (17 samples)
Injected flit rate average = 0.0585034 (17 samples)
	minimum = 0.0387062 (17 samples)
	maximum = 0.0775514 (17 samples)
Accepted flit rate average = 0.0585034 (17 samples)
	minimum = 0.0538608 (17 samples)
	maximum = 0.0807907 (17 samples)
Injected packet size average = 2.75615 (17 samples)
Accepted packet size average = 2.75615 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 53 min, 19 sec (10399 sec)
gpgpu_simulation_rate = 47161 (inst/sec)
gpgpu_simulation_rate = 677 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39094
gpu_sim_insn = 28848876
gpu_ipc =     737.9362
gpu_tot_sim_cycle = 7307805
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =      71.0582
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 8799
partiton_reqs_in_parallel = 860068
partiton_reqs_in_parallel_total    = 71940237
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9620
partiton_reqs_in_parallel_util = 860068
partiton_reqs_in_parallel_util_total    = 71940237
gpu_sim_cycle_parition_util = 39094
gpu_tot_sim_cycle_parition_util    = 3270011
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.7497 GB/Sec
L2_BW_total  =      10.8636 GB/Sec
gpu_total_sim_rate=48841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10423664
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86906, 83586, 83665, 86666, 86917, 83608, 83666, 86663, 24179, 23212, 23288, 16878, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 19523
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529476	W0_Idle:3507238	W0_Scoreboard:161514526	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2467 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 7307804 
mrq_lat_table:392295 	61773 	38753 	95414 	109745 	75333 	38727 	16234 	628 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	521635 	289962 	655 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	706830 	29214 	139 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473951 	89760 	1229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2468 	109 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.643709  6.306918  6.663539  6.529566  6.534722  6.597476  6.896000  6.753919  6.924528  6.750000  6.285100  6.053793  7.283133  7.054015  6.485199  6.418367 
dram[1]:  6.798103  6.761456  6.480053  6.519411  6.181001  6.006235  7.102310  6.862839  7.077170  7.260726  6.337176  6.184247  7.021770  6.793540  6.625000  6.450000 
dram[2]:  6.876510  6.542784  6.879774  6.865819  6.363276  6.335526  6.813291  6.602761  6.847589  6.570149  6.468336  6.125523  7.137168  6.988439  6.140199  5.930456 
dram[3]:  6.735874  6.899058  6.521448  6.432539  6.223514  6.036341  6.940322  6.739812  6.628572  6.657100  6.141457  6.072022  7.141802  6.700831  6.469895  6.221663 
dram[4]:  6.858099  6.681878  6.740997  6.564103  6.367925  5.994924  6.719939  6.669184  6.739663  6.646526  6.747303  6.500000  7.055394  7.114706  6.216080  5.943510 
dram[5]:  6.619236  6.367554  6.494102  6.546896  6.375169  6.043478  7.238095  7.187602  6.376266  6.466960  6.406433  6.248217  7.083578  6.816643  6.449804  6.212312 
dram[6]:  6.872603  6.586614  6.745578  6.864266  6.171466  6.003822  6.799692  6.795069  6.598201  6.615037  6.617825  6.512630  6.551247  6.704965  6.421855  6.041866 
dram[7]:  6.589239  6.423274  6.418394  6.363286  6.622191  6.168848  7.244663  7.001587  5.991713  5.789052  6.504348  6.365957  7.077961  6.766476  6.573472  6.329574 
dram[8]:  6.853825  6.590013  6.842759  7.065527  5.892947  5.890428  7.247948  7.011129  6.891720  6.687790  6.382102  6.671619  6.833574  6.681754  6.426208  6.263027 
dram[9]:  6.564661  6.298526  6.661290  6.432467  6.529330  6.322057  7.124394  7.077046  6.134371  6.025035  6.558479  6.359773  7.269231  7.061285  6.447917  6.388889 
dram[10]:  6.854083  6.873826  6.710420  6.799726  6.043928  5.979540  7.157467  7.258649  6.811321  6.532428  6.497797  6.264873  6.787921  6.596180  6.519789  6.202007 
average row locality = 828903/126161 = 6.570200
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3342      3340      3315      3313      3184      3183      2924      2923      2964      2961      2965      2967      3252      3248      3356      3349 
dram[1]:      3343      3343      3271      3268      3240      3242      2918      2917      2962      2960      2976      2975      3254      3253      3352      3348 
dram[2]:      3395      3395      3262      3259      3242      3240      2920      2919      2963      2962      2970      2970      3255      3252      3311      3308 
dram[3]:      3398      3398      3263      3261      3242      3242      2917      2914      2968      2967      2972      2971      3251      3254      3305      3302 
dram[4]:      3395      3397      3265      3262      3195      3194      2975      2975      2961      2960      2966      2968      3256      3254      3310      3307 
dram[5]:      3350      3350      3308      3309      3194      3196      2968      2966      2966      2964      2969      2967      3247      3249      3309      3307 
dram[6]:      3343      3345      3311      3309      3185      3183      2973      2970      2961      2959      2968      2970      3200      3197      3362      3359 
dram[7]:      3347      3349      3308      3310      3185      3183      2972      2971      2934      2932      3021      3021      3191      3193      3363      3359 
dram[8]:      3343      3341      3314      3313      3167      3165      2974      2970      2924      2923      3026      3023      3192      3194      3359      3356 
dram[9]:      3399      3399      3309      3306      3163      3160      2970      2969      2933      2928      3019      3023      3195      3194      3314      3307 
dram[10]:      3392      3393      3312      3310      3166      3164      2969      2966      2928      2927      2994      2992      3249      3251      3304      3305 
total reads: 556743
bank skew: 3399/2914 = 1.17
chip skew: 50640/50584 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:       3248      1705      3144      1596      3228      1574      3519      1703      3418      1673      3385      1702      3264      1743      3283      1727
dram[1]:       3257      1708      3171      1632      3226      1546      3524      1708      3396      1673      3378      1698      3272      1743      3247      1727
dram[2]:       3253      1673      3184      1636      3204      1546      3531      1706      3396      1673      3343      1701      3288      1739      3260      1737
dram[3]:       3229      1668      3180      1635      3200      1546      3524      1710      3401      1671      3338      1713      3301      1742      3282      1741
dram[4]:       3238      1666      3181      1633      3203      1591      3504      1668      3444      1674      3343      1716      3258      1744      3282      1737
dram[5]:       3224      1678      3162      1586      3253      1592      3511      1670      3416      1673      3335      1715      3281      1748      3280      1742
dram[6]:       3247      1678      3140      1586      3269      1594      3512      1670      3392      1673      3344      1718      3311      1785      3281      1724
dram[7]:       3243      1681      3145      1585      3224      1595      3538      1669      3405      1714      3340      1681      3323      1791      3262      1724
dram[8]:       3231      1691      3167      1585      3234      1578      3545      1670      3439      1719      3327      1680      3325      1793      3261      1725
dram[9]:       3215      1663      3212      1584      3233      1581      3490      1670      3422      1696      3341      1680      3308      1786      3257      1757
dram[10]:       3226      1667      3175      1591      3231      1580      3506      1671      3419      1698      3330      1702      3301      1750      3310      1763
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820491 n_act=11375 n_pre=11359 n_req=75318 n_rd=202344 n_write=98928 bw_util=0.09806
n_activity=1078628 dram_eff=0.5586
bk0: 13368a 6021930i bk1: 13360a 6024923i bk2: 13260a 6023662i bk3: 13252a 6026917i bk4: 12736a 6031596i bk5: 12732a 6033444i bk6: 11696a 6041031i bk7: 11692a 6041504i bk8: 11856a 6038916i bk9: 11844a 6039460i bk10: 11860a 6037438i bk11: 11868a 6041055i bk12: 13008a 6028333i bk13: 12992a 6027991i bk14: 13424a 6017423i bk15: 13396a 6020405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.374887
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820363 n_act=11367 n_pre=11351 n_req=75354 n_rd=202488 n_write=98928 bw_util=0.09811
n_activity=1078392 dram_eff=0.559
bk0: 13372a 6021648i bk1: 13372a 6025627i bk2: 13084a 6024862i bk3: 13072a 6027107i bk4: 12960a 6029706i bk5: 12968a 6030278i bk6: 11672a 6039915i bk7: 11668a 6042076i bk8: 11848a 6038513i bk9: 11840a 6041080i bk10: 11904a 6038912i bk11: 11900a 6041724i bk12: 13016a 6026933i bk13: 13012a 6028594i bk14: 13408a 6020569i bk15: 13392a 6020850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.374035
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820095 n_act=11463 n_pre=11447 n_req=75373 n_rd=202492 n_write=99000 bw_util=0.09813
n_activity=1078957 dram_eff=0.5589
bk0: 13580a 6018177i bk1: 13580a 6022912i bk2: 13048a 6025402i bk3: 13036a 6029029i bk4: 12968a 6029575i bk5: 12960a 6030290i bk6: 11680a 6039018i bk7: 11676a 6041493i bk8: 11852a 6038225i bk9: 11848a 6039130i bk10: 11880a 6037171i bk11: 11880a 6041852i bk12: 13020a 6026912i bk13: 13008a 6030519i bk14: 13244a 6020810i bk15: 13232a 6020802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.371467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5819973 n_act=11556 n_pre=11540 n_req=75357 n_rd=202500 n_write=98928 bw_util=0.09811
n_activity=1076659 dram_eff=0.5599
bk0: 13592a 6016786i bk1: 13592a 6023503i bk2: 13052a 6025231i bk3: 13044a 6026952i bk4: 12968a 6027924i bk5: 12968a 6030368i bk6: 11668a 6038346i bk7: 11656a 6040282i bk8: 11872a 6035725i bk9: 11868a 6038776i bk10: 11888a 6038946i bk11: 11884a 6041988i bk12: 13004a 6026351i bk13: 13016a 6026572i bk14: 13220a 6021721i bk15: 13208a 6023448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.375349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820037 n_act=11458 n_pre=11442 n_req=75390 n_rd=202560 n_write=99000 bw_util=0.09816
n_activity=1075899 dram_eff=0.5606
bk0: 13580a 6018956i bk1: 13588a 6024058i bk2: 13060a 6026011i bk3: 13048a 6027832i bk4: 12780a 6030545i bk5: 12776a 6033110i bk6: 11900a 6035175i bk7: 11900a 6039415i bk8: 11844a 6038072i bk9: 11840a 6037434i bk10: 11864a 6038845i bk11: 11872a 6043377i bk12: 13024a 6026376i bk13: 13016a 6028821i bk14: 13240a 6020728i bk15: 13228a 6021542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.373194
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820061 n_act=11524 n_pre=11508 n_req=75351 n_rd=202476 n_write=98928 bw_util=0.09811
n_activity=1078178 dram_eff=0.5591
bk0: 13400a 6020200i bk1: 13400a 6024807i bk2: 13232a 6026374i bk3: 13236a 6024358i bk4: 12776a 6031673i bk5: 12784a 6032064i bk6: 11872a 6037354i bk7: 11864a 6039861i bk8: 11864a 6037817i bk9: 11856a 6037342i bk10: 11876a 6039819i bk11: 11868a 6042432i bk12: 12988a 6027632i bk13: 12996a 6026512i bk14: 13236a 6023160i bk15: 13228a 6023645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.37131
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820179 n_act=11513 n_pre=11497 n_req=75327 n_rd=202380 n_write=98928 bw_util=0.09807
n_activity=1077093 dram_eff=0.5595
bk0: 13372a 6021055i bk1: 13380a 6024821i bk2: 13244a 6024238i bk3: 13236a 6027086i bk4: 12740a 6028720i bk5: 12732a 6033849i bk6: 11892a 6036307i bk7: 11880a 6039128i bk8: 11844a 6037737i bk9: 11836a 6040129i bk10: 11872a 6038739i bk11: 11880a 6043116i bk12: 12800a 6028016i bk13: 12788a 6031778i bk14: 13448a 6020632i bk15: 13436a 6019223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.371987
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5819665 n_act=11610 n_pre=11594 n_req=75407 n_rd=202556 n_write=99072 bw_util=0.09818
n_activity=1076253 dram_eff=0.5605
bk0: 13388a 6020159i bk1: 13396a 6026152i bk2: 13232a 6024918i bk3: 13240a 6025269i bk4: 12740a 6030546i bk5: 12732a 6031601i bk6: 11888a 6037226i bk7: 11884a 6039749i bk8: 11736a 6037942i bk9: 11728a 6038906i bk10: 12084a 6035945i bk11: 12084a 6039048i bk12: 12764a 6030579i bk13: 12772a 6031640i bk14: 13452a 6020816i bk15: 13436a 6020133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.371106
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc1ceefd80 :  mf: uid=11569036, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (7307804), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820475 n_act=11388 n_pre=11372 n_req=75316 n_rd=202334 n_write=98928 bw_util=0.09806
n_activity=1078229 dram_eff=0.5588
bk0: 13372a 6021918i bk1: 13364a 6025810i bk2: 13256a 6024011i bk3: 13252a 6027808i bk4: 12668a 6032190i bk5: 12658a 6033827i bk6: 11896a 6036430i bk7: 11880a 6039961i bk8: 11696a 6039693i bk9: 11692a 6041531i bk10: 12104a 6035841i bk11: 12092a 6039523i bk12: 12768a 6027846i bk13: 12776a 6031721i bk14: 13436a 6018738i bk15: 13424a 6020671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.374297
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820267 n_act=11483 n_pre=11467 n_req=75320 n_rd=202352 n_write=98928 bw_util=0.09806
n_activity=1078252 dram_eff=0.5588
bk0: 13596a 6018729i bk1: 13596a 6022736i bk2: 13236a 6022636i bk3: 13224a 6026219i bk4: 12652a 6032869i bk5: 12640a 6034295i bk6: 11880a 6036220i bk7: 11876a 6039970i bk8: 11732a 6038592i bk9: 11712a 6040453i bk10: 12076a 6037121i bk11: 12092a 6039147i bk12: 12780a 6030190i bk13: 12776a 6032441i bk14: 13256a 6022247i bk15: 13228a 6024377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.370225
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc3e23a370 :  mf: uid=11569035, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7307801), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6144497 n_nop=5820103 n_act=11425 n_pre=11409 n_req=75390 n_rd=202488 n_write=99072 bw_util=0.09816
n_activity=1077393 dram_eff=0.5598
bk0: 13568a 6019606i bk1: 13572a 6022983i bk2: 13248a 6023472i bk3: 13240a 6025175i bk4: 12664a 6031313i bk5: 12656a 6033838i bk6: 11876a 6038074i bk7: 11864a 6040655i bk8: 11712a 6041759i bk9: 11708a 6041082i bk10: 11976a 6038119i bk11: 11968a 6040059i bk12: 12996a 6025376i bk13: 13004a 6028539i bk14: 13216a 6023482i bk15: 13220a 6023964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.373231

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25302, Miss_rate = 0.664, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25284, Miss_rate = 0.665, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25316, Miss_rate = 0.665, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25306, Miss_rate = 0.665, Pending_hits = 1177, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25318, Miss_rate = 0.665, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25305, Miss_rate = 0.665, Pending_hits = 1173, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25316, Miss_rate = 0.666, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25309, Miss_rate = 0.666, Pending_hits = 1158, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25323, Miss_rate = 0.665, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25317, Miss_rate = 0.665, Pending_hits = 1209, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25311, Miss_rate = 0.665, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25308, Miss_rate = 0.665, Pending_hits = 1201, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25303, Miss_rate = 0.665, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25292, Miss_rate = 0.664, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25321, Miss_rate = 0.664, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25318, Miss_rate = 0.664, Pending_hits = 1173, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25299, Miss_rate = 0.665, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25285, Miss_rate = 0.664, Pending_hits = 1173, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25302, Miss_rate = 0.665, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25286, Miss_rate = 0.664, Pending_hits = 1160, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25314, Miss_rate = 0.664, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25308, Miss_rate = 0.664, Pending_hits = 1177, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 556743
L2_total_cache_miss_rate = 0.6647
L2_total_cache_pending_hits = 16413
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 259851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 288816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267909
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54096
	minimum = 6
	maximum = 46
Network latency average = 8.41199
	minimum = 6
	maximum = 42
Slowest packet = 1582872
Flit latency average = 6.8889
	minimum = 6
	maximum = 38
Slowest flit = 4362408
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237915
	minimum = 0.0188269 (at node 5)
	maximum = 0.0282403 (at node 0)
Accepted packet rate average = 0.0237915
	minimum = 0.0188269 (at node 5)
	maximum = 0.0282403 (at node 0)
Injected flit rate average = 0.0655729
	minimum = 0.0433837 (at node 5)
	maximum = 0.0869209 (at node 42)
Accepted flit rate average= 0.0655729
	minimum = 0.0603689 (at node 5)
	maximum = 0.0905533 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60124 (18 samples)
	minimum = 6 (18 samples)
	maximum = 48.3333 (18 samples)
Network latency average = 8.43647 (18 samples)
	minimum = 6 (18 samples)
	maximum = 45.5 (18 samples)
Flit latency average = 6.91621 (18 samples)
	minimum = 6 (18 samples)
	maximum = 41.9444 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.021369 (18 samples)
	minimum = 0.0169099 (18 samples)
	maximum = 0.0253648 (18 samples)
Accepted packet rate average = 0.021369 (18 samples)
	minimum = 0.0169099 (18 samples)
	maximum = 0.0253648 (18 samples)
Injected flit rate average = 0.0588961 (18 samples)
	minimum = 0.0389661 (18 samples)
	maximum = 0.0780719 (18 samples)
Accepted flit rate average = 0.0588961 (18 samples)
	minimum = 0.0542223 (18 samples)
	maximum = 0.081333 (18 samples)
Injected packet size average = 2.75615 (18 samples)
Accepted packet size average = 2.75615 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 57 min, 12 sec (10632 sec)
gpgpu_simulation_rate = 48841 (inst/sec)
gpgpu_simulation_rate = 687 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38760
gpu_sim_insn = 28848876
gpu_ipc =     744.2950
gpu_tot_sim_cycle = 7568715
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =      72.4203
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 9362
partiton_reqs_in_parallel = 852720
partiton_reqs_in_parallel_total    = 72800305
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.7312
partiton_reqs_in_parallel_util = 852720
partiton_reqs_in_parallel_util_total    = 72800305
gpu_sim_cycle_parition_util = 38760
gpu_tot_sim_cycle_parition_util    = 3309105
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.7212 GB/Sec
L2_BW_total  =      11.0714 GB/Sec
gpu_total_sim_rate=50458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002892
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91733, 88222, 88312, 91484, 91744, 88253, 88313, 91473, 24179, 23212, 23288, 16878, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 19550
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 468
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:559853	W0_Idle:3522214	W0_Scoreboard:162637707	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2349 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 7568714 
mrq_lat_table:413322 	65749 	41283 	99861 	115331 	80094 	41638 	17530 	718 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	554356 	303712 	688 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	751148 	31393 	146 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	500156 	94852 	1316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2543 	111 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.907432  6.562577  6.898684  6.762581  6.778386  6.842541  7.169811  7.024653  7.187017  7.009050  6.519718  6.283582  7.579882  7.345767  6.717528  6.650000 
dram[1]:  7.065333  7.027852  6.708877  6.749014  6.418987  6.239852  7.380875  7.136364  7.342812  7.505654  6.573654  6.417704  7.312411  7.059228  6.877261  6.665413 
dram[2]:  7.147953  6.806289  7.115118  7.101108  6.605469  6.577172  7.085536  6.870286  7.108562  6.805271  6.707670  6.358025  7.430435  7.278409  6.363747  6.150588 
dram[3]:  7.003881  7.170861  6.751316  6.661039  6.462420  6.270705  7.215531  7.010786  6.864307  6.893333  6.374656  6.303815  7.435414  6.983651  6.698718  6.446914 
dram[4]:  7.129117  6.948652  6.974185  6.776751  6.609562  6.227785  6.992515  6.940565  6.977478  6.882963  6.992436  6.740525  7.346705  7.407515  6.440886  6.163915 
dram[5]:  6.881971  6.624220  6.724582  6.778210  6.617021  6.277428  7.522581  7.471154  6.607955  6.700288  6.645115  6.483871  7.376081  7.102635  6.678161  6.437192 
dram[6]:  7.141510  6.848837  6.998662  7.119891  6.409032  6.237437  7.074243  7.069697  6.833824  6.851032  6.860534  6.753284  6.828338  6.986053  6.652553  6.266432 
dram[7]:  6.851421  6.681360  6.647583  6.591425  6.869986  6.406452  7.529032  7.280811  6.214383  5.992146  6.747863  6.606695  7.368188  7.049296  6.806369  6.558968 
dram[8]:  7.122312  6.852523  7.097693  7.324930  6.122982  6.120497  7.532258  7.290625  7.129485  6.922727  6.622905  6.918248  7.118065  6.962448  6.657107  6.491484 
dram[9]:  6.828499  6.555690  6.894459  6.661990  6.774415  6.562667  7.406349  7.358044  6.358333  6.247268  6.803161  6.600278  7.563444  7.350955  6.676021  6.616456 
dram[10]:  7.125165  7.145310  6.962717  7.053981  6.277707  6.211854  7.440191  7.543689  7.046225  6.763314  6.738817  6.501393  7.073205  6.876510  6.749354  6.426814 
average row locality = 875527/128369 = 6.820393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3531      3529      3499      3497      3357      3356      3097      3096      3130      3127      3127      3129      3444      3440      3548      3541 
dram[1]:      3532      3532      3452      3449      3416      3418      3091      3090      3128      3126      3139      3138      3446      3445      3544      3540 
dram[2]:      3587      3587      3443      3440      3418      3416      3093      3092      3129      3128      3133      3133      3447      3444      3500      3497 
dram[3]:      3590      3590      3444      3442      3418      3418      3090      3087      3134      3133      3135      3134      3443      3446      3494      3491 
dram[4]:      3587      3589      3446      3443      3369      3368      3151      3151      3127      3126      3129      3131      3448      3446      3499      3496 
dram[5]:      3539      3539      3491      3492      3368      3370      3144      3142      3132      3130      3132      3130      3439      3441      3498      3496 
dram[6]:      3532      3534      3494      3492      3359      3357      3149      3146      3127      3125      3131      3133      3389      3386      3554      3551 
dram[7]:      3536      3538      3491      3493      3359      3357      3148      3147      3098      3096      3187      3187      3380      3382      3555      3551 
dram[8]:      3532      3530      3497      3496      3340      3338      3150      3146      3088      3087      3192      3189      3381      3383      3551      3548 
dram[9]:      3591      3591      3492      3489      3336      3333      3146      3145      3096      3091      3185      3189      3384      3383      3503      3496 
dram[10]:      3584      3585      3495      3493      3339      3337      3145      3142      3091      3090      3158      3156      3441      3443      3493      3494 
total reads: 588247
bank skew: 3591/3087 = 1.16
chip skew: 53506/53448 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:       3087      1625      2993      1524      3076      1506      3339      1622      3249      1596      3220      1624      3092      1657      3118      1645
dram[1]:       3095      1629      3018      1559      3075      1479      3343      1626      3228      1596      3213      1620      3100      1657      3083      1645
dram[2]:       3092      1595      3030      1563      3054      1480      3350      1625      3228      1596      3179      1623      3115      1653      3096      1655
dram[3]:       3069      1591      3027      1562      3050      1479      3343      1628      3232      1595      3175      1634      3128      1656      3116      1658
dram[4]:       3077      1589      3028      1560      3053      1522      3324      1589      3273      1597      3178      1637      3087      1658      3117      1655
dram[5]:       3065      1600      3010      1516      3100      1523      3330      1591      3247      1596      3171      1636      3109      1662      3115      1660
dram[6]:       3086      1600      2990      1516      3115      1524      3331      1590      3224      1596      3180      1638      3137      1696      3116      1643
dram[7]:       3082      1604      2994      1515      3072      1526      3357      1590      3237      1635      3176      1604      3148      1702      3098      1643
dram[8]:       3070      1613      3015      1515      3082      1509      3362      1590      3269      1639      3164      1603      3149      1704      3097      1643
dram[9]:       3056      1586      3058      1514      3080      1512      3311      1590      3253      1618      3177      1603      3134      1698      3093      1674
dram[10]:       3066      1590      3023      1520      3078      1511      3325      1591      3250      1620      3167      1624      3127      1664      3143      1679
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5875121 n_act=11573 n_pre=11557 n_req=79554 n_rd=213792 n_write=104424 bw_util=0.1024
n_activity=1134283 dram_eff=0.5611
bk0: 14124a 6087242i bk1: 14116a 6090879i bk2: 13996a 6089325i bk3: 13988a 6092608i bk4: 13428a 6097857i bk5: 13424a 6099533i bk6: 12388a 6107164i bk7: 12384a 6108036i bk8: 12520a 6105228i bk9: 12508a 6105588i bk10: 12508a 6103605i bk11: 12516a 6107765i bk12: 13776a 6093733i bk13: 13760a 6093367i bk14: 14192a 6082273i bk15: 14164a 6085768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.396287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbc15d22750 :  mf: uid=12211680, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7568714), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874979 n_act=11569 n_pre=11553 n_req=79592 n_rd=213942 n_write=104424 bw_util=0.1024
n_activity=1134542 dram_eff=0.5612
bk0: 14128a 6087076i bk1: 14128a 6091617i bk2: 13808a 6090148i bk3: 13794a 6092934i bk4: 13664a 6095604i bk5: 13672a 6096578i bk6: 12364a 6106130i bk7: 12360a 6108717i bk8: 12512a 6104560i bk9: 12504a 6107763i bk10: 12556a 6105202i bk11: 12552a 6108507i bk12: 13784a 6092481i bk13: 13780a 6094382i bk14: 14176a 6085822i bk15: 14160a 6085986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.395264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874713 n_act=11663 n_pre=11647 n_req=79611 n_rd=213948 n_write=104496 bw_util=0.1025
n_activity=1134254 dram_eff=0.5615
bk0: 14348a 6083267i bk1: 14348a 6088508i bk2: 13772a 6090995i bk3: 13760a 6094963i bk4: 13672a 6095848i bk5: 13664a 6096488i bk6: 12372a 6104976i bk7: 12368a 6108161i bk8: 12516a 6104361i bk9: 12512a 6105248i bk10: 12532a 6103263i bk11: 12532a 6108314i bk12: 13788a 6091820i bk13: 13776a 6095969i bk14: 14000a 6086001i bk15: 13988a 6086027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.39212
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874587 n_act=11758 n_pre=11742 n_req=79595 n_rd=213956 n_write=104424 bw_util=0.1024
n_activity=1132707 dram_eff=0.5622
bk0: 14360a 6082190i bk1: 14360a 6089510i bk2: 13776a 6090566i bk3: 13768a 6092723i bk4: 13672a 6093654i bk5: 13672a 6096998i bk6: 12360a 6104319i bk7: 12348a 6106837i bk8: 12536a 6101806i bk9: 12532a 6104777i bk10: 12540a 6105394i bk11: 12536a 6108964i bk12: 13772a 6091663i bk13: 13784a 6091783i bk14: 13976a 6086854i bk15: 13964a 6088996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.39625
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874631 n_act=11662 n_pre=11646 n_req=79632 n_rd=214024 n_write=104504 bw_util=0.1025
n_activity=1131986 dram_eff=0.5628
bk0: 14348a 6084311i bk1: 14356a 6089730i bk2: 13784a 6091867i bk3: 13772a 6093676i bk4: 13476a 6096946i bk5: 13472a 6099401i bk6: 12604a 6100995i bk7: 12604a 6105764i bk8: 12508a 6104145i bk9: 12504a 6103788i bk10: 12516a 6105111i bk11: 12524a 6109813i bk12: 13792a 6091312i bk13: 13784a 6094282i bk14: 13996a 6086171i bk15: 13984a 6087301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.393207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874675 n_act=11726 n_pre=11710 n_req=79589 n_rd=213932 n_write=104424 bw_util=0.1024
n_activity=1134148 dram_eff=0.5614
bk0: 14156a 6085584i bk1: 14156a 6091037i bk2: 13964a 6092158i bk3: 13968a 6089679i bk4: 13472a 6097714i bk5: 13480a 6098547i bk6: 12576a 6103850i bk7: 12568a 6106272i bk8: 12528a 6103821i bk9: 12520a 6103987i bk10: 12528a 6106017i bk11: 12520a 6109308i bk12: 13756a 6093299i bk13: 13764a 6091718i bk14: 13992a 6088449i bk15: 13984a 6088924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.391723
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874801 n_act=11711 n_pre=11695 n_req=79565 n_rd=213836 n_write=104424 bw_util=0.1024
n_activity=1133176 dram_eff=0.5617
bk0: 14128a 6086208i bk1: 14136a 6091065i bk2: 13976a 6090219i bk3: 13968a 6093250i bk4: 13436a 6094832i bk5: 13428a 6100256i bk6: 12596a 6102234i bk7: 12584a 6105636i bk8: 12508a 6104004i bk9: 12500a 6106502i bk10: 12524a 6104919i bk11: 12532a 6109123i bk12: 13556a 6093121i bk13: 13544a 6097358i bk14: 14216a 6085753i bk15: 14204a 6084322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.39125
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbc579bb6b0 :  mf: uid=12211679, sid07:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (7568714), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874259 n_act=11814 n_pre=11798 n_req=79649 n_rd=214020 n_write=104576 bw_util=0.1025
n_activity=1132218 dram_eff=0.5628
bk0: 14144a 6085328i bk1: 14152a 6092500i bk2: 13964a 6090869i bk3: 13972a 6090937i bk4: 13436a 6096718i bk5: 13428a 6097747i bk6: 12592a 6103297i bk7: 12588a 6106208i bk8: 12392a 6103845i bk9: 12384a 6105395i bk10: 12748a 6102480i bk11: 12748a 6105457i bk12: 13520a 6096012i bk13: 13528a 6097254i bk14: 14220a 6085960i bk15: 14204a 6085536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.391131
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5875095 n_act=11586 n_pre=11570 n_req=79554 n_rd=213792 n_write=104424 bw_util=0.1024
n_activity=1133975 dram_eff=0.5612
bk0: 14128a 6087347i bk1: 14120a 6092019i bk2: 13988a 6089258i bk3: 13984a 6093841i bk4: 13360a 6098370i bk5: 13352a 6100251i bk6: 12600a 6101920i bk7: 12584a 6106083i bk8: 12352a 6106032i bk9: 12348a 6108133i bk10: 12768a 6101936i bk11: 12756a 6106204i bk12: 13524a 6093038i bk13: 13532a 6097232i bk14: 14204a 6084066i bk15: 14192a 6085830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.393479
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874889 n_act=11685 n_pre=11669 n_req=79556 n_rd=213800 n_write=104424 bw_util=0.1024
n_activity=1133649 dram_eff=0.5614
bk0: 14364a 6083651i bk1: 14364a 6088701i bk2: 13968a 6088191i bk3: 13956a 6092275i bk4: 13344a 6099341i bk5: 13332a 6100811i bk6: 12584a 6102300i bk7: 12580a 6106279i bk8: 12384a 6104596i bk9: 12364a 6107213i bk10: 12740a 6103413i bk11: 12756a 6105819i bk12: 13536a 6095589i bk13: 13532a 6097775i bk14: 14012a 6087423i bk15: 13984a 6089525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.390151
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6216467 n_nop=5874717 n_act=11623 n_pre=11607 n_req=79630 n_rd=213944 n_write=104576 bw_util=0.1025
n_activity=1133499 dram_eff=0.562
bk0: 14336a 6085026i bk1: 14340a 6088598i bk2: 13980a 6088892i bk3: 13972a 6091053i bk4: 13356a 6097439i bk5: 13348a 6100334i bk6: 12580a 6103768i bk7: 12568a 6106938i bk8: 12364a 6107884i bk9: 12360a 6107448i bk10: 12632a 6104670i bk11: 12624a 6106665i bk12: 13764a 6090472i bk13: 13772a 6093815i bk14: 13972a 6088860i bk15: 13976a 6089749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.394257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 26733, Miss_rate = 0.665, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 26715, Miss_rate = 0.665, Pending_hits = 1168, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 26748, Miss_rate = 0.666, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 26738, Miss_rate = 0.666, Pending_hits = 1179, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 26750, Miss_rate = 0.666, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 26737, Miss_rate = 0.665, Pending_hits = 1177, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 26748, Miss_rate = 0.666, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 26741, Miss_rate = 0.666, Pending_hits = 1160, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 26756, Miss_rate = 0.666, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 26750, Miss_rate = 0.665, Pending_hits = 1211, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 26743, Miss_rate = 0.665, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 26740, Miss_rate = 0.666, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 26735, Miss_rate = 0.666, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 26724, Miss_rate = 0.665, Pending_hits = 1197, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 26754, Miss_rate = 0.665, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 26751, Miss_rate = 0.665, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 26731, Miss_rate = 0.665, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 26717, Miss_rate = 0.665, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 26733, Miss_rate = 0.666, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 26717, Miss_rate = 0.665, Pending_hits = 1161, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 26746, Miss_rate = 0.665, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 26740, Miss_rate = 0.665, Pending_hits = 1180, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 588247
L2_total_cache_miss_rate = 0.6654
L2_total_cache_pending_hits = 16467
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 305200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 283029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58729
	minimum = 6
	maximum = 50
Network latency average = 8.45987
	minimum = 6
	maximum = 47
Slowest packet = 1754123
Flit latency average = 6.93527
	minimum = 6
	maximum = 46
Slowest flit = 4846871
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239965
	minimum = 0.0189891 (at node 0)
	maximum = 0.0284837 (at node 7)
Accepted packet rate average = 0.0239965
	minimum = 0.0189891 (at node 0)
	maximum = 0.0284837 (at node 7)
Injected flit rate average = 0.0661379
	minimum = 0.0437576 (at node 0)
	maximum = 0.08767 (at node 42)
Accepted flit rate average= 0.0661379
	minimum = 0.0608891 (at node 0)
	maximum = 0.0913336 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.60051 (19 samples)
	minimum = 6 (19 samples)
	maximum = 48.4211 (19 samples)
Network latency average = 8.43771 (19 samples)
	minimum = 6 (19 samples)
	maximum = 45.5789 (19 samples)
Flit latency average = 6.91721 (19 samples)
	minimum = 6 (19 samples)
	maximum = 42.1579 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0215073 (19 samples)
	minimum = 0.0170193 (19 samples)
	maximum = 0.0255289 (19 samples)
Accepted packet rate average = 0.0215073 (19 samples)
	minimum = 0.0170193 (19 samples)
	maximum = 0.0255289 (19 samples)
Injected flit rate average = 0.0592773 (19 samples)
	minimum = 0.0392183 (19 samples)
	maximum = 0.0785771 (19 samples)
Accepted flit rate average = 0.0592773 (19 samples)
	minimum = 0.0545732 (19 samples)
	maximum = 0.0818594 (19 samples)
Injected packet size average = 2.75615 (19 samples)
Accepted packet size average = 2.75615 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 1 min, 3 sec (10863 sec)
gpgpu_simulation_rate = 50458 (inst/sec)
gpgpu_simulation_rate = 696 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39034
gpu_sim_insn = 28848876
gpu_ipc =     739.0704
gpu_tot_sim_cycle = 7829899
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =      73.6890
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 9802
partiton_reqs_in_parallel = 858748
partiton_reqs_in_parallel_total    = 73653025
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.5163
partiton_reqs_in_parallel_util = 858748
partiton_reqs_in_parallel_util_total    = 73653025
gpu_sim_cycle_parition_util = 39034
gpu_tot_sim_cycle_parition_util    = 3347865
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.9230 GB/Sec
L2_BW_total  =      11.2651 GB/Sec
gpu_total_sim_rate=51994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11582120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96560, 92860, 92959, 96305, 96571, 92890, 92960, 96290, 24179, 23212, 23288, 16878, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 19579
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 497
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:589881	W0_Idle:3537705	W0_Scoreboard:163779133	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2243 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 7829898 
mrq_lat_table:432230 	68230 	43324 	105332 	122405 	85730 	45009 	19146 	744 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	582633 	321925 	702 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	795474 	33551 	162 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	526651 	99675 	1382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2619 	113 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.813187  6.448555  6.879353  6.734470  6.633714  6.657761  7.070796  6.936324  7.050360  6.906911  6.464900  6.228316  7.524476  7.206434  6.680572  6.617021 
dram[1]:  7.064557  7.011307  6.594891  6.615385  6.271663  6.067950  7.287671  7.039706  7.256296  7.406959  6.498008  6.320414  7.081579  6.820025  6.830488  6.584706 
dram[2]:  7.027127  6.681126  7.130435  7.117105  6.455422  6.445247  6.952105  6.735584  6.998571  6.700410  6.658038  6.265385  7.363885  7.163782  6.269932  6.086283 
dram[3]:  6.996319  7.172327  6.666256  6.550848  6.310954  6.095563  7.198496  6.883453  6.773481  6.819193  6.310479  6.212739  7.210456  6.804046  6.641304  6.346420 
dram[4]:  7.044499  6.893591  6.942307  6.722981  6.496910  6.146199  6.858939  6.773793  6.916667  6.771784  6.979943  6.704264  7.226846  7.224161  6.311927  6.085177 
dram[5]:  6.839657  6.581861  6.650181  6.683636  6.471675  6.134189  7.452888  7.338323  6.518617  6.657609  6.578948  6.395013  7.234186  6.947029  6.590419  6.366898 
dram[6]:  7.064557  6.742754  6.955864  7.069231  6.296519  6.139344  6.933616  6.851955  6.820334  6.817549  6.835905  6.697802  6.703185  6.742308  6.484429  6.147702 
dram[7]:  6.777913  6.588443  6.563095  6.495877  6.732991  6.279042  7.504587  7.248154  6.116603  5.911765  6.666222  6.518277  7.235537  6.923584  6.734132  6.488452 
dram[8]:  7.011307  6.762424  6.994930  7.222513  6.003460  5.973594  7.394578  7.151604  7.071953  6.839489  6.516297  6.842466  6.949736  6.773196  6.518561  6.338601 
dram[9]:  6.765124  6.495444  6.807407  6.607913  6.642401  6.433168  7.300595  7.234513  6.233850  6.163683  6.717362  6.512386  7.499287  7.259668  6.636145  6.517773 
dram[10]:  7.111111  7.077019  6.819530  6.919699  6.158580  6.098476  7.331839  7.404834  7.016012  6.730447  6.687500  6.465178  6.920206  6.640741  6.624096  6.270239 
average row locality = 922151/137183 = 6.722050
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3720      3718      3691      3689      3544      3543      3254      3253      3300      3297      3301      3303      3620      3616      3735      3728 
dram[1]:      3721      3721      3641      3638      3606      3608      3248      3247      3298      3296      3313      3312      3622      3621      3731      3727 
dram[2]:      3779      3779      3632      3629      3608      3606      3250      3249      3299      3298      3307      3307      3623      3620      3685      3682 
dram[3]:      3782      3782      3633      3631      3608      3608      3247      3244      3304      3303      3308      3307      3619      3622      3679      3676 
dram[4]:      3779      3781      3635      3632      3556      3555      3311      3311      3297      3296      3302      3304      3624      3622      3684      3681 
dram[5]:      3728      3728      3683      3684      3555      3557      3304      3302      3302      3300      3305      3303      3615      3617      3683      3681 
dram[6]:      3721      3723      3686      3684      3545      3543      3309      3306      3297      3295      3304      3306      3562      3559      3742      3739 
dram[7]:      3725      3727      3683      3685      3545      3543      3308      3307      3266      3264      3363      3363      3553      3555      3743      3739 
dram[8]:      3721      3719      3689      3688      3525      3523      3310      3306      3256      3255      3368      3365      3554      3556      3739      3736 
dram[9]:      3783      3783      3684      3681      3521      3518      3306      3305      3265      3260      3361      3365      3557      3556      3688      3681 
dram[10]:      3776      3777      3687      3685      3524      3522      3305      3302      3260      3259      3332      3330      3617      3619      3678      3679 
total reads: 619751
bank skew: 3783/3244 = 1.17
chip skew: 56370/56310 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:       2942      1554      2849      1456      2924      1437      3187      1553      3095      1526      3065      1551      2957      1589      2974      1574
dram[1]:       2950      1558      2873      1489      2923      1412      3191      1557      3075      1526      3059      1548      2964      1589      2942      1574
dram[2]:       2947      1526      2884      1493      2903      1412      3197      1556      3075      1526      3027      1550      2979      1586      2954      1584
dram[3]:       2925      1522      2881      1492      2899      1412      3191      1559      3079      1525      3024      1562      2991      1589      2973      1587
dram[4]:       2933      1520      2882      1490      2902      1452      3173      1522      3118      1527      3027      1564      2951      1591      2974      1584
dram[5]:       2922      1531      2865      1448      2947      1453      3178      1524      3093      1526      3020      1563      2972      1594      2971      1588
dram[6]:       2942      1531      2846      1448      2961      1455      3179      1523      3071      1526      3029      1566      2999      1627      2972      1572
dram[7]:       2938      1534      2849      1447      2920      1456      3203      1523      3083      1563      3025      1533      3009      1632      2955      1572
dram[8]:       2927      1543      2870      1447      2930      1441      3209      1523      3113      1567      3013      1532      3011      1634      2954      1573
dram[9]:       2913      1518      2910      1446      2928      1443      3160      1523      3098      1546      3025      1532      2996      1628      2951      1602
dram[10]:       2922      1521      2877      1452      2927      1442      3174      1524      3095      1548      3016      1552      2990      1596      2998      1607
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5929108 n_act=12343 n_pre=12327 n_req=83792 n_rd=225248 n_write=109920 bw_util=0.1066
n_activity=1192993 dram_eff=0.5619
bk0: 14880a 6152393i bk1: 14872a 6156326i bk2: 14764a 6154389i bk3: 14756a 6158002i bk4: 14176a 6163282i bk5: 14172a 6165107i bk6: 13016a 6173534i bk7: 13012a 6174300i bk8: 13200a 6171072i bk9: 13188a 6171590i bk10: 13204a 6169498i bk11: 13212a 6174202i bk12: 14480a 6159253i bk13: 14464a 6159076i bk14: 14940a 6147540i bk15: 14912a 6150975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.421092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928876 n_act=12383 n_pre=12367 n_req=83830 n_rd=225400 n_write=109920 bw_util=0.1066
n_activity=1192822 dram_eff=0.5622
bk0: 14884a 6152174i bk1: 14884a 6156994i bk2: 14564a 6155268i bk3: 14552a 6158137i bk4: 14424a 6160409i bk5: 14432a 6161864i bk6: 12992a 6172501i bk7: 12988a 6175247i bk8: 13192a 6170807i bk9: 13184a 6173972i bk10: 13252a 6171277i bk11: 13248a 6174798i bk12: 14488a 6158046i bk13: 14484a 6159916i bk14: 14924a 6150807i bk15: 14908a 6151141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.419108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928644 n_act=12453 n_pre=12437 n_req=83853 n_rd=225412 n_write=110000 bw_util=0.1067
n_activity=1193274 dram_eff=0.5622
bk0: 15116a 6148014i bk1: 15116a 6153818i bk2: 14528a 6156261i bk3: 14516a 6160967i bk4: 14432a 6161210i bk5: 14424a 6162214i bk6: 13000a 6171205i bk7: 12996a 6174258i bk8: 13196a 6170252i bk9: 13192a 6171640i bk10: 13228a 6169339i bk11: 13228a 6174719i bk12: 14492a 6156991i bk13: 14480a 6161766i bk14: 14740a 6150800i bk15: 14728a 6150851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.417814
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928494 n_act=12568 n_pre=12552 n_req=83833 n_rd=225412 n_write=109920 bw_util=0.1066
n_activity=1191275 dram_eff=0.563
bk0: 15128a 6147043i bk1: 15128a 6154848i bk2: 14532a 6155785i bk3: 14524a 6158105i bk4: 14432a 6158425i bk5: 14432a 6161957i bk6: 12988a 6170238i bk7: 12976a 6173301i bk8: 13216a 6167806i bk9: 13212a 6170879i bk10: 13232a 6171546i bk11: 13228a 6174855i bk12: 14476a 6157067i bk13: 14488a 6157038i bk14: 14716a 6151652i bk15: 14704a 6154131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.42248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc16429be0 :  mf: uid=12854324, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7829894), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928586 n_act=12448 n_pre=12432 n_req=83870 n_rd=225480 n_write=110000 bw_util=0.1067
n_activity=1190443 dram_eff=0.5636
bk0: 15116a 6149120i bk1: 15124a 6155209i bk2: 14540a 6157266i bk3: 14528a 6159062i bk4: 14224a 6162153i bk5: 14220a 6164832i bk6: 13244a 6166866i bk7: 13244a 6171989i bk8: 13188a 6169900i bk9: 13184a 6169865i bk10: 13208a 6171315i bk11: 13216a 6176700i bk12: 14496a 6156920i bk13: 14488a 6160141i bk14: 14736a 6151008i bk15: 14724a 6152402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.417753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928610 n_act=12522 n_pre=12506 n_req=83827 n_rd=225388 n_write=109920 bw_util=0.1066
n_activity=1193066 dram_eff=0.5621
bk0: 14912a 6150444i bk1: 14912a 6155773i bk2: 14732a 6156905i bk3: 14736a 6154898i bk4: 14220a 6162766i bk5: 14228a 6164075i bk6: 13216a 6170075i bk7: 13208a 6172895i bk8: 13208a 6169951i bk9: 13200a 6170301i bk10: 13220a 6172654i bk11: 13212a 6175686i bk12: 14460a 6159071i bk13: 14468a 6157402i bk14: 14732a 6153851i bk15: 14724a 6153977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.415411
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928708 n_act=12525 n_pre=12509 n_req=83801 n_rd=225284 n_write=109920 bw_util=0.1066
n_activity=1190836 dram_eff=0.563
bk0: 14884a 6151260i bk1: 14892a 6156715i bk2: 14744a 6155038i bk3: 14736a 6157799i bk4: 14180a 6159860i bk5: 14172a 6165823i bk6: 13236a 6168230i bk7: 13224a 6171763i bk8: 13188a 6170073i bk9: 13180a 6172694i bk10: 13216a 6171058i bk11: 13224a 6175536i bk12: 14248a 6159154i bk13: 14236a 6163108i bk14: 14968a 6150252i bk15: 14956a 6149274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.416097
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928182 n_act=12612 n_pre=12596 n_req=83889 n_rd=225476 n_write=110080 bw_util=0.1067
n_activity=1190363 dram_eff=0.5638
bk0: 14900a 6150115i bk1: 14908a 6157779i bk2: 14732a 6155474i bk3: 14740a 6156239i bk4: 14180a 6162213i bk5: 14172a 6162993i bk6: 13232a 6169332i bk7: 13228a 6172544i bk8: 13064a 6169851i bk9: 13056a 6171639i bk10: 13452a 6168568i bk11: 13452a 6171578i bk12: 14212a 6161680i bk13: 14220a 6163341i bk14: 14972a 6150947i bk15: 14956a 6150493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.414929
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928954 n_act=12424 n_pre=12408 n_req=83790 n_rd=225240 n_write=109920 bw_util=0.1066
n_activity=1192709 dram_eff=0.562
bk0: 14884a 6152208i bk1: 14876a 6157216i bk2: 14756a 6153985i bk3: 14752a 6158654i bk4: 14100a 6163136i bk5: 14092a 6165494i bk6: 13240a 6167729i bk7: 13224a 6172217i bk8: 13024a 6172170i bk9: 13020a 6174520i bk10: 13472a 6167768i bk11: 13460a 6172404i bk12: 14216a 6158998i bk13: 14224a 6163403i bk14: 14956a 6148952i bk15: 14944a 6151123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.416762
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928844 n_act=12471 n_pre=12455 n_req=83794 n_rd=225256 n_write=109920 bw_util=0.1066
n_activity=1191905 dram_eff=0.5624
bk0: 15132a 6148721i bk1: 15132a 6153592i bk2: 14736a 6152798i bk3: 14724a 6157241i bk4: 14084a 6164492i bk5: 14072a 6166220i bk6: 13224a 6168210i bk7: 13220a 6172379i bk8: 13060a 6170547i bk9: 13040a 6173371i bk10: 13444a 6169683i bk11: 13460a 6172224i bk12: 14228a 6161479i bk13: 14224a 6164005i bk14: 14752a 6152728i bk15: 14724a 6154916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.414228
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc1647e190 :  mf: uid=12854323, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7829898), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6288946 n_nop=5928606 n_act=12435 n_pre=12419 n_req=83872 n_rd=225406 n_write=110080 bw_util=0.1067
n_activity=1192087 dram_eff=0.5629
bk0: 15104a 6150152i bk1: 15108a 6153732i bk2: 14748a 6153818i bk3: 14740a 6156162i bk4: 14096a 6162554i bk5: 14086a 6165594i bk6: 13220a 6169918i bk7: 13208a 6173238i bk8: 13040a 6174154i bk9: 13036a 6173600i bk10: 13328a 6170671i bk11: 13320a 6173293i bk12: 14468a 6156070i bk13: 14476a 6159400i bk14: 14712a 6153981i bk15: 14716a 6154969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.417162

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28165, Miss_rate = 0.666, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28147, Miss_rate = 0.666, Pending_hits = 1177, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28180, Miss_rate = 0.666, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28170, Miss_rate = 0.666, Pending_hits = 1185, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28183, Miss_rate = 0.666, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28170, Miss_rate = 0.666, Pending_hits = 1184, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28180, Miss_rate = 0.667, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28173, Miss_rate = 0.667, Pending_hits = 1165, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28188, Miss_rate = 0.666, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[9]: Access = 42328, Miss = 28182, Miss_rate = 0.666, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28175, Miss_rate = 0.666, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28172, Miss_rate = 0.666, Pending_hits = 1211, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28166, Miss_rate = 0.666, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28155, Miss_rate = 0.666, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28186, Miss_rate = 0.666, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28183, Miss_rate = 0.666, Pending_hits = 1184, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28162, Miss_rate = 0.666, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28148, Miss_rate = 0.666, Pending_hits = 1184, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28165, Miss_rate = 0.666, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28149, Miss_rate = 0.665, Pending_hits = 1171, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28179, Miss_rate = 0.665, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28173, Miss_rate = 0.665, Pending_hits = 1187, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 619751
L2_total_cache_miss_rate = 0.6660
L2_total_cache_pending_hits = 16604
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 289660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 321584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 298149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53906
	minimum = 6
	maximum = 50
Network latency average = 8.41096
	minimum = 6
	maximum = 48
Slowest packet = 1768891
Flit latency average = 6.87926
	minimum = 6
	maximum = 44
Slowest flit = 4875111
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023828
	minimum = 0.0188558 (at node 0)
	maximum = 0.0282838 (at node 15)
Accepted packet rate average = 0.023828
	minimum = 0.0188558 (at node 0)
	maximum = 0.0282838 (at node 15)
Injected flit rate average = 0.0656737
	minimum = 0.0434504 (at node 0)
	maximum = 0.0870545 (at node 42)
Accepted flit rate average= 0.0656737
	minimum = 0.0604617 (at node 0)
	maximum = 0.0906925 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59744 (20 samples)
	minimum = 6 (20 samples)
	maximum = 48.5 (20 samples)
Network latency average = 8.43637 (20 samples)
	minimum = 6 (20 samples)
	maximum = 45.7 (20 samples)
Flit latency average = 6.91532 (20 samples)
	minimum = 6 (20 samples)
	maximum = 42.25 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0216233 (20 samples)
	minimum = 0.0171112 (20 samples)
	maximum = 0.0256667 (20 samples)
Accepted packet rate average = 0.0216233 (20 samples)
	minimum = 0.0171112 (20 samples)
	maximum = 0.0256667 (20 samples)
Injected flit rate average = 0.0595971 (20 samples)
	minimum = 0.0394299 (20 samples)
	maximum = 0.0790009 (20 samples)
Accepted flit rate average = 0.0595971 (20 samples)
	minimum = 0.0548676 (20 samples)
	maximum = 0.082301 (20 samples)
Injected packet size average = 2.75615 (20 samples)
Accepted packet size average = 2.75615 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 4 min, 57 sec (11097 sec)
gpgpu_simulation_rate = 51994 (inst/sec)
gpgpu_simulation_rate = 705 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38851
gpu_sim_insn = 28848876
gpu_ipc =     742.5517
gpu_tot_sim_cycle = 8090900
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =      74.8775
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 10294
partiton_reqs_in_parallel = 854722
partiton_reqs_in_parallel_total    = 74511773
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3150
partiton_reqs_in_parallel_util = 854722
partiton_reqs_in_parallel_util_total    = 74511773
gpu_sim_cycle_parition_util = 38851
gpu_tot_sim_cycle_parition_util    = 3386899
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.4549 GB/Sec
L2_BW_total  =      11.4465 GB/Sec
gpu_total_sim_rate=53470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12161348
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101387, 97495, 97606, 101116, 101402, 97529, 97610, 101118, 29015, 27848, 27954, 18077, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 19617
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:620283	W0_Idle:3552576	W0_Scoreboard:164903415	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2146 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 8090899 
mrq_lat_table:454465 	72232 	45929 	109772 	127664 	89870 	47840 	20175 	827 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	616023 	335015 	726 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	839924 	35598 	167 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552964 	104670 	1458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2694 	115 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.054152  6.681870  7.094132  6.947305  6.855000  6.879548  7.320755  7.183761  7.288952  7.143055  6.679270  6.438442  7.796423  7.472295  6.908558  6.844186 
dram[1]:  7.310474  7.256188  6.802631  6.823529  6.487861  6.279642  7.541916  7.268398  7.476744  7.629080  6.713726  6.533079  7.344560  7.059776  7.027446  6.779954 
dram[2]:  7.274605  6.921387  7.345407  7.332041  6.675386  6.665083  7.200000  6.979224  7.236287  6.932614  6.876676  6.477273  7.632571  7.428571  6.487668  6.300653 
dram[3]:  7.243047  7.422553  6.875303  6.758333  6.527907  6.307865  7.429204  7.110169  6.987788  7.034153  6.523567  6.424090  7.456579  7.043478  6.849526  6.536199 
dram[4]:  7.292326  7.138260  7.154912  6.932845  6.717073  6.359122  7.107290  7.020380  7.133148  6.986413  7.204226  6.924222  7.472991  7.470356  6.530474  6.299564 
dram[5]:  7.080820  6.817654  6.860023  6.893921  6.691373  6.346774  7.713005  7.596466  6.729412  6.870494  6.796813  6.609819  7.480845  7.189086  6.797885  6.556689 
dram[6]:  7.310474  6.982143  7.187578  7.303030  6.513033  6.352601  7.183589  7.100413  7.035568  7.032832  7.057931  6.917568  6.956085  6.978590  6.708286  6.365302 
dram[7]:  7.017942  6.824419  6.771663  6.703361  6.958228  6.495272  7.765414  7.504361  6.319202  6.110977  6.888305  6.737789  7.479730  7.163001  6.929660  6.682127 
dram[8]:  7.256188  7.002389  7.227216  7.458763  6.212984  6.182539  7.653333  7.406026  7.267241  7.033380  6.735559  7.067386  7.208333  7.010127  6.743151  6.545455 
dram[9]:  7.007018  6.731461  7.019417  6.817217  6.865239  6.652015  7.557833  7.490566  6.437103  6.350063  6.940397  6.731707  7.746853  7.504065  6.843972  6.740093 
dram[10]:  7.360394  7.325582  7.031592  7.133169  6.371495  6.310185  7.589706  7.664190  7.209402  6.922025  6.907754  6.681759  7.179975  6.877427  6.832151  6.473684 
average row locality = 968775/139425 = 6.948359
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3909      3907      3875      3873      3717      3716      3427      3426      3466      3463      3463      3465      3812      3808      3927      3920 
dram[1]:      3910      3910      3822      3819      3782      3784      3421      3420      3464      3462      3476      3475      3814      3813      3923      3919 
dram[2]:      3971      3971      3813      3810      3784      3782      3423      3422      3465      3464      3470      3470      3815      3812      3874      3871 
dram[3]:      3974      3974      3814      3812      3784      3784      3420      3417      3470      3469      3471      3470      3811      3814      3868      3865 
dram[4]:      3971      3973      3816      3813      3730      3729      3487      3487      3463      3462      3465      3467      3816      3814      3873      3870 
dram[5]:      3917      3917      3866      3867      3729      3731      3480      3478      3468      3466      3468      3466      3807      3809      3872      3870 
dram[6]:      3910      3912      3869      3867      3719      3717      3485      3482      3463      3461      3467      3469      3751      3748      3934      3931 
dram[7]:      3914      3916      3866      3868      3719      3717      3484      3483      3430      3428      3529      3529      3742      3744      3935      3931 
dram[8]:      3910      3908      3872      3871      3698      3696      3486      3482      3420      3419      3534      3531      3743      3745      3931      3928 
dram[9]:      3975      3975      3867      3864      3694      3691      3482      3481      3428      3423      3527      3531      3746      3745      3877      3870 
dram[10]:      3968      3969      3870      3868      3697      3695      3481      3478      3423      3422      3496      3494      3809      3811      3867      3868 
total reads: 651255
bank skew: 3975/3417 = 1.16
chip skew: 59236/59174 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:       2812      1490      2726      1399      2801      1382      3040      1487      2958      1463      2931      1488      2817      1519      2840      1508
dram[1]:       2819      1493      2749      1430      2800      1358      3043      1491      2938      1463      2925      1485      2824      1519      2808      1508
dram[2]:       2816      1463      2760      1433      2780      1358      3050      1490      2939      1463      2894      1487      2838      1516      2820      1517
dram[3]:       2795      1460      2757      1433      2777      1357      3043      1493      2943      1462      2890      1498      2850      1519      2838      1520
dram[4]:       2803      1458      2758      1431      2780      1396      3026      1457      2979      1464      2893      1500      2812      1521      2839      1517
dram[5]:       2792      1468      2742      1391      2822      1397      3031      1459      2955      1463      2887      1499      2832      1524      2837      1521
dram[6]:       2811      1468      2723      1391      2836      1398      3033      1459      2934      1464      2895      1502      2858      1555      2838      1506
dram[7]:       2808      1471      2727      1390      2797      1399      3056      1458      2947      1498      2891      1470      2867      1560      2821      1506
dram[8]:       2796      1479      2747      1390      2806      1385      3061      1459      2975      1502      2881      1469      2869      1562      2821      1506
dram[9]:       2784      1455      2785      1389      2804      1387      3014      1458      2962      1483      2892      1470      2855      1556      2818      1534
dram[10]:       2793      1458      2753      1395      2803      1387      3027      1459      2958      1485      2883      1489      2849      1526      2862      1539
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983915 n_act=12537 n_pre=12521 n_req=88028 n_rd=236696 n_write=115416 bw_util=0.1107
n_activity=1248622 dram_eff=0.564
bk0: 15636a 6218136i bk1: 15628a 6222044i bk2: 15500a 6219904i bk3: 15492a 6224090i bk4: 14868a 6229912i bk5: 14864a 6231889i bk6: 13708a 6239510i bk7: 13704a 6241185i bk8: 13864a 6237585i bk9: 13852a 6238322i bk10: 13852a 6236222i bk11: 13860a 6240666i bk12: 15248a 6224801i bk13: 15232a 6224932i bk14: 15708a 6212750i bk15: 15680a 6216259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.439161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983643 n_act=12593 n_pre=12577 n_req=88068 n_rd=236856 n_write=115416 bw_util=0.1108
n_activity=1248978 dram_eff=0.5641
bk0: 15640a 6217506i bk1: 15640a 6222629i bk2: 15288a 6221174i bk3: 15276a 6224485i bk4: 15128a 6226599i bk5: 15136a 6228102i bk6: 13684a 6239039i bk7: 13680a 6241741i bk8: 13856a 6237246i bk9: 13848a 6240738i bk10: 13904a 6237587i bk11: 13900a 6241362i bk12: 15256a 6223932i bk13: 15252a 6225529i bk14: 15692a 6215800i bk15: 15676a 6216243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.436753
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983443 n_act=12647 n_pre=12631 n_req=88091 n_rd=236868 n_write=115496 bw_util=0.1108
n_activity=1248611 dram_eff=0.5644
bk0: 15884a 6213441i bk1: 15884a 6219180i bk2: 15252a 6221889i bk3: 15240a 6227270i bk4: 15136a 6227461i bk5: 15128a 6228530i bk6: 13692a 6237431i bk7: 13688a 6240828i bk8: 13860a 6236731i bk9: 13856a 6237993i bk10: 13880a 6235808i bk11: 13880a 6241682i bk12: 15260a 6222593i bk13: 15248a 6227375i bk14: 15496a 6216069i bk15: 15484a 6215933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.434127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983257 n_act=12780 n_pre=12764 n_req=88071 n_rd=236868 n_write=115416 bw_util=0.1108
n_activity=1246833 dram_eff=0.5651
bk0: 15896a 6212186i bk1: 15896a 6220759i bk2: 15256a 6221260i bk3: 15248a 6224162i bk4: 15136a 6224753i bk5: 15136a 6228378i bk6: 13680a 6236601i bk7: 13668a 6240040i bk8: 13880a 6234434i bk9: 13876a 6237298i bk10: 13884a 6238259i bk11: 13880a 6241501i bk12: 15244a 6222279i bk13: 15256a 6222345i bk14: 15472a 6217032i bk15: 15460a 6219537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.4395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983353 n_act=12650 n_pre=12634 n_req=88112 n_rd=236944 n_write=115504 bw_util=0.1108
n_activity=1246219 dram_eff=0.5656
bk0: 15884a 6214244i bk1: 15892a 6220938i bk2: 15264a 6223297i bk3: 15252a 6225324i bk4: 14920a 6228401i bk5: 14916a 6231265i bk6: 13948a 6232823i bk7: 13948a 6238556i bk8: 13852a 6236094i bk9: 13848a 6236305i bk10: 13860a 6237592i bk11: 13868a 6243515i bk12: 15264a 6221978i bk13: 15256a 6225601i bk14: 15492a 6215945i bk15: 15480a 6218047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.434533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983381 n_act=12730 n_pre=12714 n_req=88065 n_rd=236844 n_write=115416 bw_util=0.1108
n_activity=1249332 dram_eff=0.5639
bk0: 15668a 6216329i bk1: 15668a 6221639i bk2: 15464a 6222916i bk3: 15468a 6220737i bk4: 14916a 6229332i bk5: 14924a 6230552i bk6: 13920a 6236411i bk7: 13912a 6239377i bk8: 13872a 6236298i bk9: 13864a 6236811i bk10: 13872a 6239237i bk11: 13864a 6242497i bk12: 15228a 6224634i bk13: 15236a 6222838i bk14: 15488a 6219070i bk15: 15480a 6219587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.432035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983503 n_act=12721 n_pre=12705 n_req=88039 n_rd=236740 n_write=115416 bw_util=0.1107
n_activity=1246501 dram_eff=0.565
bk0: 15640a 6216794i bk1: 15648a 6222246i bk2: 15476a 6220818i bk3: 15468a 6223813i bk4: 14876a 6226132i bk5: 14868a 6232322i bk6: 13940a 6234471i bk7: 13928a 6238155i bk8: 13852a 6236181i bk9: 13844a 6238926i bk10: 13868a 6237376i bk11: 13876a 6242479i bk12: 15004a 6224617i bk13: 14992a 6228526i bk14: 15736a 6215565i bk15: 15724a 6214704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.433315
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5982933 n_act=12822 n_pre=12806 n_req=88131 n_rd=236940 n_write=115584 bw_util=0.1108
n_activity=1246181 dram_eff=0.5658
bk0: 15656a 6215321i bk1: 15664a 6223697i bk2: 15464a 6221569i bk3: 15472a 6222068i bk4: 14876a 6228903i bk5: 14868a 6229518i bk6: 13936a 6235261i bk7: 13932a 6238979i bk8: 13720a 6236458i bk9: 13712a 6238521i bk10: 14116a 6234648i bk11: 14116a 6237958i bk12: 14968a 6226750i bk13: 14976a 6228962i bk14: 15740a 6216110i bk15: 15724a 6215538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.432032
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983737 n_act=12626 n_pre=12610 n_req=88028 n_rd=236696 n_write=115416 bw_util=0.1107
n_activity=1248518 dram_eff=0.564
bk0: 15640a 6217587i bk1: 15632a 6222969i bk2: 15488a 6219557i bk3: 15484a 6224744i bk4: 14792a 6229464i bk5: 14784a 6232204i bk6: 13944a 6233919i bk7: 13928a 6238713i bk8: 13680a 6238692i bk9: 13676a 6240851i bk10: 14136a 6234141i bk11: 14124a 6239153i bk12: 14972a 6224034i bk13: 14980a 6229034i bk14: 15724a 6214011i bk15: 15712a 6216450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.433802
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc3e3a01b0 :  mf: uid=13496968, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8090899), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983629 n_act=12677 n_pre=12661 n_req=88030 n_rd=236702 n_write=115416 bw_util=0.1107
n_activity=1247646 dram_eff=0.5645
bk0: 15900a 6214198i bk1: 15900a 6219280i bk2: 15468a 6218327i bk3: 15454a 6223070i bk4: 14776a 6231069i bk5: 14764a 6232932i bk6: 13928a 6234317i bk7: 13924a 6238739i bk8: 13712a 6237143i bk9: 13692a 6240049i bk10: 14108a 6236273i bk11: 14124a 6238627i bk12: 14984a 6227110i bk13: 14980a 6229846i bk14: 15508a 6218247i bk15: 15480a 6220285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.43147
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6361085 n_nop=5983367 n_act=12643 n_pre=12627 n_req=88112 n_rd=236864 n_write=115584 bw_util=0.1108
n_activity=1248301 dram_eff=0.5647
bk0: 15872a 6215418i bk1: 15876a 6219683i bk2: 15480a 6219708i bk3: 15472a 6222216i bk4: 14788a 6229047i bk5: 14780a 6231913i bk6: 13924a 6235941i bk7: 13912a 6239754i bk8: 13692a 6240715i bk9: 13688a 6240334i bk10: 13984a 6237019i bk11: 13976a 6239825i bk12: 15236a 6221420i bk13: 15244a 6225060i bk14: 15468a 6219211i bk15: 15472a 6220543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.434804

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 29596, Miss_rate = 0.666, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 29578, Miss_rate = 0.666, Pending_hits = 1181, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 29612, Miss_rate = 0.667, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 29602, Miss_rate = 0.667, Pending_hits = 1189, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 29615, Miss_rate = 0.667, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 29602, Miss_rate = 0.667, Pending_hits = 1188, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 29612, Miss_rate = 0.667, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 29605, Miss_rate = 0.667, Pending_hits = 1169, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 29621, Miss_rate = 0.667, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[9]: Access = 44443, Miss = 29615, Miss_rate = 0.666, Pending_hits = 1224, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 29607, Miss_rate = 0.666, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 29604, Miss_rate = 0.667, Pending_hits = 1215, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 29598, Miss_rate = 0.667, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 29587, Miss_rate = 0.666, Pending_hits = 1208, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 29619, Miss_rate = 0.666, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 29616, Miss_rate = 0.666, Pending_hits = 1186, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 29594, Miss_rate = 0.666, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 29580, Miss_rate = 0.666, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 29596, Miss_rate = 0.667, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 29580, Miss_rate = 0.666, Pending_hits = 1175, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 29611, Miss_rate = 0.666, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 29605, Miss_rate = 0.666, Pending_hits = 1190, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 651255
L2_total_cache_miss_rate = 0.6665
L2_total_cache_pending_hits = 16678
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 304586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 337968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56427
	minimum = 6
	maximum = 44
Network latency average = 8.44028
	minimum = 6
	maximum = 44
Slowest packet = 1862070
Flit latency average = 6.91552
	minimum = 6
	maximum = 40
Slowest flit = 5267374
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239403
	minimum = 0.0189447 (at node 1)
	maximum = 0.028417 (at node 23)
Accepted packet rate average = 0.0239403
	minimum = 0.0189447 (at node 1)
	maximum = 0.028417 (at node 23)
Injected flit rate average = 0.065983
	minimum = 0.0436551 (at node 1)
	maximum = 0.0874646 (at node 42)
Accepted flit rate average= 0.065983
	minimum = 0.0607465 (at node 1)
	maximum = 0.0911197 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59586 (21 samples)
	minimum = 6 (21 samples)
	maximum = 48.2857 (21 samples)
Network latency average = 8.43656 (21 samples)
	minimum = 6 (21 samples)
	maximum = 45.619 (21 samples)
Flit latency average = 6.91533 (21 samples)
	minimum = 6 (21 samples)
	maximum = 42.1429 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0217336 (21 samples)
	minimum = 0.0171985 (21 samples)
	maximum = 0.0257976 (21 samples)
Accepted packet rate average = 0.0217336 (21 samples)
	minimum = 0.0171985 (21 samples)
	maximum = 0.0257976 (21 samples)
Injected flit rate average = 0.0599012 (21 samples)
	minimum = 0.0396311 (21 samples)
	maximum = 0.079404 (21 samples)
Accepted flit rate average = 0.0599012 (21 samples)
	minimum = 0.0551476 (21 samples)
	maximum = 0.082721 (21 samples)
Injected packet size average = 2.75615 (21 samples)
Accepted packet size average = 2.75615 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 8 min, 50 sec (11330 sec)
gpgpu_simulation_rate = 53470 (inst/sec)
gpgpu_simulation_rate = 714 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39354
gpu_sim_insn = 28848876
gpu_ipc =     733.0609
gpu_tot_sim_cycle = 8352404
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =      75.9871
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 10697
partiton_reqs_in_parallel = 865788
partiton_reqs_in_parallel_total    = 75366495
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.1270
partiton_reqs_in_parallel_util = 865788
partiton_reqs_in_parallel_util_total    = 75366495
gpu_sim_cycle_parition_util = 39354
gpu_tot_sim_cycle_parition_util    = 3425750
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.0048 GB/Sec
L2_BW_total  =      11.6158 GB/Sec
gpu_total_sim_rate=54878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12740576
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106214, 102139, 102253, 105928, 106229, 102173, 102257, 105937, 29015, 27848, 27954, 18077, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 19642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:650539	W0_Idle:3568109	W0_Scoreboard:166044049	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 2059 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 8352403 
mrq_lat_table:473366 	74716 	47920 	115281 	134901 	95548 	51067 	21745 	854 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	644408 	353118 	742 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	884195 	37823 	175 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	579628 	109337 	1511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2770 	117 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  6.989761  6.640000  7.033487  6.880226  6.685615  6.739182  7.180953  7.073727  7.194667  7.058900  6.635802  6.378410  7.556122  7.299630  6.818785  6.714597 
dram[1]:  7.212441  7.162004  6.706742  6.726043  6.361381  6.209474  7.531428  7.230453  7.368853  7.573034  6.619164  6.436081  7.289053  6.970588  6.913677  6.669913 
dram[2]:  7.220943  6.842966  7.294981  7.229369  6.532669  6.537694  7.088710  6.865885  7.222222  6.897698  6.719101  6.384342  7.464736  7.259804  6.326722  6.119192 
dram[3]:  7.125993  7.308498  6.820366  6.710586  6.439956  6.262208  7.300554  6.968254  6.914213  6.975452  6.440048  6.347518  7.394507  6.971765  6.757812  6.411017 
dram[4]:  7.271147  7.092655  7.098810  6.922184  6.516892  6.181624  7.012970  6.914322  7.105402  6.895141  7.068511  6.810914  7.318519  7.316050  6.405920  6.155488 
dram[5]:  6.967157  6.694233  6.783240  6.799552  6.658228  6.305011  7.616361  7.466114  6.672435  6.804540  6.777778  6.632880  7.343672  7.108043  6.724750  6.457356 
dram[6]:  7.298100  6.922297  7.087514  7.177305  6.416667  6.241081  7.177955  7.098555  7.013004  6.974127  6.988281  6.892169  6.800469  6.853254  6.606190  6.224346 
dram[7]:  6.908989  6.700436  6.730598  6.637158  6.826241  6.386062  7.600563  7.401370  6.266510  6.057013  6.889724  6.746012  7.407170  7.074572  6.795829  6.526371 
dram[8]:  7.162004  6.879059  7.141011  7.320482  6.045359  6.005241  7.582047  7.309878  7.167568  6.913950  6.678398  6.970849  7.082007  6.931736  6.681426  6.455115 
dram[9]:  6.877327  6.623418  6.963303  6.758352  6.721831  6.482446  7.410151  7.348300  6.362874  6.266824  6.939394  6.674757  7.597113  7.373249  6.707964  6.569414 
dram[10]:  7.217491  7.152793  6.942857  7.037080  6.241830  6.212581  7.543296  7.613540  7.115282  6.865459  6.833543  6.574029  7.048810  6.738339  6.786995  6.448349 
average row locality = 1015399/148177 = 6.852609
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4098      4096      4067      4065      3904      3903      3584      3583      3636      3633      3637      3639      3988      3984      4114      4107 
dram[1]:      4099      4099      4011      4008      3972      3974      3578      3577      3634      3632      3650      3649      3990      3989      4110      4106 
dram[2]:      4163      4163      4002      3999      3974      3972      3580      3579      3635      3634      3644      3644      3991      3988      4059      4056 
dram[3]:      4166      4166      4003      4001      3974      3974      3577      3574      3640      3639      3644      3643      3987      3990      4053      4050 
dram[4]:      4163      4165      4005      4002      3917      3916      3647      3647      3633      3632      3638      3640      3992      3990      4058      4055 
dram[5]:      4106      4106      4058      4059      3916      3918      3640      3638      3638      3636      3641      3639      3983      3985      4057      4055 
dram[6]:      4099      4101      4061      4059      3905      3903      3645      3642      3633      3631      3640      3642      3924      3921      4122      4119 
dram[7]:      4103      4105      4058      4060      3905      3903      3644      3643      3598      3596      3705      3705      3915      3917      4123      4119 
dram[8]:      4099      4097      4064      4063      3883      3881      3646      3642      3588      3587      3710      3707      3916      3918      4119      4116 
dram[9]:      4167      4167      4059      4056      3879      3876      3642      3641      3597      3592      3703      3707      3919      3918      4062      4055 
dram[10]:      4160      4161      4062      4060      3882      3880      3641      3638      3592      3591      3670      3668      3985      3987      4052      4053 
total reads: 682759
bank skew: 4167/3574 = 1.17
chip skew: 62100/62036 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:       2693      1432      2607      1343      2676      1325      2915      1431      2831      1406      2804      1429      2706      1464      2722      1450
dram[1]:       2700      1435      2630      1373      2675      1302      2918      1435      2813      1406      2799      1426      2713      1464      2692      1450
dram[2]:       2697      1406      2640      1376      2656      1302      2924      1434      2813      1405      2769      1428      2726      1461      2703      1459
dram[3]:       2678      1403      2637      1375      2654      1302      2918      1436      2817      1405      2766      1438      2737      1463      2720      1461
dram[4]:       2685      1401      2638      1373      2656      1339      2902      1402      2852      1407      2769      1441      2701      1465      2721      1459
dram[5]:       2674      1411      2622      1335      2697      1340      2906      1404      2829      1406      2763      1439      2720      1468      2719      1462
dram[6]:       2693      1411      2605      1336      2710      1341      2908      1404      2809      1406      2771      1442      2745      1498      2720      1448
dram[7]:       2689      1414      2608      1335      2673      1342      2930      1403      2821      1439      2767      1412      2754      1503      2704      1448
dram[8]:       2678      1421      2627      1335      2682      1328      2935      1404      2847      1443      2757      1411      2755      1504      2703      1448
dram[9]:       2666      1399      2664      1334      2680      1330      2890      1403      2834      1424      2768      1412      2742      1499      2701      1475
dram[10]:       2675      1401      2633      1339      2678      1330      2903      1404      2831      1426      2760      1430      2736      1470      2743      1480
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6038432 n_act=13339 n_pre=13323 n_req=92266 n_rd=248152 n_write=120912 bw_util=0.1147
n_activity=1308383 dram_eff=0.5642
bk0: 16392a 6284425i bk1: 16384a 6288049i bk2: 16268a 6285304i bk3: 16260a 6289787i bk4: 15616a 6295759i bk5: 15612a 6298034i bk6: 14336a 6306719i bk7: 14332a 6308446i bk8: 14544a 6304408i bk9: 14532a 6305552i bk10: 14548a 6303120i bk11: 14556a 6307860i bk12: 15952a 6291087i bk13: 15936a 6291871i bk14: 16456a 6278791i bk15: 16428a 6281990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.461596
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6038216 n_act=13367 n_pre=13351 n_req=92306 n_rd=248312 n_write=120912 bw_util=0.1148
n_activity=1308312 dram_eff=0.5644
bk0: 16396a 6283625i bk1: 16396a 6288773i bk2: 16044a 6287128i bk3: 16032a 6290845i bk4: 15888a 6292436i bk5: 15896a 6294103i bk6: 14312a 6306156i bk7: 14308a 6308519i bk8: 14536a 6304217i bk9: 14528a 6307641i bk10: 14600a 6304216i bk11: 14596a 6308222i bk12: 15960a 6290701i bk13: 15956a 6292537i bk14: 16440a 6281766i bk15: 16424a 6282346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.459214
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6037892 n_act=13475 n_pre=13459 n_req=92333 n_rd=248332 n_write=121000 bw_util=0.1148
n_activity=1308062 dram_eff=0.5647
bk0: 16652a 6279212i bk1: 16652a 6285155i bk2: 16008a 6287911i bk3: 15996a 6293107i bk4: 15896a 6293167i bk5: 15888a 6294574i bk6: 14320a 6304276i bk7: 14316a 6307994i bk8: 14540a 6303573i bk9: 14536a 6305210i bk10: 14576a 6302504i bk11: 14576a 6308604i bk12: 15964a 6289184i bk13: 15952a 6294009i bk14: 16236a 6281688i bk15: 16224a 6281507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.456802
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6037810 n_act=13564 n_pre=13548 n_req=92309 n_rd=248324 n_write=120912 bw_util=0.1148
n_activity=1305674 dram_eff=0.5656
bk0: 16664a 6278015i bk1: 16664a 6286733i bk2: 16012a 6287076i bk3: 16004a 6290408i bk4: 15896a 6290623i bk5: 15896a 6294475i bk6: 14308a 6303421i bk7: 14296a 6306831i bk8: 14560a 6300902i bk9: 14556a 6304343i bk10: 14576a 6304930i bk11: 14572a 6308249i bk12: 15948a 6288732i bk13: 15960a 6289124i bk14: 16212a 6283074i bk15: 16200a 6285365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.462673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc17459e10 :  mf: uid=14139612, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8352403), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6037847 n_act=13464 n_pre=13448 n_req=92350 n_rd=248399 n_write=121000 bw_util=0.1148
n_activity=1305144 dram_eff=0.5661
bk0: 16652a 6279855i bk1: 16660a 6286931i bk2: 16020a 6289362i bk3: 16008a 6291735i bk4: 15668a 6293987i bk5: 15663a 6297258i bk6: 14588a 6299389i bk7: 14588a 6305731i bk8: 14532a 6302746i bk9: 14528a 6303066i bk10: 14552a 6304472i bk11: 14560a 6310212i bk12: 15968a 6288057i bk13: 15960a 6292567i bk14: 16232a 6281227i bk15: 16220a 6283690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.45709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6037982 n_act=13490 n_pre=13474 n_req=92303 n_rd=248300 n_write=120912 bw_util=0.1148
n_activity=1308375 dram_eff=0.5644
bk0: 16424a 6281947i bk1: 16424a 6287710i bk2: 16232a 6288607i bk3: 16236a 6286786i bk4: 15664a 6295452i bk5: 15672a 6296663i bk6: 14560a 6303586i bk7: 14552a 6306347i bk8: 14552a 6303254i bk9: 14544a 6303986i bk10: 14564a 6306462i bk11: 14556a 6309804i bk12: 15932a 6291343i bk13: 15940a 6289382i bk14: 16228a 6285269i bk15: 16220a 6285653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.455365
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6038096 n_act=13489 n_pre=13473 n_req=92275 n_rd=248188 n_write=120912 bw_util=0.1147
n_activity=1305288 dram_eff=0.5655
bk0: 16396a 6282144i bk1: 16404a 6288108i bk2: 16244a 6286475i bk3: 16236a 6289639i bk4: 15620a 6292006i bk5: 15612a 6298605i bk6: 14580a 6301313i bk7: 14568a 6304983i bk8: 14532a 6302157i bk9: 14524a 6306050i bk10: 14560a 6304456i bk11: 14568a 6309305i bk12: 15696a 6291371i bk13: 15684a 6295403i bk14: 16488a 6281179i bk15: 16476a 6280351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.456707
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6037466 n_act=13612 n_pre=13596 n_req=92371 n_rd=248396 n_write=121088 bw_util=0.1149
n_activity=1305445 dram_eff=0.5661
bk0: 16412a 6281075i bk1: 16420a 6289706i bk2: 16232a 6286820i bk3: 16240a 6287701i bk4: 15620a 6294829i bk5: 15612a 6295399i bk6: 14576a 6301904i bk7: 14572a 6306119i bk8: 14392a 6303169i bk9: 14384a 6305548i bk10: 14820a 6301703i bk11: 14820a 6305041i bk12: 15660a 6293128i bk13: 15668a 6295540i bk14: 16492a 6281858i bk15: 16476a 6281524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.45511
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc172310f0 :  mf: uid=14139610, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8352397), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6038234 n_act=13442 n_pre=13426 n_req=92264 n_rd=248144 n_write=120912 bw_util=0.1147
n_activity=1308139 dram_eff=0.5642
bk0: 16396a 6283192i bk1: 16388a 6288785i bk2: 16256a 6285419i bk3: 16252a 6290859i bk4: 15532a 6295123i bk5: 15524a 6298157i bk6: 14584a 6300350i bk7: 14568a 6305732i bk8: 14352a 6305184i bk9: 14348a 6307685i bk10: 14840a 6301332i bk11: 14828a 6305993i bk12: 15664a 6290817i bk13: 15672a 6296069i bk14: 16476a 6279924i bk15: 16464a 6282171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.457167
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6038100 n_act=13501 n_pre=13485 n_req=92268 n_rd=248160 n_write=120912 bw_util=0.1147
n_activity=1306960 dram_eff=0.5648
bk0: 16668a 6279779i bk1: 16668a 6285044i bk2: 16236a 6283864i bk3: 16224a 6288712i bk4: 15516a 6296989i bk5: 15504a 6298753i bk6: 14568a 6300943i bk7: 14564a 6305890i bk8: 14388a 6304176i bk9: 14368a 6306776i bk10: 14812a 6303156i bk11: 14828a 6305299i bk12: 15676a 6293476i bk13: 15672a 6296125i bk14: 16248a 6283991i bk15: 16220a 6286049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.454217
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc17393770 :  mf: uid=14139611, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8352401), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6434158 n_nop=6037888 n_act=13435 n_pre=13419 n_req=92354 n_rd=248328 n_write=121088 bw_util=0.1148
n_activity=1307600 dram_eff=0.565
bk0: 16640a 6281132i bk1: 16644a 6285021i bk2: 16248a 6285756i bk3: 16240a 6288048i bk4: 15528a 6294852i bk5: 15520a 6298012i bk6: 14564a 6302832i bk7: 14552a 6306781i bk8: 14368a 6307465i bk9: 14364a 6307138i bk10: 14680a 6303763i bk11: 14672a 6306915i bk12: 15940a 6287820i bk13: 15948a 6291563i bk14: 16208a 6285250i bk15: 16212a 6286871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.457576

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31028, Miss_rate = 0.667, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31010, Miss_rate = 0.667, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31044, Miss_rate = 0.667, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31034, Miss_rate = 0.667, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31048, Miss_rate = 0.667, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31035, Miss_rate = 0.667, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31044, Miss_rate = 0.668, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31037, Miss_rate = 0.668, Pending_hits = 1174, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31053, Miss_rate = 0.667, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[9]: Access = 46558, Miss = 31047, Miss_rate = 0.667, Pending_hits = 1230, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31039, Miss_rate = 0.667, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31036, Miss_rate = 0.667, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31029, Miss_rate = 0.667, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31018, Miss_rate = 0.667, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31051, Miss_rate = 0.667, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31048, Miss_rate = 0.667, Pending_hits = 1193, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31025, Miss_rate = 0.667, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31011, Miss_rate = 0.667, Pending_hits = 1192, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31028, Miss_rate = 0.667, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31012, Miss_rate = 0.667, Pending_hits = 1182, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31044, Miss_rate = 0.666, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31038, Miss_rate = 0.666, Pending_hits = 1196, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 682759
L2_total_cache_miss_rate = 0.6670
L2_total_cache_pending_hits = 16803
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 319461
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 354352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 328389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52435
	minimum = 6
	maximum = 51
Network latency average = 8.40329
	minimum = 6
	maximum = 42
Slowest packet = 1955164
Flit latency average = 6.86343
	minimum = 6
	maximum = 38
Slowest flit = 5621713
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236343
	minimum = 0.0187025 (at node 0)
	maximum = 0.0280538 (at node 3)
Accepted packet rate average = 0.0236343
	minimum = 0.0187025 (at node 0)
	maximum = 0.0280538 (at node 3)
Injected flit rate average = 0.0651396
	minimum = 0.0430971 (at node 0)
	maximum = 0.0863467 (at node 42)
Accepted flit rate average= 0.0651396
	minimum = 0.05997 (at node 0)
	maximum = 0.089955 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59261 (22 samples)
	minimum = 6 (22 samples)
	maximum = 48.4091 (22 samples)
Network latency average = 8.43504 (22 samples)
	minimum = 6 (22 samples)
	maximum = 45.4545 (22 samples)
Flit latency average = 6.91297 (22 samples)
	minimum = 6 (22 samples)
	maximum = 41.9545 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.02182 (22 samples)
	minimum = 0.0172668 (22 samples)
	maximum = 0.0259002 (22 samples)
Accepted packet rate average = 0.02182 (22 samples)
	minimum = 0.0172668 (22 samples)
	maximum = 0.0259002 (22 samples)
Injected flit rate average = 0.0601393 (22 samples)
	minimum = 0.0397886 (22 samples)
	maximum = 0.0797196 (22 samples)
Accepted flit rate average = 0.0601393 (22 samples)
	minimum = 0.0553668 (22 samples)
	maximum = 0.0830498 (22 samples)
Injected packet size average = 2.75615 (22 samples)
Accepted packet size average = 2.75615 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 12 min, 45 sec (11565 sec)
gpgpu_simulation_rate = 54878 (inst/sec)
gpgpu_simulation_rate = 722 (cycle/sec)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38841
gpu_sim_insn = 28848876
gpu_ipc =     742.7429
gpu_tot_sim_cycle = 8613395
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =      77.0340
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 11096
partiton_reqs_in_parallel = 854502
partiton_reqs_in_parallel_total    = 76232283
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9496
partiton_reqs_in_parallel_util = 854502
partiton_reqs_in_parallel_util_total    = 76232283
gpu_sim_cycle_parition_util = 38841
gpu_tot_sim_cycle_parition_util    = 3465104
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.4841 GB/Sec
L2_BW_total  =      11.7756 GB/Sec
gpu_total_sim_rate=56235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13319804
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111041, 106774, 106900, 110746, 111056, 106819, 106904, 110747, 29015, 27848, 27954, 18077, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 19683
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:680732	W0_Idle:3583274	W0_Scoreboard:167168734	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1979 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 8613394 
mrq_lat_table:494297 	78604 	50385 	119719 	140490 	100326 	54295 	22963 	943 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	676759 	367240 	773 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	928504 	40004 	187 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	605938 	114346 	1576 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2845 	119 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.212121  6.855923  7.230682  7.075640  6.887743  6.942263  7.410188  7.301189  7.413929  7.276129  6.833333  6.571930  7.804020  7.543135  7.013029  6.922747 
dram[1]:  7.438657  7.387356  6.897124  6.916759  6.559701  6.404787  7.766526  7.460811  7.590848  7.776552  6.817191  6.631331  7.513906  7.190972  7.109031  6.862766 
dram[2]:  7.449489  7.064586  7.492178  7.426014  6.734136  6.739321  7.316556  7.089859  7.441953  7.094340  6.918819  6.578948  7.710918  7.502416  6.512321  6.314741 
dram[3]:  7.352744  7.538462  7.012387  6.901330  6.639698  6.458552  7.532060  7.194263  7.110831  7.154626  6.635934  6.541958  7.620859  7.192130  6.948465  6.597917 
dram[4]:  7.500571  7.318841  7.293911  7.115428  6.717464  6.375924  7.241688  7.141236  7.304404  7.091824  7.273671  7.012500  7.562044  7.559611  6.592515  6.339000 
dram[5]:  7.188827  6.910849  6.975798  6.992282  6.861363  6.501615  7.855556  7.702997  6.866180  6.982673  6.978856  6.831913  7.569512  7.330578  6.914940  6.644654 
dram[6]:  7.525761  7.143333  7.300345  7.391608  6.615807  6.436966  7.409686  7.329016  7.210998  7.171756  7.192307  7.094817  7.016166  7.069849  6.797482  6.410891 
dram[7]:  7.129712  6.917204  6.922489  6.827772  7.032672  6.584700  7.839335  7.636977  6.452961  6.226458  7.095062  6.949214  7.631446  7.294471  6.989213  6.716805 
dram[8]:  7.387356  7.099448  7.354577  7.536817  6.236705  6.195855  7.820442  7.544000  7.365206  7.108974  6.880383  7.177279  7.302046  7.149588  6.873673  6.644764 
dram[9]:  7.099460  6.840625  7.158013  6.950658  6.925840  6.682327  7.645946  7.583110  6.534118  6.437355  7.145523  6.876794  7.823453  7.596996  6.882864  6.757996 
dram[10]:  7.446084  7.380202  7.137233  7.232611  6.437029  6.407289  7.781293  7.852778  7.310935  7.058524  7.036025  6.772727  7.270492  6.955207  6.977973  6.635602 
average row locality = 1062023/150423 = 7.060244
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4287      4285      4251      4249      4077      4076      3757      3756      3802      3799      3799      3801      4180      4176      4306      4299 
dram[1]:      4288      4288      4192      4189      4148      4150      3751      3750      3800      3798      3813      3812      4182      4181      4302      4298 
dram[2]:      4355      4355      4183      4180      4150      4148      3753      3752      3801      3800      3807      3807      4183      4180      4248      4245 
dram[3]:      4358      4358      4184      4182      4150      4150      3750      3747      3806      3805      3807      3806      4179      4182      4242      4239 
dram[4]:      4355      4357      4186      4183      4091      4090      3823      3823      3799      3798      3801      3803      4184      4182      4247      4244 
dram[5]:      4295      4295      4241      4242      4090      4092      3816      3814      3804      3802      3804      3802      4175      4177      4246      4244 
dram[6]:      4288      4290      4244      4242      4079      4077      3821      3818      3799      3797      3803      3805      4113      4110      4314      4311 
dram[7]:      4292      4294      4241      4243      4079      4077      3820      3819      3762      3760      3871      3871      4104      4106      4315      4311 
dram[8]:      4288      4286      4247      4246      4056      4054      3822      3818      3752      3751      3876      3873      4105      4107      4311      4308 
dram[9]:      4359      4359      4242      4239      4052      4049      3818      3817      3760      3755      3869      3873      4108      4107      4251      4244 
dram[10]:      4352      4353      4245      4243      4055      4053      3817      3814      3755      3754      3834      3832      4177      4179      4241      4242 
total reads: 714263
bank skew: 4359/3747 = 1.16
chip skew: 64966/64900 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:       2585      1379      2506      1295      2574      1279      2793      1376      2717      1354      2693      1377      2591      1406      2610      1395
dram[1]:       2591      1382      2528      1324      2573      1258      2796      1380      2700      1354      2687      1374      2597      1406      2582      1395
dram[2]:       2589      1354      2536      1327      2556      1258      2802      1379      2700      1354      2659      1375      2610      1403      2593      1404
dram[3]:       2570      1351      2534      1326      2553      1257      2796      1381      2704      1353      2656      1385      2620      1405      2609      1406
dram[4]:       2577      1349      2535      1324      2555      1292      2781      1349      2737      1355      2658      1388      2586      1407      2610      1403
dram[5]:       2567      1358      2520      1288      2594      1294      2785      1350      2715      1354      2653      1386      2603      1410      2608      1407
dram[6]:       2584      1358      2504      1288      2606      1294      2786      1350      2696      1354      2660      1389      2627      1438      2609      1393
dram[7]:       2582      1361      2507      1287      2570      1296      2807      1350      2707      1386      2657      1360      2636      1443      2594      1393
dram[8]:       2571      1369      2525      1287      2579      1282      2812      1350      2733      1390      2647      1359      2637      1445      2593      1394
dram[9]:       2559      1347      2560      1286      2577      1284      2769      1350      2721      1372      2657      1360      2624      1440      2591      1419
dram[10]:       2567      1349      2531      1291      2576      1284      2781      1350      2718      1374      2650      1377      2619      1412      2631      1424
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6093217 n_act=13535 n_pre=13519 n_req=96502 n_rd=259600 n_write=126408 bw_util=0.1187
n_activity=1363852 dram_eff=0.5661
bk0: 17148a 6349660i bk1: 17140a 6354206i bk2: 17004a 6351231i bk3: 16996a 6355616i bk4: 16308a 6361662i bk5: 16304a 6364417i bk6: 15028a 6372721i bk7: 15024a 6375090i bk8: 15208a 6370768i bk9: 15196a 6371810i bk10: 15196a 6369417i bk11: 15204a 6374581i bk12: 16720a 6356228i bk13: 16704a 6356817i bk14: 17224a 6343711i bk15: 17196a 6347350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.480421
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092977 n_act=13571 n_pre=13555 n_req=96544 n_rd=259768 n_write=126408 bw_util=0.1187
n_activity=1363744 dram_eff=0.5663
bk0: 17152a 6349099i bk1: 17152a 6354504i bk2: 16768a 6352682i bk3: 16756a 6356637i bk4: 16592a 6358663i bk5: 16600a 6360405i bk6: 15004a 6372250i bk7: 15000a 6375021i bk8: 15200a 6370342i bk9: 15192a 6373999i bk10: 15252a 6370619i bk11: 15248a 6374719i bk12: 16728a 6355883i bk13: 16724a 6357785i bk14: 17208a 6346753i bk15: 17192a 6347654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.478566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092665 n_act=13673 n_pre=13657 n_req=96571 n_rd=259788 n_write=126496 bw_util=0.1187
n_activity=1363441 dram_eff=0.5666
bk0: 17420a 6344276i bk1: 17420a 6350454i bk2: 16732a 6353823i bk3: 16720a 6359054i bk4: 16600a 6359205i bk5: 16592a 6360774i bk6: 15012a 6370990i bk7: 15008a 6374403i bk8: 15204a 6369500i bk9: 15200a 6371104i bk10: 15228a 6368550i bk11: 15228a 6375384i bk12: 16732a 6354580i bk13: 16720a 6359486i bk14: 16992a 6346914i bk15: 16980a 6347081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.475398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092563 n_act=13772 n_pre=13756 n_req=96547 n_rd=259780 n_write=126408 bw_util=0.1187
n_activity=1361310 dram_eff=0.5674
bk0: 17432a 6343212i bk1: 17432a 6352559i bk2: 16736a 6352914i bk3: 16728a 6356086i bk4: 16600a 6356797i bk5: 16600a 6361018i bk6: 15000a 6369551i bk7: 14988a 6373132i bk8: 15224a 6366669i bk9: 15220a 6370480i bk10: 15228a 6371681i bk11: 15224a 6374991i bk12: 16716a 6353804i bk13: 16728a 6354250i bk14: 16968a 6347880i bk15: 16956a 6350339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.481455
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092595 n_act=13666 n_pre=13650 n_req=96592 n_rd=259864 n_write=126504 bw_util=0.1188
n_activity=1360881 dram_eff=0.5678
bk0: 17420a 6344904i bk1: 17428a 6352293i bk2: 16744a 6354934i bk3: 16732a 6357934i bk4: 16364a 6360357i bk5: 16360a 6363801i bk6: 15292a 6365501i bk7: 15292a 6372195i bk8: 15196a 6368933i bk9: 15192a 6368715i bk10: 15204a 6370900i bk11: 15212a 6376885i bk12: 16736a 6353062i bk13: 16728a 6358167i bk14: 16988a 6346418i bk15: 16976a 6348934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.476375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092735 n_act=13698 n_pre=13682 n_req=96541 n_rd=259756 n_write=126408 bw_util=0.1187
n_activity=1363809 dram_eff=0.5663
bk0: 17180a 6347301i bk1: 17180a 6354022i bk2: 16964a 6354455i bk3: 16968a 6352792i bk4: 16360a 6361775i bk5: 16368a 6363007i bk6: 15264a 6369688i bk7: 15256a 6372484i bk8: 15216a 6369399i bk9: 15208a 6370207i bk10: 15216a 6373324i bk11: 15208a 6376484i bk12: 16700a 6356489i bk13: 16708a 6354931i bk14: 16984a 6350484i bk15: 16976a 6351223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.473503
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092861 n_act=13691 n_pre=13675 n_req=96513 n_rd=259644 n_write=126408 bw_util=0.1187
n_activity=1360898 dram_eff=0.5673
bk0: 17152a 6347122i bk1: 17160a 6354095i bk2: 16976a 6352323i bk3: 16968a 6354966i bk4: 16316a 6358215i bk5: 16308a 6365286i bk6: 15284a 6367544i bk7: 15272a 6371535i bk8: 15196a 6368420i bk9: 15188a 6372169i bk10: 15212a 6370742i bk11: 15220a 6375946i bk12: 16452a 6356499i bk13: 16440a 6361233i bk14: 17256a 6346535i bk15: 17244a 6345360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.476235
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092203 n_act=13820 n_pre=13804 n_req=96613 n_rd=259860 n_write=126592 bw_util=0.1188
n_activity=1361450 dram_eff=0.5677
bk0: 17168a 6346345i bk1: 17176a 6355598i bk2: 16964a 6352734i bk3: 16972a 6353482i bk4: 16316a 6361073i bk5: 16308a 6361966i bk6: 15280a 6368382i bk7: 15276a 6372472i bk8: 15048a 6369335i bk9: 15040a 6372141i bk10: 15484a 6367964i bk11: 15484a 6371798i bk12: 16416a 6358054i bk13: 16424a 6361055i bk14: 17260a 6347056i bk15: 17244a 6346568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.47447
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092999 n_act=13644 n_pre=13628 n_req=96502 n_rd=259600 n_write=126408 bw_util=0.1187
n_activity=1363944 dram_eff=0.566
bk0: 17152a 6348649i bk1: 17144a 6354603i bk2: 16988a 6350944i bk3: 16984a 6356441i bk4: 16224a 6361513i bk5: 16216a 6364792i bk6: 15288a 6366354i bk7: 15272a 6372192i bk8: 15008a 6371499i bk9: 15004a 6374354i bk10: 15504a 6367434i bk11: 15492a 6372663i bk12: 16420a 6355962i bk13: 16428a 6361901i bk14: 17244a 6345020i bk15: 17232a 6347825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.476156
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc17a12f40 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8613394), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092854 n_act=13713 n_pre=13697 n_req=96504 n_rd=259607 n_write=126408 bw_util=0.1187
n_activity=1362220 dram_eff=0.5667
bk0: 17436a 6344618i bk1: 17436a 6350969i bk2: 16968a 6349478i bk3: 16955a 6354732i bk4: 16208a 6363047i bk5: 16196a 6365273i bk6: 15272a 6367047i bk7: 15268a 6372192i bk8: 15040a 6370321i bk9: 15020a 6373278i bk10: 15476a 6369301i bk11: 15492a 6371827i bk12: 16432a 6358497i bk13: 16428a 6361477i bk14: 17004a 6349325i bk15: 16976a 6351681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.472771
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6506279 n_nop=6092637 n_act=13641 n_pre=13625 n_req=96594 n_rd=259784 n_write=126592 bw_util=0.1188
n_activity=1363362 dram_eff=0.5668
bk0: 17408a 6346344i bk1: 17412a 6350928i bk2: 16980a 6351293i bk3: 16972a 6354142i bk4: 16220a 6361422i bk5: 16212a 6364419i bk6: 15268a 6368514i bk7: 15256a 6373121i bk8: 15020a 6373707i bk9: 15016a 6373400i bk10: 15336a 6370265i bk11: 15328a 6373640i bk12: 16708a 6353165i bk13: 16716a 6357114i bk14: 16964a 6350553i bk15: 16968a 6352188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.476526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32459, Miss_rate = 0.667, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32441, Miss_rate = 0.667, Pending_hits = 1190, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32476, Miss_rate = 0.668, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32466, Miss_rate = 0.668, Pending_hits = 1196, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32480, Miss_rate = 0.668, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32467, Miss_rate = 0.668, Pending_hits = 1198, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32476, Miss_rate = 0.668, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32469, Miss_rate = 0.668, Pending_hits = 1177, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32486, Miss_rate = 0.668, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[9]: Access = 48673, Miss = 32480, Miss_rate = 0.667, Pending_hits = 1233, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32471, Miss_rate = 0.667, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32468, Miss_rate = 0.668, Pending_hits = 1224, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32461, Miss_rate = 0.668, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32450, Miss_rate = 0.667, Pending_hits = 1215, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32484, Miss_rate = 0.667, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32481, Miss_rate = 0.667, Pending_hits = 1196, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32457, Miss_rate = 0.667, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32443, Miss_rate = 0.667, Pending_hits = 1194, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32459, Miss_rate = 0.668, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32443, Miss_rate = 0.667, Pending_hits = 1183, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32476, Miss_rate = 0.667, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32470, Miss_rate = 0.667, Pending_hits = 1199, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 714263
L2_total_cache_miss_rate = 0.6675
L2_total_cache_pending_hits = 16858
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 334406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 370736
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 343509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57075
	minimum = 6
	maximum = 46
Network latency average = 8.4467
	minimum = 6
	maximum = 46
Slowest packet = 2048081
Flit latency average = 6.91864
	minimum = 6
	maximum = 42
Slowest flit = 5644949
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 11)
Accepted packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 11)
Injected flit rate average = 0.066
	minimum = 0.0436663 (at node 0)
	maximum = 0.0874871 (at node 42)
Accepted flit rate average= 0.066
	minimum = 0.0607621 (at node 0)
	maximum = 0.0911432 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59166 (23 samples)
	minimum = 6 (23 samples)
	maximum = 48.3043 (23 samples)
Network latency average = 8.43555 (23 samples)
	minimum = 6 (23 samples)
	maximum = 45.4783 (23 samples)
Flit latency average = 6.91321 (23 samples)
	minimum = 6 (23 samples)
	maximum = 41.9565 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0219125 (23 samples)
	minimum = 0.01734 (23 samples)
	maximum = 0.0260099 (23 samples)
Accepted packet rate average = 0.0219125 (23 samples)
	minimum = 0.01734 (23 samples)
	maximum = 0.0260099 (23 samples)
Injected flit rate average = 0.0603941 (23 samples)
	minimum = 0.0399572 (23 samples)
	maximum = 0.0800573 (23 samples)
Accepted flit rate average = 0.0603941 (23 samples)
	minimum = 0.0556014 (23 samples)
	maximum = 0.0834017 (23 samples)
Injected packet size average = 2.75615 (23 samples)
Accepted packet size average = 2.75615 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 16 min, 39 sec (11799 sec)
gpgpu_simulation_rate = 56235 (inst/sec)
gpgpu_simulation_rate = 730 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39434
gpu_sim_insn = 28848876
gpu_ipc =     731.5737
gpu_tot_sim_cycle = 8874979
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =      78.0140
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 11589
partiton_reqs_in_parallel = 867548
partiton_reqs_in_parallel_total    = 77086785
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7836
partiton_reqs_in_parallel_util = 867548
partiton_reqs_in_parallel_util_total    = 77086785
gpu_sim_cycle_parition_util = 39434
gpu_tot_sim_cycle_parition_util    = 3503945
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     111.7775 GB/Sec
L2_BW_total  =      11.9252 GB/Sec
gpu_total_sim_rate=57563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13899032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115868, 111418, 111547, 115557, 115883, 111461, 111551, 115564, 29015, 27848, 27954, 18077, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 19715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 633
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:710802	W0_Idle:3598750	W0_Scoreboard:168311275	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1906 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 8874978 
mrq_lat_table:513422 	81110 	52483 	125335 	147445 	105785 	57581 	24494 	991 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	705293 	385175 	808 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	972723 	42268 	208 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	632591 	119022 	1631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2921 	121 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.038825  6.672637  7.182506  7.021119  6.729412  6.808442  7.312183  7.138786  7.283065  7.155529  6.769320  6.508869  7.709177  7.429885  6.895599  6.825558 
dram[1]:  7.356359  7.324236  6.802714  6.792492  6.425150  6.258503  7.767881  7.454663  7.541613  7.716907  6.769850  6.579418  7.335601  6.963401  7.013542  6.756024 
dram[2]:  7.280552  6.927199  7.437714  7.392045  6.639175  6.589560  7.242767  6.944511  7.308933  6.986951  6.849650  6.530000  7.568421  7.375143  6.374759  6.169776 
dram[3]:  7.330481  7.474373  6.939232  6.849473  6.498487  6.319921  7.503260  7.127633  7.019048  7.059880  6.551955  6.449945  7.484954  7.024973  6.886458  6.491159 
dram[4]:  7.358754  7.160920  7.218403  7.005382  6.601881  6.273088  7.181265  7.069461  7.234644  7.017879  7.250000  6.967896  7.482081  7.445340  6.423301  6.215226 
dram[5]:  7.076923  6.846076  6.898023  6.899064  6.763383  6.402229  7.798942  7.614987  6.774713  6.915493  6.854971  6.703661  7.488992  7.264045  6.826625  6.560516 
dram[6]:  7.454444  7.079114  7.248087  7.317881  6.493306  6.341046  7.285185  7.210269  7.181707  7.109903  7.172583  7.028777  6.898582  6.887800  6.658128  6.301306 
dram[7]:  7.007307  6.866053  6.792008  6.664321  6.920966  6.518097  7.722513  7.553137  6.354874  6.144068  6.988358  6.884174  7.629227  7.254879  6.918117  6.635560 
dram[8]:  7.340262  6.993743  7.299230  7.437220  6.140334  6.090555  7.765790  7.484772  7.340938  7.045012  6.804077  7.183014  7.163265  7.037862  6.728087  6.504817 
dram[9]:  6.959391  6.720588  7.068230  6.874481  6.848850  6.606765  7.600515  7.502544  6.445556  6.341357  6.986030  6.754781  7.774908  7.488152  6.741344  6.626253 
dram[10]:  7.403243  7.325134  7.094118  7.168649  6.287437  6.272819  7.749014  7.816976  7.235955  6.965144  6.976415  6.758857  7.112211  6.793067  6.885417  6.552032 
average row locality = 1108647/159201 = 6.963820
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4476      4474      4443      4441      4264      4263      3914      3913      3972      3969      3973      3975      4356      4352      4493      4486 
dram[1]:      4477      4477      4381      4378      4338      4340      3908      3907      3970      3968      3987      3986      4358      4357      4489      4485 
dram[2]:      4547      4547      4372      4369      4340      4338      3910      3909      3971      3970      3981      3981      4359      4356      4433      4430 
dram[3]:      4550      4550      4373      4371      4340      4340      3907      3904      3976      3975      3980      3979      4355      4358      4427      4424 
dram[4]:      4547      4549      4375      4372      4278      4277      3983      3983      3969      3968      3974      3976      4360      4358      4432      4429 
dram[5]:      4484      4484      4433      4434      4277      4279      3976      3974      3974      3972      3977      3975      4351      4353      4431      4429 
dram[6]:      4477      4479      4436      4434      4265      4263      3981      3978      3969      3967      3976      3978      4286      4283      4502      4499 
dram[7]:      4481      4483      4433      4435      4265      4263      3980      3979      3930      3928      4047      4047      4277      4279      4503      4499 
dram[8]:      4477      4475      4439      4438      4241      4239      3982      3978      3920      3919      4052      4049      4278      4280      4499      4496 
dram[9]:      4551      4551      4434      4431      4237      4234      3978      3977      3929      3924      4045      4049      4281      4280      4436      4429 
dram[10]:      4544      4545      4437      4435      4240      4238      3977      3974      3924      3923      4008      4006      4353      4355      4426      4427 
total reads: 745767
bank skew: 4551/3904 = 1.17
chip skew: 67830/67762 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:       2486      1330      2407      1248      2469      1232      2689      1329      2612      1306      2587      1327      2497      1359      2512      1347
dram[1]:       2492      1333      2428      1276      2469      1211      2691      1333      2595      1306      2582      1324      2504      1360      2485      1347
dram[2]:       2490      1307      2436      1279      2452      1211      2697      1332      2595      1306      2554      1326      2516      1356      2495      1355
dram[3]:       2472      1304      2434      1278      2449      1211      2691      1334      2599      1305      2552      1336      2526      1359      2510      1357
dram[4]:       2478      1302      2435      1277      2452      1244      2677      1303      2630      1307      2555      1338      2493      1361      2511      1354
dram[5]:       2469      1311      2421      1242      2489      1246      2680      1304      2610      1306      2549      1336      2510      1363      2509      1358
dram[6]:       2485      1311      2405      1242      2501      1247      2682      1304      2591      1306      2556      1339      2533      1390      2510      1345
dram[7]:       2483      1313      2408      1241      2467      1248      2702      1304      2602      1337      2553      1312      2541      1395      2496      1345
dram[8]:       2472      1321      2425      1241      2475      1235      2707      1304      2626      1340      2544      1311      2542      1397      2495      1345
dram[9]:       2461      1300      2458      1240      2473      1237      2666      1304      2615      1323      2554      1311      2530      1392      2493      1369
dram[10]:       2469      1302      2431      1245      2472      1236      2677      1304      2612      1325      2547      1328      2525      1365      2531      1374
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147839 n_act=14359 n_pre=14343 n_req=100740 n_rd=271056 n_write=131904 bw_util=0.1225
n_activity=1423214 dram_eff=0.5663
bk0: 17904a 6415690i bk1: 17896a 6419913i bk2: 17772a 6417071i bk3: 17764a 6421920i bk4: 17056a 6427537i bk5: 17052a 6430584i bk6: 15656a 6440258i bk7: 15652a 6442176i bk8: 15888a 6437708i bk9: 15876a 6438828i bk10: 15892a 6436490i bk11: 15900a 6441420i bk12: 17424a 6423125i bk13: 17408a 6423823i bk14: 17972a 6409520i bk15: 17944a 6413243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.501474
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147663 n_act=14363 n_pre=14347 n_req=100782 n_rd=271224 n_write=131904 bw_util=0.1225
n_activity=1423273 dram_eff=0.5665
bk0: 17908a 6414992i bk1: 17908a 6421160i bk2: 17524a 6418507i bk3: 17512a 6423141i bk4: 17352a 6424627i bk5: 17360a 6426421i bk6: 15632a 6439857i bk7: 15628a 6442468i bk8: 15880a 6437137i bk9: 15872a 6440915i bk10: 15948a 6437580i bk11: 15944a 6442011i bk12: 17432a 6422089i bk13: 17428a 6424298i bk14: 17956a 6412529i bk15: 17940a 6413305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.499995
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147255 n_act=14505 n_pre=14489 n_req=100813 n_rd=271252 n_write=132000 bw_util=0.1226
n_activity=1422770 dram_eff=0.5669
bk0: 18188a 6409758i bk1: 18188a 6416232i bk2: 17488a 6419931i bk3: 17476a 6425279i bk4: 17360a 6425399i bk5: 17352a 6426643i bk6: 15640a 6438400i bk7: 15636a 6441416i bk8: 15884a 6436177i bk9: 15880a 6438030i bk10: 15924a 6435479i bk11: 15924a 6442686i bk12: 17436a 6421402i bk13: 17424a 6426387i bk14: 17732a 6412664i bk15: 17720a 6412690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.495662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147245 n_act=14566 n_pre=14550 n_req=100785 n_rd=271236 n_write=131904 bw_util=0.1225
n_activity=1420972 dram_eff=0.5674
bk0: 18200a 6409078i bk1: 18200a 6418860i bk2: 17492a 6418689i bk3: 17484a 6422697i bk4: 17360a 6422429i bk5: 17360a 6427002i bk6: 15628a 6436331i bk7: 15616a 6440593i bk8: 15904a 6433284i bk9: 15900a 6437205i bk10: 15920a 6438678i bk11: 15916a 6442251i bk12: 17420a 6420210i bk13: 17432a 6421064i bk14: 17708a 6413984i bk15: 17696a 6416334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.503258
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc0c1c0a30 :  mf: uid=15424900, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8874978), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147259 n_act=14470 n_pre=14454 n_req=100830 n_rd=271318 n_write=132000 bw_util=0.1226
n_activity=1420158 dram_eff=0.568
bk0: 18188a 6410826i bk1: 18196a 6418423i bk2: 17500a 6420592i bk3: 17488a 6423837i bk4: 17112a 6426109i bk5: 17106a 6429971i bk6: 15932a 6432669i bk7: 15932a 6439244i bk8: 15876a 6436007i bk9: 15872a 6435461i bk10: 15896a 6437634i bk11: 15904a 6443959i bk12: 17440a 6419768i bk13: 17432a 6424964i bk14: 17728a 6412111i bk15: 17716a 6414820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.498683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147433 n_act=14484 n_pre=14468 n_req=100779 n_rd=271212 n_write=131904 bw_util=0.1225
n_activity=1423150 dram_eff=0.5665
bk0: 17936a 6413300i bk1: 17936a 6420263i bk2: 17732a 6420374i bk3: 17736a 6418535i bk4: 17108a 6427662i bk5: 17116a 6429274i bk6: 15904a 6436703i bk7: 15896a 6439668i bk8: 15896a 6436354i bk9: 15888a 6437067i bk10: 15908a 6440245i bk11: 15900a 6444029i bk12: 17404a 6423187i bk13: 17412a 6421962i bk14: 17724a 6416418i bk15: 17716a 6417497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.495126
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147555 n_act=14483 n_pre=14467 n_req=100749 n_rd=271092 n_write=131904 bw_util=0.1225
n_activity=1419627 dram_eff=0.5677
bk0: 17908a 6412935i bk1: 17916a 6420174i bk2: 17744a 6417756i bk3: 17736a 6420998i bk4: 17060a 6424031i bk5: 17052a 6431588i bk6: 15924a 6434181i bk7: 15912a 6438336i bk8: 15876a 6435087i bk9: 15868a 6438983i bk10: 15904a 6437728i bk11: 15912a 6443074i bk12: 17144a 6423261i bk13: 17132a 6427859i bk14: 18008a 6412151i bk15: 17996a 6411284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.499074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6146881 n_act=14612 n_pre=14596 n_req=100853 n_rd=271316 n_write=132096 bw_util=0.1226
n_activity=1420272 dram_eff=0.5681
bk0: 17924a 6412250i bk1: 17932a 6421834i bk2: 17732a 6418488i bk3: 17740a 6419186i bk4: 17060a 6427107i bk5: 17052a 6428053i bk6: 15920a 6435221i bk7: 15916a 6439465i bk8: 15720a 6435860i bk9: 15712a 6438878i bk10: 16188a 6434535i bk11: 16188a 6439066i bk12: 17108a 6424904i bk13: 17116a 6427764i bk14: 18012a 6413196i bk15: 17996a 6412652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.497086
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc15742840 :  mf: uid=15424899, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8874977), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147725 n_act=14420 n_pre=14404 n_req=100738 n_rd=271048 n_write=131904 bw_util=0.1225
n_activity=1423474 dram_eff=0.5662
bk0: 17908a 6414836i bk1: 17900a 6420974i bk2: 17756a 6416878i bk3: 17752a 6422779i bk4: 16964a 6428074i bk5: 16956a 6431243i bk6: 15928a 6433095i bk7: 15912a 6439356i bk8: 15680a 6438360i bk9: 15676a 6441361i bk10: 16208a 6434182i bk11: 16196a 6439701i bk12: 17112a 6422611i bk13: 17120a 6428784i bk14: 17996a 6410584i bk15: 17984a 6413786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.49739
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147495 n_act=14527 n_pre=14511 n_req=100742 n_rd=271064 n_write=131904 bw_util=0.1225
n_activity=1421266 dram_eff=0.5671
bk0: 18204a 6410355i bk1: 18204a 6417093i bk2: 17736a 6415198i bk3: 17724a 6420932i bk4: 16948a 6429206i bk5: 16936a 6431442i bk6: 15912a 6434088i bk7: 15908a 6438882i bk8: 15716a 6436861i bk9: 15696a 6439935i bk10: 16180a 6435557i bk11: 16196a 6438947i bk12: 17124a 6425344i bk13: 17120a 6428392i bk14: 17744a 6414945i bk15: 17716a 6417552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.49465
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc17aeb1c0 :  mf: uid=15424898, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8874974), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6579501 n_nop=6147347 n_act=14413 n_pre=14397 n_req=100836 n_rd=271248 n_write=132096 bw_util=0.1226
n_activity=1422528 dram_eff=0.5671
bk0: 18176a 6412341i bk1: 18180a 6417242i bk2: 17748a 6417231i bk3: 17740a 6420483i bk4: 16960a 6427469i bk5: 16952a 6430596i bk6: 15908a 6435450i bk7: 15896a 6440172i bk8: 15696a 6440752i bk9: 15692a 6440191i bk10: 16032a 6437132i bk11: 16024a 6441165i bk12: 17412a 6419749i bk13: 17420a 6423558i bk14: 17704a 6416560i bk15: 17708a 6418168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.497431

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 33891, Miss_rate = 0.668, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 33873, Miss_rate = 0.668, Pending_hits = 1198, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 33908, Miss_rate = 0.668, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 33898, Miss_rate = 0.668, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 33913, Miss_rate = 0.668, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 33900, Miss_rate = 0.668, Pending_hits = 1210, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 33908, Miss_rate = 0.669, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 33901, Miss_rate = 0.669, Pending_hits = 1186, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 33918, Miss_rate = 0.668, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[9]: Access = 50788, Miss = 33912, Miss_rate = 0.668, Pending_hits = 1247, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 33903, Miss_rate = 0.668, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 33900, Miss_rate = 0.668, Pending_hits = 1231, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 33892, Miss_rate = 0.668, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 33881, Miss_rate = 0.668, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 33916, Miss_rate = 0.667, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 33913, Miss_rate = 0.667, Pending_hits = 1207, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 33888, Miss_rate = 0.668, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 33874, Miss_rate = 0.668, Pending_hits = 1201, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 33891, Miss_rate = 0.668, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 33875, Miss_rate = 0.667, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 33909, Miss_rate = 0.667, Pending_hits = 338, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 33903, Miss_rate = 0.667, Pending_hits = 1209, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 745767
L2_total_cache_miss_rate = 0.6679
L2_total_cache_pending_hits = 17024
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 349240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 387120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 358629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52772
	minimum = 6
	maximum = 50
Network latency average = 8.40138
	minimum = 6
	maximum = 49
Slowest packet = 2140945
Flit latency average = 6.86524
	minimum = 6
	maximum = 45
Slowest flit = 5900597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235863
	minimum = 0.0186646 (at node 0)
	maximum = 0.0279969 (at node 19)
Accepted packet rate average = 0.0235863
	minimum = 0.0186646 (at node 0)
	maximum = 0.0279969 (at node 19)
Injected flit rate average = 0.0650075
	minimum = 0.0430097 (at node 0)
	maximum = 0.0861715 (at node 42)
Accepted flit rate average= 0.0650075
	minimum = 0.0598484 (at node 0)
	maximum = 0.0897725 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58899 (24 samples)
	minimum = 6 (24 samples)
	maximum = 48.375 (24 samples)
Network latency average = 8.43413 (24 samples)
	minimum = 6 (24 samples)
	maximum = 45.625 (24 samples)
Flit latency average = 6.91121 (24 samples)
	minimum = 6 (24 samples)
	maximum = 42.0833 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.0219822 (24 samples)
	minimum = 0.0173952 (24 samples)
	maximum = 0.0260927 (24 samples)
Accepted packet rate average = 0.0219822 (24 samples)
	minimum = 0.0173952 (24 samples)
	maximum = 0.0260927 (24 samples)
Injected flit rate average = 0.0605863 (24 samples)
	minimum = 0.0400844 (24 samples)
	maximum = 0.080312 (24 samples)
Accepted flit rate average = 0.0605863 (24 samples)
	minimum = 0.0557783 (24 samples)
	maximum = 0.0836671 (24 samples)
Injected packet size average = 2.75615 (24 samples)
Accepted packet size average = 2.75615 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 20 min, 28 sec (12028 sec)
gpgpu_simulation_rate = 57563 (inst/sec)
gpgpu_simulation_rate = 737 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38788
gpu_sim_insn = 28848876
gpu_ipc =     743.7578
gpu_tot_sim_cycle = 9135917
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =      78.9436
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 12244
partiton_reqs_in_parallel = 853336
partiton_reqs_in_parallel_total    = 77954333
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6261
partiton_reqs_in_parallel_util = 853336
partiton_reqs_in_parallel_util_total    = 77954333
gpu_sim_cycle_parition_util = 38788
gpu_tot_sim_cycle_parition_util    = 3543379
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.6391 GB/Sec
L2_BW_total  =      12.0671 GB/Sec
gpu_total_sim_rate=58846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14478260
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120699, 116054, 116194, 120376, 120712, 116089, 116203, 120386, 33855, 32483, 32610, 22908, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 19751
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 669
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:740999	W0_Idle:3613904	W0_Scoreboard:169435321	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1839 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 9135916 
mrq_lat_table:534873 	85143 	55022 	129854 	152921 	110408 	60339 	25619 	1091 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	738167 	398771 	842 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1017004 	44480 	215 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	658879 	124025 	1723 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2996 	123 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.243523  6.871190  7.364893  7.201873  6.915433  6.995722  7.524405  7.348411  7.485366  7.356115  6.952219  6.688184  7.938895  7.655329  7.074522  7.003992 
dram[1]:  7.566017  7.533405  6.978395  6.968140  6.608095  6.438461  7.986702  7.669221  7.727960  7.904639  6.953462  6.760486  7.542411  7.165430  7.178936  6.933794 
dram[2]:  7.491081  7.131868  7.619798  7.573825  6.825688  6.775304  7.454094  7.151190  7.511628  7.185012  7.034483  6.710526  7.795848  7.599550  6.545541  6.338235 
dram[3]:  7.541711  7.687836  7.116597  7.025934  6.682635  6.500971  7.718509  7.337409  7.183626  7.224706  6.733186  6.629750  7.711187  7.243301  7.077002  6.650579 
dram[4]:  7.570519  7.369453  7.398472  7.183457  6.787190  6.452849  7.393757  7.280142  7.418380  7.199531  7.440244  7.154748  7.708096  7.670829  6.607280  6.384259 
dram[5]:  7.281998  7.047331  7.075897  7.076923  6.951323  6.584168  8.020861  7.834395  6.953568  7.079585  7.040369  6.887133  7.715428  7.486696  7.002030  6.720273 
dram[6]:  7.665570  7.284375  7.429494  7.500000  6.677189  6.522388  7.499391  7.423402  7.364946  7.292509  7.361882  7.216312  7.097744  7.086910  6.847425  6.485267 
dram[7]:  7.211340  7.067677  6.968687  6.839445  7.111714  6.702454  7.943226  7.771465  6.526998  6.300313  7.177957  7.072398  7.855952  7.475651  7.082412  6.811412 
dram[8]:  7.549676  7.197734  7.481040  7.620309  6.317476  6.266860  7.987030  7.702127  7.504975  7.207885  6.991062  7.375000  7.366071  7.239035  6.918468  6.679317 
dram[9]:  7.164494  6.921512  7.247899  7.052147  7.037879  6.792058  7.819568  7.720201  6.603279  6.498385  7.175660  6.941176  8.003636  7.694639  6.915832  6.799803 
dram[10]:  7.615795  7.536431  7.289335  7.349308  6.467197  6.452381  7.970207  8.039216  7.398284  7.126328  7.163953  6.943630  7.316360  6.992754  7.061475  6.738025 
average row locality = 1155271/161447 = 7.155729
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4665      4663      4627      4625      4437      4436      4087      4086      4138      4135      4135      4137      4548      4544      4685      4678 
dram[1]:      4666      4666      4562      4559      4514      4516      4081      4080      4136      4134      4150      4149      4550      4549      4681      4677 
dram[2]:      4739      4739      4553      4550      4516      4514      4083      4082      4137      4136      4144      4144      4551      4548      4622      4619 
dram[3]:      4742      4742      4554      4552      4516      4516      4080      4077      4142      4141      4143      4142      4547      4550      4616      4613 
dram[4]:      4739      4741      4556      4553      4452      4451      4159      4159      4135      4134      4137      4139      4552      4550      4621      4618 
dram[5]:      4673      4673      4616      4617      4451      4453      4152      4150      4140      4138      4140      4138      4543      4545      4620      4618 
dram[6]:      4666      4668      4619      4617      4439      4437      4157      4154      4135      4133      4139      4141      4475      4472      4694      4691 
dram[7]:      4670      4672      4616      4618      4439      4437      4156      4155      4094      4092      4213      4213      4466      4468      4695      4691 
dram[8]:      4666      4664      4622      4621      4414      4412      4158      4154      4084      4083      4218      4215      4467      4469      4691      4688 
dram[9]:      4743      4743      4617      4614      4410      4407      4154      4153      4092      4087      4211      4215      4470      4469      4625      4618 
dram[10]:      4736      4737      4620      4618      4413      4411      4153      4150      4087      4086      4172      4170      4545      4547      4615      4616 
total reads: 777271
bank skew: 4743/4077 = 1.16
chip skew: 70696/70626 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:       2394      1285      2321      1208      2384      1194      2586      1283      2516      1262      2493      1283      2400      1311      2418      1300
dram[1]:       2400      1288      2342      1234      2383      1174      2588      1286      2499      1262      2488      1280      2406      1311      2392      1301
dram[2]:       2398      1263      2350      1237      2367      1174      2594      1285      2500      1262      2461      1282      2418      1308      2402      1308
dram[3]:       2381      1260      2347      1237      2364      1173      2588      1287      2504      1261      2459      1291      2427      1310      2416      1310
dram[4]:       2387      1258      2348      1235      2366      1205      2575      1258      2534      1263      2461      1293      2396      1312      2418      1308
dram[5]:       2378      1267      2335      1202      2402      1207      2578      1259      2514      1262      2457      1292      2412      1314      2415      1311
dram[6]:       2394      1267      2320      1202      2413      1207      2580      1259      2496      1262      2463      1294      2434      1340      2416      1299
dram[7]:       2392      1269      2322      1201      2381      1209      2599      1258      2507      1292      2460      1268      2442      1345      2403      1298
dram[8]:       2381      1276      2339      1201      2388      1196      2604      1259      2530      1295      2451      1267      2443      1346      2402      1299
dram[9]:       2371      1256      2371      1200      2387      1198      2564      1259      2519      1279      2460      1267      2431      1342      2400      1322
dram[10]:       2378      1258      2344      1205      2386      1197      2575      1259      2516      1280      2454      1284      2426      1316      2437      1327
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6202521 n_act=14557 n_pre=14541 n_req=104976 n_rd=282504 n_write=137400 bw_util=0.1263
n_activity=1478998 dram_eff=0.5678
bk0: 18660a 6481001i bk1: 18652a 6485828i bk2: 18508a 6482918i bk3: 18500a 6487629i bk4: 17748a 6493759i bk5: 17744a 6496815i bk6: 16348a 6506460i bk7: 16344a 6508776i bk8: 16552a 6504276i bk9: 16540a 6505475i bk10: 16540a 6503009i bk11: 16548a 6508311i bk12: 18192a 6488460i bk13: 18176a 6489379i bk14: 18740a 6474613i bk15: 18712a 6478491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.518896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbc0c8df0d0 :  mf: uid=16067543, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9135916), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6202318 n_act=14571 n_pre=14555 n_req=105020 n_rd=282679 n_write=137400 bw_util=0.1263
n_activity=1478752 dram_eff=0.5682
bk0: 18664a 6480196i bk1: 18664a 6486909i bk2: 18248a 6484280i bk3: 18235a 6489517i bk4: 18056a 6490984i bk5: 18064a 6492945i bk6: 16324a 6506267i bk7: 16320a 6508773i bk8: 16544a 6503438i bk9: 16536a 6507021i bk10: 16600a 6504104i bk11: 16596a 6508898i bk12: 18200a 6487433i bk13: 18196a 6489781i bk14: 18724a 6477488i bk15: 18708a 6478369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.515771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6201929 n_act=14703 n_pre=14687 n_req=105051 n_rd=282708 n_write=137496 bw_util=0.1263
n_activity=1478502 dram_eff=0.5684
bk0: 18956a 6474937i bk1: 18956a 6481964i bk2: 18212a 6485623i bk3: 18200a 6491390i bk4: 18064a 6491612i bk5: 18056a 6493071i bk6: 16332a 6504590i bk7: 16328a 6507985i bk8: 16548a 6502549i bk9: 16544a 6504311i bk10: 16576a 6501871i bk11: 16576a 6509759i bk12: 18204a 6486961i bk13: 18192a 6492248i bk14: 18488a 6477560i bk15: 18476a 6477731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.511436
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6201903 n_act=14772 n_pre=14756 n_req=105023 n_rd=282692 n_write=137400 bw_util=0.1263
n_activity=1476881 dram_eff=0.5689
bk0: 18968a 6473972i bk1: 18968a 6484405i bk2: 18216a 6483965i bk3: 18208a 6488641i bk4: 18064a 6488676i bk5: 18064a 6493486i bk6: 16320a 6502648i bk7: 16308a 6507463i bk8: 16568a 6499525i bk9: 16564a 6503485i bk10: 16572a 6505062i bk11: 16568a 6508830i bk12: 18188a 6485436i bk13: 18200a 6486639i bk14: 18464a 6479117i bk15: 18452a 6481526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.520114
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6201911 n_act=14670 n_pre=14654 n_req=105072 n_rd=282784 n_write=137504 bw_util=0.1264
n_activity=1476242 dram_eff=0.5694
bk0: 18956a 6476209i bk1: 18964a 6484239i bk2: 18224a 6486569i bk3: 18212a 6489916i bk4: 17808a 6492539i bk5: 17804a 6496470i bk6: 16636a 6498633i bk7: 16636a 6506052i bk8: 16540a 6501957i bk9: 16536a 6501548i bk10: 16548a 6503994i bk11: 16556a 6510828i bk12: 18208a 6485208i bk13: 18200a 6490603i bk14: 18484a 6477096i bk15: 18472a 6480259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.514703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6202091 n_act=14690 n_pre=14674 n_req=105017 n_rd=282668 n_write=137400 bw_util=0.1263
n_activity=1478845 dram_eff=0.5681
bk0: 18692a 6478266i bk1: 18692a 6486206i bk2: 18464a 6486181i bk3: 18468a 6484542i bk4: 17804a 6494260i bk5: 17812a 6495692i bk6: 16608a 6502671i bk7: 16600a 6505821i bk8: 16560a 6502912i bk9: 16552a 6503569i bk10: 16560a 6506468i bk11: 16552a 6510863i bk12: 18172a 6488215i bk13: 18180a 6487404i bk14: 18480a 6481527i bk15: 18472a 6483282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.511599
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6202221 n_act=14685 n_pre=14669 n_req=104987 n_rd=282548 n_write=137400 bw_util=0.1263
n_activity=1475344 dram_eff=0.5693
bk0: 18664a 6478562i bk1: 18672a 6486024i bk2: 18476a 6483489i bk3: 18468a 6486620i bk4: 17756a 6490077i bk5: 17748a 6498454i bk6: 16628a 6500401i bk7: 16616a 6504964i bk8: 16540a 6501256i bk9: 16532a 6504918i bk10: 16556a 6503907i bk11: 16564a 6509492i bk12: 17900a 6488709i bk13: 17888a 6493592i bk14: 18776a 6477115i bk15: 18764a 6476665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.516346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6201523 n_act=14818 n_pre=14802 n_req=105095 n_rd=282780 n_write=137600 bw_util=0.1264
n_activity=1476152 dram_eff=0.5696
bk0: 18680a 6477459i bk1: 18688a 6487895i bk2: 18464a 6484494i bk3: 18472a 6485446i bk4: 17756a 6493364i bk5: 17748a 6494641i bk6: 16624a 6501509i bk7: 16620a 6505833i bk8: 16376a 6501902i bk9: 16368a 6505488i bk10: 16852a 6500942i bk11: 16852a 6505425i bk12: 17864a 6490320i bk13: 17872a 6493746i bk14: 18780a 6477986i bk15: 18764a 6478322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.513261
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6202379 n_act=14628 n_pre=14612 n_req=104976 n_rd=282504 n_write=137400 bw_util=0.1263
n_activity=1479050 dram_eff=0.5678
bk0: 18664a 6480245i bk1: 18656a 6486899i bk2: 18488a 6482668i bk3: 18484a 6488664i bk4: 17656a 6494626i bk5: 17648a 6497704i bk6: 16632a 6499014i bk7: 16616a 6505724i bk8: 16336a 6504629i bk9: 16332a 6507646i bk10: 16872a 6500330i bk11: 16860a 6506040i bk12: 17868a 6487726i bk13: 17876a 6494496i bk14: 18764a 6475271i bk15: 18752a 6478749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.514615
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc0c79ce70 :  mf: uid=16067544, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9135916), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6202159 n_act=14735 n_pre=14719 n_req=104978 n_rd=282510 n_write=137400 bw_util=0.1263
n_activity=1476997 dram_eff=0.5686
bk0: 18972a 6475428i bk1: 18972a 6483012i bk2: 18468a 6480815i bk3: 18454a 6486793i bk4: 17640a 6495853i bk5: 17628a 6497788i bk6: 16616a 6500083i bk7: 16612a 6505126i bk8: 16368a 6503310i bk9: 16348a 6506584i bk10: 16844a 6501704i bk11: 16860a 6505385i bk12: 17880a 6490894i bk13: 17876a 6493546i bk14: 18500a 6480149i bk15: 18472a 6483155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.511124
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6651523 n_nop=6201997 n_act=14619 n_pre=14603 n_req=105076 n_rd=282704 n_write=137600 bw_util=0.1264
n_activity=1478145 dram_eff=0.5687
bk0: 18944a 6477757i bk1: 18948a 6482881i bk2: 18480a 6482928i bk3: 18472a 6486686i bk4: 17652a 6493824i bk5: 17644a 6497012i bk6: 16612a 6501376i bk7: 16600a 6506779i bk8: 16348a 6506924i bk9: 16344a 6506830i bk10: 16688a 6503909i bk11: 16680a 6508013i bk12: 18180a 6484628i bk13: 18188a 6489230i bk14: 18460a 6481843i bk15: 18464a 6483508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.513802

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35322, Miss_rate = 0.668, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35304, Miss_rate = 0.668, Pending_hits = 1202, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35340, Miss_rate = 0.669, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35330, Miss_rate = 0.668, Pending_hits = 1209, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35345, Miss_rate = 0.668, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35332, Miss_rate = 0.668, Pending_hits = 1214, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35340, Miss_rate = 0.669, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35333, Miss_rate = 0.669, Pending_hits = 1190, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35351, Miss_rate = 0.668, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[9]: Access = 52903, Miss = 35345, Miss_rate = 0.668, Pending_hits = 1249, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35335, Miss_rate = 0.668, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35332, Miss_rate = 0.668, Pending_hits = 1234, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35324, Miss_rate = 0.669, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35313, Miss_rate = 0.668, Pending_hits = 1227, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35349, Miss_rate = 0.668, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35346, Miss_rate = 0.668, Pending_hits = 1209, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35320, Miss_rate = 0.668, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35306, Miss_rate = 0.668, Pending_hits = 1205, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35322, Miss_rate = 0.668, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35306, Miss_rate = 0.668, Pending_hits = 1198, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35341, Miss_rate = 0.668, Pending_hits = 341, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35335, Miss_rate = 0.668, Pending_hits = 1211, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 777271
L2_total_cache_miss_rate = 0.6683
L2_total_cache_pending_hits = 17091
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 364173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 403504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 373749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58576
	minimum = 6
	maximum = 66
Network latency average = 8.45956
	minimum = 6
	maximum = 63
Slowest packet = 2307330
Flit latency average = 6.93359
	minimum = 6
	maximum = 62
Slowest flit = 6359528
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239792
	minimum = 0.0189754 (at node 5)
	maximum = 0.0284631 (at node 0)
Accepted packet rate average = 0.0239792
	minimum = 0.0189754 (at node 5)
	maximum = 0.0284631 (at node 0)
Injected flit rate average = 0.0660902
	minimum = 0.043726 (at node 5)
	maximum = 0.0876067 (at node 42)
Accepted flit rate average= 0.0660902
	minimum = 0.0608451 (at node 5)
	maximum = 0.0912677 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58886 (25 samples)
	minimum = 6 (25 samples)
	maximum = 49.08 (25 samples)
Network latency average = 8.43514 (25 samples)
	minimum = 6 (25 samples)
	maximum = 46.32 (25 samples)
Flit latency average = 6.91211 (25 samples)
	minimum = 6 (25 samples)
	maximum = 42.88 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0220621 (25 samples)
	minimum = 0.0174584 (25 samples)
	maximum = 0.0261875 (25 samples)
Accepted packet rate average = 0.0220621 (25 samples)
	minimum = 0.0174584 (25 samples)
	maximum = 0.0261875 (25 samples)
Injected flit rate average = 0.0608065 (25 samples)
	minimum = 0.0402301 (25 samples)
	maximum = 0.0806038 (25 samples)
Accepted flit rate average = 0.0608065 (25 samples)
	minimum = 0.055981 (25 samples)
	maximum = 0.0839712 (25 samples)
Injected packet size average = 2.75615 (25 samples)
Accepted packet size average = 2.75615 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 24 min, 16 sec (12256 sec)
gpgpu_simulation_rate = 58846 (inst/sec)
gpgpu_simulation_rate = 745 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39103
gpu_sim_insn = 28848876
gpu_ipc =     737.7663
gpu_tot_sim_cycle = 9397170
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =      79.8188
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 12810
partiton_reqs_in_parallel = 860266
partiton_reqs_in_parallel_total    = 78807669
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4779
partiton_reqs_in_parallel_util = 860266
partiton_reqs_in_parallel_util_total    = 78807669
gpu_sim_cycle_parition_util = 39103
gpu_tot_sim_cycle_parition_util    = 3582167
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.7237 GB/Sec
L2_BW_total  =      12.2006 GB/Sec
gpu_total_sim_rate=60092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15057488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125526, 120691, 120841, 125194, 125539, 120727, 120850, 125206, 33855, 32483, 32610, 22908, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 19791
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 709
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:771289	W0_Idle:3629439	W0_Scoreboard:170575903	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1776 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 9397169 
mrq_lat_table:554162 	87671 	57078 	135399 	159938 	115944 	63416 	27177 	1109 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	767011 	416414 	859 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	30 	1061446 	46528 	228 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	685372 	128855 	1784 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3072 	125 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.164532  6.788049  7.358163  7.187438  6.807385  6.826827  7.391716  7.228009  7.376443  7.222851  6.916304  6.623309  7.825893  7.576216  6.961868  6.922201 
dram[1]:  7.497938  7.482510  6.872568  6.889756  6.553051  6.346364  7.898734  7.599269  7.675481  7.842752  6.843348  6.635796  7.375394  7.083838  7.155882  6.856203 
dram[2]:  7.434434  7.053181  7.562701  7.519190  6.706052  6.672084  7.309134  7.028153  7.418118  7.111359  7.025358  6.644421  7.708791  7.523605  6.438959  6.245645 
dram[3]:  7.437438  7.573904  7.057000  6.957594  6.598299  6.392857  7.683497  7.285047  7.125976  7.132812  6.663522  6.539094  7.595883  7.157143  7.012720  6.572477 
dram[4]:  7.509606  7.304818  7.337838  7.148936  6.741142  6.400000  7.313143  7.255102  7.415796  7.140940  7.428070  7.122197  7.626087  7.558190  6.472924  6.266608 
dram[5]:  7.130264  6.900474  7.011707  7.026393  6.854855  6.511407  7.920694  7.726723  6.893204  7.012074  6.936681  6.808146  7.599783  7.401267  6.928503  6.650278 
dram[6]:  7.639706  7.217262  7.284701  7.379877  6.635922  6.440151  7.412515  7.340987  7.364475  7.261661  7.319124  7.148481  7.012270  6.987768  6.764543  6.423684 
dram[7]:  7.065049  6.945611  6.897313  6.814218  7.090249  6.659844  7.847853  7.723430  6.418367  6.256716  7.104804  7.005382  7.738983  7.446739  6.984747  6.718349 
dram[8]:  7.451844  7.066083  7.347293  7.476091  6.222936  6.175774  7.889026  7.620977  7.458432  7.176000  6.870253  7.193370  7.279490  7.144943  6.869606  6.594594 
dram[9]:  7.097421  6.829963  7.216867  7.044117  6.945697  6.689043  7.694344  7.619785  6.544225  6.445128  7.118162  6.881607  7.931713  7.604884  6.847328  6.712547 
dram[10]:  7.506572  7.432433  7.155224  7.239678  6.362101  6.348315  7.931762  7.957659  7.358314  7.051627  7.039517  6.805732  7.225773  6.907389  6.998047  6.666977 
average row locality = 1201895/169915 = 7.073507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4854      4852      4819      4817      4624      4623      4244      4243      4308      4305      4309      4311      4724      4720      4872      4865 
dram[1]:      4855      4855      4751      4748      4704      4706      4238      4237      4306      4304      4324      4323      4726      4725      4868      4864 
dram[2]:      4931      4931      4742      4739      4706      4704      4240      4239      4307      4306      4318      4318      4727      4724      4807      4804 
dram[3]:      4934      4934      4743      4741      4706      4706      4237      4234      4312      4311      4316      4315      4723      4726      4801      4798 
dram[4]:      4931      4933      4745      4742      4639      4638      4319      4319      4305      4304      4310      4312      4728      4726      4806      4803 
dram[5]:      4862      4862      4808      4809      4638      4640      4312      4310      4310      4308      4313      4311      4719      4721      4805      4803 
dram[6]:      4855      4857      4811      4809      4625      4623      4317      4314      4305      4303      4312      4314      4648      4645      4882      4879 
dram[7]:      4859      4861      4808      4810      4625      4623      4316      4315      4262      4260      4389      4389      4639      4641      4883      4879 
dram[8]:      4855      4853      4814      4813      4599      4597      4318      4314      4252      4251      4394      4391      4640      4642      4879      4876 
dram[9]:      4935      4935      4809      4806      4595      4592      4314      4313      4261      4256      4387      4391      4643      4642      4810      4803 
dram[10]:      4928      4929      4812      4810      4598      4596      4313      4310      4256      4255      4346      4344      4721      4723      4800      4801 
total reads: 808775
bank skew: 4935/4234 = 1.17
chip skew: 73560/73488 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:       2310      1244      2237      1169      2295      1153      2497      1243      2426      1222      2403      1241      2321      1271      2335      1259
dram[1]:       2316      1247      2257      1194      2294      1134      2500      1246      2410      1221      2399      1238      2327      1271      2309      1260
dram[2]:       2314      1223      2265      1197      2279      1134      2505      1245      2411      1221      2373      1240      2338      1268      2319      1267
dram[3]:       2298      1220      2263      1196      2276      1134      2500      1247      2415      1221      2371      1249      2347      1271      2333      1269
dram[4]:       2303      1218      2263      1195      2279      1165      2486      1219      2443      1222      2373      1251      2317      1272      2334      1266
dram[5]:       2295      1226      2250      1162      2313      1166      2490      1220      2424      1222      2369      1249      2332      1275      2332      1270
dram[6]:       2310      1226      2236      1163      2324      1167      2491      1220      2407      1221      2375      1252      2354      1300      2333      1258
dram[7]:       2308      1229      2238      1162      2292      1168      2510      1219      2418      1250      2372      1227      2361      1304      2320      1257
dram[8]:       2298      1235      2254      1162      2300      1156      2514      1220      2439      1253      2364      1226      2363      1306      2318      1258
dram[9]:       2288      1216      2285      1161      2298      1158      2476      1220      2429      1237      2373      1226      2351      1301      2317      1280
dram[10]:       2295      1218      2259      1165      2297      1157      2487      1220      2426      1239      2367      1242      2346      1277      2352      1285
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256620 n_act=15335 n_pre=15319 n_req=109214 n_rd=293960 n_write=142896 bw_util=0.1299
n_activity=1538200 dram_eff=0.568
bk0: 19416a 6546549i bk1: 19408a 6551445i bk2: 19276a 6548263i bk3: 19268a 6553091i bk4: 18496a 6559491i bk5: 18492a 6562274i bk6: 16976a 6572975i bk7: 16972a 6575194i bk8: 17232a 6570229i bk9: 17220a 6571671i bk10: 17236a 6569425i bk11: 17244a 6574725i bk12: 18896a 6554154i bk13: 18880a 6555647i bk14: 19488a 6540084i bk15: 19460a 6544126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.539759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fbc0d063680 :  mf: uid=16710188, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9397169), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256446 n_act=15335 n_pre=15319 n_req=109258 n_rd=294134 n_write=142896 bw_util=0.13
n_activity=1538265 dram_eff=0.5682
bk0: 19420a 6545393i bk1: 19420a 6553246i bk2: 19004a 6549547i bk3: 18992a 6555197i bk4: 18816a 6556108i bk5: 18822a 6558543i bk6: 16952a 6572417i bk7: 16948a 6575541i bk8: 17224a 6569971i bk9: 17216a 6573716i bk10: 17296a 6570684i bk11: 17292a 6575450i bk12: 18904a 6553241i bk13: 18900a 6555832i bk14: 19472a 6542979i bk15: 19456a 6543484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.535291
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256012 n_act=15481 n_pre=15465 n_req=109293 n_rd=294172 n_write=143000 bw_util=0.13
n_activity=1538251 dram_eff=0.5684
bk0: 19724a 6540400i bk1: 19724a 6547568i bk2: 18968a 6550670i bk3: 18956a 6557102i bk4: 18824a 6557138i bk5: 18816a 6558947i bk6: 16960a 6571155i bk7: 16956a 6574654i bk8: 17228a 6568894i bk9: 17224a 6570527i bk10: 17272a 6568256i bk11: 17272a 6576265i bk12: 18908a 6553118i bk13: 18896a 6558490i bk14: 19228a 6542652i bk15: 19216a 6543009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.531744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fbc0d08ef80 :  mf: uid=16710187, sid09:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (9397169), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256010 n_act=15546 n_pre=15530 n_req=109261 n_rd=294148 n_write=142896 bw_util=0.13
n_activity=1536288 dram_eff=0.569
bk0: 19736a 6539169i bk1: 19736a 6549867i bk2: 18972a 6549358i bk3: 18964a 6554390i bk4: 18824a 6553918i bk5: 18824a 6559100i bk6: 16948a 6569150i bk7: 16936a 6574154i bk8: 17248a 6565852i bk9: 17244a 6569739i bk10: 17264a 6571665i bk11: 17260a 6575105i bk12: 18892a 6551174i bk13: 18904a 6552796i bk14: 19204a 6544315i bk15: 19192a 6546901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.540948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256106 n_act=15400 n_pre=15384 n_req=109310 n_rd=294240 n_write=143000 bw_util=0.1301
n_activity=1535315 dram_eff=0.5696
bk0: 19724a 6541550i bk1: 19732a 6549523i bk2: 18980a 6551364i bk3: 18968a 6555421i bk4: 18556a 6558587i bk5: 18552a 6562407i bk6: 17276a 6565004i bk7: 17276a 6572822i bk8: 17220a 6568131i bk9: 17216a 6568126i bk10: 17240a 6570628i bk11: 17248a 6577415i bk12: 18912a 6551564i bk13: 18904a 6556935i bk14: 19224a 6542247i bk15: 19212a 6545377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.534493
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256170 n_act=15478 n_pre=15462 n_req=109255 n_rd=294124 n_write=142896 bw_util=0.13
n_activity=1537788 dram_eff=0.5684
bk0: 19448a 6543541i bk1: 19448a 6551371i bk2: 19232a 6551283i bk3: 19236a 6549684i bk4: 18552a 6559825i bk5: 18560a 6561314i bk6: 17248a 6568697i bk7: 17240a 6572797i bk8: 17240a 6569335i bk9: 17232a 6570391i bk10: 17252a 6573359i bk11: 17244a 6577436i bk12: 18876a 6554403i bk13: 18884a 6553508i bk14: 19220a 6546928i bk15: 19212a 6548719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.531852
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256392 n_act=15431 n_pre=15415 n_req=109223 n_rd=293996 n_write=142896 bw_util=0.1299
n_activity=1534091 dram_eff=0.5696
bk0: 19420a 6543610i bk1: 19428a 6551524i bk2: 19244a 6548187i bk3: 19236a 6552013i bk4: 18500a 6555641i bk5: 18492a 6564123i bk6: 17268a 6566994i bk7: 17256a 6571518i bk8: 17220a 6567749i bk9: 17212a 6571535i bk10: 17248a 6570370i bk11: 17256a 6576071i bk12: 18592a 6554737i bk13: 18580a 6559869i bk14: 19528a 6542006i bk15: 19516a 6541539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.537437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6255642 n_act=15582 n_pre=15566 n_req=109335 n_rd=294236 n_write=143104 bw_util=0.1301
n_activity=1535277 dram_eff=0.5697
bk0: 19436a 6542876i bk1: 19444a 6553200i bk2: 19232a 6549444i bk3: 19240a 6550658i bk4: 18500a 6559385i bk5: 18492a 6560677i bk6: 17264a 6567478i bk7: 17260a 6572742i bk8: 17048a 6567990i bk9: 17040a 6572060i bk10: 17556a 6567465i bk11: 17556a 6572114i bk12: 18556a 6556504i bk13: 18564a 6560138i bk14: 19532a 6543373i bk15: 19516a 6543575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.533195
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256438 n_act=15430 n_pre=15414 n_req=109212 n_rd=293952 n_write=142896 bw_util=0.1299
n_activity=1538064 dram_eff=0.568
bk0: 19420a 6545344i bk1: 19412a 6552598i bk2: 19256a 6548009i bk3: 19252a 6554259i bk4: 18396a 6559999i bk5: 18388a 6563263i bk6: 17272a 6565391i bk7: 17256a 6571963i bk8: 17008a 6570848i bk9: 17004a 6574253i bk10: 17576a 6566105i bk11: 17564a 6572307i bk12: 18560a 6553883i bk13: 18568a 6561004i bk14: 19516a 6540806i bk15: 19504a 6544268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.535619
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256308 n_act=15487 n_pre=15471 n_req=109216 n_rd=293968 n_write=142896 bw_util=0.1299
n_activity=1535968 dram_eff=0.5688
bk0: 19740a 6540853i bk1: 19740a 6548140i bk2: 19236a 6545392i bk3: 19224a 6551841i bk4: 18380a 6561621i bk5: 18368a 6563491i bk6: 17256a 6566529i bk7: 17252a 6571800i bk8: 17044a 6569592i bk9: 17024a 6573365i bk10: 17548a 6568121i bk11: 17564a 6571783i bk12: 18572a 6556951i bk13: 18568a 6559841i bk14: 19240a 6545878i bk15: 19212a 6548548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.53236
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6724130 n_nop=6256052 n_act=15411 n_pre=15395 n_req=109318 n_rd=294168 n_write=143104 bw_util=0.1301
n_activity=1537534 dram_eff=0.5688
bk0: 19712a 6542879i bk1: 19716a 6548559i bk2: 19248a 6548112i bk3: 19240a 6552241i bk4: 18392a 6559355i bk5: 18384a 6562823i bk6: 17252a 6568088i bk7: 17240a 6573528i bk8: 17024a 6573517i bk9: 17020a 6573759i bk10: 17384a 6570286i bk11: 17376a 6574547i bk12: 18884a 6550718i bk13: 18892a 6555433i bk14: 19200a 6547747i bk15: 19204a 6549002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.532782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 36754, Miss_rate = 0.668, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 36736, Miss_rate = 0.669, Pending_hits = 1206, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 36772, Miss_rate = 0.669, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 36762, Miss_rate = 0.669, Pending_hits = 1215, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 36778, Miss_rate = 0.669, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 36765, Miss_rate = 0.669, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 36772, Miss_rate = 0.669, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 36765, Miss_rate = 0.669, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 36783, Miss_rate = 0.669, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[9]: Access = 55018, Miss = 36777, Miss_rate = 0.668, Pending_hits = 1254, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 36767, Miss_rate = 0.669, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 36764, Miss_rate = 0.669, Pending_hits = 1238, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 36755, Miss_rate = 0.669, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 36744, Miss_rate = 0.668, Pending_hits = 1231, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 36781, Miss_rate = 0.668, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 36778, Miss_rate = 0.668, Pending_hits = 1214, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 36751, Miss_rate = 0.668, Pending_hits = 332, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 36737, Miss_rate = 0.669, Pending_hits = 1210, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 36754, Miss_rate = 0.669, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 36738, Miss_rate = 0.668, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 36774, Miss_rate = 0.668, Pending_hits = 347, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 36768, Miss_rate = 0.668, Pending_hits = 1217, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 808775
L2_total_cache_miss_rate = 0.6686
L2_total_cache_pending_hits = 17195
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 379069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 419888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53479
	minimum = 6
	maximum = 48
Network latency average = 8.40948
	minimum = 6
	maximum = 46
Slowest packet = 2326966
Flit latency average = 6.87638
	minimum = 6
	maximum = 42
Slowest flit = 6413310
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023786
	minimum = 0.0188226 (at node 0)
	maximum = 0.0282338 (at node 7)
Accepted packet rate average = 0.023786
	minimum = 0.0188226 (at node 0)
	maximum = 0.0282338 (at node 7)
Injected flit rate average = 0.0655578
	minimum = 0.0433737 (at node 0)
	maximum = 0.0869009 (at node 42)
Accepted flit rate average= 0.0655578
	minimum = 0.060355 (at node 0)
	maximum = 0.0905325 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58678 (26 samples)
	minimum = 6 (26 samples)
	maximum = 49.0385 (26 samples)
Network latency average = 8.43416 (26 samples)
	minimum = 6 (26 samples)
	maximum = 46.3077 (26 samples)
Flit latency average = 6.91074 (26 samples)
	minimum = 6 (26 samples)
	maximum = 42.8462 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0221284 (26 samples)
	minimum = 0.0175109 (26 samples)
	maximum = 0.0262662 (26 samples)
Accepted packet rate average = 0.0221284 (26 samples)
	minimum = 0.0175109 (26 samples)
	maximum = 0.0262662 (26 samples)
Injected flit rate average = 0.0609892 (26 samples)
	minimum = 0.040351 (26 samples)
	maximum = 0.080846 (26 samples)
Accepted flit rate average = 0.0609892 (26 samples)
	minimum = 0.0561492 (26 samples)
	maximum = 0.0842235 (26 samples)
Injected packet size average = 2.75615 (26 samples)
Accepted packet size average = 2.75615 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 28 min, 2 sec (12482 sec)
gpgpu_simulation_rate = 60092 (inst/sec)
gpgpu_simulation_rate = 752 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38979
gpu_sim_insn = 28848876
gpu_ipc =     740.1133
gpu_tot_sim_cycle = 9658299
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =      80.6477
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 13305
partiton_reqs_in_parallel = 857538
partiton_reqs_in_parallel_total    = 79667935
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3374
partiton_reqs_in_parallel_util = 857538
partiton_reqs_in_parallel_util_total    = 79667935
gpu_sim_cycle_parition_util = 38979
gpu_tot_sim_cycle_parition_util    = 3621270
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.0823 GB/Sec
L2_BW_total  =      12.3272 GB/Sec
gpu_total_sim_rate=61255

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15636716
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130353, 125329, 125488, 130013, 130366, 125371, 125497, 130014, 33855, 32483, 32610, 22908, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 19828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:801621	W0_Idle:3644946	W0_Scoreboard:171700414	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1719 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 9658298 
mrq_lat_table:575606 	91614 	59676 	139770 	165365 	120556 	66339 	28383 	1209 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	799939 	429956 	893 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1105761 	48707 	237 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	711651 	133891 	1853 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3147 	127 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.355404  6.973223  7.528169  7.355949  6.980257  7.000000  7.571095  7.405929  7.564424  7.408938  7.086910  6.790339  8.039647  7.769968  7.127699  7.087851 
dram[1]:  7.693483  7.677845  7.035509  7.039385  6.723978  6.513951  8.102372  7.799279  7.848521  8.016929  7.013771  6.803700  7.566839  7.271913  7.323359  7.021297 
dram[2]:  7.631058  7.244132  7.731785  7.688025  6.879278  6.844844  7.505202  7.204217  7.606651  7.295929  7.198041  6.812564  7.920825  7.716702  6.597345  6.402062 
dram[3]:  7.634026  7.772407  7.221893  7.107767  6.769878  6.561197  7.884569  7.480969  7.278509  7.285401  6.832298  6.706301  7.789754  7.346076  7.162500  6.720217 
dram[4]:  7.707293  7.499514  7.505123  7.314685  6.914313  6.567993  7.494370  7.435754  7.586957  7.309813  7.605536  7.296460  7.836910  7.768085  6.643494  6.434370 
dram[5]:  7.320426  7.087160  7.177094  7.191900  7.029703  6.681091  8.127139  7.930788  7.044586  7.164147  7.108836  6.978836  7.793803  7.593132  7.077873  6.798357 
dram[6]:  7.837137  7.408823  7.452548  7.548583  6.807877  6.609142  7.612128  7.539682  7.535227  7.414989  7.495454  7.322975  7.197581  7.172864  6.940747  6.595321 
dram[7]:  7.254319  7.133019  7.061553  6.977549  7.268718  6.832208  8.053268  7.927294  6.564824  6.401961  7.281250  7.180659  7.932147  7.637045  7.150235  6.881555 
dram[8]:  7.646761  7.255524  7.515609  7.645492  6.387829  6.339946  8.094891  7.823529  7.610269  7.326966  7.043750  7.370774  7.468063  7.331963  7.047222  6.768683 
dram[9]:  7.288952  7.017273  7.384159  7.209865  7.121581  6.861328  7.897862  7.822353  6.690574  6.590909  7.294816  7.055324  8.126424  7.796721  6.996248  6.873616 
dram[10]:  7.704296  7.629080  7.336283  7.407150  6.529248  6.515292  8.138310  8.164619  7.491389  7.200883  7.213434  6.976939  7.415650  7.093295  7.161539  6.840220 
average row locality = 1248519/172201 = 7.250359
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5043      5041      5003      5001      4797      4796      4417      4416      4474      4471      4471      4473      4916      4912      5064      5057 
dram[1]:      5044      5044      4932      4929      4880      4882      4411      4410      4472      4470      4487      4486      4918      4917      5060      5056 
dram[2]:      5123      5123      4923      4920      4882      4880      4413      4412      4473      4472      4481      4481      4919      4916      4996      4993 
dram[3]:      5126      5126      4924      4922      4882      4882      4410      4407      4478      4477      4479      4478      4915      4918      4990      4987 
dram[4]:      5123      5125      4926      4923      4813      4812      4495      4495      4471      4470      4473      4475      4920      4918      4995      4992 
dram[5]:      5051      5051      4991      4992      4812      4814      4488      4486      4476      4474      4476      4474      4911      4913      4994      4992 
dram[6]:      5044      5046      4994      4992      4799      4797      4493      4490      4471      4469      4475      4477      4837      4834      5074      5071 
dram[7]:      5048      5050      4991      4993      4799      4797      4492      4491      4426      4424      4555      4555      4828      4830      5075      5071 
dram[8]:      5044      5042      4997      4996      4772      4770      4494      4490      4416      4415      4560      4557      4829      4831      5071      5068 
dram[9]:      5127      5127      4992      4989      4768      4765      4490      4489      4424      4419      4553      4557      4832      4831      4999      4992 
dram[10]:      5120      5121      4995      4993      4771      4769      4489      4486      4419      4418      4510      4508      4913      4915      4989      4990 
total reads: 840279
bank skew: 5127/4407 = 1.16
chip skew: 76426/76352 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:       2232      1206      2164      1134      2222      1121      2410      1203      2344      1184      2323      1203      2238      1229      2255      1220
dram[1]:       2238      1208      2183      1159      2221      1102      2412      1207      2329      1184      2319      1201      2244      1230      2230      1220
dram[2]:       2236      1185      2191      1161      2206      1102      2418      1206      2329      1184      2294      1202      2254      1227      2239      1227
dram[3]:       2220      1182      2189      1160      2204      1102      2412      1208      2333      1184      2292      1211      2263      1229      2253      1229
dram[4]:       2226      1181      2189      1159      2206      1131      2399      1180      2361      1185      2294      1213      2235      1231      2254      1226
dram[5]:       2218      1188      2177      1129      2239      1133      2402      1181      2343      1185      2289      1211      2249      1233      2252      1230
dram[6]:       2232      1189      2163      1129      2250      1133      2404      1181      2326      1184      2296      1214      2270      1257      2253      1218
dram[7]:       2230      1191      2165      1128      2219      1135      2422      1181      2337      1212      2293      1189      2276      1261      2240      1218
dram[8]:       2220      1197      2181      1128      2226      1123      2426      1181      2357      1214      2285      1189      2278      1262      2239      1218
dram[9]:       2211      1179      2211      1127      2224      1125      2389      1181      2348      1199      2293      1189      2267      1258      2238      1240
dram[10]:       2217      1181      2186      1131      2224      1124      2399      1182      2345      1201      2288      1204      2262      1235      2271      1244
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311645 n_act=15539 n_pre=15523 n_req=113450 n_rd=305408 n_write=148392 bw_util=0.1335
n_activity=1593994 dram_eff=0.5694
bk0: 20172a 6612170i bk1: 20164a 6617860i bk2: 20012a 6614141i bk3: 20004a 6619261i bk4: 19188a 6626380i bk5: 19184a 6629013i bk6: 17668a 6639542i bk7: 17664a 6641980i bk8: 17896a 6637243i bk9: 17884a 6638352i bk10: 17884a 6636512i bk11: 17892a 6641862i bk12: 19664a 6619810i bk13: 19648a 6621549i bk14: 20256a 6605352i bk15: 20228a 6609662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.557132
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbc3d2545b0 :  mf: uid=17352832, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9658298), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311455 n_act=15543 n_pre=15527 n_req=113496 n_rd=305590 n_write=148392 bw_util=0.1336
n_activity=1594194 dram_eff=0.5695
bk0: 20176a 6610942i bk1: 20176a 6619577i bk2: 19728a 6615665i bk3: 19714a 6621618i bk4: 19520a 6622593i bk5: 19528a 6625189i bk6: 17644a 6639026i bk7: 17640a 6642272i bk8: 17888a 6636631i bk9: 17880a 6640446i bk10: 17948a 6638063i bk11: 17944a 6642549i bk12: 19672a 6618582i bk13: 19668a 6621571i bk14: 20240a 6608260i bk15: 20224a 6609404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.55169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311033 n_act=15683 n_pre=15667 n_req=113531 n_rd=305628 n_write=148496 bw_util=0.1336
n_activity=1594274 dram_eff=0.5697
bk0: 20492a 6606109i bk1: 20492a 6613438i bk2: 19692a 6616599i bk3: 19680a 6623471i bk4: 19528a 6623822i bk5: 19520a 6625265i bk6: 17652a 6637477i bk7: 17648a 6641510i bk8: 17892a 6635467i bk9: 17888a 6637063i bk10: 17924a 6635125i bk11: 17924a 6643470i bk12: 19676a 6618799i bk13: 19664a 6624856i bk14: 19984a 6608193i bk15: 19972a 6608616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.548166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311003 n_act=15762 n_pre=15746 n_req=113499 n_rd=305604 n_write=148392 bw_util=0.1336
n_activity=1592530 dram_eff=0.5702
bk0: 20504a 6604533i bk1: 20504a 6616021i bk2: 19696a 6615324i bk3: 19688a 6620692i bk4: 19528a 6620273i bk5: 19528a 6625687i bk6: 17640a 6635578i bk7: 17628a 6640908i bk8: 17912a 6632119i bk9: 17908a 6636261i bk10: 17916a 6639170i bk11: 17912a 6642587i bk12: 19660a 6616747i bk13: 19672a 6618320i bk14: 19960a 6609623i bk15: 19948a 6612885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.557048
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311111 n_act=15602 n_pre=15586 n_req=113552 n_rd=305704 n_write=148504 bw_util=0.1337
n_activity=1590986 dram_eff=0.571
bk0: 20492a 6607075i bk1: 20500a 6615698i bk2: 19704a 6617455i bk3: 19692a 6621642i bk4: 19252a 6625421i bk5: 19248a 6629238i bk6: 17980a 6631200i bk7: 17980a 6639442i bk8: 17884a 6634901i bk9: 17880a 6634813i bk10: 17892a 6637218i bk11: 17900a 6644534i bk12: 19680a 6617196i bk13: 19672a 6622724i bk14: 19980a 6608107i bk15: 19968a 6610946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.550284
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fbc0d721eb0 :  mf: uid=17352830, sid15:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (9658298), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311167 n_act=15692 n_pre=15676 n_req=113493 n_rd=305580 n_write=148392 bw_util=0.1336
n_activity=1594029 dram_eff=0.5696
bk0: 20204a 6609431i bk1: 20204a 6617681i bk2: 19964a 6617566i bk3: 19968a 6615819i bk4: 19248a 6626518i bk5: 19256a 6628280i bk6: 17952a 6635551i bk7: 17944a 6639773i bk8: 17904a 6635699i bk9: 17896a 6637032i bk10: 17904a 6640196i bk11: 17896a 6644310i bk12: 19644a 6620161i bk13: 19652a 6619167i bk14: 19976a 6612389i bk15: 19968a 6614715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.548376
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311409 n_act=15635 n_pre=15619 n_req=113461 n_rd=305452 n_write=148392 bw_util=0.1336
n_activity=1589706 dram_eff=0.571
bk0: 20176a 6609355i bk1: 20184a 6617419i bk2: 19976a 6613790i bk3: 19968a 6618167i bk4: 19196a 6622261i bk5: 19188a 6631093i bk6: 17972a 6633427i bk7: 17960a 6638586i bk8: 17884a 6634041i bk9: 17876a 6638188i bk10: 17900a 6636831i bk11: 17908a 6642808i bk12: 19348a 6620678i bk13: 19336a 6626204i bk14: 20296a 6607717i bk15: 20284a 6606677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.553863
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fbc0d786340 :  mf: uid=17352831, sid15:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9658294), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6310631 n_act=15792 n_pre=15776 n_req=113577 n_rd=305700 n_write=148608 bw_util=0.1337
n_activity=1591483 dram_eff=0.5709
bk0: 20192a 6608663i bk1: 20200a 6619529i bk2: 19964a 6615805i bk3: 19972a 6616739i bk4: 19196a 6626020i bk5: 19188a 6627566i bk6: 17968a 6633822i bk7: 17964a 6639655i bk8: 17704a 6634729i bk9: 17696a 6638972i bk10: 18220a 6633896i bk11: 18220a 6638792i bk12: 19312a 6622297i bk13: 19320a 6626211i bk14: 20300a 6608578i bk15: 20284a 6609236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.549502
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311451 n_act=15636 n_pre=15620 n_req=113450 n_rd=305408 n_write=148392 bw_util=0.1335
n_activity=1594141 dram_eff=0.5693
bk0: 20176a 6611075i bk1: 20168a 6618802i bk2: 19988a 6613984i bk3: 19984a 6620702i bk4: 19088a 6627035i bk5: 19080a 6630242i bk6: 17976a 6631606i bk7: 17960a 6638654i bk8: 17664a 6637406i bk9: 17660a 6641167i bk10: 18240a 6633014i bk11: 18228a 6639372i bk12: 19316a 6619585i bk13: 19324a 6627275i bk14: 20284a 6606106i bk15: 20272a 6609395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.551874
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311317 n_act=15699 n_pre=15683 n_req=113452 n_rd=305416 n_write=148392 bw_util=0.1335
n_activity=1592075 dram_eff=0.5701
bk0: 20508a 6606684i bk1: 20508a 6614312i bk2: 19968a 6611518i bk3: 19956a 6617995i bk4: 19072a 6628229i bk5: 19060a 6629992i bk6: 17960a 6632914i bk7: 17956a 6638742i bk8: 17696a 6636576i bk9: 17676a 6640407i bk10: 18212a 6634777i bk11: 18228a 6638863i bk12: 19328a 6623093i bk13: 19324a 6625955i bk14: 19996a 6611322i bk15: 19968a 6614660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.549
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6796507 n_nop=6311053 n_act=15619 n_pre=15603 n_req=113558 n_rd=305624 n_write=148608 bw_util=0.1337
n_activity=1593709 dram_eff=0.57
bk0: 20480a 6608884i bk1: 20484a 6614271i bk2: 19980a 6614185i bk3: 19972a 6618547i bk4: 19084a 6626387i bk5: 19076a 6629819i bk6: 17956a 6634506i bk7: 17944a 6639977i bk8: 17676a 6639934i bk9: 17672a 6640743i bk10: 18040a 6637350i bk11: 18032a 6641617i bk12: 19652a 6615925i bk13: 19660a 6621388i bk14: 19956a 6613596i bk15: 19960a 6614856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.548628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38185, Miss_rate = 0.669, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38167, Miss_rate = 0.669, Pending_hits = 1210, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38204, Miss_rate = 0.669, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38194, Miss_rate = 0.669, Pending_hits = 1218, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38210, Miss_rate = 0.669, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38197, Miss_rate = 0.669, Pending_hits = 1224, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38204, Miss_rate = 0.670, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38197, Miss_rate = 0.670, Pending_hits = 1199, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38216, Miss_rate = 0.669, Pending_hits = 374, Reservation_fails = 0
L2_cache_bank[9]: Access = 57133, Miss = 38210, Miss_rate = 0.669, Pending_hits = 1256, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38199, Miss_rate = 0.669, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38196, Miss_rate = 0.669, Pending_hits = 1242, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38187, Miss_rate = 0.669, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38176, Miss_rate = 0.669, Pending_hits = 1235, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38214, Miss_rate = 0.669, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38211, Miss_rate = 0.668, Pending_hits = 1216, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38183, Miss_rate = 0.669, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38169, Miss_rate = 0.669, Pending_hits = 1212, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38185, Miss_rate = 0.669, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38169, Miss_rate = 0.669, Pending_hits = 1206, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38206, Miss_rate = 0.668, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38200, Miss_rate = 0.668, Pending_hits = 1221, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 840279
L2_total_cache_miss_rate = 0.6690
L2_total_cache_pending_hits = 17266
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 393998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 436272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 403989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56521
	minimum = 6
	maximum = 50
Network latency average = 8.43815
	minimum = 6
	maximum = 45
Slowest packet = 2421114
Flit latency average = 6.91021
	minimum = 6
	maximum = 41
Slowest flit = 6673306
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238617
	minimum = 0.0188824 (at node 0)
	maximum = 0.0283237 (at node 15)
Accepted packet rate average = 0.0238617
	minimum = 0.0188824 (at node 0)
	maximum = 0.0283237 (at node 15)
Injected flit rate average = 0.0657663
	minimum = 0.0435117 (at node 0)
	maximum = 0.0871774 (at node 42)
Accepted flit rate average= 0.0657663
	minimum = 0.060547 (at node 0)
	maximum = 0.0908205 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58599 (27 samples)
	minimum = 6 (27 samples)
	maximum = 49.0741 (27 samples)
Network latency average = 8.4343 (27 samples)
	minimum = 6 (27 samples)
	maximum = 46.2593 (27 samples)
Flit latency average = 6.91072 (27 samples)
	minimum = 6 (27 samples)
	maximum = 42.7778 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0221926 (27 samples)
	minimum = 0.0175617 (27 samples)
	maximum = 0.0263424 (27 samples)
Accepted packet rate average = 0.0221926 (27 samples)
	minimum = 0.0175617 (27 samples)
	maximum = 0.0263424 (27 samples)
Injected flit rate average = 0.0611661 (27 samples)
	minimum = 0.040468 (27 samples)
	maximum = 0.0810805 (27 samples)
Accepted flit rate average = 0.0611661 (27 samples)
	minimum = 0.0563121 (27 samples)
	maximum = 0.0844678 (27 samples)
Injected packet size average = 2.75615 (27 samples)
Accepted packet size average = 2.75615 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 31 min, 56 sec (12716 sec)
gpgpu_simulation_rate = 61255 (inst/sec)
gpgpu_simulation_rate = 759 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39167
gpu_sim_insn = 28848876
gpu_ipc =     736.5608
gpu_tot_sim_cycle = 9919616
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =      81.4314
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 13616
partiton_reqs_in_parallel = 861674
partiton_reqs_in_parallel_total    = 80525473
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2047
partiton_reqs_in_parallel_util = 861674
partiton_reqs_in_parallel_util_total    = 80525473
gpu_sim_cycle_parition_util = 39167
gpu_tot_sim_cycle_parition_util    = 3660249
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.5395 GB/Sec
L2_BW_total  =      12.4468 GB/Sec
gpu_total_sim_rate=62419

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135179, 129962, 130134, 134823, 135195, 129999, 130144, 134834, 38691, 37125, 37270, 24107, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 19858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 776
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:831558	W0_Idle:3660416	W0_Scoreboard:172841351	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1665 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 9919615 
mrq_lat_table:594795 	94094 	61708 	145419 	172544 	126064 	69581 	29694 	1243 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	828517 	447867 	908 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1150125 	50834 	247 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	738125 	138754 	1900 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3223 	129 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.275766  6.902203  7.457774  7.308561  6.849953  6.881086  7.428256  7.274595  7.426105  7.296925  7.018424  6.724510  7.928647  7.628283  7.044763  6.994662 
dram[1]:  7.593992  7.608738  6.883363  6.911898  6.643109  6.434559  8.014303  7.674657  7.741282  7.935410  6.921450  6.671844  7.483168  7.176638  7.242173  6.944346 
dram[2]:  7.600190  7.216411  7.673058  7.616232  6.752244  6.744395  7.415656  7.116402  7.530634  7.206283  7.108696  6.719178  7.816960  7.624621  6.494958  6.250809 
dram[3]:  7.588625  7.675935  7.147556  7.026802  6.686222  6.445587  7.790267  7.376509  7.189979  7.196447  6.735497  6.630203  7.709184  7.260326  7.098346  6.632302 
dram[4]:  7.658373  7.474323  7.443249  7.235014  6.764436  6.478490  7.366453  7.311771  7.512009  7.249737  7.487965  7.168586  7.706422  7.626640  6.505051  6.290717 
dram[5]:  7.202939  6.960071  7.086002  7.086917  6.961321  6.607878  8.046729  7.842824  6.941532  7.053279  7.051493  6.900202  7.681587  7.478218  6.992760  6.717391 
dram[6]:  7.805777  7.353659  7.344076  7.462428  6.713765  6.504417  7.525109  7.440605  7.463124  7.318085  7.369214  7.178197  7.058262  7.062141  6.822818  6.510726 
dram[7]:  7.141166  7.015206  6.977478  6.874002  7.143550  6.736505  7.976852  7.804077  6.449096  6.309125  7.222451  7.156123  7.852128  7.556807  7.068039  6.802586 
dram[8]:  7.564672  7.142206  7.388942  7.509690  6.295435  6.261354  7.960739  7.724215  7.545150  7.229701  6.941642  7.261905  7.382000  7.210938  6.958554  6.707483 
dram[9]:  7.168308  6.890706  7.280075  7.064781  7.030799  6.773655  7.794117  7.671492  6.566861  6.499040  7.280374  7.036108  7.949408  7.628099  6.879004  6.764448 
dram[10]:  7.626311  7.540999  7.221808  7.315392  6.427441  6.391951  8.038507  8.044393  7.401093  7.112395  7.123711  6.887338  7.311713  7.021376  7.110497  6.780509 
average row locality = 1295143/181041 = 7.153866
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5232      5230      5195      5193      4984      4983      4574      4573      4644      4641      4645      4647      5092      5088      5251      5244 
dram[1]:      5233      5233      5121      5118      5070      5072      4568      4567      4642      4640      4661      4660      5094      5093      5247      5243 
dram[2]:      5315      5315      5112      5109      5072      5070      4570      4569      4643      4642      4655      4655      5095      5092      5181      5178 
dram[3]:      5318      5318      5113      5111      5072      5072      4567      4564      4648      4647      4652      4651      5091      5094      5175      5172 
dram[4]:      5315      5317      5115      5112      5000      4999      4655      4655      4641      4640      4646      4648      5096      5094      5180      5177 
dram[5]:      5240      5240      5183      5184      4999      5001      4648      4646      4646      4644      4649      4647      5087      5089      5179      5177 
dram[6]:      5233      5235      5186      5184      4985      4983      4653      4650      4641      4639      4648      4650      5010      5007      5262      5259 
dram[7]:      5237      5239      5183      5185      4985      4983      4652      4651      4594      4592      4731      4731      5001      5003      5263      5259 
dram[8]:      5233      5231      5189      5188      4957      4955      4654      4650      4584      4583      4736      4733      5002      5004      5259      5256 
dram[9]:      5319      5319      5184      5181      4953      4950      4650      4649      4593      4588      4729      4733      5005      5004      5184      5177 
dram[10]:      5312      5313      5187      5185      4956      4954      4649      4646      4588      4587      4684      4682      5089      5091      5174      5175 
total reads: 871783
bank skew: 5319/4564 = 1.17
chip skew: 79290/79214 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:       2160      1171      2092      1100      2146      1086      2334      1169      2267      1149      2246      1167      2170      1196      2183      1185
dram[1]:       2166      1173      2111      1124      2145      1069      2336      1172      2253      1149      2242      1165      2176      1196      2159      1185
dram[2]:       2164      1151      2118      1127      2131      1068      2341      1171      2253      1149      2218      1166      2186      1193      2168      1191
dram[3]:       2149      1148      2116      1125      2129      1068      2336      1173      2257      1149      2216      1175      2195      1196      2181      1193
dram[4]:       2154      1146      2117      1125      2131      1096      2323      1147      2283      1150      2218      1177      2167      1197      2182      1191
dram[5]:       2146      1154      2104      1095      2162      1098      2326      1148      2266      1150      2214      1175      2181      1199      2180      1194
dram[6]:       2160      1154      2091      1095      2173      1099      2328      1148      2250      1149      2220      1178      2201      1222      2181      1183
dram[7]:       2158      1156      2093      1094      2143      1100      2345      1147      2260      1176      2217      1154      2207      1226      2169      1183
dram[8]:       2148      1162      2109      1094      2150      1088      2349      1148      2279      1178      2210      1154      2209      1228      2168      1183
dram[9]:       2139      1144      2137      1093      2148      1090      2314      1148      2270      1164      2218      1154      2198      1224      2167      1204
dram[10]:       2146      1146      2113      1097      2148      1090      2324      1148      2267      1165      2213      1168      2194      1201      2199      1208
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365815 n_act=16341 n_pre=16325 n_req=117688 n_rd=316864 n_write=153888 bw_util=0.1371
n_activity=1653494 dram_eff=0.5694
bk0: 20928a 6678207i bk1: 20920a 6683541i bk2: 20780a 6679507i bk3: 20772a 6685003i bk4: 19936a 6692209i bk5: 19932a 6694627i bk6: 18296a 6705869i bk7: 18292a 6708558i bk8: 18576a 6703521i bk9: 18564a 6704927i bk10: 18580a 6702670i bk11: 18588a 6708682i bk12: 20368a 6685979i bk13: 20352a 6687678i bk14: 21004a 6670848i bk15: 20976a 6675055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.576091
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365623 n_act=16345 n_pre=16329 n_req=117734 n_rd=317048 n_write=153888 bw_util=0.1371
n_activity=1653570 dram_eff=0.5696
bk0: 20932a 6676591i bk1: 20932a 6685433i bk2: 20484a 6680834i bk3: 20472a 6687058i bk4: 20280a 6688201i bk5: 20288a 6690590i bk6: 18272a 6705710i bk7: 18268a 6708641i bk8: 18568a 6703095i bk9: 18560a 6707163i bk10: 18644a 6704254i bk11: 18640a 6709122i bk12: 20376a 6684267i bk13: 20372a 6687964i bk14: 20988a 6673537i bk15: 20972a 6675222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.570897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365211 n_act=16473 n_pre=16457 n_req=117773 n_rd=317092 n_write=154000 bw_util=0.1372
n_activity=1653710 dram_eff=0.5697
bk0: 21260a 6671704i bk1: 21260a 6679433i bk2: 20448a 6682013i bk3: 20436a 6689236i bk4: 20288a 6688856i bk5: 20280a 6690887i bk6: 18280a 6704138i bk7: 18276a 6708112i bk8: 18572a 6701910i bk9: 18568a 6703416i bk10: 18620a 6701197i bk11: 18620a 6710075i bk12: 20380a 6685021i bk13: 20368a 6691240i bk14: 20724a 6673539i bk15: 20712a 6673959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.567882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365205 n_act=16548 n_pre=16532 n_req=117737 n_rd=317060 n_write=153888 bw_util=0.1371
n_activity=1651629 dram_eff=0.5703
bk0: 21272a 6669611i bk1: 21272a 6681719i bk2: 20452a 6681163i bk3: 20444a 6686309i bk4: 20288a 6685650i bk5: 20288a 6691241i bk6: 18268a 6702182i bk7: 18256a 6707712i bk8: 18592a 6698212i bk9: 18588a 6702869i bk10: 18608a 6705679i bk11: 18604a 6709142i bk12: 20364a 6682899i bk13: 20376a 6684369i bk14: 20700a 6675016i bk15: 20688a 6678081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.575595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc0db856e0 :  mf: uid=17995476, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9919615), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365251 n_act=16420 n_pre=16404 n_req=117790 n_rd=317158 n_write=154000 bw_util=0.1372
n_activity=1650249 dram_eff=0.571
bk0: 21260a 6672200i bk1: 21268a 6681299i bk2: 20460a 6682804i bk3: 20448a 6687270i bk4: 20000a 6690927i bk5: 19994a 6695063i bk6: 18620a 6697665i bk7: 18620a 6705643i bk8: 18564a 6701389i bk9: 18560a 6701325i bk10: 18584a 6703966i bk11: 18592a 6710761i bk12: 20384a 6682925i bk13: 20376a 6688712i bk14: 20720a 6673200i bk15: 20708a 6676103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.5698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365341 n_act=16492 n_pre=16476 n_req=117731 n_rd=317036 n_write=153888 bw_util=0.1371
n_activity=1652951 dram_eff=0.5698
bk0: 20960a 6674971i bk1: 20960a 6683073i bk2: 20732a 6682784i bk3: 20736a 6680845i bk4: 19996a 6691970i bk5: 20004a 6693837i bk6: 18592a 6701988i bk7: 18584a 6706593i bk8: 18584a 6702056i bk9: 18576a 6703107i bk10: 18596a 6707000i bk11: 18588a 6711159i bk12: 20348a 6686235i bk13: 20356a 6685250i bk14: 20716a 6677888i bk15: 20708a 6679934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.567696
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365579 n_act=16441 n_pre=16425 n_req=117697 n_rd=316900 n_write=153888 bw_util=0.1371
n_activity=1649149 dram_eff=0.5709
bk0: 20932a 6675198i bk1: 20940a 6683050i bk2: 20744a 6679065i bk3: 20736a 6683817i bk4: 19940a 6688103i bk5: 19932a 6696999i bk6: 18612a 6699447i bk7: 18600a 6705223i bk8: 18564a 6700168i bk9: 18556a 6704438i bk10: 18592a 6703096i bk11: 18600a 6709208i bk12: 20040a 6686730i bk13: 20028a 6692187i bk14: 21048a 6673013i bk15: 21036a 6671854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.572582
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6364793 n_act=16594 n_pre=16578 n_req=117817 n_rd=317156 n_write=154112 bw_util=0.1372
n_activity=1650506 dram_eff=0.5711
bk0: 20948a 6674063i bk1: 20956a 6685085i bk2: 20732a 6680547i bk3: 20740a 6681988i bk4: 19940a 6691399i bk5: 19932a 6692712i bk6: 18608a 6699992i bk7: 18604a 6706302i bk8: 18376a 6700845i bk9: 18368a 6705651i bk10: 18924a 6700184i bk11: 18924a 6705536i bk12: 20004a 6688633i bk13: 20012a 6692706i bk14: 21052a 6673904i bk15: 21036a 6674837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.569388
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fbc0dbe6e80 :  mf: uid=17995474, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (9919610), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365617 n_act=16444 n_pre=16428 n_req=117686 n_rd=316856 n_write=153888 bw_util=0.1371
n_activity=1653340 dram_eff=0.5694
bk0: 20932a 6676843i bk1: 20924a 6684166i bk2: 20756a 6679391i bk3: 20752a 6686588i bk4: 19828a 6692896i bk5: 19820a 6695998i bk6: 18616a 6697878i bk7: 18600a 6705096i bk8: 18336a 6703393i bk9: 18332a 6707965i bk10: 18944a 6699003i bk11: 18932a 6705648i bk12: 20008a 6685923i bk13: 20016a 6693638i bk14: 21036a 6671746i bk15: 21024a 6674946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.570051
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365419 n_act=16535 n_pre=16519 n_req=117690 n_rd=316872 n_write=153888 bw_util=0.1371
n_activity=1650744 dram_eff=0.5704
bk0: 21276a 6671673i bk1: 21276a 6679396i bk2: 20736a 6676474i bk3: 20724a 6683104i bk4: 19812a 6693954i bk5: 19800a 6695866i bk6: 18600a 6699191i bk7: 18596a 6705360i bk8: 18372a 6702747i bk9: 18352a 6707081i bk10: 18916a 6701247i bk11: 18932a 6705425i bk12: 20020a 6689254i bk13: 20016a 6691670i bk14: 20736a 6676972i bk15: 20708a 6680199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.568043
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc0deff6a0 :  mf: uid=17995475, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9919614), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869233 n_nop=6365231 n_act=16409 n_pre=16393 n_req=117800 n_rd=317088 n_write=154112 bw_util=0.1372
n_activity=1652854 dram_eff=0.5702
bk0: 21248a 6674027i bk1: 21252a 6679929i bk2: 20748a 6679421i bk3: 20740a 6683731i bk4: 19824a 6691774i bk5: 19816a 6695396i bk6: 18596a 6700842i bk7: 18584a 6706554i bk8: 18352a 6706057i bk9: 18348a 6707093i bk10: 18736a 6703671i bk11: 18728a 6707889i bk12: 20356a 6681970i bk13: 20364a 6687643i bk14: 20696a 6679318i bk15: 20700a 6680605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.567568

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 39617, Miss_rate = 0.669, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 39599, Miss_rate = 0.669, Pending_hits = 1217, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 39636, Miss_rate = 0.670, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 39626, Miss_rate = 0.669, Pending_hits = 1226, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 39643, Miss_rate = 0.669, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 39630, Miss_rate = 0.669, Pending_hits = 1231, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 39636, Miss_rate = 0.670, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 39629, Miss_rate = 0.670, Pending_hits = 1203, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 39648, Miss_rate = 0.669, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[9]: Access = 59248, Miss = 39642, Miss_rate = 0.669, Pending_hits = 1268, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 39631, Miss_rate = 0.669, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 39628, Miss_rate = 0.669, Pending_hits = 1250, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 39618, Miss_rate = 0.670, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 39607, Miss_rate = 0.669, Pending_hits = 1239, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 39646, Miss_rate = 0.669, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 39643, Miss_rate = 0.669, Pending_hits = 1227, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 39614, Miss_rate = 0.669, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 39600, Miss_rate = 0.669, Pending_hits = 1218, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 39617, Miss_rate = 0.669, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 39601, Miss_rate = 0.669, Pending_hits = 1211, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 39639, Miss_rate = 0.669, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 39633, Miss_rate = 0.669, Pending_hits = 1231, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 871783
L2_total_cache_miss_rate = 0.6693
L2_total_cache_pending_hits = 17402
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 408862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 452656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 419109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53321
	minimum = 6
	maximum = 44
Network latency average = 8.40831
	minimum = 6
	maximum = 38
Slowest packet = 2512988
Flit latency average = 6.86462
	minimum = 6
	maximum = 34
Slowest flit = 6926028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237471
	minimum = 0.0187918 (at node 1)
	maximum = 0.0281877 (at node 23)
Accepted packet rate average = 0.0237471
	minimum = 0.0187918 (at node 1)
	maximum = 0.0281877 (at node 23)
Injected flit rate average = 0.0654506
	minimum = 0.0433029 (at node 1)
	maximum = 0.0867589 (at node 42)
Accepted flit rate average= 0.0654506
	minimum = 0.0602563 (at node 1)
	maximum = 0.0903845 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.5841 (28 samples)
	minimum = 6 (28 samples)
	maximum = 48.8929 (28 samples)
Network latency average = 8.43338 (28 samples)
	minimum = 6 (28 samples)
	maximum = 45.9643 (28 samples)
Flit latency average = 6.90907 (28 samples)
	minimum = 6 (28 samples)
	maximum = 42.4643 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.0222481 (28 samples)
	minimum = 0.0176056 (28 samples)
	maximum = 0.0264083 (28 samples)
Accepted packet rate average = 0.0222481 (28 samples)
	minimum = 0.0176056 (28 samples)
	maximum = 0.0264083 (28 samples)
Injected flit rate average = 0.0613192 (28 samples)
	minimum = 0.0405693 (28 samples)
	maximum = 0.0812833 (28 samples)
Accepted flit rate average = 0.0613192 (28 samples)
	minimum = 0.056453 (28 samples)
	maximum = 0.0846792 (28 samples)
Injected packet size average = 2.75615 (28 samples)
Accepted packet size average = 2.75615 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 35 min, 41 sec (12941 sec)
gpgpu_simulation_rate = 62419 (inst/sec)
gpgpu_simulation_rate = 766 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38834
gpu_sim_insn = 28848876
gpu_ipc =     742.8768
gpu_tot_sim_cycle = 10180600
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =      82.1776
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 14168
partiton_reqs_in_parallel = 854348
partiton_reqs_in_parallel_total    = 81387147
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0783
partiton_reqs_in_parallel_util = 854348
partiton_reqs_in_parallel_util_total    = 81387147
gpu_sim_cycle_parition_util = 38834
gpu_tot_sim_cycle_parition_util    = 3699416
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.5045 GB/Sec
L2_BW_total  =      12.5607 GB/Sec
gpu_total_sim_rate=63553

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16795172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
140006, 134609, 134781, 139640, 140022, 134640, 134791, 139657, 38691, 37125, 37270, 24107, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 19902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 820
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:861898	W0_Idle:3675593	W0_Scoreboard:173965095	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1616 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 10180599 
mrq_lat_table:616231 	98081 	64209 	149801 	178090 	130664 	72450 	30880 	1360 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	861229 	461616 	951 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1194408 	53043 	259 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	764321 	143879 	1963 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3298 	131 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.454545  7.075850  7.616477  7.466110  7.011070  7.042632  7.611777  7.456197  7.601279  7.470650  7.177958  6.880814  8.128497  7.824351  7.199471  7.149123 
dram[1]:  7.776820  7.791747  7.034822  7.063677  6.803150  6.591526  8.204706  7.861331  7.902439  8.097727  7.080597  6.828215  7.677104  7.366197  7.384964  7.098432 
dram[2]:  7.784976  7.396075  7.830846  7.773715  6.913778  6.905861  7.599129  7.296025  7.707027  7.378882  7.269938  6.876209  8.015322  7.804975  6.642620  6.396166 
dram[3]:  7.773196  7.861611  7.301484  7.166667  6.846831  6.602716  7.978261  7.559653  7.347065  7.338477  6.893100  6.786603  7.890342  7.436967  7.250906  6.769882 
dram[4]:  7.843898  7.657433  7.599421  7.389671  6.925590  6.635652  7.551214  7.495807  7.671690  7.407485  7.653348  7.330920  7.903323  7.822532  6.663894  6.446860 
dram[5]:  7.380563  7.134328  7.240289  7.241192  7.125117  6.766844  8.239907  8.033746  7.096518  7.194753  7.212615  7.059761  7.862588  7.657227  7.131790  6.855308 
dram[6]:  7.991142  7.533395  7.500468  7.619772  6.874549  6.662292  7.711974  7.626467  7.622460  7.476390  7.533475  7.340580  7.244570  7.234906  6.987190  6.671289 
dram[7]:  7.318018  7.190266  7.130783  7.026293  7.309981  6.897645  8.169143  7.994407  6.597744  6.444445  7.387589  7.320565  8.032495  7.734612  7.222418  6.954932 
dram[8]:  7.747138  7.319207  7.545626  7.667304  6.449659  6.415111  8.152794  7.913621  7.686403  7.370137  7.103617  7.427403  7.573123  7.399614  7.124565  6.870588 
dram[9]:  7.347210  7.065588  7.435993  7.218919  7.195238  6.934803  7.984357  7.860286  6.715789  6.634816  7.446154  7.199207  8.130435  7.806517  7.017513  6.914508 
dram[10]:  7.811499  7.725070  7.390783  7.485528  6.583624  6.547660  8.231566  8.237601  7.540860  7.251293  7.286151  7.047291  7.503349  7.208640  7.263158  6.942758 
average row locality = 1341767/183285 = 7.320659
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5421      5419      5379      5377      5157      5156      4747      4746      4810      4807      4807      4809      5284      5280      5443      5436 
dram[1]:      5422      5422      5302      5299      5246      5248      4741      4740      4808      4806      4824      4823      5286      5285      5439      5435 
dram[2]:      5507      5507      5293      5290      5248      5246      4743      4742      4809      4808      4818      4818      5287      5284      5370      5367 
dram[3]:      5510      5510      5294      5292      5248      5248      4740      4737      4814      4813      4815      4814      5283      5286      5364      5361 
dram[4]:      5507      5509      5296      5293      5174      5173      4831      4831      4807      4806      4809      4811      5288      5286      5369      5366 
dram[5]:      5429      5429      5366      5367      5173      5175      4824      4822      4812      4810      4812      4810      5279      5281      5368      5366 
dram[6]:      5422      5424      5369      5367      5159      5157      4829      4826      4807      4805      4811      4813      5199      5196      5454      5451 
dram[7]:      5426      5428      5366      5368      5159      5157      4828      4827      4758      4756      4897      4897      5190      5192      5455      5451 
dram[8]:      5422      5420      5372      5371      5130      5128      4830      4826      4748      4747      4902      4899      5191      5193      5451      5448 
dram[9]:      5511      5511      5367      5364      5126      5123      4826      4825      4756      4751      4895      4899      5194      5193      5373      5366 
dram[10]:      5504      5505      5370      5368      5129      5127      4825      4822      4751      4750      4848      4846      5281      5283      5363      5364 
total reads: 903287
bank skew: 5511/4737 = 1.16
chip skew: 82156/82078 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:       2093      1137      2029      1071      2083      1058      2258      1135      2197      1117      2177      1135      2099      1160      2114      1150
dram[1]:       2098      1140      2047      1093      2082      1041      2260      1138      2183      1117      2173      1132      2104      1160      2091      1150
dram[2]:       2096      1119      2054      1096      2068      1041      2265      1137      2183      1117      2150      1134      2114      1157      2099      1157
dram[3]:       2082      1116      2052      1095      2066      1040      2260      1139      2187      1117      2148      1142      2122      1160      2111      1159
dram[4]:       2087      1114      2053      1094      2068      1068      2248      1114      2212      1118      2150      1144      2095      1161      2113      1157
dram[5]:       2079      1121      2041      1065      2099      1069      2251      1114      2195      1117      2146      1142      2109      1163      2111      1160
dram[6]:       2093      1122      2028      1066      2109      1070      2253      1115      2179      1117      2152      1145      2128      1185      2112      1149
dram[7]:       2091      1124      2030      1065      2080      1071      2269      1114      2190      1142      2149      1122      2134      1189      2100      1149
dram[8]:       2081      1129      2045      1065      2087      1060      2273      1115      2208      1145      2142      1122      2135      1190      2099      1149
dram[9]:       2073      1112      2073      1064      2085      1061      2239      1114      2200      1131      2149      1122      2125      1187      2098      1169
dram[10]:       2079      1114      2049      1068      2084      1061      2248      1115      2197      1133      2144      1135      2121      1165      2129      1173
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6420583 n_act=16539 n_pre=16523 n_req=121924 n_rd=328312 n_write=159384 bw_util=0.1405
n_activity=1709115 dram_eff=0.5707
bk0: 21684a 6743813i bk1: 21676a 6749798i bk2: 21516a 6744990i bk3: 21508a 6750791i bk4: 20628a 6759032i bk5: 20624a 6760999i bk6: 18988a 6771979i bk7: 18984a 6775424i bk8: 19240a 6770051i bk9: 19228a 6771201i bk10: 19228a 6768759i bk11: 19236a 6775213i bk12: 21136a 6751211i bk13: 21120a 6753413i bk14: 21772a 6736021i bk15: 21744a 6740279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.591789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6420371 n_act=16549 n_pre=16533 n_req=121972 n_rd=328504 n_write=159384 bw_util=0.1406
n_activity=1709873 dram_eff=0.5707
bk0: 21688a 6741964i bk1: 21688a 6751400i bk2: 21208a 6747041i bk3: 21196a 6753275i bk4: 20984a 6754005i bk5: 20992a 6757121i bk6: 18964a 6771693i bk7: 18960a 6774946i bk8: 19232a 6769345i bk9: 19224a 6773713i bk10: 19296a 6770703i bk11: 19292a 6775979i bk12: 21144a 6749778i bk13: 21140a 6753299i bk14: 21756a 6738843i bk15: 21740a 6740422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.587176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6419967 n_act=16673 n_pre=16657 n_req=122011 n_rd=328548 n_write=159496 bw_util=0.1406
n_activity=1709365 dram_eff=0.571
bk0: 22028a 6736968i bk1: 22028a 6745059i bk2: 21172a 6748081i bk3: 21160a 6755415i bk4: 20992a 6755309i bk5: 20984a 6757112i bk6: 18972a 6770472i bk7: 18968a 6774352i bk8: 19236a 6768079i bk9: 19232a 6769839i bk10: 19272a 6767680i bk11: 19272a 6776722i bk12: 21148a 6750531i bk13: 21136a 6756862i bk14: 21480a 6738948i bk15: 21468a 6739097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.582695
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6419937 n_act=16760 n_pre=16744 n_req=121975 n_rd=328516 n_write=159384 bw_util=0.1406
n_activity=1707570 dram_eff=0.5715
bk0: 22040a 6735190i bk1: 22040a 6747549i bk2: 21176a 6747010i bk3: 21168a 6752384i bk4: 20992a 6751866i bk5: 20992a 6757565i bk6: 18960a 6768265i bk7: 18948a 6773947i bk8: 19256a 6764453i bk9: 19252a 6769436i bk10: 19260a 6772351i bk11: 19256a 6776013i bk12: 21132a 6748246i bk13: 21144a 6749941i bk14: 21456a 6740609i bk15: 21444a 6744021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.591119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6419993 n_act=16618 n_pre=16602 n_req=122032 n_rd=328624 n_write=159504 bw_util=0.1406
n_activity=1706157 dram_eff=0.5722
bk0: 22028a 6737903i bk1: 22036a 6747170i bk2: 21184a 6748951i bk3: 21172a 6753285i bk4: 20696a 6757593i bk5: 20692a 6761681i bk6: 19324a 6763989i bk7: 19324a 6771739i bk8: 19228a 6767617i bk9: 19224a 6767472i bk10: 19236a 6770404i bk11: 19244a 6777818i bk12: 21152a 6748121i bk13: 21144a 6754524i bk14: 21476a 6738821i bk15: 21464a 6741802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.584107
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6420073 n_act=16704 n_pre=16688 n_req=121969 n_rd=328492 n_write=159384 bw_util=0.1406
n_activity=1709117 dram_eff=0.5709
bk0: 21716a 6740025i bk1: 21716a 6749084i bk2: 21464a 6748881i bk3: 21468a 6746608i bk4: 20692a 6758236i bk5: 20700a 6760666i bk6: 19296a 6768162i bk7: 19288a 6773015i bk8: 19248a 6768313i bk9: 19240a 6769649i bk10: 19248a 6773671i bk11: 19240a 6777997i bk12: 21116a 6751511i bk13: 21124a 6750864i bk14: 21472a 6743194i bk15: 21464a 6745611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.583916
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6420335 n_act=16641 n_pre=16625 n_req=121935 n_rd=328356 n_write=159384 bw_util=0.1405
n_activity=1704817 dram_eff=0.5722
bk0: 21688a 6740864i bk1: 21696a 6748774i bk2: 21476a 6744846i bk3: 21468a 6749494i bk4: 20636a 6754340i bk5: 20628a 6763593i bk6: 19316a 6765436i bk7: 19304a 6771885i bk8: 19228a 6766322i bk9: 19220a 6770466i bk10: 19244a 6769386i bk11: 19252a 6775645i bk12: 20796a 6752073i bk13: 20784a 6758187i bk14: 21816a 6738204i bk15: 21804a 6737105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.587932
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6419517 n_act=16802 n_pre=16786 n_req=122059 n_rd=328620 n_write=159616 bw_util=0.1407
n_activity=1706503 dram_eff=0.5722
bk0: 21704a 6739541i bk1: 21712a 6751328i bk2: 21464a 6746277i bk3: 21472a 6747887i bk4: 20636a 6757928i bk5: 20628a 6759324i bk6: 19312a 6765915i bk7: 19308a 6772856i bk8: 19032a 6767532i bk9: 19024a 6772335i bk10: 19588a 6766112i bk11: 19588a 6771751i bk12: 20760a 6753991i bk13: 20768a 6758149i bk14: 21820a 6739121i bk15: 21804a 6739994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.585267
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6420369 n_act=16646 n_pre=16630 n_req=121924 n_rd=328312 n_write=159384 bw_util=0.1405
n_activity=1709363 dram_eff=0.5706
bk0: 21688a 6742577i bk1: 21680a 6750215i bk2: 21488a 6745224i bk3: 21484a 6752534i bk4: 20520a 6759270i bk5: 20512a 6762751i bk6: 19320a 6763873i bk7: 19304a 6771059i bk8: 18992a 6769652i bk9: 18988a 6774295i bk10: 19608a 6765214i bk11: 19596a 6772257i bk12: 20764a 6751579i bk13: 20772a 6759431i bk14: 21804a 6736613i bk15: 21792a 6740525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.585468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc1cdd3530 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10180599), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6420164 n_act=16745 n_pre=16729 n_req=121926 n_rd=328319 n_write=159384 bw_util=0.1405
n_activity=1706537 dram_eff=0.5716
bk0: 22044a 6736959i bk1: 22044a 6745483i bk2: 21468a 6742237i bk3: 21455a 6748805i bk4: 20504a 6760456i bk5: 20492a 6762526i bk6: 19304a 6765182i bk7: 19300a 6771727i bk8: 19024a 6769222i bk9: 19004a 6773588i bk10: 19580a 6767293i bk11: 19596a 6771998i bk12: 20776a 6754699i bk13: 20772a 6756795i bk14: 21492a 6742084i bk15: 21464a 6745886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.584278
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6941341 n_nop=6419979 n_act=16609 n_pre=16593 n_req=122040 n_rd=328544 n_write=159616 bw_util=0.1407
n_activity=1708429 dram_eff=0.5715
bk0: 22016a 6739595i bk1: 22020a 6745663i bk2: 21480a 6745311i bk3: 21472a 6749572i bk4: 20516a 6758014i bk5: 20508a 6761511i bk6: 19300a 6766990i bk7: 19288a 6772818i bk8: 19004a 6772229i bk9: 19000a 6773260i bk10: 19392a 6770371i bk11: 19384a 6774367i bk12: 21124a 6746725i bk13: 21132a 6752879i bk14: 21452a 6744208i bk15: 21456a 6746004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.583744

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41048, Miss_rate = 0.669, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41030, Miss_rate = 0.670, Pending_hits = 1220, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41068, Miss_rate = 0.670, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41058, Miss_rate = 0.670, Pending_hits = 1230, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41075, Miss_rate = 0.670, Pending_hits = 361, Reservation_fails = 1
L2_cache_bank[5]: Access = 61321, Miss = 41062, Miss_rate = 0.670, Pending_hits = 1234, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41068, Miss_rate = 0.670, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41061, Miss_rate = 0.670, Pending_hits = 1207, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41081, Miss_rate = 0.670, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[9]: Access = 61363, Miss = 41075, Miss_rate = 0.669, Pending_hits = 1271, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41063, Miss_rate = 0.669, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41060, Miss_rate = 0.670, Pending_hits = 1254, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41050, Miss_rate = 0.670, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41039, Miss_rate = 0.669, Pending_hits = 1242, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41079, Miss_rate = 0.669, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41076, Miss_rate = 0.669, Pending_hits = 1229, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41046, Miss_rate = 0.669, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41032, Miss_rate = 0.669, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41048, Miss_rate = 0.670, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41032, Miss_rate = 0.669, Pending_hits = 1214, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41071, Miss_rate = 0.669, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41065, Miss_rate = 0.669, Pending_hits = 1234, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 903287
L2_total_cache_miss_rate = 0.6695
L2_total_cache_pending_hits = 17470
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 423794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 469040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 434229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57971
	minimum = 6
	maximum = 46
Network latency average = 8.45389
	minimum = 6
	maximum = 44
Slowest packet = 2606137
Flit latency average = 6.9297
	minimum = 6
	maximum = 40
Slowest flit = 7314199
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239508
	minimum = 0.018953 (at node 0)
	maximum = 0.0284294 (at node 3)
Accepted packet rate average = 0.0239508
	minimum = 0.018953 (at node 0)
	maximum = 0.0284294 (at node 3)
Injected flit rate average = 0.0660119
	minimum = 0.0436742 (at node 0)
	maximum = 0.0875029 (at node 42)
Accepted flit rate average= 0.0660119
	minimum = 0.0607731 (at node 0)
	maximum = 0.0911596 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58395 (29 samples)
	minimum = 6 (29 samples)
	maximum = 48.7931 (29 samples)
Network latency average = 8.43408 (29 samples)
	minimum = 6 (29 samples)
	maximum = 45.8966 (29 samples)
Flit latency average = 6.90978 (29 samples)
	minimum = 6 (29 samples)
	maximum = 42.3793 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.0223068 (29 samples)
	minimum = 0.0176521 (29 samples)
	maximum = 0.026478 (29 samples)
Accepted packet rate average = 0.0223068 (29 samples)
	minimum = 0.0176521 (29 samples)
	maximum = 0.026478 (29 samples)
Injected flit rate average = 0.061481 (29 samples)
	minimum = 0.0406763 (29 samples)
	maximum = 0.0814978 (29 samples)
Accepted flit rate average = 0.061481 (29 samples)
	minimum = 0.0566019 (29 samples)
	maximum = 0.0849026 (29 samples)
Injected packet size average = 2.75615 (29 samples)
Accepted packet size average = 2.75615 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 39 min, 24 sec (13164 sec)
gpgpu_simulation_rate = 63553 (inst/sec)
gpgpu_simulation_rate = 773 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39025
gpu_sim_insn = 28848876
gpu_ipc =     739.2409
gpu_tot_sim_cycle = 10441775
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =      82.8850
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 14680
partiton_reqs_in_parallel = 858550
partiton_reqs_in_parallel_total    = 82241495
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9584
partiton_reqs_in_parallel_util = 858550
partiton_reqs_in_parallel_util_total    = 82241495
gpu_sim_cycle_parition_util = 39025
gpu_tot_sim_cycle_parition_util    = 3738250
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.9490 GB/Sec
L2_BW_total  =      12.6686 GB/Sec
gpu_total_sim_rate=64649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17374400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144833, 139253, 139428, 144453, 144849, 139287, 139438, 144469, 38691, 37125, 37270, 24107, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 19949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 867
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:892309	W0_Idle:3691483	W0_Scoreboard:175107226	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1569 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 10441774 
mrq_lat_table:635242 	100531 	66341 	155433 	185122 	136271 	75631 	32436 	1383 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	889706 	479624 	970 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1238746 	55193 	273 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	790670 	148837 	2040 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3374 	133 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.361963  6.969295  7.491907  7.351280  6.911404  6.928760  7.491173  7.390369  7.500000  7.362276  7.095560  6.840000  8.051690  7.762224  7.094197  7.035058 
dram[1]:  7.665146  7.735727  6.939626  6.978614  6.678542  6.460737  8.117117  7.774541  7.799154  8.000000  6.977273  6.764922  7.579046  7.258961  7.331305  7.045987 
dram[2]:  7.612245  7.276505  7.771211  7.731499  6.815723  6.808277  7.463768  7.194611  7.615067  7.247544  7.182439  6.810361  7.944118  7.714286  6.564976  6.341501 
dram[3]:  7.655664  7.780598  7.202297  7.075521  6.741639  6.502419  7.885120  7.473029  7.274877  7.295455  6.799074  6.698905  7.750239  7.285971  7.186632  6.684976 
dram[4]:  7.721872  7.560352  7.564935  7.350767  6.831606  6.548013  7.458123  7.405812  7.535240  7.274162  7.540596  7.223425  7.777351  7.672348  6.585056  6.399536 
dram[5]:  7.304952  7.024227  7.139295  7.164797  6.969163  6.671164  8.177187  7.980541  7.037178  7.116683  7.126214  6.968661  7.753831  7.546133  7.049362  6.732520 
dram[6]:  7.880863  7.475979  7.476148  7.562841  6.747863  6.539354  7.578462  7.513733  7.519878  7.352941  7.398185  7.232512  7.162749  7.102242  6.885273  6.577761 
dram[7]:  7.208405  7.088533  7.048387  6.961442  7.229854  6.816062  8.092005  7.908994  6.557762  6.388742  7.256757  7.194258  7.936810  7.654739  7.093881  6.821774 
dram[8]:  7.637273  7.234281  7.505872  7.580292  6.359578  6.286517  8.006500  7.766562  7.605870  7.276831  7.030841  7.365328  7.487228  7.309326  7.014096  6.764800 
dram[9]:  7.255283  7.000816  7.309859  7.107020  7.119091  6.836681  7.882604  7.732984  6.671258  6.582049  7.311284  7.094340  8.045732  7.722927  6.918197  6.832508 
dram[10]:  7.705301  7.610470  7.331862  7.421805  6.463696  6.409165  8.133260  8.103184  7.469136  7.137660  7.212269  7.012311  7.428441  7.123131  7.111684  6.825227 
average row locality = 1388391/192153 = 7.225445
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5610      5608      5571      5569      5344      5343      4904      4903      4980      4977      4981      4983      5460      5456      5630      5623 
dram[1]:      5611      5611      5491      5488      5436      5438      4898      4897      4978      4976      4998      4997      5462      5461      5626      5622 
dram[2]:      5699      5699      5482      5479      5438      5436      4900      4899      4979      4978      4992      4992      5463      5460      5555      5552 
dram[3]:      5702      5702      5483      5481      5438      5438      4897      4894      4984      4983      4988      4987      5459      5462      5549      5546 
dram[4]:      5699      5701      5485      5482      5361      5360      4991      4991      4977      4976      4982      4984      5464      5462      5554      5551 
dram[5]:      5618      5618      5558      5559      5360      5362      4984      4982      4982      4980      4985      4983      5455      5457      5553      5551 
dram[6]:      5611      5613      5561      5559      5345      5343      4989      4986      4977      4975      4984      4986      5372      5369      5642      5639 
dram[7]:      5615      5617      5558      5560      5345      5343      4988      4987      4926      4924      5073      5073      5363      5365      5643      5639 
dram[8]:      5611      5609      5564      5563      5315      5313      4990      4986      4916      4915      5078      5075      5364      5366      5639      5636 
dram[9]:      5703      5703      5559      5556      5311      5308      4986      4985      4925      4920      5071      5075      5367      5366      5558      5551 
dram[10]:      5696      5697      5562      5560      5314      5312      4985      4982      4920      4919      5022      5020      5457      5459      5548      5549 
total reads: 934791
bank skew: 5703/4894 = 1.17
chip skew: 85020/84940 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:       2030      1107      1967      1041      2016      1028      2192      1105      2130      1087      2110      1104      2040      1130      2051      1120
dram[1]:       2035      1109      1984      1063      2016      1012      2194      1108      2116      1086      2106      1101      2045      1130      2029      1120
dram[2]:       2034      1089      1991      1066      2003      1011      2199      1108      2116      1087      2084      1103      2055      1128      2037      1126
dram[3]:       2020      1086      1989      1065      2001      1011      2194      1109      2121      1086      2083      1110      2062      1130      2049      1128
dram[4]:       2024      1084      1989      1064      2003      1037      2182      1085      2145      1088      2084      1112      2037      1131      2051      1126
dram[5]:       2017      1091      1978      1036      2032      1039      2185      1085      2129      1087      2080      1111      2049      1133      2049      1129
dram[6]:       2030      1091      1966      1036      2042      1039      2187      1086      2113      1087      2086      1114      2068      1155      2049      1118
dram[7]:       2028      1093      1968      1036      2014      1041      2203      1085      2123      1111      2083      1091      2074      1159      2038      1118
dram[8]:       2019      1099      1982      1036      2021      1030      2207      1086      2141      1114      2077      1091      2075      1160      2037      1118
dram[9]:       2011      1082      2008      1035      2019      1032      2173      1085      2133      1100      2084      1091      2065      1157      2036      1138
dram[10]:       2017      1084      1986      1039      2019      1031      2182      1086      2130      1102      2079      1104      2061      1135      2066      1142
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6474489 n_act=17341 n_pre=17325 n_req=126162 n_rd=339768 n_write=164880 bw_util=0.1439
n_activity=1768783 dram_eff=0.5706
bk0: 22440a 6808958i bk1: 22432a 6815551i bk2: 22284a 6810090i bk3: 22276a 6815762i bk4: 21376a 6824404i bk5: 21372a 6826682i bk6: 19616a 6838165i bk7: 19612a 6841944i bk8: 19920a 6835904i bk9: 19908a 6837294i bk10: 19924a 6834871i bk11: 19932a 6841878i bk12: 21840a 6817050i bk13: 21824a 6819671i bk14: 22520a 6801269i bk15: 22492a 6805484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.610989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fbc0ebb2f40 :  mf: uid=19280764, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10441774), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6474299 n_act=17341 n_pre=17325 n_req=126210 n_rd=339958 n_write=164880 bw_util=0.144
n_activity=1769224 dram_eff=0.5707
bk0: 22444a 6807012i bk1: 22444a 6817085i bk2: 21964a 6811759i bk3: 21952a 6818746i bk4: 21744a 6819134i bk5: 21750a 6822317i bk6: 19592a 6837815i bk7: 19588a 6841295i bk8: 19912a 6835138i bk9: 19904a 6839898i bk10: 19992a 6836320i bk11: 19988a 6842000i bk12: 21848a 6815388i bk13: 21844a 6819487i bk14: 22504a 6804314i bk15: 22488a 6806019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.605966
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6473857 n_act=17475 n_pre=17459 n_req=126253 n_rd=340012 n_write=165000 bw_util=0.144
n_activity=1768644 dram_eff=0.5711
bk0: 22796a 6801875i bk1: 22796a 6810321i bk2: 21928a 6813280i bk3: 21916a 6821156i bk4: 21752a 6820637i bk5: 21744a 6822644i bk6: 19600a 6836770i bk7: 19596a 6841051i bk8: 19916a 6834170i bk9: 19912a 6835933i bk10: 19968a 6833853i bk11: 19968a 6843159i bk12: 21852a 6816298i bk13: 21840a 6823007i bk14: 22220a 6803997i bk15: 22208a 6804557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.601746
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6473823 n_act=17572 n_pre=17556 n_req=126213 n_rd=339972 n_write=164880 bw_util=0.144
n_activity=1766978 dram_eff=0.5714
bk0: 22808a 6799693i bk1: 22808a 6812938i bk2: 21932a 6811831i bk3: 21924a 6817796i bk4: 21752a 6817094i bk5: 21752a 6823166i bk6: 19588a 6834646i bk7: 19576a 6840469i bk8: 19936a 6830380i bk9: 19932a 6835661i bk10: 19952a 6838658i bk11: 19948a 6842279i bk12: 21836a 6814073i bk13: 21848a 6815598i bk14: 22196a 6805938i bk15: 22184a 6809384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.609538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6473899 n_act=17420 n_pre=17404 n_req=126270 n_rd=340080 n_write=165000 bw_util=0.144
n_activity=1764832 dram_eff=0.5724
bk0: 22796a 6802954i bk1: 22804a 6812504i bk2: 21940a 6814647i bk3: 21928a 6818883i bk4: 21444a 6822703i bk5: 21440a 6827016i bk6: 19964a 6830145i bk7: 19964a 6838040i bk8: 19908a 6833544i bk9: 19904a 6833553i bk10: 19928a 6836452i bk11: 19936a 6844048i bk12: 21856a 6813812i bk13: 21848a 6820435i bk14: 22216a 6803802i bk15: 22204a 6807259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.603441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6473971 n_act=17510 n_pre=17494 n_req=126207 n_rd=339948 n_write=164880 bw_util=0.144
n_activity=1768282 dram_eff=0.571
bk0: 22472a 6805128i bk1: 22472a 6814317i bk2: 22232a 6813604i bk3: 22236a 6811625i bk4: 21440a 6823814i bk5: 21448a 6825879i bk6: 19936a 6834288i bk7: 19928a 6838954i bk8: 19928a 6834301i bk9: 19920a 6835964i bk10: 19940a 6840170i bk11: 19932a 6844465i bk12: 21820a 6817395i bk13: 21828a 6816787i bk14: 22212a 6807766i bk15: 22204a 6810894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.603184
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6474213 n_act=17461 n_pre=17445 n_req=126171 n_rd=339804 n_write=164880 bw_util=0.1439
n_activity=1763726 dram_eff=0.5723
bk0: 22444a 6805915i bk1: 22452a 6814177i bk2: 22244a 6810301i bk3: 22236a 6814496i bk4: 21380a 6819487i bk5: 21372a 6829097i bk6: 19956a 6831853i bk7: 19944a 6838081i bk8: 19908a 6832343i bk9: 19900a 6836720i bk10: 19936a 6835309i bk11: 19944a 6841380i bk12: 21488a 6818085i bk13: 21476a 6824181i bk14: 22568a 6803267i bk15: 22556a 6802325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.60758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6473403 n_act=17610 n_pre=17594 n_req=126299 n_rd=340076 n_write=165120 bw_util=0.1441
n_activity=1765478 dram_eff=0.5723
bk0: 22460a 6804102i bk1: 22468a 6816778i bk2: 22232a 6811093i bk3: 22240a 6813002i bk4: 21380a 6823377i bk5: 21372a 6824833i bk6: 19952a 6832057i bk7: 19948a 6839171i bk8: 19704a 6833547i bk9: 19696a 6838615i bk10: 20292a 6832130i bk11: 20292a 6838019i bk12: 21452a 6820085i bk13: 21460a 6823839i bk14: 22572a 6803905i bk15: 22556a 6805374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.605166
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6474271 n_act=17454 n_pre=17438 n_req=126160 n_rd=339760 n_write=164880 bw_util=0.1439
n_activity=1768684 dram_eff=0.5706
bk0: 22444a 6807576i bk1: 22436a 6815620i bk2: 22256a 6810378i bk3: 22252a 6817791i bk4: 21260a 6824328i bk5: 21252a 6828121i bk6: 19960a 6829871i bk7: 19944a 6837374i bk8: 19664a 6835939i bk9: 19660a 6840668i bk10: 20312a 6831342i bk11: 20300a 6837928i bk12: 21456a 6817475i bk13: 21464a 6825800i bk14: 22556a 6801944i bk15: 22544a 6805783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.604516
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6474065 n_act=17549 n_pre=17533 n_req=126164 n_rd=339776 n_write=164880 bw_util=0.1439
n_activity=1765233 dram_eff=0.5718
bk0: 22812a 6801912i bk1: 22812a 6810379i bk2: 22236a 6807230i bk3: 22224a 6813487i bk4: 21244a 6826026i bk5: 21232a 6827919i bk6: 19944a 6831589i bk7: 19940a 6837606i bk8: 19700a 6835240i bk9: 19680a 6839890i bk10: 20284a 6833411i bk11: 20300a 6838185i bk12: 21468a 6820951i bk13: 21464a 6823117i bk14: 22232a 6807292i bk15: 22204a 6810998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.602868
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7013803 n_nop=6473849 n_act=17421 n_pre=17405 n_req=126282 n_rd=340008 n_write=165120 bw_util=0.144
n_activity=1767783 dram_eff=0.5715
bk0: 22784a 6804343i bk1: 22788a 6810965i bk2: 22248a 6810323i bk3: 22240a 6814383i bk4: 21256a 6822905i bk5: 21248a 6827004i bk6: 19940a 6833017i bk7: 19928a 6839280i bk8: 19680a 6838554i bk9: 19676a 6839370i bk10: 20088a 6836309i bk11: 20080a 6840576i bk12: 21828a 6812656i bk13: 21836a 6819136i bk14: 22192a 6809352i bk15: 22196a 6811091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.602447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42480, Miss_rate = 0.670, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42462, Miss_rate = 0.670, Pending_hits = 1227, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42500, Miss_rate = 0.670, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42490, Miss_rate = 0.670, Pending_hits = 1238, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42508, Miss_rate = 0.670, Pending_hits = 366, Reservation_fails = 1
L2_cache_bank[5]: Access = 63435, Miss = 42495, Miss_rate = 0.670, Pending_hits = 1241, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42500, Miss_rate = 0.671, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42493, Miss_rate = 0.671, Pending_hits = 1213, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42513, Miss_rate = 0.670, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[9]: Access = 63478, Miss = 42507, Miss_rate = 0.670, Pending_hits = 1277, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42495, Miss_rate = 0.670, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42492, Miss_rate = 0.670, Pending_hits = 1259, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42481, Miss_rate = 0.670, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42470, Miss_rate = 0.670, Pending_hits = 1247, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42511, Miss_rate = 0.669, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42508, Miss_rate = 0.669, Pending_hits = 1236, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42477, Miss_rate = 0.670, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42463, Miss_rate = 0.670, Pending_hits = 1227, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42480, Miss_rate = 0.670, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42464, Miss_rate = 0.669, Pending_hits = 1221, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42504, Miss_rate = 0.669, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42498, Miss_rate = 0.669, Pending_hits = 1240, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 934791
L2_total_cache_miss_rate = 0.6698
L2_total_cache_pending_hits = 17592
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 438672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 485424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 449349
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54779
	minimum = 6
	maximum = 42
Network latency average = 8.41951
	minimum = 6
	maximum = 39
Slowest packet = 2698991
Flit latency average = 6.88749
	minimum = 6
	maximum = 35
Slowest flit = 7444175
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238335
	minimum = 0.0188602 (at node 0)
	maximum = 0.0282903 (at node 11)
Accepted packet rate average = 0.0238335
	minimum = 0.0188602 (at node 0)
	maximum = 0.0282903 (at node 11)
Injected flit rate average = 0.0656888
	minimum = 0.0434604 (at node 0)
	maximum = 0.0870746 (at node 42)
Accepted flit rate average= 0.0656888
	minimum = 0.0604756 (at node 0)
	maximum = 0.0907134 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58274 (30 samples)
	minimum = 6 (30 samples)
	maximum = 48.5667 (30 samples)
Network latency average = 8.4336 (30 samples)
	minimum = 6 (30 samples)
	maximum = 45.6667 (30 samples)
Flit latency average = 6.90904 (30 samples)
	minimum = 6 (30 samples)
	maximum = 42.1333 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0223577 (30 samples)
	minimum = 0.0176923 (30 samples)
	maximum = 0.0265384 (30 samples)
Accepted packet rate average = 0.0223577 (30 samples)
	minimum = 0.0176923 (30 samples)
	maximum = 0.0265384 (30 samples)
Injected flit rate average = 0.0616212 (30 samples)
	minimum = 0.0407692 (30 samples)
	maximum = 0.0816837 (30 samples)
Accepted flit rate average = 0.0616212 (30 samples)
	minimum = 0.0567311 (30 samples)
	maximum = 0.0850963 (30 samples)
Injected packet size average = 2.75615 (30 samples)
Accepted packet size average = 2.75615 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 43 min, 7 sec (13387 sec)
gpgpu_simulation_rate = 64649 (inst/sec)
gpgpu_simulation_rate = 779 (cycle/sec)
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38866
gpu_sim_insn = 28848876
gpu_ipc =     742.2651
gpu_tot_sim_cycle = 10702791
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =      83.5591
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 15264
partiton_reqs_in_parallel = 855052
partiton_reqs_in_parallel_total    = 83100045
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8442
partiton_reqs_in_parallel_util = 855052
partiton_reqs_in_parallel_util_total    = 83100045
gpu_sim_cycle_parition_util = 38866
gpu_tot_sim_cycle_parition_util    = 3777275
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.4111 GB/Sec
L2_BW_total  =      12.7715 GB/Sec
gpu_total_sim_rate=65714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17953628
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149660, 143893, 144075, 149272, 149676, 143922, 144085, 149286, 38691, 37125, 37270, 24107, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 20008
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 926
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:922685	W0_Idle:3706575	W0_Scoreboard:176230945	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1526 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 10702790 
mrq_lat_table:656847 	104624 	68871 	159874 	190463 	140769 	78550 	33509 	1507 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	922647 	493146 	1011 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	38 	1283010 	57406 	298 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	816878 	153907 	2146 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3449 	135 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.529922  7.132293  7.640320  7.498692  7.062554  7.080139  7.663244  7.561297  7.664321  7.525173  7.245229  6.987121  8.239686  7.946919  7.239004  7.179572 
dram[1]:  7.836643  7.908015  7.081512  7.120879  6.828407  6.607625  8.295884  7.949893  7.966562  8.151872  7.126404  6.911898  7.746999  7.423894  7.464897  7.178748 
dram[2]:  7.784899  7.445004  7.919097  7.864486  6.967337  6.959833  7.635619  7.363277  7.780612  7.409135  7.333655  6.957914  8.130814  7.898305  6.703443  6.478064 
dram[3]:  7.828773  7.955157  7.346422  7.218697  6.892295  6.649880  8.061622  7.645128  7.422179  7.428432  6.946887  6.845668  7.919735  7.451155  7.329623  6.824562 
dram[4]:  7.895815  7.732345  7.711538  7.495993  6.982892  6.695652  7.631737  7.578791  7.684476  7.421617  7.695432  7.375486  7.962049  7.855805  6.734277  6.536641 
dram[5]:  7.472055  7.187758  7.283772  7.309463  7.122164  6.820385  8.358862  8.160256  7.182674  7.262857  7.277351  7.118310  7.923440  7.713892  7.191436  6.872392 
dram[6]:  8.054731  7.645247  7.636687  7.710432  6.898391  6.687192  7.753550  7.688129  7.669014  7.500984  7.551793  7.384615  7.325000  7.263950  7.039421  6.718126 
dram[7]:  7.374363  7.252922  7.192114  7.104391  7.386220  6.967494  8.272727  8.087831  6.697591  6.515625  7.411260  7.348155  8.105836  7.821565  7.250207  6.964172 
dram[8]:  7.808453  7.400682  7.666667  7.741877  6.504425  6.430390  8.186296  7.943867  7.753878  7.422772  7.182994  7.520813  7.652661  7.473108  7.169672  6.906793 
dram[9]:  7.423431  7.165590  7.455652  7.251269  7.273627  6.987889  8.061181  7.909938  6.811252  6.709302  7.466346  7.247201  8.215431  7.890279  7.059308  6.973127 
dram[10]:  7.879111  7.783143  7.490829  7.581786  6.609975  6.554745  8.314472  8.284164  7.615229  7.281553  7.364774  7.162921  7.595109  7.286707  7.254237  6.965826 
average row locality = 1435015/194391 = 7.382106
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5799      5797      5755      5753      5517      5516      5077      5076      5146      5143      5143      5145      5652      5648      5822      5815 
dram[1]:      5800      5800      5672      5669      5612      5614      5071      5070      5144      5142      5161      5160      5654      5653      5818      5814 
dram[2]:      5891      5891      5663      5660      5614      5612      5073      5072      5145      5144      5155      5155      5655      5652      5744      5741 
dram[3]:      5894      5894      5664      5662      5614      5614      5070      5067      5150      5149      5151      5150      5651      5654      5738      5735 
dram[4]:      5891      5893      5666      5663      5535      5534      5167      5167      5143      5142      5145      5147      5656      5654      5743      5740 
dram[5]:      5807      5807      5741      5742      5534      5536      5160      5158      5148      5146      5148      5146      5647      5649      5742      5740 
dram[6]:      5800      5802      5744      5742      5519      5517      5165      5162      5143      5141      5147      5149      5561      5558      5834      5831 
dram[7]:      5804      5806      5741      5743      5519      5517      5164      5163      5090      5088      5239      5239      5552      5554      5835      5831 
dram[8]:      5800      5798      5747      5746      5488      5486      5166      5162      5080      5079      5244      5241      5553      5555      5831      5828 
dram[9]:      5895      5895      5742      5739      5484      5481      5162      5161      5088      5083      5237      5241      5556      5555      5747      5740 
dram[10]:      5888      5889      5745      5743      5487      5485      5161      5158      5083      5082      5186      5184      5649      5651      5737      5738 
total reads: 966295
bank skew: 5895/5067 = 1.16
chip skew: 87886/87804 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:       1971      1078      1912      1015      1961      1003      2126      1076      2068      1059      2050      1075      1977      1099      1991      1090
dram[1]:       1977      1080      1929      1036      1961       987      2128      1079      2055      1058      2046      1073      1982      1099      1969      1090
dram[2]:       1975      1060      1935      1039      1948       987      2133      1078      2055      1058      2024      1074      1992      1097      1977      1096
dram[3]:       1961      1058      1933      1038      1946       987      2127      1080      2059      1058      2023      1082      1999      1099      1989      1098
dram[4]:       1965      1056      1934      1037      1948      1012      2117      1056      2083      1060      2024      1083      1974      1100      1991      1096
dram[5]:       1959      1063      1923      1011      1977      1014      2119      1056      2067      1059      2021      1082      1986      1102      1988      1099
dram[6]:       1971      1063      1911      1011      1986      1014      2121      1057      2052      1059      2026      1085      2005      1123      1989      1089
dram[7]:       1970      1065      1913      1010      1959      1015      2137      1056      2062      1082      2024      1063      2010      1127      1978      1088
dram[8]:       1961      1070      1927      1010      1965      1005      2140      1057      2079      1085      2017      1063      2011      1128      1977      1088
dram[9]:       1953      1054      1952      1009      1964      1007      2108      1056      2072      1072      2024      1063      2002      1124      1977      1107
dram[10]:       1958      1056      1931      1013      1963      1006      2117      1057      2068      1073      2019      1076      1998      1103      2005      1111
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6529316 n_act=17539 n_pre=17523 n_req=130398 n_rd=351216 n_write=170376 bw_util=0.1472
n_activity=1824336 dram_eff=0.5718
bk0: 23196a 6874399i bk1: 23188a 6881890i bk2: 23020a 6875755i bk3: 23012a 6881924i bk4: 22068a 6890558i bk5: 22064a 6893106i bk6: 20308a 6904600i bk7: 20304a 6908813i bk8: 20584a 6902391i bk9: 20572a 6903465i bk10: 20572a 6901329i bk11: 20580a 6908639i bk12: 22608a 6882569i bk13: 22592a 6885385i bk14: 23288a 6866285i bk15: 23260a 6870975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.62578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6529096 n_act=17549 n_pre=17533 n_req=130448 n_rd=351416 n_write=170376 bw_util=0.1473
n_activity=1824682 dram_eff=0.5719
bk0: 23200a 6872379i bk1: 23200a 6883361i bk2: 22688a 6877636i bk3: 22676a 6885057i bk4: 22448a 6885420i bk5: 22456a 6888863i bk6: 20284a 6904017i bk7: 20280a 6907961i bk8: 20576a 6901197i bk9: 20568a 6906521i bk10: 20644a 6903068i bk11: 20640a 6908895i bk12: 22616a 6880958i bk13: 22612a 6884911i bk14: 23272a 6869354i bk15: 23256a 6871477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.620681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6528672 n_act=17675 n_pre=17659 n_req=130491 n_rd=351468 n_write=170496 bw_util=0.1473
n_activity=1823977 dram_eff=0.5723
bk0: 23564a 6867034i bk1: 23564a 6876314i bk2: 22652a 6879236i bk3: 22640a 6887403i bk4: 22456a 6887191i bk5: 22448a 6888947i bk6: 20292a 6903142i bk7: 20288a 6907354i bk8: 20580a 6900752i bk9: 20576a 6902577i bk10: 20620a 6900547i bk11: 20620a 6909979i bk12: 22620a 6881580i bk13: 22608a 6888603i bk14: 22976a 6869462i bk15: 22964a 6870345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.615258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6528622 n_act=17780 n_pre=17764 n_req=130451 n_rd=351428 n_write=170376 bw_util=0.1473
n_activity=1822662 dram_eff=0.5726
bk0: 23576a 6865033i bk1: 23576a 6878768i bk2: 22656a 6877791i bk3: 22648a 6883887i bk4: 22456a 6883032i bk5: 22456a 6890016i bk6: 20280a 6901226i bk7: 20268a 6907014i bk8: 20600a 6896614i bk9: 20596a 6902144i bk10: 20604a 6905289i bk11: 20600a 6909219i bk12: 22604a 6879204i bk13: 22616a 6880650i bk14: 22952a 6871292i bk15: 22940a 6874694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.624178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6528698 n_act=17620 n_pre=17604 n_req=130512 n_rd=351544 n_write=170504 bw_util=0.1473
n_activity=1820522 dram_eff=0.5735
bk0: 23564a 6868307i bk1: 23572a 6878362i bk2: 22664a 6880333i bk3: 22652a 6885250i bk4: 22140a 6889225i bk5: 22136a 6893759i bk6: 20668a 6896348i bk7: 20668a 6904457i bk8: 20572a 6899953i bk9: 20568a 6900164i bk10: 20580a 6903042i bk11: 20588a 6910855i bk12: 22624a 6879087i bk13: 22616a 6886040i bk14: 22972a 6869167i bk15: 22960a 6872916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.618219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6528774 n_act=17716 n_pre=17700 n_req=130445 n_rd=351404 n_write=170376 bw_util=0.1473
n_activity=1823817 dram_eff=0.5722
bk0: 23228a 6870253i bk1: 23228a 6880187i bk2: 22964a 6879447i bk3: 22968a 6877467i bk4: 22136a 6890413i bk5: 22144a 6892810i bk6: 20640a 6900674i bk7: 20632a 6905726i bk8: 20592a 6900620i bk9: 20584a 6902268i bk10: 20592a 6906800i bk11: 20584a 6910911i bk12: 22588a 6882769i bk13: 22596a 6882483i bk14: 22968a 6873320i bk15: 22960a 6876594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.618074
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6529024 n_act=17663 n_pre=17647 n_req=130409 n_rd=351260 n_write=170376 bw_util=0.1472
n_activity=1819588 dram_eff=0.5734
bk0: 23200a 6871413i bk1: 23208a 6880014i bk2: 22976a 6875939i bk3: 22968a 6880722i bk4: 22076a 6885664i bk5: 22068a 6895720i bk6: 20660a 6897768i bk7: 20648a 6904589i bk8: 20572a 6898379i bk9: 20564a 6903195i bk10: 20588a 6901708i bk11: 20596a 6908440i bk12: 22244a 6883623i bk13: 22232a 6890043i bk14: 23336a 6868668i bk15: 23324a 6867262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.622678
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6528190 n_act=17816 n_pre=17800 n_req=130541 n_rd=351540 n_write=170624 bw_util=0.1474
n_activity=1821208 dram_eff=0.5734
bk0: 23216a 6869397i bk1: 23224a 6882797i bk2: 22964a 6877162i bk3: 22972a 6879268i bk4: 22076a 6890105i bk5: 22068a 6891495i bk6: 20656a 6898550i bk7: 20652a 6905510i bk8: 20360a 6899564i bk9: 20352a 6905276i bk10: 20956a 6898426i bk11: 20956a 6904480i bk12: 22208a 6885532i bk13: 22216a 6889422i bk14: 23340a 6869131i bk15: 23324a 6870802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.619543
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6529086 n_act=17654 n_pre=17638 n_req=130398 n_rd=351216 n_write=170376 bw_util=0.1472
n_activity=1823953 dram_eff=0.5719
bk0: 23200a 6872983i bk1: 23192a 6881658i bk2: 22988a 6876362i bk3: 22984a 6883870i bk4: 21952a 6890563i bk5: 21944a 6894706i bk6: 20664a 6895585i bk7: 20648a 6903756i bk8: 20320a 6902065i bk9: 20316a 6907507i bk10: 20976a 6898237i bk11: 20964a 6904768i bk12: 22212a 6882875i bk13: 22220a 6891297i bk14: 23324a 6867107i bk15: 23312a 6871070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.618717
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc0f31d440 :  mf: uid=19923408, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10702790), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6528874 n_act=17757 n_pre=17741 n_req=130400 n_rd=351222 n_write=170376 bw_util=0.1472
n_activity=1821070 dram_eff=0.5728
bk0: 23580a 6866899i bk1: 23580a 6876039i bk2: 22968a 6873320i bk3: 22954a 6879684i bk4: 21936a 6892567i bk5: 21924a 6894701i bk6: 20648a 6897892i bk7: 20644a 6904295i bk8: 20352a 6901690i bk9: 20332a 6906194i bk10: 20948a 6899864i bk11: 20964a 6904803i bk12: 22224a 6886197i bk13: 22220a 6888578i bk14: 22988a 6872642i bk15: 22960a 6876458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.617468
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7085970 n_nop=6528652 n_act=17623 n_pre=17607 n_req=130522 n_rd=351464 n_write=170624 bw_util=0.1474
n_activity=1823724 dram_eff=0.5726
bk0: 23552a 6869425i bk1: 23556a 6877008i bk2: 22980a 6876378i bk3: 22972a 6880554i bk4: 21948a 6889296i bk5: 21940a 6893685i bk6: 20644a 6899057i bk7: 20632a 6905924i bk8: 20332a 6904776i bk9: 20328a 6906092i bk10: 20744a 6902712i bk11: 20736a 6907362i bk12: 22596a 6877835i bk13: 22604a 6884776i bk14: 22948a 6874908i bk15: 22952a 6876830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.616435

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 43911, Miss_rate = 0.670, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 43893, Miss_rate = 0.670, Pending_hits = 1230, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 43932, Miss_rate = 0.670, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 43922, Miss_rate = 0.670, Pending_hits = 1240, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 43940, Miss_rate = 0.670, Pending_hits = 369, Reservation_fails = 1
L2_cache_bank[5]: Access = 65550, Miss = 43927, Miss_rate = 0.670, Pending_hits = 1244, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 43932, Miss_rate = 0.671, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 43925, Miss_rate = 0.671, Pending_hits = 1216, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 43946, Miss_rate = 0.670, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[9]: Access = 65593, Miss = 43940, Miss_rate = 0.670, Pending_hits = 1280, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 43927, Miss_rate = 0.670, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 43924, Miss_rate = 0.670, Pending_hits = 1262, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 43913, Miss_rate = 0.670, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 43902, Miss_rate = 0.670, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 43944, Miss_rate = 0.670, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 43941, Miss_rate = 0.670, Pending_hits = 1240, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 43909, Miss_rate = 0.670, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 43895, Miss_rate = 0.670, Pending_hits = 1230, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 43911, Miss_rate = 0.670, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 43895, Miss_rate = 0.670, Pending_hits = 1224, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 43936, Miss_rate = 0.670, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 43930, Miss_rate = 0.669, Pending_hits = 1243, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 966295
L2_total_cache_miss_rate = 0.6700
L2_total_cache_pending_hits = 17661
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 453603
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 501808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 464469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59846
	minimum = 6
	maximum = 48
Network latency average = 8.46354
	minimum = 6
	maximum = 43
Slowest packet = 2792930
Flit latency average = 6.94164
	minimum = 6
	maximum = 39
Slowest flit = 7697602
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023931
	minimum = 0.0189373 (at node 0)
	maximum = 0.028406 (at node 19)
Accepted packet rate average = 0.023931
	minimum = 0.0189373 (at node 0)
	maximum = 0.028406 (at node 19)
Injected flit rate average = 0.0659575
	minimum = 0.0436382 (at node 0)
	maximum = 0.0874309 (at node 42)
Accepted flit rate average= 0.0659575
	minimum = 0.060723 (at node 0)
	maximum = 0.0910845 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58325 (31 samples)
	minimum = 6 (31 samples)
	maximum = 48.5484 (31 samples)
Network latency average = 8.43456 (31 samples)
	minimum = 6 (31 samples)
	maximum = 45.5806 (31 samples)
Flit latency average = 6.91009 (31 samples)
	minimum = 6 (31 samples)
	maximum = 42.0323 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.0224085 (31 samples)
	minimum = 0.0177325 (31 samples)
	maximum = 0.0265987 (31 samples)
Accepted packet rate average = 0.0224085 (31 samples)
	minimum = 0.0177325 (31 samples)
	maximum = 0.0265987 (31 samples)
Injected flit rate average = 0.0617611 (31 samples)
	minimum = 0.0408617 (31 samples)
	maximum = 0.0818691 (31 samples)
Accepted flit rate average = 0.0617611 (31 samples)
	minimum = 0.0568598 (31 samples)
	maximum = 0.0852895 (31 samples)
Injected packet size average = 2.75615 (31 samples)
Accepted packet size average = 2.75615 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 46 min, 49 sec (13609 sec)
gpgpu_simulation_rate = 65714 (inst/sec)
gpgpu_simulation_rate = 786 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39096
gpu_sim_insn = 28848876
gpu_ipc =     737.8984
gpu_tot_sim_cycle = 10964037
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =      84.1993
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 15744
partiton_reqs_in_parallel = 860112
partiton_reqs_in_parallel_total    = 83955097
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.7358
partiton_reqs_in_parallel_util = 860112
partiton_reqs_in_parallel_util_total    = 83955097
gpu_sim_cycle_parition_util = 39096
gpu_tot_sim_cycle_parition_util    = 3816141
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.7439 GB/Sec
L2_BW_total  =      12.8692 GB/Sec
gpu_total_sim_rate=66794

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18532856
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154492, 148524, 148723, 154089, 154506, 148557, 148734, 154101, 43531, 41764, 41925, 28919, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 20033
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 951
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:952626	W0_Idle:3722113	W0_Scoreboard:177373055	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1485 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 10964036 
mrq_lat_table:675569 	106977 	70920 	165405 	197564 	146546 	81926 	35197 	1534 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	951022 	511256 	1030 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1327241 	59664 	312 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	843306 	158806 	2203 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	151200 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3525 	137 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.414392  7.007037  7.612157  7.450964  6.943022  6.936469  7.561886  7.451113  7.580366  7.448439  7.151322  6.919753  8.162417  7.840291  7.195044  7.126783 
dram[1]:  7.782118  7.864035  7.023387  7.049393  6.773228  6.542966  8.262084  7.912551  7.881882  8.057319  7.090171  6.848432  7.624339  7.295359  7.374590  7.103476 
dram[2]:  7.648287  7.365245  7.873303  7.807002  6.861244  6.865124  7.565388  7.264400  7.690430  7.324651  7.221508  6.880035  8.073763  7.808491  6.637387  6.422965 
dram[3]:  7.767600  7.874463  7.275084  7.142036  6.790844  6.542966  7.986501  7.574384  7.323420  7.342964  6.867660  6.748493  7.843013  7.370844  7.253695  6.731707 
dram[4]:  7.844902  7.675608  7.647627  7.467811  6.891428  6.651694  7.569098  7.461684  7.614120  7.350140  7.616732  7.299161  7.912169  7.726542  6.646616  6.469253 
dram[5]:  7.384362  7.126291  7.221679  7.257985  7.022462  6.684877  8.277311  8.071721  7.122966  7.225688  7.179652  7.004472  7.846503  7.646903  7.099598  6.776841 
dram[6]:  7.990196  7.586295  7.531011  7.587329  6.821862  6.611460  7.670233  7.593449  7.614120  7.467742  7.466158  7.321496  7.231822  7.149746  6.972973  6.647275 
dram[7]:  7.315660  7.153907  7.122990  7.017419  7.256675  6.853539  8.212500  8.052094  6.644387  6.492462  7.300273  7.240975  8.042857  7.799631  7.184566  6.859423 
dram[8]:  7.715146  7.304809  7.559250  7.616838  6.377574  6.318216  8.096509  7.834990  7.690169  7.346300  7.148709  7.458179  7.554562  7.410526  7.063380  6.805430 
dram[9]:  7.333066  7.078053  7.397329  7.167476  7.210526  6.927032  8.010162  7.849602  6.753484  6.656357  7.365473  7.158787  8.100671  7.807764  6.963779  6.882399 
dram[10]:  7.828914  7.672255  7.418410  7.504657  6.495727  6.444102  8.252356  8.189189  7.529640  7.240187  7.318519  7.074306  7.455565  7.178571  7.158833  6.886204 
average row locality = 1481639/202949 = 7.300549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5988      5986      5947      5945      5704      5703      5234      5233      5316      5313      5317      5319      5828      5824      6009      6002 
dram[1]:      5989      5989      5861      5858      5802      5804      5228      5227      5314      5312      5335      5334      5830      5829      6005      6001 
dram[2]:      6083      6083      5852      5849      5804      5802      5230      5229      5315      5314      5329      5329      5831      5828      5929      5926 
dram[3]:      6086      6086      5853      5851      5804      5804      5227      5224      5320      5319      5324      5323      5827      5830      5923      5920 
dram[4]:      6083      6085      5855      5852      5722      5721      5327      5327      5313      5312      5318      5320      5832      5830      5928      5925 
dram[5]:      5996      5996      5933      5934      5721      5723      5320      5318      5318      5316      5321      5319      5823      5825      5927      5925 
dram[6]:      5989      5991      5936      5934      5705      5703      5325      5322      5313      5311      5320      5322      5734      5731      6022      6019 
dram[7]:      5993      5995      5933      5935      5705      5703      5324      5323      5258      5256      5415      5415      5725      5727      6023      6019 
dram[8]:      5989      5987      5939      5938      5673      5671      5326      5322      5248      5247      5420      5417      5726      5728      6019      6016 
dram[9]:      6087      6087      5934      5931      5669      5666      5322      5321      5257      5252      5413      5417      5729      5728      5932      5925 
dram[10]:      6080      6081      5937      5935      5672      5670      5321      5318      5252      5251      5360      5358      5825      5827      5922      5923 
total reads: 997799
bank skew: 6087/5224 = 1.17
chip skew: 90750/90666 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:       1917      1051      1857       990      1904       977      2069      1050      2010      1032      1991      1048      1926      1073      1936      1063
dram[1]:       1922      1053      1874      1010      1903       962      2070      1053      1997      1032      1988      1046      1930      1073      1915      1063
dram[2]:       1920      1034      1879      1012      1891       961      2075      1052      1997      1032      1966      1047      1940      1071      1923      1069
dram[3]:       1907      1031      1878      1011      1889       961      2070      1053      2001      1032      1965      1054      1947      1073      1934      1071
dram[4]:       1911      1030      1878      1011      1891       986      2059      1030      2024      1033      1967      1056      1923      1074      1936      1069
dram[5]:       1905      1037      1867       985      1918       988      2062      1031      2009      1033      1963      1054      1935      1076      1934      1072
dram[6]:       1917      1037      1856       985      1927       988      2063      1031      1994      1032      1969      1057      1953      1096      1934      1062
dram[7]:       1915      1039      1858       984      1901       989      2078      1031      2004      1055      1966      1036      1958      1100      1924      1062
dram[8]:       1906      1044      1872       984      1908       979      2082      1031      2020      1057      1960      1036      1959      1101      1923      1062
dram[9]:       1899      1028      1896       983      1906       980      2051      1031      2013      1045      1966      1036      1949      1098      1923      1080
dram[10]:       1904      1030      1875       987      1906       980      2059      1031      2010      1046      1962      1049      1946      1078      1950      1084
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6583386 n_act=18325 n_pre=18309 n_req=134636 n_rd=362672 n_write=175872 bw_util=0.1505
n_activity=1883521 dram_eff=0.5718
bk0: 23952a 6939806i bk1: 23944a 6947463i bk2: 23788a 6940933i bk3: 23780a 6947455i bk4: 22816a 6956175i bk5: 22812a 6958865i bk6: 20936a 6971003i bk7: 20932a 6975719i bk8: 21264a 6968744i bk9: 21252a 6969563i bk10: 21268a 6967733i bk11: 21276a 6975249i bk12: 23312a 6948853i bk13: 23296a 6951563i bk14: 24036a 6931781i bk15: 24008a 6936392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.645372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6583250 n_act=18293 n_pre=18277 n_req=134686 n_rd=362872 n_write=175872 bw_util=0.1505
n_activity=1883582 dram_eff=0.572
bk0: 23956a 6937481i bk1: 23956a 6949259i bk2: 23444a 6942741i bk3: 23432a 6950499i bk4: 23208a 6951035i bk5: 23216a 6954264i bk6: 20912a 6970500i bk7: 20908a 6974881i bk8: 21256a 6967592i bk9: 21248a 6973193i bk10: 21340a 6969350i bk11: 21336a 6975361i bk12: 23320a 6946558i bk13: 23316a 6951009i bk14: 24020a 6934332i bk15: 24004a 6936979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.640945
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6582734 n_act=18457 n_pre=18441 n_req=134733 n_rd=362932 n_write=176000 bw_util=0.1506
n_activity=1882330 dram_eff=0.5726
bk0: 24332a 6932233i bk1: 24332a 6941844i bk2: 23408a 6944452i bk3: 23396a 6953181i bk4: 23216a 6952337i bk5: 23208a 6954109i bk6: 20920a 6969500i bk7: 20916a 6973892i bk8: 21260a 6966979i bk9: 21256a 6968783i bk10: 21316a 6966953i bk11: 21316a 6976355i bk12: 23324a 6947974i bk13: 23312a 6954616i bk14: 23716a 6934482i bk15: 23704a 6935437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.634219
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6582680 n_act=18572 n_pre=18556 n_req=134689 n_rd=362884 n_write=175872 bw_util=0.1505
n_activity=1881647 dram_eff=0.5726
bk0: 24344a 6930348i bk1: 24344a 6944110i bk2: 23412a 6942915i bk3: 23404a 6949341i bk4: 23216a 6948172i bk5: 23216a 6955442i bk6: 20908a 6967737i bk7: 20896a 6973874i bk8: 21280a 6962707i bk9: 21276a 6968592i bk10: 21296a 6971547i bk11: 21292a 6975323i bk12: 23308a 6945007i bk13: 23320a 6946654i bk14: 23692a 6936720i bk15: 23680a 6939785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.6432
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc0fc05f10 :  mf: uid=20566052, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10964036), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6582842 n_act=18370 n_pre=18354 n_req=134750 n_rd=362998 n_write=176000 bw_util=0.1506
n_activity=1879213 dram_eff=0.5736
bk0: 24332a 6933447i bk1: 24340a 6943728i bk2: 23420a 6945554i bk3: 23408a 6950988i bk4: 22888a 6954643i bk5: 22882a 6959036i bk6: 21308a 6962229i bk7: 21308a 6971042i bk8: 21252a 6965950i bk9: 21248a 6966411i bk10: 21272a 6969804i bk11: 21280a 6977634i bk12: 23328a 6945370i bk13: 23320a 6952327i bk14: 23712a 6934024i bk15: 23700a 6937982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.637968
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6582848 n_act=18500 n_pre=18484 n_req=134683 n_rd=362860 n_write=175872 bw_util=0.1505
n_activity=1882556 dram_eff=0.5723
bk0: 23984a 6935373i bk1: 23984a 6945511i bk2: 23732a 6944402i bk3: 23736a 6942832i bk4: 22884a 6956033i bk5: 22892a 6958332i bk6: 21280a 6966775i bk7: 21272a 6972190i bk8: 21272a 6966476i bk9: 21264a 6968842i bk10: 21284a 6972877i bk11: 21276a 6977290i bk12: 23292a 6948458i bk13: 23300a 6948650i bk14: 23708a 6938768i bk15: 23700a 6942022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.638217
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6583130 n_act=18435 n_pre=18419 n_req=134645 n_rd=362708 n_write=175872 bw_util=0.1505
n_activity=1878034 dram_eff=0.5736
bk0: 23956a 6936610i bk1: 23964a 6945702i bk2: 23744a 6940977i bk3: 23736a 6945904i bk4: 22820a 6951017i bk5: 22812a 6961406i bk6: 21300a 6964247i bk7: 21288a 6971054i bk8: 21252a 6964923i bk9: 21244a 6969545i bk10: 21280a 6968054i bk11: 21288a 6975069i bk12: 22936a 6949734i bk13: 22924a 6956053i bk14: 24088a 6933793i bk15: 24076a 6931972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.642879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6582276 n_act=18590 n_pre=18574 n_req=134781 n_rd=362996 n_write=176128 bw_util=0.1506
n_activity=1879874 dram_eff=0.5736
bk0: 23972a 6934549i bk1: 23980a 6947933i bk2: 23732a 6941916i bk3: 23740a 6944488i bk4: 22820a 6955578i bk5: 22812a 6957029i bk6: 21296a 6964861i bk7: 21292a 6972106i bk8: 21032a 6965791i bk9: 21024a 6971310i bk10: 21660a 6964161i bk11: 21660a 6970480i bk12: 22900a 6951372i bk13: 22908a 6955959i bk14: 24092a 6934401i bk15: 24076a 6935464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.63951
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6583120 n_act=18462 n_pre=18446 n_req=134634 n_rd=362664 n_write=175872 bw_util=0.1505
n_activity=1882875 dram_eff=0.572
bk0: 23956a 6938273i bk1: 23948a 6947200i bk2: 23756a 6941140i bk3: 23752a 6949002i bk4: 22692a 6956032i bk5: 22684a 6960250i bk6: 21304a 6961756i bk7: 21288a 6970103i bk8: 20992a 6968273i bk9: 20988a 6973898i bk10: 21680a 6964390i bk11: 21668a 6971400i bk12: 22904a 6948979i bk13: 22912a 6957549i bk14: 24076a 6932026i bk15: 24064a 6936043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.637825
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6582966 n_act=18531 n_pre=18515 n_req=134638 n_rd=362680 n_write=175872 bw_util=0.1505
n_activity=1879605 dram_eff=0.573
bk0: 24348a 6931957i bk1: 24348a 6940861i bk2: 23736a 6938399i bk3: 23724a 6944810i bk4: 22676a 6958439i bk5: 22664a 6960703i bk6: 21288a 6964333i bk7: 21284a 6970793i bk8: 21028a 6967862i bk9: 21008a 6972613i bk10: 21652a 6966208i bk11: 21668a 6971149i bk12: 22916a 6952365i bk13: 22912a 6954708i bk14: 23728a 6937495i bk15: 23700a 6941538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.637257
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc0fb29a10 :  mf: uid=20566051, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10964033), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7158564 n_nop=6582694 n_act=18415 n_pre=18399 n_req=134764 n_rd=362928 n_write=176128 bw_util=0.1506
n_activity=1882669 dram_eff=0.5727
bk0: 24320a 6934694i bk1: 24324a 6942332i bk2: 23748a 6941405i bk3: 23740a 6945832i bk4: 22688a 6954589i bk5: 22680a 6959271i bk6: 21284a 6965685i bk7: 21272a 6972899i bk8: 21008a 6971053i bk9: 21004a 6972686i bk10: 21440a 6968666i bk11: 21432a 6973384i bk12: 23300a 6943499i bk13: 23308a 6950872i bk14: 23688a 6940072i bk15: 23692a 6942234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.634883

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45343, Miss_rate = 0.670, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45325, Miss_rate = 0.670, Pending_hits = 1237, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45364, Miss_rate = 0.671, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45354, Miss_rate = 0.670, Pending_hits = 1249, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45373, Miss_rate = 0.670, Pending_hits = 376, Reservation_fails = 1
L2_cache_bank[5]: Access = 67664, Miss = 45360, Miss_rate = 0.670, Pending_hits = 1254, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45364, Miss_rate = 0.671, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45357, Miss_rate = 0.671, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45378, Miss_rate = 0.670, Pending_hits = 397, Reservation_fails = 0
L2_cache_bank[9]: Access = 67708, Miss = 45372, Miss_rate = 0.670, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45359, Miss_rate = 0.670, Pending_hits = 390, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45356, Miss_rate = 0.671, Pending_hits = 1272, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45344, Miss_rate = 0.671, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45333, Miss_rate = 0.670, Pending_hits = 1257, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45376, Miss_rate = 0.670, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45373, Miss_rate = 0.670, Pending_hits = 1250, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45340, Miss_rate = 0.670, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45326, Miss_rate = 0.670, Pending_hits = 1238, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45343, Miss_rate = 0.670, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45327, Miss_rate = 0.670, Pending_hits = 1232, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45369, Miss_rate = 0.670, Pending_hits = 374, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45363, Miss_rate = 0.670, Pending_hits = 1252, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 997799
L2_total_cache_miss_rate = 0.6703
L2_total_cache_pending_hits = 17809
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 468455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 479589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54979
	minimum = 6
	maximum = 56
Network latency average = 8.42334
	minimum = 6
	maximum = 46
Slowest packet = 2885003
Flit latency average = 6.90061
	minimum = 6
	maximum = 42
Slowest flit = 7951319
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237903
	minimum = 0.0188259 (at node 5)
	maximum = 0.0282389 (at node 0)
Accepted packet rate average = 0.0237903
	minimum = 0.0188259 (at node 5)
	maximum = 0.0282389 (at node 0)
Injected flit rate average = 0.0655695
	minimum = 0.0433815 (at node 5)
	maximum = 0.0869165 (at node 42)
Accepted flit rate average= 0.0655695
	minimum = 0.0603658 (at node 5)
	maximum = 0.0905487 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58221 (32 samples)
	minimum = 6 (32 samples)
	maximum = 48.7812 (32 samples)
Network latency average = 8.43421 (32 samples)
	minimum = 6 (32 samples)
	maximum = 45.5938 (32 samples)
Flit latency average = 6.90979 (32 samples)
	minimum = 6 (32 samples)
	maximum = 42.0312 (32 samples)
Fragmentation average = 0 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0 (32 samples)
Injected packet rate average = 0.0224516 (32 samples)
	minimum = 0.0177667 (32 samples)
	maximum = 0.02665 (32 samples)
Accepted packet rate average = 0.0224516 (32 samples)
	minimum = 0.0177667 (32 samples)
	maximum = 0.02665 (32 samples)
Injected flit rate average = 0.0618801 (32 samples)
	minimum = 0.0409404 (32 samples)
	maximum = 0.0820268 (32 samples)
Accepted flit rate average = 0.0618801 (32 samples)
	minimum = 0.0569694 (32 samples)
	maximum = 0.0854538 (32 samples)
Injected packet size average = 2.75615 (32 samples)
Accepted packet size average = 2.75615 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 50 min, 21 sec (13821 sec)
gpgpu_simulation_rate = 66794 (inst/sec)
gpgpu_simulation_rate = 793 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38829
gpu_sim_insn = 28848876
gpu_ipc =     742.9724
gpu_tot_sim_cycle = 11225016
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =      84.8117
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 16097
partiton_reqs_in_parallel = 854238
partiton_reqs_in_parallel_total    = 84815209
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.6320
partiton_reqs_in_parallel_util = 854238
partiton_reqs_in_parallel_util_total    = 84815209
gpu_sim_cycle_parition_util = 38829
gpu_tot_sim_cycle_parition_util    = 3855237
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.5192 GB/Sec
L2_BW_total  =      12.9627 GB/Sec
gpu_total_sim_rate=67874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19112084
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159319, 153165, 153370, 158904, 159333, 153196, 153381, 158916, 43531, 41764, 41925, 28919, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 20075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 993
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:983015	W0_Idle:3737224	W0_Scoreboard:178497455	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1447 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 11225015 
mrq_lat_table:696888 	111033 	73475 	169871 	203007 	151217 	84722 	36429 	1620 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	983759 	524997 	1056 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	40 	1371482 	61912 	326 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	869622 	163793 	2284 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	166320 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3600 	139 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.572482  7.160341  7.752115  7.589892  7.085106  7.078496  7.724004  7.612069  7.735238  7.602060  7.292155  7.058464  8.339869  8.014362  7.331492  7.262911 
dram[1]:  7.944158  8.026910  7.157097  7.183347  6.914910  6.681750  8.430998  8.078332  8.023715  8.200000  7.231044  6.987069  7.782230  7.450375  7.500000  7.228193 
dram[2]:  7.810587  7.524303  8.012511  7.945922  7.003953  7.007911  7.727626  7.423365  7.846377  7.476980  7.363636  7.019064  8.250231  7.982127  6.767804  6.551724 
dram[3]:  7.931150  8.039149  7.410744  7.276786  6.932707  6.681750  8.152977  7.736842  7.461892  7.467831  7.006938  6.886616  8.002688  7.526537  7.388168  6.862952 
dram[4]:  8.009330  7.838174  7.785590  7.604750  7.033980  6.791406  7.733143  7.624532  7.754537  7.488930  7.762500  7.442396  8.086878  7.899204  6.787202  6.607971 
dram[5]:  7.541972  7.280881  7.357776  7.394332  7.166529  6.824961  8.448598  8.241135  7.247101  7.350226  7.321849  7.145133  8.006278  7.805070  7.233148  6.908333 
dram[6]:  8.154321  7.746231  7.682086  7.725888  6.963884  6.750973  7.835419  7.757864  7.754537  7.593078  7.610744  7.464880  7.384615  7.301839  7.118411  6.779476 
dram[7]:  7.472537  7.308847  7.258347  7.151918  7.403584  6.995968  8.383110  8.221212  6.776271  6.612076  7.445545  7.385714  8.202067  7.957156  7.320503  6.993243 
dram[8]:  7.876491  7.461663  7.710548  7.755518  6.513616  6.453523  8.265990  8.001966  7.814090  7.469598  7.292511  7.604779  7.710248  7.564991  7.209753  6.938897 
dram[9]:  7.491673  7.233538  7.534654  7.303200  7.356410  7.069844  8.178894  8.016748  6.873603  6.776082  7.511353  7.302736  8.260170  7.965329  7.085404  7.014616 
dram[10]:  7.993226  7.834855  7.568351  7.655490  6.633282  6.581040  8.423395  8.359713  7.652299  7.362212  7.462454  7.216120  7.612106  7.332512  7.292800  7.018476 
average row locality = 1528263/205207 = 7.447422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6177      6175      6131      6129      5877      5876      5407      5406      5482      5479      5479      5481      6020      6016      6201      6194 
dram[1]:      6178      6178      6042      6039      5978      5980      5401      5400      5480      5478      5498      5497      6022      6021      6197      6193 
dram[2]:      6275      6275      6033      6030      5980      5978      5403      5402      5481      5480      5492      5492      6023      6020      6118      6115 
dram[3]:      6278      6278      6034      6032      5980      5980      5400      5397      5486      5485      5487      5486      6019      6022      6112      6109 
dram[4]:      6275      6277      6036      6033      5896      5895      5503      5503      5479      5478      5481      5483      6024      6022      6117      6114 
dram[5]:      6185      6185      6116      6117      5895      5897      5496      5494      5484      5482      5484      5482      6015      6017      6116      6114 
dram[6]:      6178      6180      6119      6117      5879      5877      5501      5498      5479      5477      5483      5485      5923      5920      6214      6211 
dram[7]:      6182      6184      6116      6118      5879      5877      5500      5499      5422      5420      5581      5581      5914      5916      6215      6211 
dram[8]:      6178      6176      6122      6121      5846      5844      5502      5498      5412      5411      5586      5583      5915      5917      6211      6208 
dram[9]:      6279      6279      6117      6114      5842      5839      5498      5497      5420      5415      5579      5583      5918      5917      6121      6114 
dram[10]:      6272      6273      6120      6118      5845      5843      5497      5494      5415      5414      5524      5522      6017      6019      6111      6112 
total reads: 1029303
bank skew: 6279/5397 = 1.16
chip skew: 93616/93530 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:       1865      1026      1809       967      1855       955      2011      1023      1956      1008      1938      1023      1871      1045      1883      1037
dram[1]:       1870      1028      1825       987      1855       940      2012      1026      1943      1007      1935      1021      1875      1046      1863      1037
dram[2]:       1868      1009      1830       989      1843       940      2017      1025      1943      1007      1914      1022      1884      1043      1871      1043
dram[3]:       1856      1006      1829       988      1841       940      2011      1027      1947      1007      1913      1029      1891      1046      1881      1044
dram[4]:       1859      1005      1829       988      1842       964      2001      1005      1969      1008      1914      1031      1868      1047      1883      1042
dram[5]:       1854      1012      1819       963      1869       965      2004      1005      1955      1008      1911      1029      1879      1048      1881      1045
dram[6]:       1865      1012      1808       963      1878       965      2005      1006      1940      1007      1916      1032      1897      1068      1881      1036
dram[7]:       1864      1014      1810       962      1853       967      2020      1005      1950      1030      1914      1012      1902      1072      1871      1035
dram[8]:       1855      1019      1823       962      1859       957      2024      1006      1966      1032      1907      1011      1903      1073      1870      1035
dram[9]:       1847      1004      1847       961      1857       958      1993      1005      1959      1020      1914      1011      1894      1069      1870      1053
dram[10]:       1853      1005      1826       965      1857       958      2001      1005      1956      1021      1910      1024      1890      1050      1896      1057
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6638144 n_act=18523 n_pre=18507 n_req=138872 n_rd=374120 n_write=181368 bw_util=0.1536
n_activity=1938947 dram_eff=0.573
bk0: 24708a 7005215i bk1: 24700a 7013674i bk2: 24524a 7006652i bk3: 24516a 7013549i bk4: 23508a 7022576i bk5: 23504a 7025566i bk6: 21628a 7037198i bk7: 21624a 7042009i bk8: 21928a 7035039i bk9: 21916a 7035598i bk10: 21916a 7034032i bk11: 21924a 7041852i bk12: 24080a 7013919i bk13: 24064a 7017209i bk14: 24804a 6996804i bk15: 24776a 7001599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.660418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637976 n_act=18503 n_pre=18487 n_req=138924 n_rd=374328 n_write=181368 bw_util=0.1537
n_activity=1939041 dram_eff=0.5732
bk0: 24712a 7003086i bk1: 24712a 7014990i bk2: 24168a 7008466i bk3: 24156a 7016743i bk4: 23912a 7017112i bk5: 23920a 7020662i bk6: 21604a 7036780i bk7: 21600a 7041184i bk8: 21920a 7034099i bk9: 21912a 7039799i bk10: 21992a 7035967i bk11: 21988a 7042392i bk12: 24088a 7011877i bk13: 24084a 7016561i bk14: 24788a 6999430i bk15: 24772a 7002469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.654938
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637484 n_act=18655 n_pre=18639 n_req=138971 n_rd=374388 n_write=181496 bw_util=0.1538
n_activity=1938094 dram_eff=0.5736
bk0: 25100a 6997585i bk1: 25100a 7007786i bk2: 24132a 7010392i bk3: 24120a 7019554i bk4: 23920a 7018707i bk5: 23912a 7020726i bk6: 21612a 7035846i bk7: 21608a 7040373i bk8: 21924a 7033415i bk9: 21920a 7035378i bk10: 21968a 7033302i bk11: 21968a 7043168i bk12: 24092a 7013321i bk13: 24080a 7020454i bk14: 24472a 6999320i bk15: 24460a 7000692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.647143
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637410 n_act=18780 n_pre=18764 n_req=138927 n_rd=374340 n_write=181368 bw_util=0.1537
n_activity=1937051 dram_eff=0.5738
bk0: 25112a 6995269i bk1: 25112a 7009822i bk2: 24136a 7008422i bk3: 24128a 7014904i bk4: 23920a 7014420i bk5: 23920a 7022288i bk6: 21600a 7034156i bk7: 21588a 7040180i bk8: 21944a 7028985i bk9: 21940a 7034785i bk10: 21948a 7037939i bk11: 21944a 7042234i bk12: 24076a 7010082i bk13: 24088a 7011944i bk14: 24448a 7001975i bk15: 24436a 7005661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.657864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637574 n_act=18568 n_pre=18552 n_req=138992 n_rd=374464 n_write=181504 bw_util=0.1538
n_activity=1935180 dram_eff=0.5746
bk0: 25100a 6999032i bk1: 25108a 7009387i bk2: 24144a 7011406i bk3: 24132a 7017156i bk4: 23584a 7021272i bk5: 23580a 7025202i bk6: 22012a 7028542i bk7: 22012a 7037175i bk8: 21916a 7032293i bk9: 21912a 7032983i bk10: 21924a 7036138i bk11: 21932a 7044843i bk12: 24096a 7010736i bk13: 24088a 7018109i bk14: 24468a 6999468i bk15: 24456a 7003173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.651339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637574 n_act=18710 n_pre=18694 n_req=138921 n_rd=374316 n_write=181368 bw_util=0.1537
n_activity=1938337 dram_eff=0.5734
bk0: 24740a 7000483i bk1: 24740a 7011619i bk2: 24464a 7010217i bk3: 24468a 7008870i bk4: 23580a 7022506i bk5: 23588a 7024932i bk6: 21984a 7033088i bk7: 21976a 7038441i bk8: 21936a 7032322i bk9: 21928a 7034771i bk10: 21936a 7039197i bk11: 21928a 7044217i bk12: 24060a 7013596i bk13: 24068a 7013962i bk14: 24464a 7004291i bk15: 24456a 7008141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.653243
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637868 n_act=18639 n_pre=18623 n_req=138883 n_rd=374164 n_write=181368 bw_util=0.1537
n_activity=1933735 dram_eff=0.5746
bk0: 24712a 7002524i bk1: 24720a 7011520i bk2: 24476a 7006968i bk3: 24468a 7012154i bk4: 23516a 7017628i bk5: 23508a 7027750i bk6: 22004a 7030333i bk7: 21992a 7037368i bk8: 21916a 7031092i bk9: 21908a 7036040i bk10: 21932a 7034228i bk11: 21940a 7041571i bk12: 23692a 7015044i bk13: 23680a 7021807i bk14: 24856a 6998601i bk15: 24844a 6996972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.65758
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6636990 n_act=18798 n_pre=18782 n_req=139023 n_rd=374460 n_write=181632 bw_util=0.1538
n_activity=1935640 dram_eff=0.5746
bk0: 24728a 7000227i bk1: 24736a 7013861i bk2: 24464a 7007989i bk3: 24472a 7010482i bk4: 23516a 7022066i bk5: 23508a 7023869i bk6: 22000a 7030903i bk7: 21996a 7038166i bk8: 21688a 7032146i bk9: 21680a 7037781i bk10: 22324a 7030168i bk11: 22324a 7037012i bk12: 23656a 7016875i bk13: 23664a 7021746i bk14: 24860a 6999635i bk15: 24844a 7001024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.653092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637854 n_act=18668 n_pre=18652 n_req=138872 n_rd=374120 n_write=181368 bw_util=0.1536
n_activity=1938596 dram_eff=0.5731
bk0: 24712a 7003682i bk1: 24704a 7012829i bk2: 24488a 7007254i bk3: 24484a 7015213i bk4: 23384a 7022494i bk5: 23376a 7026746i bk6: 22008a 7027377i bk7: 21992a 7036432i bk8: 21648a 7034688i bk9: 21644a 7040580i bk10: 22344a 7030538i bk11: 22332a 7038171i bk12: 23660a 7014359i bk13: 23668a 7023099i bk14: 24844a 6997254i bk15: 24832a 7001062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.652473
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc041903b0 :  mf: uid=21208696, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (11225015), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637698 n_act=18743 n_pre=18727 n_req=138874 n_rd=374126 n_write=181368 bw_util=0.1536
n_activity=1934901 dram_eff=0.5742
bk0: 25116a 6997091i bk1: 25116a 7006767i bk2: 24468a 7004154i bk3: 24454a 7010552i bk4: 23368a 7025058i bk5: 23356a 7027227i bk6: 21992a 7030551i bk7: 21988a 7037093i bk8: 21680a 7034016i bk9: 21660a 7038911i bk10: 22316a 7032102i bk11: 22332a 7037715i bk12: 23672a 7017799i bk13: 23668a 7020506i bk14: 24484a 7002324i bk15: 24456a 7007119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.65093
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7230662 n_nop=6637420 n_act=18621 n_pre=18605 n_req=139004 n_rd=374384 n_write=181632 bw_util=0.1538
n_activity=1938336 dram_eff=0.5737
bk0: 25088a 6999864i bk1: 25092a 7008045i bk2: 24480a 7007229i bk3: 24472a 7011770i bk4: 23380a 7021226i bk5: 23372a 7026154i bk6: 21988a 7031869i bk7: 21976a 7039183i bk8: 21660a 7037660i bk9: 21656a 7039271i bk10: 22096a 7035341i bk11: 22088a 7040258i bk12: 24068a 7008662i bk13: 24076a 7016374i bk14: 24444a 7005582i bk15: 24448a 7007855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.648944

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 46774, Miss_rate = 0.670, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 46756, Miss_rate = 0.671, Pending_hits = 1241, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 46796, Miss_rate = 0.671, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 46786, Miss_rate = 0.671, Pending_hits = 1253, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 46805, Miss_rate = 0.671, Pending_hits = 380, Reservation_fails = 1
L2_cache_bank[5]: Access = 69779, Miss = 46792, Miss_rate = 0.671, Pending_hits = 1258, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 46796, Miss_rate = 0.671, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 46789, Miss_rate = 0.671, Pending_hits = 1228, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 46811, Miss_rate = 0.671, Pending_hits = 399, Reservation_fails = 0
L2_cache_bank[9]: Access = 69823, Miss = 46805, Miss_rate = 0.670, Pending_hits = 1291, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 46791, Miss_rate = 0.670, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 46788, Miss_rate = 0.671, Pending_hits = 1275, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 46776, Miss_rate = 0.671, Pending_hits = 354, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 46765, Miss_rate = 0.670, Pending_hits = 1260, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 46809, Miss_rate = 0.670, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 46806, Miss_rate = 0.670, Pending_hits = 1253, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 46772, Miss_rate = 0.670, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 46758, Miss_rate = 0.670, Pending_hits = 1240, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 46774, Miss_rate = 0.671, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 46758, Miss_rate = 0.670, Pending_hits = 1234, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 46801, Miss_rate = 0.670, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 46795, Miss_rate = 0.670, Pending_hits = 1257, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1029303
L2_total_cache_miss_rate = 0.6705
L2_total_cache_pending_hits = 17871
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 483393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 534576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 494709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58701
	minimum = 6
	maximum = 52
Network latency average = 8.46152
	minimum = 6
	maximum = 52
Slowest packet = 3055304
Flit latency average = 6.93919
	minimum = 6
	maximum = 52
Slowest flit = 8421074
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239538
	minimum = 0.0189554 (at node 0)
	maximum = 0.0284331 (at node 7)
Accepted packet rate average = 0.0239538
	minimum = 0.0189554 (at node 0)
	maximum = 0.0284331 (at node 7)
Injected flit rate average = 0.0660204
	minimum = 0.0436798 (at node 0)
	maximum = 0.0875142 (at node 42)
Accepted flit rate average= 0.0660204
	minimum = 0.0607809 (at node 0)
	maximum = 0.0911713 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58235 (33 samples)
	minimum = 6 (33 samples)
	maximum = 48.8788 (33 samples)
Network latency average = 8.43504 (33 samples)
	minimum = 6 (33 samples)
	maximum = 45.7879 (33 samples)
Flit latency average = 6.91068 (33 samples)
	minimum = 6 (33 samples)
	maximum = 42.3333 (33 samples)
Fragmentation average = 0 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0 (33 samples)
Injected packet rate average = 0.0224972 (33 samples)
	minimum = 0.0178027 (33 samples)
	maximum = 0.026704 (33 samples)
Accepted packet rate average = 0.0224972 (33 samples)
	minimum = 0.0178027 (33 samples)
	maximum = 0.026704 (33 samples)
Injected flit rate average = 0.0620056 (33 samples)
	minimum = 0.0410235 (33 samples)
	maximum = 0.0821931 (33 samples)
Accepted flit rate average = 0.0620056 (33 samples)
	minimum = 0.0570849 (33 samples)
	maximum = 0.0856271 (33 samples)
Injected packet size average = 2.75615 (33 samples)
Accepted packet size average = 2.75615 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 53 min, 46 sec (14026 sec)
gpgpu_simulation_rate = 67874 (inst/sec)
gpgpu_simulation_rate = 800 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39338
gpu_sim_insn = 28848876
gpu_ipc =     733.3590
gpu_tot_sim_cycle = 11486504
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =      85.3925
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 16504
partiton_reqs_in_parallel = 865436
partiton_reqs_in_parallel_total    = 85669447
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.5336
partiton_reqs_in_parallel_util = 865436
partiton_reqs_in_parallel_util_total    = 85669447
gpu_sim_cycle_parition_util = 39338
gpu_tot_sim_cycle_parition_util    = 3894066
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.0503 GB/Sec
L2_BW_total  =      13.0513 GB/Sec
gpu_total_sim_rate=68943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19691312
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164146, 157808, 158017, 163728, 164160, 157834, 158028, 163738, 43531, 41764, 41925, 28919, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 20109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1012898	W0_Idle:3753483	W0_Scoreboard:179644761	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1411 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 11486503 
mrq_lat_table:716013 	113448 	75576 	175494 	210076 	156637 	88041 	37945 	1656 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1012288 	542948 	1080 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1415815 	64073 	335 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	896131 	168626 	2326 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	181440 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3676 	141 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.496459  7.082528  7.671266  7.529084  7.003919  6.975800  7.582947  7.437273  7.652651  7.526079  7.251304  6.991618  8.232975  7.910422  7.264237  7.166417 
dram[1]:  7.836349  7.940834  7.066412  7.069519  6.828230  6.588617  8.359919  8.006856  7.911153  8.061657  7.168096  6.900908  7.664721  7.362981  7.447819  7.165667 
dram[2]:  7.753785  7.433919  7.938198  7.888225  6.870774  6.905589  7.600372  7.313953  7.758110  7.367958  7.268929  6.954205  8.090669  7.839591  6.702568  6.469697 
dram[3]:  7.805934  7.933170  7.352146  7.201714  6.834828  6.579137  8.126243  7.666041  7.366755  7.359403  6.917774  6.770732  7.926661  7.459415  7.291149  6.773449 
dram[4]:  7.956664  7.730739  7.709167  7.512591  6.923611  6.685544  7.627843  7.498211  7.670944  7.405310  7.699352  7.341270  7.951557  7.748735  6.701855  6.541086 
dram[5]:  7.455825  7.196981  7.307215  7.330739  7.103721  6.747368  8.367632  8.185728  7.138960  7.261058  7.227430  7.060221  7.930052  7.777308  7.133637  6.836245 
dram[6]:  8.116695  7.637019  7.604520  7.621359  6.825457  6.626943  7.753006  7.679193  7.670944  7.517520  7.500000  7.362511  7.293831  7.180655  7.031502  6.700419 
dram[7]:  7.401398  7.223485  7.201070  7.078137  7.316176  6.897535  8.305253  8.166667  6.711726  6.524149  7.377162  7.307626  8.123981  7.904049  7.211871  6.902878 
dram[8]:  7.823481  7.402486  7.570281  7.624596  6.411977  6.346428  8.193548  7.926206  7.751412  7.368845  7.182660  7.502199  7.563606  7.439934  7.128529  6.851429 
dram[9]:  7.414319  7.137097  7.464342  7.255008  7.269231  6.964706  8.032598  7.865728  6.816377  6.734260  7.426829  7.216582  8.179417  7.884109  7.004471  6.906618 
dram[10]:  7.915379  7.764565  7.425532  7.542834  6.524229  6.475219  8.343625  8.266535  7.583794  7.255507  7.375768  7.117796  7.528688  7.205490  7.245370  6.982156 
average row locality = 1574887/214051 = 7.357532
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6366      6364      6323      6321      6064      6063      5564      5563      5652      5649      5653      5655      6196      6192      6388      6381 
dram[1]:      6367      6367      6231      6228      6168      6170      5558      5557      5650      5648      5672      5671      6198      6197      6384      6380 
dram[2]:      6467      6467      6222      6219      6170      6168      5560      5559      5651      5650      5666      5666      6199      6196      6303      6300 
dram[3]:      6470      6470      6223      6221      6170      6170      5557      5554      5656      5655      5660      5659      6195      6198      6297      6294 
dram[4]:      6467      6469      6225      6222      6083      6082      5663      5663      5649      5648      5654      5656      6200      6198      6302      6299 
dram[5]:      6374      6374      6308      6309      6082      6084      5656      5654      5654      5652      5657      5655      6191      6193      6301      6299 
dram[6]:      6367      6369      6311      6309      6065      6063      5661      5658      5649      5647      5656      5658      6096      6093      6402      6399 
dram[7]:      6371      6373      6308      6310      6065      6063      5660      5659      5590      5588      5757      5757      6087      6089      6403      6399 
dram[8]:      6367      6365      6314      6313      6031      6029      5662      5658      5580      5579      5762      5759      6088      6090      6399      6396 
dram[9]:      6471      6471      6309      6306      6027      6024      5658      5657      5589      5584      5755      5759      6091      6090      6306      6299 
dram[10]:      6464      6465      6312      6310      6030      6028      5657      5654      5584      5583      5698      5696      6193      6195      6296      6297 
total reads: 1060807
bank skew: 6471/5554 = 1.17
chip skew: 96480/96392 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:       1817      1002      1760       944      1804       932      1959      1000      1904       984      1887       999      1825      1023      1835      1013
dram[1]:       1821      1004      1776       963      1804       918      1961      1003      1892       983      1883       996      1830      1023      1815      1013
dram[2]:       1819       986      1781       966      1792       917      1965      1002      1892       984      1863       998      1838      1021      1823      1019
dram[3]:       1807       983      1780       965      1790       917      1960      1004      1896       984      1862      1005      1845      1023      1833      1020
dram[4]:       1811       982      1780       964      1792       940      1950       982      1917       985      1864      1006      1822      1024      1835      1018
dram[5]:       1806       988      1770       940      1818       942      1953       983      1903       984      1860      1005      1834      1026      1832      1021
dram[6]:       1816       988      1760       940      1827       942      1954       983      1889       984      1865      1007      1850      1045      1833      1012
dram[7]:       1815       990      1761       939      1802       943      1969       983      1898      1006      1863       988      1855      1048      1823      1012
dram[8]:       1806       995      1774       939      1808       934      1972       983      1914      1008      1857       988      1856      1049      1822      1012
dram[9]:       1800       981      1797       938      1806       935      1942       983      1907       996      1863       988      1847      1046      1822      1029
dram[10]:       1804       982      1777       942      1806       935      1950       983      1904       997      1859       999      1844      1027      1848      1033
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6692648 n_act=19317 n_pre=19301 n_req=143110 n_rd=385576 n_write=186864 bw_util=0.1568
n_activity=1998371 dram_eff=0.5729
bk0: 25464a 7070930i bk1: 25456a 7079711i bk2: 25292a 7072016i bk3: 25284a 7079329i bk4: 24256a 7088350i bk5: 24252a 7091631i bk6: 22256a 7104064i bk7: 22252a 7108712i bk8: 22608a 7101709i bk9: 22596a 7102142i bk10: 22612a 7100617i bk11: 22620a 7108699i bk12: 24784a 7080832i bk13: 24768a 7083906i bk14: 25552a 7062947i bk15: 25524a 7067522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.677242
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6692476 n_act=19299 n_pre=19283 n_req=143162 n_rd=385784 n_write=186864 bw_util=0.1568
n_activity=1998412 dram_eff=0.5731
bk0: 25468a 7068827i bk1: 25468a 7081192i bk2: 24924a 7073992i bk3: 24912a 7082529i bk4: 24672a 7082569i bk5: 24680a 7086721i bk6: 22232a 7103670i bk7: 22228a 7108355i bk8: 22600a 7100345i bk9: 22592a 7106351i bk10: 22688a 7102659i bk11: 22684a 7109276i bk12: 24792a 7078222i bk13: 24788a 7083041i bk14: 25536a 7065270i bk15: 25520a 7068191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.672441
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6691916 n_act=19477 n_pre=19461 n_req=143213 n_rd=385852 n_write=187000 bw_util=0.1569
n_activity=1997187 dram_eff=0.5737
bk0: 25868a 7063338i bk1: 25868a 7073498i bk2: 24888a 7076129i bk3: 24876a 7085558i bk4: 24680a 7084337i bk5: 24672a 7086467i bk6: 22240a 7102649i bk7: 22236a 7107037i bk8: 22604a 7099796i bk9: 22600a 7101799i bk10: 22664a 7099725i bk11: 22664a 7109850i bk12: 24796a 7079655i bk13: 24784a 7086934i bk14: 25212a 7065239i bk15: 25200a 7066380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.664825
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6691882 n_act=19590 n_pre=19574 n_req=143165 n_rd=385796 n_write=186864 bw_util=0.1568
n_activity=1996282 dram_eff=0.5737
bk0: 25880a 7060648i bk1: 25880a 7075550i bk2: 24892a 7074116i bk3: 24884a 7080853i bk4: 24680a 7079752i bk5: 24680a 7088095i bk6: 22228a 7101044i bk7: 22216a 7107326i bk8: 22624a 7095410i bk9: 22620a 7101277i bk10: 22640a 7104302i bk11: 22636a 7108852i bk12: 24780a 7076245i bk13: 24792a 7078416i bk14: 25188a 7067569i bk15: 25176a 7071197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.674674
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc049082d0 :  mf: uid=21851339, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (11486501), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6692034 n_act=19384 n_pre=19368 n_req=143230 n_rd=385920 n_write=187000 bw_util=0.1569
n_activity=1994000 dram_eff=0.5746
bk0: 25868a 7064307i bk1: 25876a 7074984i bk2: 24900a 7076992i bk3: 24888a 7083322i bk4: 24332a 7087066i bk5: 24328a 7091070i bk6: 22652a 7095080i bk7: 22652a 7103931i bk8: 22596a 7098454i bk9: 22592a 7099449i bk10: 22616a 7103065i bk11: 22624a 7111634i bk12: 24800a 7076887i bk13: 24792a 7084025i bk14: 25208a 7065390i bk15: 25196a 7069231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.669626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6692122 n_act=19482 n_pre=19466 n_req=143159 n_rd=385772 n_write=186864 bw_util=0.1568
n_activity=1997421 dram_eff=0.5734
bk0: 25496a 7065983i bk1: 25496a 7077301i bk2: 25232a 7075570i bk3: 25236a 7074848i bk4: 24328a 7088302i bk5: 24336a 7091048i bk6: 22624a 7099731i bk7: 22616a 7105084i bk8: 22616a 7099009i bk9: 22608a 7101476i bk10: 22628a 7106081i bk11: 22620a 7111109i bk12: 24764a 7079984i bk13: 24772a 7080924i bk14: 25204a 7069900i bk15: 25196a 7073834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.671252
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fbc0491d070 :  mf: uid=21851338, sid15:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (11486503), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6692332 n_act=19457 n_pre=19441 n_req=143119 n_rd=385612 n_write=186864 bw_util=0.1568
n_activity=1992724 dram_eff=0.5746
bk0: 25468a 7067734i bk1: 25476a 7077382i bk2: 25244a 7072361i bk3: 25236a 7077854i bk4: 24260a 7083275i bk5: 24252a 7093892i bk6: 22644a 7096895i bk7: 22632a 7104003i bk8: 22596a 7097566i bk9: 22588a 7102566i bk10: 22624a 7100712i bk11: 22632a 7108517i bk12: 24384a 7081632i bk13: 24372a 7087800i bk14: 25608a 7063861i bk15: 25596a 7062539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.675417
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6691510 n_act=19580 n_pre=19564 n_req=143263 n_rd=385916 n_write=187136 bw_util=0.1569
n_activity=1994320 dram_eff=0.5747
bk0: 25484a 7066052i bk1: 25492a 7079651i bk2: 25232a 7073591i bk3: 25240a 7076246i bk4: 24260a 7087737i bk5: 24252a 7089904i bk6: 22640a 7097767i bk7: 22636a 7104915i bk8: 22360a 7098914i bk9: 22352a 7104332i bk10: 23028a 7096260i bk11: 23028a 7103548i bk12: 24348a 7083524i bk13: 24356a 7088568i bk14: 25612a 7065358i bk15: 25596a 7066715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.67124
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6692298 n_act=19496 n_pre=19480 n_req=143108 n_rd=385568 n_write=186864 bw_util=0.1568
n_activity=1997625 dram_eff=0.5731
bk0: 25468a 7069190i bk1: 25460a 7078862i bk2: 25256a 7072654i bk3: 25252a 7081020i bk4: 24124a 7088309i bk5: 24116a 7092680i bk6: 22648a 7093803i bk7: 22632a 7103306i bk8: 22320a 7101192i bk9: 22316a 7107363i bk10: 23048a 7097216i bk11: 23036a 7104565i bk12: 24352a 7080563i bk13: 24360a 7089744i bk14: 25596a 7062793i bk15: 25584a 7066702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.670287
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6692188 n_act=19543 n_pre=19527 n_req=143112 n_rd=385584 n_write=186864 bw_util=0.1568
n_activity=1993725 dram_eff=0.5742
bk0: 25884a 7062797i bk1: 25884a 7072683i bk2: 25236a 7069369i bk3: 25224a 7076201i bk4: 24108a 7091041i bk5: 24096a 7093497i bk6: 22632a 7097153i bk7: 22628a 7103689i bk8: 22356a 7100588i bk9: 22336a 7105462i bk10: 23020a 7098616i bk11: 23036a 7104218i bk12: 24364a 7084265i bk13: 24360a 7086955i bk14: 25224a 7068067i bk15: 25196a 7072745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.668683
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc1f79dc60 :  mf: uid=21851340, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (11486503), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7303706 n_nop=6691885 n_act=19427 n_pre=19411 n_req=143246 n_rd=385847 n_write=187136 bw_util=0.1569
n_activity=1997288 dram_eff=0.5738
bk0: 25856a 7065405i bk1: 25860a 7073611i bk2: 25248a 7072666i bk3: 25240a 7077559i bk4: 24120a 7086827i bk5: 24111a 7092287i bk6: 22628a 7098415i bk7: 22616a 7105796i bk8: 22336a 7104208i bk9: 22332a 7105988i bk10: 22792a 7102118i bk11: 22784a 7107145i bk12: 24772a 7074694i bk13: 24780a 7082750i bk14: 25184a 7071556i bk15: 25188a 7074103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.666591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48206, Miss_rate = 0.670, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48188, Miss_rate = 0.671, Pending_hits = 1250, Reservation_fails = 0
L2_cache_bank[2]: Access = 71870, Miss = 48228, Miss_rate = 0.671, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48218, Miss_rate = 0.671, Pending_hits = 1259, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48238, Miss_rate = 0.671, Pending_hits = 386, Reservation_fails = 1
L2_cache_bank[5]: Access = 71893, Miss = 48225, Miss_rate = 0.671, Pending_hits = 1266, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48228, Miss_rate = 0.671, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48221, Miss_rate = 0.671, Pending_hits = 1234, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48243, Miss_rate = 0.671, Pending_hits = 405, Reservation_fails = 0
L2_cache_bank[9]: Access = 71938, Miss = 48237, Miss_rate = 0.671, Pending_hits = 1301, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48223, Miss_rate = 0.671, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48220, Miss_rate = 0.671, Pending_hits = 1281, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48207, Miss_rate = 0.671, Pending_hits = 357, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48196, Miss_rate = 0.671, Pending_hits = 1269, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48241, Miss_rate = 0.670, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48238, Miss_rate = 0.670, Pending_hits = 1264, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48203, Miss_rate = 0.671, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48189, Miss_rate = 0.671, Pending_hits = 1249, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48206, Miss_rate = 0.671, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48190, Miss_rate = 0.670, Pending_hits = 1243, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48234, Miss_rate = 0.670, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48228, Miss_rate = 0.670, Pending_hits = 1266, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1060807
L2_total_cache_miss_rate = 0.6707
L2_total_cache_pending_hits = 18022
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 498242
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17854
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 550960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 509829
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53588
	minimum = 6
	maximum = 54
Network latency average = 8.40912
	minimum = 6
	maximum = 54
Slowest packet = 3097123
Flit latency average = 6.86889
	minimum = 6
	maximum = 50
Slowest flit = 8536557
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236439
	minimum = 0.0187101 (at node 0)
	maximum = 0.0280652 (at node 15)
Accepted packet rate average = 0.0236439
	minimum = 0.0187101 (at node 0)
	maximum = 0.0280652 (at node 15)
Injected flit rate average = 0.0651661
	minimum = 0.0431146 (at node 0)
	maximum = 0.0863818 (at node 42)
Accepted flit rate average= 0.0651661
	minimum = 0.0599944 (at node 0)
	maximum = 0.0899916 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58098 (34 samples)
	minimum = 6 (34 samples)
	maximum = 49.0294 (34 samples)
Network latency average = 8.43428 (34 samples)
	minimum = 6 (34 samples)
	maximum = 46.0294 (34 samples)
Flit latency average = 6.90946 (34 samples)
	minimum = 6 (34 samples)
	maximum = 42.5588 (34 samples)
Fragmentation average = 0 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0 (34 samples)
Injected packet rate average = 0.0225309 (34 samples)
	minimum = 0.0178294 (34 samples)
	maximum = 0.026744 (34 samples)
Accepted packet rate average = 0.0225309 (34 samples)
	minimum = 0.0178294 (34 samples)
	maximum = 0.026744 (34 samples)
Injected flit rate average = 0.0620986 (34 samples)
	minimum = 0.041085 (34 samples)
	maximum = 0.0823163 (34 samples)
Accepted flit rate average = 0.0620986 (34 samples)
	minimum = 0.0571705 (34 samples)
	maximum = 0.0857555 (34 samples)
Injected packet size average = 2.75615 (34 samples)
Accepted packet size average = 2.75615 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 57 min, 7 sec (14227 sec)
gpgpu_simulation_rate = 68943 (inst/sec)
gpgpu_simulation_rate = 807 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38776
gpu_sim_insn = 28848876
gpu_ipc =     743.9879
gpu_tot_sim_cycle = 11747430
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =      85.9516
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 16933
partiton_reqs_in_parallel = 853072
partiton_reqs_in_parallel_total    = 86534883
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.4389
partiton_reqs_in_parallel_util = 853072
partiton_reqs_in_parallel_util_total    = 86534883
gpu_sim_cycle_parition_util = 38776
gpu_tot_sim_cycle_parition_util    = 3933404
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.6743 GB/Sec
L2_BW_total  =      13.1367 GB/Sec
gpu_total_sim_rate=69987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20270540
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168973, 162437, 162664, 168542, 168993, 162473, 162680, 168562, 48369, 46401, 46586, 30118, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 20135
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1053
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1043114	W0_Idle:3768572	W0_Scoreboard:180768552	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1377 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 11747429 
mrq_lat_table:737294 	117430 	78131 	180163 	215598 	161187 	90832 	39136 	1739 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1045014 	556708 	1098 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	42 	1460065 	66305 	356 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	922465 	173589 	2413 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	196560 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3752 	142 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.646142  7.227708  7.803371  7.660363  7.138306  7.109907  7.735780  7.588659  7.799095  7.671416  7.384682  7.122822  8.400709  8.075022  7.404207  7.305638 
dram[1]:  7.989414  8.094885  7.192598  7.195767  6.962222  6.719800  8.519717  8.163759  8.044818  8.196004  7.301358  7.031889  7.826590  7.521429  7.566052  7.283284 
dram[2]:  7.907656  7.584406  8.069551  8.019393  7.005216  7.040450  7.753450  7.464128  7.905505  7.511770  7.403101  7.085738  8.256968  8.003378  6.825811  6.600273 
dram[3]:  7.960286  8.088781  7.492126  7.328968  6.968866  6.710207  8.284169  7.819870  7.497391  7.490009  7.049342  6.900966  8.091375  7.606741  7.417945  6.887465 
dram[4]:  8.112551  7.884343  7.839374  7.641767  7.058148  6.817443  7.782883  7.651904  7.803442  7.536308  7.837145  7.476440  8.116438  7.911519  6.834746  6.663223 
dram[5]:  7.604958  7.343306  7.447348  7.459584  7.240189  6.879941  8.529644  8.346229  7.268128  7.391080  7.361684  7.193115  8.094872  7.940486  7.259565  6.950431 
dram[6]:  8.272344  7.788095  7.747402  7.752000  6.959184  6.758443  7.909341  7.834846  7.803442  7.649201  7.636364  7.497813  7.450161  7.335709  7.168963  6.825276 
dram[7]:  7.550000  7.370120  7.340151  7.205204  7.455061  7.032085  8.466666  8.326904  6.836422  6.647336  7.514555  7.444445  8.289167  8.053043  7.340015  7.019176 
dram[8]:  7.976423  7.551193  7.712808  7.755200  6.540444  6.474132  8.353965  8.084270  7.868152  7.484982  7.318333  7.640557  7.723103  7.598031  7.266912  6.977401 
dram[9]:  7.564528  7.284157  7.594044  7.383384  7.407137  7.099534  8.191650  8.023234  6.941080  6.858414  7.564655  7.352596  8.330036  8.032957  7.129602  7.041485 
dram[10]:  8.070910  7.918577  7.566745  7.685171  6.654042  6.604483  8.505419  8.427734  7.699364  7.370435  7.511729  7.251678  7.689123  7.362082  7.371951  7.107274 
average row locality = 1621511/216263 = 7.497866
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6555      6553      6507      6505      6237      6236      5737      5736      5818      5815      5815      5817      6388      6384      6580      6573 
dram[1]:      6556      6556      6412      6409      6344      6346      5731      5730      5816      5814      5835      5834      6390      6389      6576      6572 
dram[2]:      6659      6659      6403      6400      6346      6344      5733      5732      5817      5816      5829      5829      6391      6388      6492      6489 
dram[3]:      6662      6662      6404      6402      6346      6346      5730      5727      5822      5821      5823      5822      6387      6390      6486      6483 
dram[4]:      6659      6661      6406      6403      6257      6256      5839      5839      5815      5814      5817      5819      6392      6390      6491      6488 
dram[5]:      6563      6563      6491      6492      6256      6258      5832      5830      5820      5818      5820      5818      6383      6385      6490      6488 
dram[6]:      6556      6558      6494      6492      6239      6237      5837      5834      5815      5813      5819      5821      6285      6282      6594      6591 
dram[7]:      6560      6562      6491      6493      6239      6237      5836      5835      5754      5752      5923      5923      6276      6278      6595      6591 
dram[8]:      6556      6554      6497      6496      6204      6202      5838      5834      5744      5743      5928      5925      6277      6279      6591      6588 
dram[9]:      6663      6663      6492      6489      6200      6197      5834      5833      5752      5747      5921      5925      6280      6279      6495      6488 
dram[10]:      6656      6657      6495      6493      6203      6201      5833      5830      5747      5746      5862      5860      6385      6387      6485      6486 
total reads: 1092311
bank skew: 6663/5727 = 1.16
chip skew: 99346/99256 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:       1771       979      1718       924      1761       913      1908       977      1856       962      1840       976      1776       998      1788       990
dram[1]:       1775       981      1733       943      1761       899      1909       980      1844       962      1836       974      1781       999      1769       990
dram[2]:       1774       964      1738       945      1749       898      1914       979      1844       962      1816       976      1789       996      1776       995
dram[3]:       1762       961      1736       944      1748       898      1908       981      1848       962      1816       982      1796       999      1786       997
dram[4]:       1765       960      1737       943      1749       921      1899       960      1869       963      1817       984      1774       999      1788       995
dram[5]:       1760       966      1727       920      1775       922      1901       960      1855       963      1814       982      1784      1001      1785       997
dram[6]:       1771       966      1717       920      1783       922      1903       960      1841       962      1819       985      1801      1019      1786       989
dram[7]:       1770       968      1718       919      1759       924      1917       960      1850       983      1816       966      1805      1023      1777       989
dram[8]:       1761       973      1731       919      1765       914      1920       960      1865       985      1811       966      1807      1024      1775       989
dram[9]:       1754       959      1754       918      1763       916      1891       960      1859       973      1816       966      1798      1021      1776      1005
dram[10]:       1759       960      1734       922      1763       915      1899       960      1856       975      1813       977      1795      1002      1800      1009
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6747316 n_act=19511 n_pre=19495 n_req=147346 n_rd=397024 n_write=192360 bw_util=0.1598
n_activity=2054042 dram_eff=0.5739
bk0: 26220a 7136015i bk1: 26212a 7145421i bk2: 26028a 7137505i bk3: 26020a 7145186i bk4: 24948a 7154847i bk5: 24944a 7158059i bk6: 22948a 7170369i bk7: 22944a 7175235i bk8: 23272a 7168059i bk9: 23260a 7168387i bk10: 23260a 7166669i bk11: 23268a 7175340i bk12: 25552a 7146194i bk13: 25536a 7149501i bk14: 26320a 7127686i bk15: 26292a 7132801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.69109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6747112 n_act=19505 n_pre=19489 n_req=147400 n_rd=397240 n_write=192360 bw_util=0.1599
n_activity=2054077 dram_eff=0.5741
bk0: 26224a 7134381i bk1: 26224a 7147209i bk2: 25648a 7139575i bk3: 25636a 7148829i bk4: 25376a 7148431i bk5: 25384a 7152773i bk6: 22924a 7169867i bk7: 22920a 7174389i bk8: 23264a 7166609i bk9: 23256a 7172578i bk10: 23340a 7169080i bk11: 23336a 7176120i bk12: 25560a 7143611i bk13: 25556a 7148123i bk14: 26304a 7130363i bk15: 26288a 7133287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.686815
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746572 n_act=19673 n_pre=19657 n_req=147451 n_rd=397308 n_write=192496 bw_util=0.1599
n_activity=2052673 dram_eff=0.5747
bk0: 26636a 7128194i bk1: 26636a 7139118i bk2: 25612a 7141486i bk3: 25600a 7151452i bk4: 25384a 7150492i bk5: 25376a 7152673i bk6: 22932a 7168983i bk7: 22928a 7173508i bk8: 23268a 7165900i bk9: 23264a 7167579i bk10: 23316a 7166168i bk11: 23316a 7176731i bk12: 25564a 7144929i bk13: 25552a 7152397i bk14: 25968a 7130095i bk15: 25956a 7131613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.678046
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746522 n_act=19794 n_pre=19778 n_req=147403 n_rd=397252 n_write=192360 bw_util=0.1599
n_activity=2051913 dram_eff=0.5747
bk0: 26648a 7125889i bk1: 26648a 7141200i bk2: 25616a 7140041i bk3: 25608a 7146866i bk4: 25384a 7145946i bk5: 25384a 7154664i bk6: 22920a 7167025i bk7: 22908a 7173206i bk8: 23288a 7161683i bk9: 23284a 7167628i bk10: 23292a 7170539i bk11: 23288a 7175287i bk12: 25548a 7141282i bk13: 25560a 7143747i bk14: 25944a 7132717i bk15: 25932a 7136739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.687776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746666 n_act=19584 n_pre=19568 n_req=147472 n_rd=397384 n_write=192504 bw_util=0.16
n_activity=2049328 dram_eff=0.5757
bk0: 26636a 7129324i bk1: 26644a 7140412i bk2: 25624a 7142440i bk3: 25612a 7148963i bk4: 25028a 7153318i bk5: 25024a 7157395i bk6: 23356a 7160703i bk7: 23356a 7170066i bk8: 23260a 7164386i bk9: 23256a 7165450i bk10: 23268a 7169603i bk11: 23276a 7178226i bk12: 25568a 7142131i bk13: 25560a 7149310i bk14: 25964a 7130370i bk15: 25952a 7134407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.682859
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746766 n_act=19684 n_pre=19668 n_req=147397 n_rd=397228 n_write=192360 bw_util=0.1599
n_activity=2053460 dram_eff=0.5742
bk0: 26252a 7131292i bk1: 26252a 7143395i bk2: 25964a 7141153i bk3: 25968a 7140782i bk4: 25024a 7154409i bk5: 25032a 7157574i bk6: 23328a 7165696i bk7: 23320a 7171596i bk8: 23280a 7165285i bk9: 23272a 7167651i bk10: 23280a 7172378i bk11: 23272a 7177393i bk12: 25532a 7145105i bk13: 25540a 7146317i bk14: 25960a 7135880i bk15: 25952a 7139599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.685172
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746984 n_act=19655 n_pre=19639 n_req=147357 n_rd=397068 n_write=192360 bw_util=0.1598
n_activity=2047899 dram_eff=0.5756
bk0: 26224a 7132606i bk1: 26232a 7143410i bk2: 25976a 7138062i bk3: 25968a 7143653i bk4: 24956a 7149472i bk5: 24948a 7160457i bk6: 23348a 7163217i bk7: 23336a 7170362i bk8: 23260a 7163807i bk9: 23252a 7168418i bk10: 23276a 7167072i bk11: 23284a 7174971i bk12: 25140a 7147100i bk13: 25128a 7153520i bk14: 26376a 7128729i bk15: 26364a 7127269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.689647
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746134 n_act=19784 n_pre=19768 n_req=147505 n_rd=397380 n_write=192640 bw_util=0.16
n_activity=2050152 dram_eff=0.5756
bk0: 26240a 7131477i bk1: 26248a 7145425i bk2: 25964a 7139431i bk3: 25972a 7142342i bk4: 24956a 7154173i bk5: 24948a 7156667i bk6: 23344a 7163753i bk7: 23340a 7171324i bk8: 23016a 7165204i bk9: 23008a 7170747i bk10: 23692a 7162266i bk11: 23692a 7170179i bk12: 25104a 7148844i bk13: 25112a 7153913i bk14: 26380a 7130939i bk15: 26364a 7131587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.683931
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746942 n_act=19698 n_pre=19682 n_req=147346 n_rd=397024 n_write=192360 bw_util=0.1598
n_activity=2052994 dram_eff=0.5742
bk0: 26224a 7134741i bk1: 26216a 7144697i bk2: 25988a 7138526i bk3: 25984a 7146755i bk4: 24816a 7154520i bk5: 24808a 7158783i bk6: 23352a 7159961i bk7: 23336a 7169516i bk8: 22976a 7167411i bk9: 22972a 7173526i bk10: 23712a 7163037i bk11: 23700a 7171061i bk12: 25108a 7145938i bk13: 25116a 7155133i bk14: 26364a 7127507i bk15: 26352a 7131941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.683672
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc05164ab0 :  mf: uid=22493984, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (11747429), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746838 n_act=19747 n_pre=19731 n_req=147348 n_rd=397030 n_write=192360 bw_util=0.1598
n_activity=2049179 dram_eff=0.5752
bk0: 26652a 7127769i bk1: 26652a 7138317i bk2: 25968a 7135014i bk3: 25954a 7142233i bk4: 24800a 7157660i bk5: 24788a 7160480i bk6: 23336a 7162960i bk7: 23332a 7169550i bk8: 23008a 7166853i bk9: 22988a 7172207i bk10: 23684a 7164498i bk11: 23700a 7170576i bk12: 25120a 7149615i bk13: 25116a 7152476i bk14: 25980a 7133356i bk15: 25952a 7138002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.681611
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7375706 n_nop=6746520 n_act=19629 n_pre=19613 n_req=147486 n_rd=397304 n_write=192640 bw_util=0.16
n_activity=2052951 dram_eff=0.5747
bk0: 26624a 7130941i bk1: 26628a 7139326i bk2: 25980a 7138711i bk3: 25972a 7143682i bk4: 24812a 7153238i bk5: 24804a 7158865i bk6: 23332a 7164398i bk7: 23320a 7172151i bk8: 22988a 7170315i bk9: 22984a 7172650i bk10: 23448a 7168513i bk11: 23440a 7173819i bk12: 25540a 7139769i bk13: 25548a 7148063i bk14: 25940a 7136846i bk15: 25944a 7139744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.679534

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 49637, Miss_rate = 0.671, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 49619, Miss_rate = 0.671, Pending_hits = 1254, Reservation_fails = 0
L2_cache_bank[2]: Access = 73983, Miss = 49660, Miss_rate = 0.671, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 49650, Miss_rate = 0.671, Pending_hits = 1263, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 49670, Miss_rate = 0.671, Pending_hits = 390, Reservation_fails = 1
L2_cache_bank[5]: Access = 74008, Miss = 49657, Miss_rate = 0.671, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 49660, Miss_rate = 0.672, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 49653, Miss_rate = 0.672, Pending_hits = 1239, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 49676, Miss_rate = 0.671, Pending_hits = 409, Reservation_fails = 0
L2_cache_bank[9]: Access = 74053, Miss = 49670, Miss_rate = 0.671, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 49655, Miss_rate = 0.671, Pending_hits = 402, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 49652, Miss_rate = 0.671, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 49639, Miss_rate = 0.671, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 49628, Miss_rate = 0.671, Pending_hits = 1272, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 49674, Miss_rate = 0.670, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 49671, Miss_rate = 0.670, Pending_hits = 1267, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 49635, Miss_rate = 0.671, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 49621, Miss_rate = 0.671, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 49637, Miss_rate = 0.671, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 49621, Miss_rate = 0.671, Pending_hits = 1245, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 49666, Miss_rate = 0.670, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 49660, Miss_rate = 0.670, Pending_hits = 1269, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1092311
L2_total_cache_miss_rate = 0.6709
L2_total_cache_pending_hits = 18099
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 513165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 567344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 524949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58242
	minimum = 6
	maximum = 42
Network latency average = 8.45821
	minimum = 6
	maximum = 42
Slowest packet = 3164179
Flit latency average = 6.93325
	minimum = 6
	maximum = 38
Slowest flit = 8856858
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239866
	minimum = 0.0189813 (at node 1)
	maximum = 0.028472 (at node 23)
Accepted packet rate average = 0.0239866
	minimum = 0.0189813 (at node 1)
	maximum = 0.028472 (at node 23)
Injected flit rate average = 0.0661106
	minimum = 0.0437395 (at node 1)
	maximum = 0.0876338 (at node 42)
Accepted flit rate average= 0.0661106
	minimum = 0.060864 (at node 1)
	maximum = 0.0912959 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58103 (35 samples)
	minimum = 6 (35 samples)
	maximum = 48.8286 (35 samples)
Network latency average = 8.43496 (35 samples)
	minimum = 6 (35 samples)
	maximum = 45.9143 (35 samples)
Flit latency average = 6.91013 (35 samples)
	minimum = 6 (35 samples)
	maximum = 42.4286 (35 samples)
Fragmentation average = 0 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0 (35 samples)
Injected packet rate average = 0.0225725 (35 samples)
	minimum = 0.0178623 (35 samples)
	maximum = 0.0267934 (35 samples)
Accepted packet rate average = 0.0225725 (35 samples)
	minimum = 0.0178623 (35 samples)
	maximum = 0.0267934 (35 samples)
Injected flit rate average = 0.0622132 (35 samples)
	minimum = 0.0411608 (35 samples)
	maximum = 0.0824682 (35 samples)
Accepted flit rate average = 0.0622132 (35 samples)
	minimum = 0.057276 (35 samples)
	maximum = 0.0859138 (35 samples)
Injected packet size average = 2.75615 (35 samples)
Accepted packet size average = 2.75615 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 0 min, 27 sec (14427 sec)
gpgpu_simulation_rate = 69987 (inst/sec)
gpgpu_simulation_rate = 814 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39447
gpu_sim_insn = 28848876
gpu_ipc =     731.3326
gpu_tot_sim_cycle = 12009027
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =      86.4816
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 17328
partiton_reqs_in_parallel = 867834
partiton_reqs_in_parallel_total    = 87387955
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3491
partiton_reqs_in_parallel_util = 867834
partiton_reqs_in_parallel_util_total    = 87387955
gpu_sim_cycle_parition_util = 39447
gpu_tot_sim_cycle_parition_util    = 3972180
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     111.7407 GB/Sec
L2_BW_total  =      13.2175 GB/Sec
gpu_total_sim_rate=70993

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20849768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173800, 167080, 167311, 173361, 173820, 167113, 167327, 173379, 48369, 46401, 46586, 30118, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 20181
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1099
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1073276	W0_Idle:3784168	W0_Scoreboard:181918197	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1345 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 12009026 
mrq_lat_table:755182 	119691 	80089 	185610 	222503 	167253 	95010 	41026 	1770 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1072661 	575544 	1119 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1504105 	68734 	388 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	948889 	178473 	2489 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	211680 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3828 	144 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.570893  7.150957  7.760465  7.634630  7.080030  7.031947  7.615114  7.463394  7.677922  7.544681  7.330290  7.068000  8.353648  7.986864  7.326826  7.232857 
dram[1]:  7.934749  7.997623  7.094790  7.118373  6.868085  6.593601  8.448780  8.107677  8.009033  8.154553  7.215159  6.959119  7.700949  7.424104  7.480798  7.201280 
dram[2]:  7.838023  7.485113  8.009812  7.923139  6.938396  6.951902  7.658709  7.346056  7.805458  7.444165  7.372500  7.010301  8.173803  7.905767  6.734100  6.494778 
dram[3]:  7.912509  8.060986  7.410741  7.244823  6.845230  6.593601  8.207582  7.763229  7.442953  7.448363  6.962904  6.822119  7.976230  7.516603  7.357248  6.820302 
dram[4]:  8.046058  7.815770  7.789348  7.564479  6.983101  6.725407  7.707465  7.556596  7.749126  7.442485  7.801770  7.428812  8.000000  7.805934  6.742548  6.571334 
dram[5]:  7.565543  7.271418  7.352248  7.352984  7.123688  6.784440  8.449524  8.320826  7.188006  7.341060  7.294458  7.110484  8.045492  7.884117  7.195228  6.889889 
dram[6]:  8.245915  7.741564  7.682833  7.687211  6.888163  6.697034  7.814260  7.770578  7.776316  7.627367  7.582115  7.449324  7.315911  7.219272  7.064628  6.739390 
dram[7]:  7.479259  7.318116  7.240203  7.132952  7.369853  6.947253  8.405303  8.271202  6.772692  6.582202  7.434568  7.367863  8.225779  7.972339  7.267334  6.970508 
dram[8]:  7.922292  7.480356  7.638103  7.678462  6.434040  6.380339  8.266294  8.023508  7.820628  7.464897  7.271118  7.605219  7.595847  7.489764  7.187412  6.892809 
dram[9]:  7.455532  7.200419  7.524887  7.323789  7.322179  7.029895  8.081967  7.936494  6.851648  6.773292  7.482187  7.268705  8.236363  7.913477  7.071023  6.976858 
dram[10]:  7.993793  7.824601  7.465220  7.565580  6.568039  6.530188  8.442436  8.367925  7.672823  7.330252  7.452261  7.191593  7.547711  7.251118  7.281113  7.019760 
average row locality = 1668135/224827 = 7.419638
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6744      6742      6699      6697      6424      6423      5894      5893      5988      5985      5989      5991      6564      6560      6767      6760 
dram[1]:      6745      6745      6601      6598      6534      6536      5888      5887      5986      5984      6009      6008      6566      6565      6763      6759 
dram[2]:      6851      6851      6592      6589      6536      6534      5890      5889      5987      5986      6003      6003      6567      6564      6677      6674 
dram[3]:      6854      6854      6593      6591      6536      6536      5887      5884      5992      5991      5996      5995      6563      6566      6671      6668 
dram[4]:      6851      6853      6595      6592      6444      6443      5999      5999      5985      5984      5990      5992      6568      6566      6676      6673 
dram[5]:      6752      6752      6683      6684      6443      6445      5992      5990      5990      5988      5993      5991      6559      6561      6675      6673 
dram[6]:      6745      6747      6686      6684      6425      6423      5997      5994      5985      5983      5992      5994      6458      6455      6782      6779 
dram[7]:      6749      6751      6683      6685      6425      6423      5996      5995      5922      5920      6099      6099      6449      6451      6783      6779 
dram[8]:      6745      6743      6689      6688      6389      6387      5998      5994      5912      5911      6104      6101      6450      6452      6779      6776 
dram[9]:      6855      6855      6684      6681      6385      6382      5994      5993      5921      5916      6097      6101      6453      6452      6680      6673 
dram[10]:      6848      6849      6687      6685      6388      6386      5993      5990      5916      5915      6036      6034      6561      6563      6670      6671 
total reads: 1123815
bank skew: 6855/5884 = 1.17
chip skew: 102210/102118 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:       1728       958      1675       904      1715       892      1863       957      1810       941      1794       955      1736       978      1745       969
dram[1]:       1732       960      1690       922      1715       879      1864       960      1799       941      1790       953      1740       979      1726       969
dram[2]:       1730       943      1694       924      1704       878      1868       959      1799       941      1771       954      1748       976      1733       974
dram[3]:       1719       941      1693       923      1703       878      1863       960      1803       941      1771       961      1755       979      1743       976
dram[4]:       1722       940      1693       923      1704       900      1854       940      1823       942      1772       962      1733       979      1745       974
dram[5]:       1718       945      1684       900      1729       902      1856       940      1809       942      1769       961      1744       981      1742       976
dram[6]:       1728       946      1674       900      1737       901      1858       940      1796       941      1774       963      1760       999      1743       968
dram[7]:       1727       947      1675       899      1714       903      1871       940      1805       962      1771       945      1764      1002      1734       967
dram[8]:       1718       952      1688       899      1719       894      1875       941      1819       964      1766       945      1766      1003      1733       968
dram[9]:       1712       938      1710       898      1717       895      1846       940      1813       952      1772       945      1757      1000      1733       984
dram[10]:       1716       939      1691       902      1717       894      1854       940      1810       953      1768       956      1754       982      1757       987
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6802074 n_act=20279 n_pre=20263 n_req=151584 n_rd=408480 n_write=197856 bw_util=0.1628
n_activity=2112323 dram_eff=0.5741
bk0: 26976a 7202136i bk1: 26968a 7211297i bk2: 26796a 7203317i bk3: 26788a 7211326i bk4: 25696a 7220839i bk5: 25692a 7224291i bk6: 23576a 7236974i bk7: 23572a 7241816i bk8: 23952a 7234498i bk9: 23940a 7235296i bk10: 23956a 7233310i bk11: 23964a 7241810i bk12: 26256a 7212486i bk13: 26240a 7216252i bk14: 27068a 7192726i bk15: 27040a 7198397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.711567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fbc058f6a00 :  mf: uid=23136628, sid05:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (12009026), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801832 n_act=20293 n_pre=20277 n_req=151638 n_rd=408694 n_write=197856 bw_util=0.1629
n_activity=2112539 dram_eff=0.5742
bk0: 26980a 7200067i bk1: 26980a 7213291i bk2: 26404a 7205051i bk3: 26392a 7214723i bk4: 26136a 7214349i bk5: 26142a 7218442i bk6: 23552a 7236545i bk7: 23548a 7241564i bk8: 23944a 7233240i bk9: 23936a 7239449i bk10: 24036a 7235441i bk11: 24032a 7242715i bk12: 26264a 7209663i bk13: 26260a 7214275i bk14: 27052a 7195787i bk15: 27036a 7198676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.707991
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801254 n_act=20471 n_pre=20455 n_req=151693 n_rd=408772 n_write=198000 bw_util=0.1629
n_activity=2110726 dram_eff=0.5749
bk0: 27404a 7193273i bk1: 27404a 7204613i bk2: 26368a 7206919i bk3: 26356a 7217378i bk4: 26144a 7216392i bk5: 26136a 7218804i bk6: 23560a 7235783i bk7: 23556a 7240255i bk8: 23948a 7232541i bk9: 23944a 7234625i bk10: 24012a 7232628i bk11: 24012a 7243125i bk12: 26268a 7211263i bk13: 26256a 7218759i bk14: 26708a 7195487i bk15: 26696a 7197459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.698906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801248 n_act=20578 n_pre=20562 n_req=151641 n_rd=408708 n_write=197856 bw_util=0.1629
n_activity=2109855 dram_eff=0.575
bk0: 27416a 7191142i bk1: 27416a 7207117i bk2: 26372a 7205388i bk3: 26364a 7212577i bk4: 26144a 7211637i bk5: 26144a 7220475i bk6: 23548a 7233680i bk7: 23536a 7240227i bk8: 23968a 7228365i bk9: 23964a 7234518i bk10: 23984a 7236886i bk11: 23980a 7241847i bk12: 26252a 7207512i bk13: 26264a 7210052i bk14: 26684a 7198266i bk15: 26672a 7201995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.710391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801408 n_act=20360 n_pre=20344 n_req=151710 n_rd=408840 n_write=198000 bw_util=0.1629
n_activity=2107653 dram_eff=0.5758
bk0: 27404a 7194530i bk1: 27412a 7206007i bk2: 26380a 7208021i bk3: 26368a 7215058i bk4: 25776a 7219036i bk5: 25772a 7223482i bk6: 23996a 7227187i bk7: 23996a 7236595i bk8: 23940a 7231246i bk9: 23936a 7232012i bk10: 23960a 7236285i bk11: 23968a 7245501i bk12: 26272a 7208342i bk13: 26264a 7215859i bk14: 26704a 7196158i bk15: 26692a 7199965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.703349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7fbc058675a0 :  mf: uid=23136626, sid05:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (12009021), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801528 n_act=20450 n_pre=20434 n_req=151635 n_rd=408684 n_write=197856 bw_util=0.1629
n_activity=2111799 dram_eff=0.5744
bk0: 27008a 7196774i bk1: 27008a 7209221i bk2: 26732a 7206473i bk3: 26736a 7206184i bk4: 25772a 7219869i bk5: 25780a 7223613i bk6: 23968a 7232494i bk7: 23960a 7238611i bk8: 23960a 7231851i bk9: 23952a 7234487i bk10: 23972a 7239248i bk11: 23964a 7244581i bk12: 26236a 7211475i bk13: 26244a 7213052i bk14: 26700a 7201433i bk15: 26692a 7205243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.705587
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801774 n_act=20411 n_pre=20395 n_req=151593 n_rd=408516 n_write=197856 bw_util=0.1628
n_activity=2105467 dram_eff=0.576
bk0: 26980a 7198334i bk1: 26988a 7209532i bk2: 26744a 7203341i bk3: 26736a 7209639i bk4: 25700a 7215112i bk5: 25692a 7226458i bk6: 23988a 7229881i bk7: 23976a 7237230i bk8: 23940a 7230234i bk9: 23932a 7235243i bk10: 23968a 7233746i bk11: 23976a 7242017i bk12: 25832a 7213275i bk13: 25820a 7219956i bk14: 27128a 7194470i bk15: 27116a 7192834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.708782
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7fbc164d3050 :  mf: uid=23136627, sid05:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (12009025), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6800888 n_act=20550 n_pre=20534 n_req=151745 n_rd=408836 n_write=198144 bw_util=0.163
n_activity=2108009 dram_eff=0.5759
bk0: 26996a 7197172i bk1: 27004a 7211372i bk2: 26732a 7204288i bk3: 26740a 7207820i bk4: 25700a 7220020i bk5: 25692a 7222851i bk6: 23984a 7230499i bk7: 23980a 7238171i bk8: 23688a 7231792i bk9: 23680a 7237473i bk10: 24396a 7228759i bk11: 24396a 7236549i bk12: 25796a 7215089i bk13: 25804a 7220632i bk14: 27132a 7196428i bk15: 27116a 7197489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.705114
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801696 n_act=20472 n_pre=20456 n_req=151582 n_rd=408472 n_write=197856 bw_util=0.1628
n_activity=2110532 dram_eff=0.5746
bk0: 26980a 7200412i bk1: 26972a 7210372i bk2: 26756a 7203736i bk3: 26752a 7212449i bk4: 25556a 7220091i bk5: 25548a 7225052i bk6: 23992a 7226521i bk7: 23976a 7236177i bk8: 23648a 7234105i bk9: 23644a 7240218i bk10: 24416a 7229628i bk11: 24404a 7238027i bk12: 25800a 7212123i bk13: 25808a 7221710i bk14: 27116a 7193295i bk15: 27104a 7197406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.704481
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801534 n_act=20545 n_pre=20529 n_req=151586 n_rd=408488 n_write=197856 bw_util=0.1628
n_activity=2107890 dram_eff=0.5753
bk0: 27420a 7193202i bk1: 27420a 7204134i bk2: 26736a 7200519i bk3: 26724a 7208099i bk4: 25540a 7223759i bk5: 25528a 7227045i bk6: 23976a 7229737i bk7: 23972a 7236036i bk8: 23684a 7233299i bk9: 23664a 7238852i bk10: 24388a 7230907i bk11: 24404a 7237369i bk12: 25812a 7215825i bk13: 25808a 7219201i bk14: 26720a 7199289i bk15: 26692a 7203939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.701884
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448952 n_nop=6801218 n_act=20419 n_pre=20403 n_req=151728 n_rd=408768 n_write=198144 bw_util=0.163
n_activity=2110925 dram_eff=0.575
bk0: 27392a 7196645i bk1: 27396a 7205140i bk2: 26748a 7204333i bk3: 26740a 7209082i bk4: 25552a 7218834i bk5: 25544a 7225243i bk6: 23972a 7231135i bk7: 23960a 7239021i bk8: 23664a 7237166i bk9: 23660a 7239632i bk10: 24144a 7234881i bk11: 24136a 7240660i bk12: 26244a 7205751i bk13: 26252a 7214490i bk14: 26680a 7202754i bk15: 26684a 7205351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.699582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51069, Miss_rate = 0.671, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51051, Miss_rate = 0.671, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[2]: Access = 76096, Miss = 51092, Miss_rate = 0.671, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51082, Miss_rate = 0.671, Pending_hits = 1286, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51103, Miss_rate = 0.671, Pending_hits = 397, Reservation_fails = 1
L2_cache_bank[5]: Access = 76122, Miss = 51090, Miss_rate = 0.671, Pending_hits = 1287, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51092, Miss_rate = 0.672, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51085, Miss_rate = 0.672, Pending_hits = 1261, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51108, Miss_rate = 0.671, Pending_hits = 416, Reservation_fails = 0
L2_cache_bank[9]: Access = 76168, Miss = 51102, Miss_rate = 0.671, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51087, Miss_rate = 0.671, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51084, Miss_rate = 0.671, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51070, Miss_rate = 0.671, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51059, Miss_rate = 0.671, Pending_hits = 1281, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51106, Miss_rate = 0.671, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51103, Miss_rate = 0.671, Pending_hits = 1283, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51066, Miss_rate = 0.671, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51052, Miss_rate = 0.671, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51069, Miss_rate = 0.671, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51053, Miss_rate = 0.671, Pending_hits = 1261, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51099, Miss_rate = 0.671, Pending_hits = 393, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51093, Miss_rate = 0.670, Pending_hits = 1287, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1123815
L2_total_cache_miss_rate = 0.6711
L2_total_cache_pending_hits = 18351
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 527913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 583728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 540069
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58433
	minimum = 6
	maximum = 48
Network latency average = 8.44668
	minimum = 6
	maximum = 48
Slowest packet = 3278783
Flit latency average = 6.92107
	minimum = 6
	maximum = 47
Slowest flit = 9037425
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235786
	minimum = 0.0186584 (at node 0)
	maximum = 0.0279876 (at node 3)
Accepted packet rate average = 0.0235786
	minimum = 0.0186584 (at node 0)
	maximum = 0.0279876 (at node 3)
Injected flit rate average = 0.0649861
	minimum = 0.0429955 (at node 0)
	maximum = 0.0861431 (at node 42)
Accepted flit rate average= 0.0649861
	minimum = 0.0598286 (at node 0)
	maximum = 0.0897429 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58112 (36 samples)
	minimum = 6 (36 samples)
	maximum = 48.8056 (36 samples)
Network latency average = 8.43529 (36 samples)
	minimum = 6 (36 samples)
	maximum = 45.9722 (36 samples)
Flit latency average = 6.91044 (36 samples)
	minimum = 6 (36 samples)
	maximum = 42.5556 (36 samples)
Fragmentation average = 0 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0 (36 samples)
Injected packet rate average = 0.0226004 (36 samples)
	minimum = 0.0178844 (36 samples)
	maximum = 0.0268266 (36 samples)
Accepted packet rate average = 0.0226004 (36 samples)
	minimum = 0.0178844 (36 samples)
	maximum = 0.0268266 (36 samples)
Injected flit rate average = 0.0622902 (36 samples)
	minimum = 0.0412118 (36 samples)
	maximum = 0.0825703 (36 samples)
Accepted flit rate average = 0.0622902 (36 samples)
	minimum = 0.0573469 (36 samples)
	maximum = 0.0860201 (36 samples)
Injected packet size average = 2.75615 (36 samples)
Accepted packet size average = 2.75615 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 3 min, 49 sec (14629 sec)
gpgpu_simulation_rate = 70993 (inst/sec)
gpgpu_simulation_rate = 820 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38923
gpu_sim_insn = 28848876
gpu_ipc =     741.1781
gpu_tot_sim_cycle = 12270100
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =      86.9926
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 18239
partiton_reqs_in_parallel = 856306
partiton_reqs_in_parallel_total    = 88255789
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.2625
partiton_reqs_in_parallel_util = 856306
partiton_reqs_in_parallel_util_total    = 88255789
gpu_sim_cycle_parition_util = 38923
gpu_tot_sim_cycle_parition_util    = 4011627
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.2450 GB/Sec
L2_BW_total  =      13.2955 GB/Sec
gpu_total_sim_rate=72049

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178627, 171718, 171958, 178179, 178648, 171754, 171974, 178191, 48369, 46401, 46586, 30118, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 20211
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1129
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1103967	W0_Idle:3799371	W0_Scoreboard:183041534	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1315 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 12270099 
mrq_lat_table:776279 	123644 	82598 	190029 	228099 	171813 	98030 	42398 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1105171 	589503 	1154 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1548306 	71018 	405 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	975083 	183546 	2606 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	226800 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3903 	146 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.713011  7.288826  7.885736  7.759245  7.207715  7.159174  7.759791  7.606655  7.816466  7.682125  7.456861  7.192552  8.513169  8.143089  7.448892  7.354520 
dram[1]:  8.080218  8.143642  7.214183  7.237958  6.995074  6.717567  8.600386  8.256720  8.135715  8.281818  7.341404  7.083333  7.841940  7.563019  7.592566  7.312500 
dram[2]:  7.984175  7.627790  8.134195  8.047200  7.066098  7.079772  7.803853  7.488235  7.945074  7.580699  7.500000  7.135008  8.331671  8.061142  6.850736  6.609819 
dram[3]:  8.059316  8.209140  7.532186  7.365300  6.971950  6.717567  8.357410  7.909414  7.554267  7.559701  7.087568  6.945594  8.119124  7.656226  7.477339  6.937585 
dram[4]:  8.194122  7.961683  7.912736  7.686784  7.110787  6.850421  7.854686  7.702361  7.874676  7.566445  7.932574  7.557131  8.156224  7.960286  6.868456  6.686928 
dram[5]:  7.707498  7.410421  7.474106  7.474836  7.252788  6.910057  8.603205  8.473537  7.298639  7.452167  7.421785  7.236422  8.188880  8.026443  7.314510  7.007534 
dram[6]:  8.394013  7.885258  7.818459  7.822901  7.015130  6.822004  7.962511  7.918474  7.901995  7.752340  7.711489  7.577759  7.452471  7.355105  7.194769  6.857612 
dram[7]:  7.620411  7.457615  7.361351  7.253362  7.501541  7.074855  8.558576  8.423431  6.880368  6.689038  7.564792  7.497577  8.368376  8.113504  7.388692  7.090230 
dram[8]:  8.067652  7.621602  7.773313  7.814024  6.555631  6.501346  8.418433  8.173679  7.945035  7.574810  7.400000  7.736667  7.734597  7.627726  7.318627  7.012081 
dram[9]:  7.597849  7.340028  7.647761  7.445494  7.452932  7.157895  8.232642  8.085917  6.958883  6.880276  7.612797  7.397610  8.378957  8.054276  7.179523  7.095007 
dram[10]:  8.141430  7.970654  7.598962  7.700225  6.691136  6.652893  8.596045  8.521008  7.795652  7.439004  7.581260  7.318655  7.687644  7.388643  7.400868  7.138172 
average row locality = 1714759/227081 = 7.551310
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6933      6931      6883      6881      6597      6596      6067      6066      6154      6151      6151      6153      6756      6752      6959      6952 
dram[1]:      6934      6934      6782      6779      6710      6712      6061      6060      6152      6150      6172      6171      6758      6757      6955      6951 
dram[2]:      7043      7043      6773      6770      6712      6710      6063      6062      6153      6152      6166      6166      6759      6756      6866      6863 
dram[3]:      7046      7046      6774      6772      6712      6712      6060      6057      6158      6157      6159      6158      6755      6758      6860      6857 
dram[4]:      7043      7045      6776      6773      6618      6617      6175      6175      6151      6150      6153      6155      6760      6758      6865      6862 
dram[5]:      6941      6941      6866      6867      6617      6619      6168      6166      6156      6154      6156      6154      6751      6753      6864      6862 
dram[6]:      6934      6936      6869      6867      6599      6597      6173      6170      6151      6149      6155      6157      6647      6644      6974      6971 
dram[7]:      6938      6940      6866      6868      6599      6597      6172      6171      6086      6084      6265      6265      6638      6640      6975      6971 
dram[8]:      6934      6932      6872      6871      6562      6560      6174      6170      6076      6075      6270      6267      6639      6641      6971      6968 
dram[9]:      7047      7047      6867      6864      6558      6555      6170      6169      6084      6079      6263      6267      6642      6641      6869      6862 
dram[10]:      7040      7041      6870      6868      6561      6559      6169      6166      6079      6078      6200      6198      6753      6755      6859      6860 
total reads: 1155319
bank skew: 7047/6057 = 1.16
chip skew: 105076/104982 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:       1687       938      1636       886      1677       875      1817       936      1767       922      1752       935      1692       956      1703       948
dram[1]:       1691       940      1651       903      1677       862      1818       939      1756       921      1748       933      1697       957      1685       948
dram[2]:       1690       924      1655       905      1666       862      1822       938      1756       922      1730       934      1704       954      1692       953
dram[3]:       1679       921      1654       905      1665       861      1817       940      1760       921      1729       940      1711       957      1701       955
dram[4]:       1682       920      1655       904      1666       883      1808       920      1779       923      1730       942      1690       957      1703       953
dram[5]:       1677       926      1646       882      1690       884      1810       920      1767       922      1727       941      1700       959      1700       955
dram[6]:       1687       926      1636       882      1698       884      1812       920      1753       922      1732       943      1716       976      1701       947
dram[7]:       1686       928      1637       881      1675       885      1825       920      1762       941      1730       925      1720       980      1692       947
dram[8]:       1677       932      1650       882      1681       876      1828       920      1776       944      1724       925      1721       980      1691       947
dram[9]:       1671       919      1671       881      1679       878      1801       920      1770       932      1730       925      1712       978      1691       962
dram[10]:       1676       920      1652       884      1679       877      1808       920      1767       934      1727       936      1710       960      1715       966
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6857007 n_act=20477 n_pre=20461 n_req=155820 n_rd=419928 n_write=203352 bw_util=0.1657
n_activity=2168304 dram_eff=0.5749
bk0: 27732a 7267884i bk1: 27724a 7277630i bk2: 27532a 7268880i bk3: 27524a 7277745i bk4: 26388a 7287362i bk5: 26384a 7290568i bk6: 24268a 7303445i bk7: 24264a 7308747i bk8: 24616a 7301397i bk9: 24604a 7301688i bk10: 24604a 7300195i bk11: 24612a 7308535i bk12: 27024a 7278200i bk13: 27008a 7282386i bk14: 27836a 7257974i bk15: 27808a 7264304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.72566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fbc05f1dec0 :  mf: uid=23779272, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (12270099), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856733 n_act=20503 n_pre=20487 n_req=155876 n_rd=420150 n_write=203352 bw_util=0.1658
n_activity=2168168 dram_eff=0.5751
bk0: 27736a 7265654i bk1: 27736a 7279481i bk2: 27128a 7271049i bk3: 27114a 7280768i bk4: 26840a 7280918i bk5: 26848a 7285102i bk6: 24244a 7303150i bk7: 24240a 7308594i bk8: 24608a 7299693i bk9: 24600a 7306446i bk10: 24688a 7302296i bk11: 24684a 7309581i bk12: 27032a 7274785i bk13: 27028a 7280220i bk14: 27820a 7261101i bk15: 27804a 7263984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.723017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856179 n_act=20669 n_pre=20653 n_req=155931 n_rd=420228 n_write=203496 bw_util=0.1659
n_activity=2166494 dram_eff=0.5758
bk0: 28172a 7258504i bk1: 28172a 7270560i bk2: 27092a 7272835i bk3: 27080a 7283563i bk4: 26848a 7282733i bk5: 26840a 7285046i bk6: 24252a 7301947i bk7: 24248a 7306892i bk8: 24612a 7298903i bk9: 24608a 7301085i bk10: 24664a 7299303i bk11: 24664a 7309972i bk12: 27036a 7276525i bk13: 27024a 7284728i bk14: 27464a 7261104i bk15: 27452a 7263050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.712263
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856149 n_act=20788 n_pre=20772 n_req=155879 n_rd=420164 n_write=203352 bw_util=0.1658
n_activity=2165701 dram_eff=0.5758
bk0: 28184a 7256877i bk1: 28184a 7273307i bk2: 27096a 7271109i bk3: 27088a 7278747i bk4: 26848a 7278321i bk5: 26848a 7287295i bk6: 24240a 7299976i bk7: 24228a 7306741i bk8: 24632a 7294528i bk9: 24628a 7300842i bk10: 24636a 7303432i bk11: 24632a 7308962i bk12: 27020a 7272861i bk13: 27032a 7275679i bk14: 27440a 7263512i bk15: 27428a 7267739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.724219
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856313 n_act=20560 n_pre=20544 n_req=155952 n_rd=420304 n_write=203504 bw_util=0.1659
n_activity=2163446 dram_eff=0.5767
bk0: 28172a 7260238i bk1: 28180a 7272256i bk2: 27104a 7274003i bk3: 27092a 7281552i bk4: 26472a 7285737i bk5: 26468a 7289937i bk6: 24700a 7293691i bk7: 24700a 7303655i bk8: 24604a 7297298i bk9: 24600a 7298600i bk10: 24612a 7303023i bk11: 24620a 7312251i bk12: 27040a 7273685i bk13: 27032a 7281800i bk14: 27460a 7261602i bk15: 27448a 7265585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.716626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856429 n_act=20660 n_pre=20644 n_req=155873 n_rd=420140 n_write=203352 bw_util=0.1658
n_activity=2167660 dram_eff=0.5753
bk0: 27764a 7262337i bk1: 27764a 7275568i bk2: 27464a 7272450i bk3: 27468a 7272172i bk4: 26468a 7286206i bk5: 26476a 7290298i bk6: 24672a 7299151i bk7: 24664a 7305038i bk8: 24624a 7297732i bk9: 24616a 7301086i bk10: 24624a 7305876i bk11: 24616a 7311682i bk12: 27004a 7276759i bk13: 27012a 7278774i bk14: 27456a 7266911i bk15: 27448a 7270784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.720081
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856695 n_act=20611 n_pre=20595 n_req=155831 n_rd=419972 n_write=203352 bw_util=0.1658
n_activity=2161441 dram_eff=0.5768
bk0: 27736a 7264002i bk1: 27744a 7275780i bk2: 27476a 7269493i bk3: 27468a 7275663i bk4: 26396a 7281765i bk5: 26388a 7293108i bk6: 24692a 7296263i bk7: 24680a 7304334i bk8: 24604a 7296636i bk9: 24596a 7301821i bk10: 24620a 7300481i bk11: 24628a 7308842i bk12: 26588a 7278635i bk13: 26576a 7285926i bk14: 27896a 7260019i bk15: 27884a 7258328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.72334
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6855773 n_act=20760 n_pre=20744 n_req=155987 n_rd=420300 n_write=203648 bw_util=0.1659
n_activity=2163656 dram_eff=0.5768
bk0: 27752a 7262718i bk1: 27760a 7277666i bk2: 27464a 7270109i bk3: 27472a 7273903i bk4: 26396a 7286638i bk5: 26388a 7289995i bk6: 24688a 7296627i bk7: 24684a 7304608i bk8: 24344a 7298014i bk9: 24336a 7304047i bk10: 25060a 7295130i bk11: 25060a 7303161i bk12: 26552a 7280736i bk13: 26560a 7286540i bk14: 27900a 7261937i bk15: 27884a 7263235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.718854
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856613 n_act=20674 n_pre=20658 n_req=155820 n_rd=419928 n_write=203352 bw_util=0.1657
n_activity=2166071 dram_eff=0.5755
bk0: 27736a 7266285i bk1: 27728a 7276911i bk2: 27488a 7269862i bk3: 27484a 7278736i bk4: 26248a 7286550i bk5: 26240a 7291499i bk6: 24696a 7292369i bk7: 24680a 7302683i bk8: 24304a 7300333i bk9: 24300a 7306945i bk10: 25080a 7296006i bk11: 25068a 7304756i bk12: 26556a 7277268i bk13: 26564a 7287819i bk14: 27884a 7258490i bk15: 27872a 7263118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.71878
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856439 n_act=20757 n_pre=20741 n_req=155822 n_rd=419936 n_write=203352 bw_util=0.1657
n_activity=2163579 dram_eff=0.5762
bk0: 28188a 7259094i bk1: 28188a 7270605i bk2: 27468a 7266608i bk3: 27456a 7274158i bk4: 26232a 7290622i bk5: 26220a 7293768i bk6: 24680a 7295964i bk7: 24676a 7302955i bk8: 24336a 7299688i bk9: 24316a 7305758i bk10: 25052a 7297388i bk11: 25068a 7303856i bk12: 26568a 7281456i bk13: 26564a 7285027i bk14: 27476a 7264697i bk15: 27448a 7269575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.71571
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7521225 n_nop=6856123 n_act=20623 n_pre=20607 n_req=155968 n_rd=420224 n_write=203648 bw_util=0.1659
n_activity=2167036 dram_eff=0.5758
bk0: 28160a 7261882i bk1: 28164a 7271281i bk2: 27480a 7270423i bk3: 27472a 7275515i bk4: 26244a 7285826i bk5: 26236a 7291744i bk6: 24676a 7297451i bk7: 24664a 7305608i bk8: 24316a 7303378i bk9: 24312a 7306536i bk10: 24800a 7301625i bk11: 24792a 7307641i bk12: 27012a 7271151i bk13: 27020a 7279888i bk14: 27436a 7268071i bk15: 27440a 7271348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.714252

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52500, Miss_rate = 0.671, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52482, Miss_rate = 0.671, Pending_hits = 1274, Reservation_fails = 0
L2_cache_bank[2]: Access = 78209, Miss = 52524, Miss_rate = 0.672, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52514, Miss_rate = 0.671, Pending_hits = 1290, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52535, Miss_rate = 0.671, Pending_hits = 400, Reservation_fails = 1
L2_cache_bank[5]: Access = 78237, Miss = 52522, Miss_rate = 0.671, Pending_hits = 1291, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52524, Miss_rate = 0.672, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52517, Miss_rate = 0.672, Pending_hits = 1266, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 52541, Miss_rate = 0.671, Pending_hits = 419, Reservation_fails = 0
L2_cache_bank[9]: Access = 78283, Miss = 52535, Miss_rate = 0.671, Pending_hits = 1326, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52519, Miss_rate = 0.671, Pending_hits = 412, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52516, Miss_rate = 0.671, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52502, Miss_rate = 0.672, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52491, Miss_rate = 0.671, Pending_hits = 1286, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 52539, Miss_rate = 0.671, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52536, Miss_rate = 0.671, Pending_hits = 1285, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52498, Miss_rate = 0.671, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52484, Miss_rate = 0.671, Pending_hits = 1273, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52500, Miss_rate = 0.671, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52484, Miss_rate = 0.671, Pending_hits = 1264, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52531, Miss_rate = 0.671, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52525, Miss_rate = 0.671, Pending_hits = 1289, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1155319
L2_total_cache_miss_rate = 0.6712
L2_total_cache_pending_hits = 18424
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 542840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 600112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 555189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6144
	minimum = 6
	maximum = 46
Network latency average = 8.47938
	minimum = 6
	maximum = 42
Slowest packet = 3350187
Flit latency average = 6.96101
	minimum = 6
	maximum = 38
Slowest flit = 9233815
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023896
	minimum = 0.0189096 (at node 0)
	maximum = 0.0283644 (at node 11)
Accepted packet rate average = 0.023896
	minimum = 0.0189096 (at node 0)
	maximum = 0.0283644 (at node 11)
Injected flit rate average = 0.065861
	minimum = 0.0435743 (at node 0)
	maximum = 0.0873028 (at node 42)
Accepted flit rate average= 0.065861
	minimum = 0.0606341 (at node 0)
	maximum = 0.0909511 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58202 (37 samples)
	minimum = 6 (37 samples)
	maximum = 48.7297 (37 samples)
Network latency average = 8.43648 (37 samples)
	minimum = 6 (37 samples)
	maximum = 45.8649 (37 samples)
Flit latency average = 6.91181 (37 samples)
	minimum = 6 (37 samples)
	maximum = 42.4324 (37 samples)
Fragmentation average = 0 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0 (37 samples)
Injected packet rate average = 0.0226354 (37 samples)
	minimum = 0.0179121 (37 samples)
	maximum = 0.0268681 (37 samples)
Accepted packet rate average = 0.0226354 (37 samples)
	minimum = 0.0179121 (37 samples)
	maximum = 0.0268681 (37 samples)
Injected flit rate average = 0.0623867 (37 samples)
	minimum = 0.0412756 (37 samples)
	maximum = 0.0826982 (37 samples)
Accepted flit rate average = 0.0623867 (37 samples)
	minimum = 0.0574357 (37 samples)
	maximum = 0.0861534 (37 samples)
Injected packet size average = 2.75615 (37 samples)
Accepted packet size average = 2.75615 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 6 min, 55 sec (14815 sec)
gpgpu_simulation_rate = 72049 (inst/sec)
gpgpu_simulation_rate = 828 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39057
gpu_sim_insn = 28848876
gpu_ipc =     738.6353
gpu_tot_sim_cycle = 12531307
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =      87.4815
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 18543
partiton_reqs_in_parallel = 859254
partiton_reqs_in_parallel_total    = 89112095
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1797
partiton_reqs_in_parallel_util = 859254
partiton_reqs_in_parallel_util_total    = 89112095
gpu_sim_cycle_parition_util = 39057
gpu_tot_sim_cycle_parition_util    = 4050550
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.8565 GB/Sec
L2_BW_total  =      13.3702 GB/Sec
gpu_total_sim_rate=73142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22008224
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183454, 176356, 176605, 182997, 183475, 176397, 176621, 183000, 48369, 46401, 46586, 30118, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 20251
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1169
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1134003	W0_Idle:3815356	W0_Scoreboard:184187353	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1286 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 12531306 
mrq_lat_table:794953 	126061 	84646 	195648 	235249 	177485 	101505 	43942 	1893 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1133492 	607667 	1173 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	47 	1592549 	73254 	430 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1001678 	188277 	2664 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	241920 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3980 	147 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.616869  7.174411  7.772794  7.664249  7.139286  7.062898  7.644110  7.499180  7.751656  7.610569  7.425955  7.148659  8.422951  8.043853  7.393919  7.303279 
dram[1]:  8.024849  8.073484  7.130165  7.182512  6.876261  6.589562  8.561798  8.170688  8.070689  8.224957  7.269052  7.001498  7.756981  7.457910  7.489496  7.204178 
dram[2]:  7.903413  7.541926  8.024825  7.954616  7.009595  7.022665  7.724662  7.375000  7.874685  7.477636  7.431981  7.071915  8.223200  7.953560  6.771263  6.549875 
dram[3]:  7.998530  8.154307  7.463925  7.335461  6.854558  6.598064  8.296733  7.785349  7.488409  7.493600  6.982759  6.828446  7.996109  7.535191  7.417373  6.871728 
dram[4]:  8.115585  7.881969  7.838636  7.622697  7.056962  6.770580  7.754343  7.584951  7.807340  7.488000  7.842460  7.448800  8.056426  7.857798  6.796895  6.606918 
dram[5]:  7.633501  7.359558  7.372288  7.352407  7.172266  6.808684  8.555251  8.415094  7.232432  7.402371  7.320755  7.123183  8.138669  7.945089  7.241213  6.920290 
dram[6]:  8.325781  7.825991  7.731475  7.747059  6.954861  6.742761  7.869857  7.763049  7.807340  7.665029  7.644499  7.504432  7.378855  7.285714  7.094514  6.740578 
dram[7]:  7.528955  7.363950  7.275552  7.134056  7.407545  6.953472  8.481448  8.352050  6.818048  6.663774  7.474922  7.399535  8.291494  8.034400  7.327645  7.022906 
dram[8]:  8.000751  7.530035  7.688549  7.727273  6.479139  6.419250  8.302923  8.056749  7.856655  7.491457  7.363426  7.674980  7.624905  7.523595  7.221400  6.930233 
dram[9]:  7.461960  7.200397  7.536481  7.376050  7.381129  7.079116  8.140747  7.987212  6.914479  6.818653  7.520505  7.315951  8.301653  7.939921  7.131615  7.040884 
dram[10]:  8.065233  7.901961  7.501068  7.618944  6.598938  6.536842  8.517273  8.400000  7.741177  7.374700  7.509992  7.236518  7.575959  7.292406  7.344056  7.044266 
average row locality = 1761383/235889 = 7.467000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7122      7120      7075      7073      6784      6783      6224      6223      6324      6321      6325      6327      6932      6928      7146      7139 
dram[1]:      7123      7123      6971      6968      6900      6902      6218      6217      6322      6320      6346      6345      6934      6933      7142      7138 
dram[2]:      7235      7235      6962      6959      6902      6900      6220      6219      6323      6322      6340      6340      6935      6932      7051      7048 
dram[3]:      7238      7238      6963      6961      6902      6902      6217      6214      6328      6327      6332      6331      6931      6934      7045      7042 
dram[4]:      7235      7237      6965      6962      6805      6804      6335      6335      6321      6320      6326      6328      6936      6934      7050      7047 
dram[5]:      7130      7130      7058      7059      6804      6806      6328      6326      6326      6324      6329      6327      6927      6929      7049      7047 
dram[6]:      7123      7125      7061      7059      6785      6783      6333      6330      6321      6319      6328      6330      6820      6817      7162      7159 
dram[7]:      7127      7129      7058      7060      6785      6783      6332      6331      6254      6252      6441      6441      6811      6813      7163      7159 
dram[8]:      7123      7121      7064      7063      6747      6745      6334      6330      6244      6243      6446      6443      6812      6814      7159      7156 
dram[9]:      7239      7239      7059      7056      6743      6740      6330      6329      6253      6248      6439      6443      6815      6814      7054      7047 
dram[10]:      7232      7233      7062      7060      6746      6744      6329      6326      6248      6247      6374      6372      6929      6931      7044      7045 
total reads: 1186823
bank skew: 7239/6214 = 1.16
chip skew: 107940/107844 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:       1648       919      1598       868      1636       856      1776       918      1726       903      1710       916      1656       938      1665       929
dram[1]:       1652       921      1613       885      1636       844      1777       921      1715       902      1707       914      1660       939      1647       930
dram[2]:       1651       905      1617       887      1626       843      1781       920      1715       903      1689       915      1668       936      1654       934
dram[3]:       1640       903      1615       886      1624       843      1776       921      1719       903      1689       921      1674       939      1662       936
dram[4]:       1643       902      1616       886      1626       864      1768       902      1738       904      1690       923      1654       939      1664       934
dram[5]:       1639       907      1607       864      1649       866      1770       902      1725       904      1687       921      1663       941      1662       936
dram[6]:       1648       907      1597       864      1657       865      1771       902      1713       903      1692       924      1679       958      1663       928
dram[7]:       1647       909      1599       863      1635       867      1784       902      1721       922      1689       906      1683       961      1654       928
dram[8]:       1639       913      1611       863      1640       858      1787       902      1735       924      1684       906      1684       962      1653       928
dram[9]:       1633       900      1631       863      1638       859      1760       902      1729       913      1689       906      1676       959      1653       943
dram[10]:       1637       901      1613       866      1638       859      1767       902      1726       915      1687       917      1673       942      1676       947
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6911005 n_act=21263 n_pre=21247 n_req=160058 n_rd=431384 n_write=208848 bw_util=0.1686
n_activity=2227285 dram_eff=0.5749
bk0: 28488a 7333458i bk1: 28480a 7342908i bk2: 28300a 7333610i bk3: 28292a 7343133i bk4: 27136a 7352875i bk5: 27132a 7356060i bk6: 24896a 7369605i bk7: 24892a 7375353i bk8: 25296a 7367464i bk9: 25284a 7368207i bk10: 25300a 7366323i bk11: 25308a 7374756i bk12: 27728a 7344184i bk13: 27712a 7348411i bk14: 28584a 7323087i bk15: 28556a 7329890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.742962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910705 n_act=21301 n_pre=21285 n_req=160114 n_rd=431608 n_write=208848 bw_util=0.1687
n_activity=2227150 dram_eff=0.5751
bk0: 28492a 7330839i bk1: 28492a 7344906i bk2: 27884a 7335978i bk3: 27872a 7345809i bk4: 27600a 7346003i bk5: 27608a 7350423i bk6: 24872a 7369624i bk7: 24868a 7375007i bk8: 25288a 7365921i bk9: 25280a 7372923i bk10: 25384a 7368788i bk11: 25380a 7375779i bk12: 27736a 7340425i bk13: 27732a 7346334i bk14: 28568a 7326266i bk15: 28552a 7329177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.739401
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910141 n_act=21465 n_pre=21449 n_req=160173 n_rd=431692 n_write=209000 bw_util=0.1687
n_activity=2225209 dram_eff=0.5758
bk0: 28940a 7323601i bk1: 28940a 7335769i bk2: 27848a 7337515i bk3: 27836a 7348621i bk4: 27608a 7347695i bk5: 27600a 7350266i bk6: 24880a 7368153i bk7: 24876a 7373404i bk8: 25292a 7365006i bk9: 25288a 7367402i bk10: 25360a 7365503i bk11: 25360a 7376123i bk12: 27740a 7342368i bk13: 27728a 7350762i bk14: 28204a 7326160i bk15: 28192a 7328085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.729384
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910091 n_act=21602 n_pre=21586 n_req=160117 n_rd=431620 n_write=208848 bw_util=0.1687
n_activity=2224667 dram_eff=0.5758
bk0: 28952a 7321941i bk1: 28952a 7338617i bk2: 27852a 7336025i bk3: 27844a 7343961i bk4: 27608a 7343309i bk5: 27608a 7352162i bk6: 24868a 7366493i bk7: 24856a 7373040i bk8: 25312a 7360463i bk9: 25308a 7366942i bk10: 25328a 7369856i bk11: 25324a 7375017i bk12: 27724a 7338458i bk13: 27736a 7341527i bk14: 28180a 7328820i bk15: 28168a 7333247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.74076
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fbc06674770 :  mf: uid=24421916, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (12531306), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910296 n_act=21354 n_pre=21338 n_req=160190 n_rd=431759 n_write=209000 bw_util=0.1688
n_activity=2221890 dram_eff=0.5768
bk0: 28940a 7325360i bk1: 28948a 7337353i bk2: 27860a 7338823i bk3: 27848a 7346857i bk4: 27220a 7350806i bk5: 27215a 7355213i bk6: 25340a 7359902i bk7: 25340a 7369957i bk8: 25284a 7363188i bk9: 25280a 7364791i bk10: 25304a 7369095i bk11: 25312a 7378691i bk12: 27744a 7339209i bk13: 27736a 7347790i bk14: 28200a 7326533i bk15: 28188a 7330889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.73427
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910415 n_act=21452 n_pre=21436 n_req=160111 n_rd=431596 n_write=208848 bw_util=0.1687
n_activity=2226432 dram_eff=0.5753
bk0: 28520a 7327347i bk1: 28520a 7341077i bk2: 28232a 7337472i bk3: 28236a 7337110i bk4: 27216a 7351529i bk5: 27224a 7355678i bk6: 25312a 7365524i bk7: 25304a 7371442i bk8: 25304a 7364022i bk9: 25296a 7367652i bk10: 25316a 7372224i bk11: 25308a 7378228i bk12: 27708a 7342677i bk13: 27716a 7345309i bk14: 28196a 7332219i bk15: 28188a 7335601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.736333
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910669 n_act=21413 n_pre=21397 n_req=160067 n_rd=431420 n_write=208848 bw_util=0.1686
n_activity=2219562 dram_eff=0.5769
bk0: 28492a 7329216i bk1: 28500a 7341076i bk2: 28244a 7334366i bk3: 28236a 7341016i bk4: 27140a 7347290i bk5: 27132a 7358382i bk6: 25332a 7362271i bk7: 25320a 7370304i bk8: 25284a 7362518i bk9: 25276a 7367745i bk10: 25312a 7366221i bk11: 25320a 7375009i bk12: 27280a 7344154i bk13: 27268a 7352146i bk14: 28648a 7325200i bk15: 28636a 7323280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.741016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6909731 n_act=21562 n_pre=21546 n_req=160227 n_rd=431756 n_write=209152 bw_util=0.1688
n_activity=2222251 dram_eff=0.5768
bk0: 28508a 7327598i bk1: 28516a 7343188i bk2: 28232a 7335056i bk3: 28240a 7338690i bk4: 27140a 7351857i bk5: 27132a 7355067i bk6: 25328a 7362889i bk7: 25324a 7370969i bk8: 25016a 7364252i bk9: 25008a 7370616i bk10: 25764a 7361408i bk11: 25764a 7369110i bk12: 27244a 7346677i bk13: 27252a 7353025i bk14: 28652a 7326992i bk15: 28636a 7328520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.735681
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910575 n_act=21482 n_pre=21466 n_req=160056 n_rd=431376 n_write=208848 bw_util=0.1686
n_activity=2224694 dram_eff=0.5756
bk0: 28492a 7331659i bk1: 28484a 7342074i bk2: 28256a 7334686i bk3: 28252a 7343608i bk4: 26988a 7351942i bk5: 26980a 7356656i bk6: 25336a 7358689i bk7: 25320a 7368844i bk8: 24976a 7366230i bk9: 24972a 7373163i bk10: 25784a 7362249i bk11: 25772a 7371355i bk12: 27248a 7343085i bk13: 27256a 7354136i bk14: 28636a 7323352i bk15: 28624a 7328042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.735674
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910389 n_act=21567 n_pre=21551 n_req=160060 n_rd=431392 n_write=208848 bw_util=0.1686
n_activity=2222292 dram_eff=0.5762
bk0: 28956a 7324071i bk1: 28956a 7335650i bk2: 28236a 7331324i bk3: 28224a 7339521i bk4: 26972a 7356271i bk5: 26960a 7359562i bk6: 25320a 7362450i bk7: 25316a 7369318i bk8: 25012a 7365508i bk9: 24992a 7372408i bk10: 25756a 7363459i bk11: 25772a 7369877i bk12: 27260a 7347780i bk13: 27256a 7351096i bk14: 28216a 7329916i bk15: 28188a 7334852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.733109
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fbc06739cb0 :  mf: uid=24421915, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (12531306), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7593747 n_nop=6910066 n_act=21429 n_pre=21413 n_req=160210 n_rd=431687 n_write=209152 bw_util=0.1688
n_activity=2226210 dram_eff=0.5757
bk0: 28928a 7326902i bk1: 28932a 7336440i bk2: 28248a 7335181i bk3: 28240a 7340550i bk4: 26984a 7351070i bk5: 26975a 7357288i bk6: 25316a 7363680i bk7: 25304a 7371874i bk8: 24992a 7369587i bk9: 24988a 7372540i bk10: 25496a 7367683i bk11: 25488a 7374055i bk12: 27716a 7336611i bk13: 27724a 7345655i bk14: 28176a 7333571i bk15: 28180a 7336615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.731644

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 53932, Miss_rate = 0.671, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 53914, Miss_rate = 0.672, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[2]: Access = 80322, Miss = 53956, Miss_rate = 0.672, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 53946, Miss_rate = 0.672, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 53968, Miss_rate = 0.671, Pending_hits = 406, Reservation_fails = 1
L2_cache_bank[5]: Access = 80351, Miss = 53955, Miss_rate = 0.671, Pending_hits = 1301, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 53956, Miss_rate = 0.672, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 53949, Miss_rate = 0.672, Pending_hits = 1276, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 53973, Miss_rate = 0.671, Pending_hits = 425, Reservation_fails = 0
L2_cache_bank[9]: Access = 80398, Miss = 53967, Miss_rate = 0.671, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 53951, Miss_rate = 0.671, Pending_hits = 418, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 53948, Miss_rate = 0.672, Pending_hits = 1320, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 53933, Miss_rate = 0.672, Pending_hits = 369, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 53922, Miss_rate = 0.671, Pending_hits = 1295, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 53971, Miss_rate = 0.671, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 53968, Miss_rate = 0.671, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 53929, Miss_rate = 0.671, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 53915, Miss_rate = 0.671, Pending_hits = 1283, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 53932, Miss_rate = 0.672, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 53916, Miss_rate = 0.671, Pending_hits = 1273, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 53964, Miss_rate = 0.671, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 53958, Miss_rate = 0.671, Pending_hits = 1303, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1186823
L2_total_cache_miss_rate = 0.6714
L2_total_cache_pending_hits = 18607
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 557657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 616496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 570309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54053
	minimum = 6
	maximum = 42
Network latency average = 8.41537
	minimum = 6
	maximum = 40
Slowest packet = 3443055
Flit latency average = 6.87657
	minimum = 6
	maximum = 36
Slowest flit = 9616647
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023814
	minimum = 0.0188447 (at node 0)
	maximum = 0.0282671 (at node 19)
Accepted packet rate average = 0.023814
	minimum = 0.0188447 (at node 0)
	maximum = 0.0282671 (at node 19)
Injected flit rate average = 0.065635
	minimum = 0.0434248 (at node 0)
	maximum = 0.0870033 (at node 42)
Accepted flit rate average= 0.065635
	minimum = 0.0604261 (at node 0)
	maximum = 0.0906391 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58093 (38 samples)
	minimum = 6 (38 samples)
	maximum = 48.5526 (38 samples)
Network latency average = 8.43592 (38 samples)
	minimum = 6 (38 samples)
	maximum = 45.7105 (38 samples)
Flit latency average = 6.91088 (38 samples)
	minimum = 6 (38 samples)
	maximum = 42.2632 (38 samples)
Fragmentation average = 0 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0 (38 samples)
Injected packet rate average = 0.0226665 (38 samples)
	minimum = 0.0179367 (38 samples)
	maximum = 0.0269049 (38 samples)
Accepted packet rate average = 0.0226665 (38 samples)
	minimum = 0.0179367 (38 samples)
	maximum = 0.0269049 (38 samples)
Injected flit rate average = 0.0624722 (38 samples)
	minimum = 0.0413322 (38 samples)
	maximum = 0.0828115 (38 samples)
Accepted flit rate average = 0.0624722 (38 samples)
	minimum = 0.0575144 (38 samples)
	maximum = 0.0862714 (38 samples)
Injected packet size average = 2.75615 (38 samples)
Accepted packet size average = 2.75615 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 9 min, 48 sec (14988 sec)
gpgpu_simulation_rate = 73142 (inst/sec)
gpgpu_simulation_rate = 836 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38809
gpu_sim_insn = 28848876
gpu_ipc =     743.3553
gpu_tot_sim_cycle = 12792266
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =      87.9521
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 19203
partiton_reqs_in_parallel = 853798
partiton_reqs_in_parallel_total    = 89971349
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.1000
partiton_reqs_in_parallel_util = 853798
partiton_reqs_in_parallel_util_total    = 89971349
gpu_sim_cycle_parition_util = 38809
gpu_tot_sim_cycle_parition_util    = 4089607
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.5777 GB/Sec
L2_BW_total  =      13.4420 GB/Sec
gpu_total_sim_rate=74220

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22587452
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188286, 180992, 181253, 187812, 188307, 181029, 181272, 187825, 53206, 51049, 51249, 34941, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 20315
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1233
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1164589	W0_Idle:3830457	W0_Scoreboard:185313259	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1259 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 12792265 
mrq_lat_table:816119 	130105 	87149 	199969 	240828 	182277 	104491 	45079 	1989 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1166025 	621609 	1202 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1636698 	75590 	447 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1027800 	193422 	2781 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	257040 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4055 	149 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.751949  7.305277  7.891558  7.782484  7.260808  7.183731  7.781457  7.635256  7.883511  7.741338  7.546530  7.267274  8.574676  8.192397  7.509911  7.418919 
dram[1]:  8.163433  8.212462  7.243520  7.296220  6.996662  6.706974  8.706209  8.312389  8.190964  8.345786  7.389060  7.119525  7.902767  7.600719  7.595436  7.309587 
dram[2]:  8.042477  7.677663  8.142748  8.072298  7.131292  7.144513  7.862761  7.509992  8.007500  7.607284  7.553192  7.190547  8.373218  8.101227  6.882015  6.651048 
dram[3]:  8.138383  8.295471  7.579286  7.450140  6.974717  6.715567  8.439353  7.924051  7.606013  7.611243  7.101040  6.945494  8.144179  7.667634  7.531425  6.983160 
dram[4]:  8.256467  8.020819  7.955772  7.738877  7.178646  6.889484  7.894262  7.723336  7.926568  7.605700  7.966639  7.570523  8.204969  8.004545  6.907811  6.716687 
dram[5]:  7.768630  7.492129  7.487873  7.467865  7.295035  6.927946  8.701628  8.560498  7.348624  7.519562  7.441589  7.242608  8.275079  8.080337  7.364505  7.031943 
dram[6]:  8.466719  7.962882  7.860363  7.876093  7.075810  6.861631  8.010816  7.903120  7.926568  7.783630  7.767480  7.626496  7.519650  7.425593  7.208633  6.852612 
dram[7]:  7.663165  7.496575  7.390561  7.248156  7.532649  7.074431  8.627240  8.496911  6.930403  6.775072  7.598602  7.522675  8.440720  8.181458  7.453009  7.136658 
dram[8]:  8.139137  7.664331  7.817064  7.856105  6.594822  6.534317  8.447369  8.199319  7.974684  7.607891  7.486238  7.800000  7.768247  7.665924  7.336218  7.043478 
dram[9]:  7.596873  7.332677  7.652975  7.491678  7.505527  7.200849  8.283993  8.129223  7.026746  6.920205  7.644531  7.438450  8.450900  8.073495  7.244295  7.153183 
dram[10]:  8.205731  8.041037  7.628088  7.735863  6.715887  6.653168  8.663366  8.545293  7.857855  7.489699  7.632621  7.357252  7.720029  7.433497  7.457815  7.156602 
average row locality = 1808007/238105 = 7.593318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7311      7309      7259      7257      6957      6956      6397      6396      6490      6487      6487      6489      7124      7120      7338      7331 
dram[1]:      7312      7312      7152      7149      7076      7078      6391      6390      6488      6486      6509      6508      7126      7125      7334      7330 
dram[2]:      7427      7427      7143      7140      7078      7076      6393      6392      6489      6488      6503      6503      7127      7124      7240      7237 
dram[3]:      7430      7430      7144      7142      7078      7078      6390      6387      6494      6493      6495      6494      7123      7126      7234      7231 
dram[4]:      7427      7429      7146      7143      6979      6978      6511      6511      6487      6486      6489      6491      7128      7126      7239      7236 
dram[5]:      7319      7319      7241      7242      6978      6980      6504      6502      6492      6490      6492      6490      7119      7121      7238      7236 
dram[6]:      7312      7314      7244      7242      6959      6957      6509      6506      6487      6485      6491      6493      7009      7006      7354      7351 
dram[7]:      7316      7318      7241      7243      6959      6957      6508      6507      6418      6416      6607      6607      7000      7002      7355      7351 
dram[8]:      7312      7310      7247      7246      6920      6918      6510      6506      6408      6407      6612      6609      7001      7003      7351      7348 
dram[9]:      7431      7431      7242      7239      6916      6913      6506      6505      6416      6411      6605      6609      7004      7003      7243      7236 
dram[10]:      7424      7425      7245      7243      6919      6917      6505      6502      6411      6410      6538      6536      7121      7123      7233      7234 
total reads: 1218327
bank skew: 7431/6387 = 1.16
chip skew: 110806/110708 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:       1611       901      1563       851      1602       841      1735       899      1688       886      1673       898      1617       918      1627       911
dram[1]:       1616       903      1578       868      1602       829      1735       902      1677       885      1670       896      1621       919      1609       911
dram[2]:       1614       888      1582       870      1591       828      1740       901      1677       885      1652       897      1628       917      1616       915
dram[3]:       1604       885      1581       869      1590       828      1735       903      1681       885      1651       903      1634       919      1625       917
dram[4]:       1607       884      1581       869      1591       848      1727       884      1699       886      1652       905      1614       919      1627       915
dram[5]:       1602       889      1572       848      1614       850      1728       884      1687       886      1649       903      1624       921      1624       917
dram[6]:       1611       890      1563       848      1622       850      1730       884      1674       885      1654       906      1639       937      1625       910
dram[7]:       1611       891      1564       847      1600       851      1742       884      1683       904      1652       889      1643       941      1616       909
dram[8]:       1602       895      1576       848      1605       842      1745       884      1696       906      1647       889      1644       941      1615       909
dram[9]:       1597       883      1596       847      1603       844      1719       884      1690       896      1652       889      1636       939      1616       924
dram[10]:       1601       884      1579       850      1604       843      1726       884      1687       897      1649       899      1634       922      1638       928
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6965726 n_act=21461 n_pre=21445 n_req=164294 n_rd=442832 n_write=214344 bw_util=0.1715
n_activity=2282739 dram_eff=0.5758
bk0: 29244a 7399053i bk1: 29236a 7408823i bk2: 29036a 7399290i bk3: 29028a 7408851i bk4: 27828a 7419181i bk5: 27824a 7422084i bk6: 25588a 7435678i bk7: 25584a 7442016i bk8: 25960a 7433762i bk9: 25948a 7434781i bk10: 25948a 7432595i bk11: 25956a 7441151i bk12: 28496a 7409627i bk13: 28480a 7414136i bk14: 29352a 7388247i bk15: 29324a 7395048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.755951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6965402 n_act=21507 n_pre=21491 n_req=164352 n_rd=443064 n_write=214344 bw_util=0.1715
n_activity=2282728 dram_eff=0.576
bk0: 29248a 7396794i bk1: 29248a 7410795i bk2: 28608a 7401822i bk3: 28596a 7412081i bk4: 28304a 7412069i bk5: 28312a 7416505i bk6: 25564a 7435772i bk7: 25560a 7441417i bk8: 25952a 7432294i bk9: 25944a 7439459i bk10: 26036a 7435024i bk11: 26032a 7442957i bk12: 28504a 7405353i bk13: 28500a 7412024i bk14: 29336a 7391541i bk15: 29320a 7394582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.752258
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fbc06e52a20 :  mf: uid=25064558, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (12792265), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6964850 n_act=21665 n_pre=21649 n_req=164411 n_rd=443148 n_write=214496 bw_util=0.1716
n_activity=2280679 dram_eff=0.5767
bk0: 29708a 7388799i bk1: 29708a 7401367i bk2: 28572a 7403122i bk3: 28560a 7414712i bk4: 28312a 7413902i bk5: 28304a 7416470i bk6: 25572a 7434349i bk7: 25568a 7439831i bk8: 25956a 7431511i bk9: 25952a 7433770i bk10: 26012a 7431997i bk11: 26012a 7442800i bk12: 28508a 7408008i bk13: 28496a 7416371i bk14: 28960a 7391377i bk15: 28948a 7393596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.74185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6964792 n_act=21806 n_pre=21790 n_req=164355 n_rd=443076 n_write=214344 bw_util=0.1715
n_activity=2280205 dram_eff=0.5766
bk0: 29720a 7387255i bk1: 29720a 7403948i bk2: 28576a 7401857i bk3: 28568a 7410233i bk4: 28312a 7409802i bk5: 28312a 7418673i bk6: 25560a 7432541i bk7: 25548a 7439596i bk8: 25976a 7426487i bk9: 25972a 7433175i bk10: 25980a 7436182i bk11: 25976a 7441938i bk12: 28492a 7403819i bk13: 28504a 7407132i bk14: 28936a 7394077i bk15: 28924a 7399019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.753751
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fbc06cc34b0 :  mf: uid=25064559, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (12792261), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6964984 n_act=21556 n_pre=21540 n_req=164432 n_rd=443224 n_write=214504 bw_util=0.1716
n_activity=2277515 dram_eff=0.5776
bk0: 29708a 7390724i bk1: 29716a 7403170i bk2: 28584a 7404364i bk3: 28572a 7412912i bk4: 27916a 7417137i bk5: 27912a 7421589i bk6: 26044a 7426004i bk7: 26044a 7436409i bk8: 25948a 7429339i bk9: 25944a 7431333i bk10: 25956a 7435629i bk11: 25964a 7445477i bk12: 28512a 7404484i bk13: 28504a 7413408i bk14: 28956a 7392047i bk15: 28944a 7396165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.746395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6965116 n_act=21656 n_pre=21640 n_req=164349 n_rd=443052 n_write=214344 bw_util=0.1715
n_activity=2282017 dram_eff=0.5762
bk0: 29276a 7392565i bk1: 29276a 7407140i bk2: 28964a 7403431i bk3: 28968a 7402930i bk4: 27912a 7417920i bk5: 27920a 7422262i bk6: 26016a 7431468i bk7: 26008a 7437675i bk8: 25968a 7430024i bk9: 25960a 7433665i bk10: 25968a 7438696i bk11: 25960a 7444908i bk12: 28476a 7408058i bk13: 28484a 7410580i bk14: 28952a 7397768i bk15: 28944a 7401475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.748993
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6965382 n_act=21611 n_pre=21595 n_req=164305 n_rd=442876 n_write=214344 bw_util=0.1715
n_activity=2274800 dram_eff=0.5778
bk0: 29248a 7394273i bk1: 29256a 7406526i bk2: 28976a 7400008i bk3: 28968a 7406776i bk4: 27836a 7413782i bk5: 27828a 7424860i bk6: 26036a 7428576i bk7: 26024a 7436674i bk8: 25948a 7428597i bk9: 25940a 7433980i bk10: 25964a 7432462i bk11: 25972a 7441678i bk12: 28036a 7409303i bk13: 28024a 7417893i bk14: 29416a 7390351i bk15: 29404a 7388466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.754036
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6964424 n_act=21762 n_pre=21746 n_req=164469 n_rd=443220 n_write=214656 bw_util=0.1716
n_activity=2277458 dram_eff=0.5777
bk0: 29264a 7393156i bk1: 29272a 7408821i bk2: 28964a 7400933i bk3: 28972a 7404804i bk4: 27836a 7418140i bk5: 27828a 7421498i bk6: 26032a 7428887i bk7: 26028a 7437101i bk8: 25672a 7430265i bk9: 25664a 7436894i bk10: 26428a 7427750i bk11: 26428a 7435565i bk12: 28000a 7412255i bk13: 28008a 7418766i bk14: 29420a 7392079i bk15: 29404a 7393718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.748096
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6965288 n_act=21680 n_pre=21664 n_req=164294 n_rd=442832 n_write=214344 bw_util=0.1715
n_activity=2279947 dram_eff=0.5765
bk0: 29248a 7397079i bk1: 29240a 7408027i bk2: 28988a 7400375i bk3: 28984a 7409588i bk4: 27680a 7418172i bk5: 27672a 7423231i bk6: 26040a 7424738i bk7: 26024a 7434791i bk8: 25632a 7432131i bk9: 25628a 7439884i bk10: 26448a 7428047i bk11: 26436a 7437719i bk12: 28004a 7408042i bk13: 28012a 7419594i bk14: 29404a 7388430i bk15: 29392a 7393482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.748368
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fbc06d1c880 :  mf: uid=25064560, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (12792265), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6965096 n_act=21773 n_pre=21757 n_req=164296 n_rd=442838 n_write=214344 bw_util=0.1715
n_activity=2277974 dram_eff=0.577
bk0: 29724a 7389655i bk1: 29724a 7401548i bk2: 28968a 7397031i bk3: 28954a 7405602i bk4: 27664a 7422609i bk5: 27652a 7425800i bk6: 26024a 7428324i bk7: 26020a 7435712i bk8: 25664a 7431907i bk9: 25644a 7438699i bk10: 26420a 7429577i bk11: 26436a 7436367i bk12: 28016a 7413404i bk13: 28012a 7416628i bk14: 28972a 7395268i bk15: 28944a 7400005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.745831
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7665808 n_nop=6964766 n_act=21629 n_pre=21613 n_req=164450 n_rd=443144 n_write=214656 bw_util=0.1716
n_activity=2281503 dram_eff=0.5766
bk0: 29696a 7392023i bk1: 29700a 7402114i bk2: 28980a 7401133i bk3: 28972a 7406512i bk4: 27676a 7417407i bk5: 27668a 7423316i bk6: 26020a 7429527i bk7: 26008a 7437731i bk8: 25644a 7436049i bk9: 25640a 7438936i bk10: 26152a 7433990i bk11: 26144a 7440287i bk12: 28484a 7401654i bk13: 28492a 7411194i bk14: 28932a 7398717i bk15: 28936a 7401868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.744996

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55363, Miss_rate = 0.671, Pending_hits = 395, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55345, Miss_rate = 0.672, Pending_hits = 1290, Reservation_fails = 0
L2_cache_bank[2]: Access = 82435, Miss = 55388, Miss_rate = 0.672, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55378, Miss_rate = 0.672, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55400, Miss_rate = 0.672, Pending_hits = 409, Reservation_fails = 1
L2_cache_bank[5]: Access = 82466, Miss = 55387, Miss_rate = 0.672, Pending_hits = 1304, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55388, Miss_rate = 0.672, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55381, Miss_rate = 0.672, Pending_hits = 1279, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55406, Miss_rate = 0.672, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[9]: Access = 82513, Miss = 55400, Miss_rate = 0.671, Pending_hits = 1342, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55383, Miss_rate = 0.672, Pending_hits = 421, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55380, Miss_rate = 0.672, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55365, Miss_rate = 0.672, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55354, Miss_rate = 0.671, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55404, Miss_rate = 0.671, Pending_hits = 398, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55401, Miss_rate = 0.671, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55361, Miss_rate = 0.671, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55347, Miss_rate = 0.672, Pending_hits = 1287, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55363, Miss_rate = 0.672, Pending_hits = 384, Reservation_fails = 1
L2_cache_bank[19]: Access = 82454, Miss = 55347, Miss_rate = 0.671, Pending_hits = 1275, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55396, Miss_rate = 0.671, Pending_hits = 403, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55390, Miss_rate = 0.671, Pending_hits = 1306, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1218327
L2_total_cache_miss_rate = 0.6716
L2_total_cache_pending_hits = 18667
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 572597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 632880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 585429
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6196
	minimum = 6
	maximum = 50
Network latency average = 8.48603
	minimum = 6
	maximum = 45
Slowest packet = 3536211
Flit latency average = 6.97735
	minimum = 6
	maximum = 41
Slowest flit = 9947189
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239662
	minimum = 0.0189652 (at node 5)
	maximum = 0.0284477 (at node 0)
Accepted packet rate average = 0.0239662
	minimum = 0.0189652 (at node 5)
	maximum = 0.0284477 (at node 0)
Injected flit rate average = 0.0660544
	minimum = 0.0437023 (at node 5)
	maximum = 0.0875593 (at node 42)
Accepted flit rate average= 0.0660544
	minimum = 0.0608122 (at node 5)
	maximum = 0.0912183 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58192 (39 samples)
	minimum = 6 (39 samples)
	maximum = 48.5897 (39 samples)
Network latency average = 8.43721 (39 samples)
	minimum = 6 (39 samples)
	maximum = 45.6923 (39 samples)
Flit latency average = 6.91258 (39 samples)
	minimum = 6 (39 samples)
	maximum = 42.2308 (39 samples)
Fragmentation average = 0 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0 (39 samples)
Injected packet rate average = 0.0226998 (39 samples)
	minimum = 0.017963 (39 samples)
	maximum = 0.0269445 (39 samples)
Accepted packet rate average = 0.0226998 (39 samples)
	minimum = 0.017963 (39 samples)
	maximum = 0.0269445 (39 samples)
Injected flit rate average = 0.062564 (39 samples)
	minimum = 0.041393 (39 samples)
	maximum = 0.0829332 (39 samples)
Accepted flit rate average = 0.062564 (39 samples)
	minimum = 0.057599 (39 samples)
	maximum = 0.0863983 (39 samples)
Injected packet size average = 2.75615 (39 samples)
Accepted packet size average = 2.75615 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 12 min, 39 sec (15159 sec)
gpgpu_simulation_rate = 74220 (inst/sec)
gpgpu_simulation_rate = 843 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39402
gpu_sim_insn = 28848876
gpu_ipc =     732.1678
gpu_tot_sim_cycle = 13053818
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =      88.3998
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 5
gpu_stall_icnt2sh    = 19735
partiton_reqs_in_parallel = 866844
partiton_reqs_in_parallel_total    = 90825147
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0242
partiton_reqs_in_parallel_util = 866844
partiton_reqs_in_parallel_util_total    = 90825147
gpu_sim_cycle_parition_util = 39402
gpu_tot_sim_cycle_parition_util    = 4128416
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     111.8683 GB/Sec
L2_BW_total  =      13.5103 GB/Sec
gpu_total_sim_rate=75264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 2440
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23166680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193113, 185632, 185900, 192632, 193134, 185671, 185919, 192638, 53206, 51049, 51249, 34941, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 20347
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1265
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1194826	W0_Idle:3846210	W0_Scoreboard:186458392	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 222162 
maxdqlatency = 0 
maxmflatency = 83593 
averagemflatency = 1233 
max_icnt2mem_latency = 83347 
max_icnt2sh_latency = 13053817 
mrq_lat_table:834774 	132545 	89183 	205522 	247926 	187958 	108039 	46671 	2012 	0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1194406 	639718 	1216 	12 	88 	240 	262 	766 	1374 	22106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1680923 	77860 	456 	0 	76528 	0 	0 	0 	16 	113 	219 	254 	768 	1372 	22106 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1054241 	198304 	2842 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1072 	3148 	6364 	80136 	241920 	272160 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4131 	151 	6 	16 	4 	2 	11 	15 	118 	904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    247480    247018    247480    247018    247483    247018    247481    247021    247483    247020    247483    247018    247480    247018    247479    247017 
dram[1]:    247480    247024    247481    247017    247480    247019    247484    247028    247478    247024    247481    247019    247481    247019    247479    247018 
dram[2]:    247481    247018    247481    247020    247480    247018    247479    247021    247481    247022    247483    247018    247481    247019    247481    247024 
dram[3]:    247481    247018    247480    247017    247483    247020    247483    247029    247481    247026    247484    247488    247484    247017    247481    247021 
dram[4]:    247481    247018    247483    247019    247479    247016    247479    247024    247483    247021    247486    247494    247479    247018    247479    247022 
dram[5]:    247482    247021    247480    247017    247484    247015    247477    247018    247480    247023    247484    247018    247479    247019    247484    247018 
dram[6]:    247479    247024    247480    247017    247479    247020    247481    247028    247482    247021    247480    247024    247481    247018    247481    247020 
dram[7]:    247479    247018    247481    247018    247477    247017    247481    247025    247481    247028    247478    247017    247481    247021    247477    247018 
dram[8]:    247484    247022    247481    247018    247481    247024    247486    247021    247481    247027    247478    247017    247480    247018    247482    247024 
dram[9]:    247485    247023    247483    247017    247481    247025    247478    247021    247479    247021    247479    247023    247483    247018    247481    247024 
dram[10]:    247478    247018    247480    247020    247478    247018    247479    247019    247483    247024    247480    247015    247480    247020    247484    247023 
average row accesses per activate:
dram[0]:  7.669173  7.242092  7.816713  7.701730  7.154317  7.081427  7.682616  7.543461  7.794466  7.682775  7.479817  7.222794  8.486275  8.120120  7.485050  7.396846 
dram[1]:  8.095960  8.154797  7.190633  7.222002  6.883632  6.610190  8.666066  8.242294  8.126958  8.261525  7.285714  7.040057  7.830680  7.498960  7.537483  7.225289 
dram[2]:  8.007687  7.613954  8.050259  8.006618  7.047121  7.068943  7.784964  7.447022  7.950807  7.577248  7.497714  7.087176  8.293487  7.997044  6.821825  6.576694 
dram[3]:  8.043509  8.216488  7.533195  7.408844  6.871729  6.602085  8.378590  7.830757  7.552833  7.534760  7.020759  6.920960  8.073880  7.573128  7.452157  6.901373 
dram[4]:  8.226130  7.931488  7.872110  7.643509  7.086519  6.811734  7.784700  7.634184  7.885600  7.552490  7.904839  7.501148  8.144469  7.870545  6.829629  6.623353 
dram[5]:  7.706246  7.421018  7.439973  7.410821  7.206685  6.821821  8.592335  8.457976  7.305185  7.481032  7.377728  7.197504  8.199393  7.953677  7.292683  6.930451 
dram[6]:  8.436842  7.881320  7.743196  7.758042  6.969597  6.775707  7.895200  7.793049  7.835453  7.687208  7.713611  7.589783  7.446868  7.356745  7.130599  6.790265 
dram[7]:  7.605013  7.425264  7.336640  7.190538  7.452297  6.968275  8.521589  8.397447  6.878809  6.701657  7.545455  7.450297  8.377972  8.078686  7.363518  7.044264 
dram[8]:  8.049498  7.565071  7.734495  7.728412  6.528384  6.478638  8.322091  8.060457  7.928046  7.515504  7.448480  7.762751  7.695779  7.586801  7.280283  6.972839 
dram[9]:  7.556361  7.282719  7.546939  7.394000  7.424415  7.114286  8.140264  8.020326  6.942060  6.840621  7.601060  7.380602  8.387788  7.987916  7.177691  7.099486 
dram[10]:  8.142146  7.983972  7.585099  7.678201  6.669216  6.592312  8.600698  8.443493  7.791165  7.403817  7.516717  7.277410  7.633733  7.359864  7.401607  7.084561 
average row locality = 1854631/246723 = 7.517057
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7500      7498      7451      7449      7144      7143      6554      6553      6660      6657      6661      6663      7300      7296      7525      7518 
dram[1]:      7501      7501      7341      7338      7266      7268      6548      6547      6658      6656      6683      6682      7302      7301      7521      7517 
dram[2]:      7619      7619      7332      7329      7268      7266      6550      6549      6659      6658      6677      6677      7303      7300      7425      7422 
dram[3]:      7622      7622      7333      7331      7268      7268      6547      6544      6664      6663      6668      6667      7299      7302      7419      7416 
dram[4]:      7619      7621      7335      7332      7166      7165      6671      6671      6657      6656      6662      6664      7304      7302      7424      7421 
dram[5]:      7508      7508      7433      7434      7165      7167      6664      6662      6662      6660      6665      6663      7295      7297      7423      7421 
dram[6]:      7501      7503      7436      7434      7145      7143      6669      6666      6657      6655      6664      6666      7182      7179      7542      7539 
dram[7]:      7505      7507      7433      7435      7145      7143      6668      6667      6586      6584      6783      6783      7173      7175      7543      7539 
dram[8]:      7501      7499      7439      7438      7105      7103      6670      6666      6576      6575      6788      6785      7174      7176      7539      7536 
dram[9]:      7623      7623      7434      7431      7101      7098      6666      6665      6585      6580      6781      6785      7177      7176      7428      7421 
dram[10]:      7616      7617      7437      7435      7104      7102      6665      6662      6580      6579      6712      6710      7297      7299      7418      7419 
total reads: 1249831
bank skew: 7623/6544 = 1.16
chip skew: 113670/113570 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:       1577       884      1529       835      1565       825      1698       883      1651       869      1636       881      1584       902      1592       894
dram[1]:       1581       886      1543       851      1565       812      1699       885      1640       868      1633       879      1588       903      1575       894
dram[2]:       1579       871      1547       853      1555       812      1703       885      1640       868      1615       880      1595       900      1582       898
dram[3]:       1569       869      1546       852      1554       812      1698       886      1644       869      1615       886      1601       903      1590       900
dram[4]:       1572       868      1546       852      1555       831      1690       867      1662       870      1616       887      1582       903      1592       898
dram[5]:       1568       873      1537       832      1577       833      1692       868      1650       869      1613       886      1591       905      1590       900
dram[6]:       1577       873      1528       832      1585       833      1693       868      1638       869      1618       888      1606       921      1590       893
dram[7]:       1576       875      1529       831      1564       834      1705       868      1646       887      1616       872      1610       924      1582       892
dram[8]:       1568       879      1541       831      1569       826      1709       868      1659       889      1611       872      1611       925      1581       892
dram[9]:       1562       866      1560       830      1567       827      1683       868      1653       878      1616       872      1603       922      1582       907
dram[10]:       1566       867      1543       833      1567       826      1690       868      1650       880      1613       882      1601       906      1603       910
maximum mf latency per bank:
dram[0]:      83592     82462     82649     80182     82654     82590     82642     82464     82650     80182     82652     82578     82646     80187     82648     80185
dram[1]:      83592     82591     82643     82465     82648     80186     82649     82583     82646     80187     82649     82462     82650     80189     82649     80186
dram[2]:      83593     80184     82649     82578     82649     80195     82640     82465     82651     80189     82653     82591     82645     80184     82640     82464
dram[3]:      83587     80185     82641     82462     82649     80190     82650     82591     82645     80185     82650     82477     82651     80185     82643     82578
dram[4]:      83585     80190     82650     82591     82652     82464     82641     80182     82652     80184     82650     82596     82649     80187     82640     82461
dram[5]:      83582     82464     82650     80179     82650     82577     82647     80187     82649     80185     82651     82462     82648     80183     82644     82590
dram[6]:      83581     82583     82647     80187     82648     82462     82641     80189     82649     80183     82645     82591     82643     82450     82650     80184
dram[7]:      83579     82462     82651     80188     82647     82591     82645     80184     82643     82465     82648     80185     82646     82564     82645     80187
dram[8]:      83578     82591     82645     80185     82640     82460     82640     80185     82643     82578     82649     80187     82641     82462     82651     80189
dram[9]:      83593     80182     82652     80184     82647     82578     82649     80187     82641     82462     82651     80190     82645     82591     82644     82459
dram[10]:      83590     80187     82649     80187     82640     82461     82648     80181     82645     82591     82645     82460     82649     80179     82652     82577
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7020408 n_act=22225 n_pre=22209 n_req=168532 n_rd=454288 n_write=219840 bw_util=0.1742
n_activity=2341792 dram_eff=0.5757
bk0: 30000a 7465460i bk1: 29992a 7475330i bk2: 29804a 7464846i bk3: 29796a 7474926i bk4: 28576a 7484947i bk5: 28572a 7487647i bk6: 26216a 7502482i bk7: 26212a 7509290i bk8: 26640a 7500438i bk9: 26628a 7501878i bk10: 26644a 7499070i bk11: 26652a 7507692i bk12: 29200a 7475882i bk13: 29184a 7480996i bk14: 30100a 7454122i bk15: 30072a 7461536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.773123
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fbc0759a500 :  mf: uid=25707204, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (13053817), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7020045 n_act=22291 n_pre=22275 n_req=168590 n_rd=454519 n_write=219840 bw_util=0.1743
n_activity=2341707 dram_eff=0.576
bk0: 30004a 7462281i bk1: 30004a 7476974i bk2: 29364a 7467803i bk3: 29352a 7478216i bk4: 29064a 7477725i bk5: 29071a 7482494i bk6: 26192a 7502896i bk7: 26188a 7508892i bk8: 26632a 7498894i bk9: 26624a 7506235i bk10: 26732a 7501714i bk11: 26728a 7509737i bk12: 29208a 7471990i bk13: 29204a 7478549i bk14: 30084a 7457688i bk15: 30068a 7460386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.768714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019508 n_act=22433 n_pre=22417 n_req=168653 n_rd=454612 n_write=220000 bw_util=0.1743
n_activity=2339468 dram_eff=0.5767
bk0: 30476a 7454728i bk1: 30476a 7467465i bk2: 29328a 7468935i bk3: 29316a 7480594i bk4: 29072a 7480009i bk5: 29064a 7482338i bk6: 26200a 7501356i bk7: 26196a 7507058i bk8: 26636a 7497960i bk9: 26632a 7500981i bk10: 26708a 7498646i bk11: 26708a 7509583i bk12: 29212a 7474651i bk13: 29200a 7482903i bk14: 29700a 7457305i bk15: 29688a 7459649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.758586
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019422 n_act=22596 n_pre=22580 n_req=168593 n_rd=454532 n_write=219840 bw_util=0.1743
n_activity=2338864 dram_eff=0.5767
bk0: 30488a 7452508i bk1: 30488a 7469828i bk2: 29332a 7467670i bk3: 29324a 7476080i bk4: 29072a 7474971i bk5: 29072a 7484365i bk6: 26188a 7499042i bk7: 26176a 7506770i bk8: 26656a 7493048i bk9: 26652a 7499633i bk10: 26672a 7502686i bk11: 26668a 7509361i bk12: 29196a 7470554i bk13: 29208a 7473748i bk14: 29676a 7459862i bk15: 29664a 7464776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.770394
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019614 n_act=22346 n_pre=22330 n_req=168670 n_rd=454680 n_write=220000 bw_util=0.1744
n_activity=2335774 dram_eff=0.5777
bk0: 30476a 7456779i bk1: 30484a 7468753i bk2: 29340a 7469960i bk3: 29328a 7478714i bk4: 28664a 7482956i bk5: 28660a 7487430i bk6: 26684a 7492841i bk7: 26684a 7503580i bk8: 26628a 7496198i bk9: 26624a 7498471i bk10: 26648a 7502655i bk11: 26656a 7511968i bk12: 29216a 7471260i bk13: 29208a 7479780i bk14: 29696a 7457756i bk15: 29684a 7461710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.762579
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019762 n_act=22438 n_pre=22422 n_req=168587 n_rd=454508 n_write=219840 bw_util=0.1743
n_activity=2340998 dram_eff=0.5761
bk0: 30032a 7458251i bk1: 30032a 7473082i bk2: 29732a 7469114i bk3: 29736a 7468768i bk4: 28660a 7483841i bk5: 28668a 7487628i bk6: 26656a 7497914i bk7: 26648a 7504468i bk8: 26648a 7496778i bk9: 26640a 7500304i bk10: 26660a 7505511i bk11: 26652a 7512445i bk12: 29180a 7474284i bk13: 29188a 7476902i bk14: 29692a 7463612i bk15: 29684a 7466894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.766547
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019996 n_act=22413 n_pre=22397 n_req=168541 n_rd=454324 n_write=219840 bw_util=0.1742
n_activity=2333611 dram_eff=0.5778
bk0: 30004a 7460097i bk1: 30012a 7472523i bk2: 29744a 7465447i bk3: 29736a 7472367i bk4: 28580a 7479626i bk5: 28572a 7491052i bk6: 26676a 7494932i bk7: 26664a 7503458i bk8: 26628a 7495268i bk9: 26620a 7500677i bk10: 26656a 7499303i bk11: 26664a 7508567i bk12: 28728a 7475861i bk13: 28716a 7484697i bk14: 30168a 7456115i bk15: 30156a 7454369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.771017
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019046 n_act=22552 n_pre=22536 n_req=168709 n_rd=454676 n_write=220160 bw_util=0.1744
n_activity=2336033 dram_eff=0.5778
bk0: 30020a 7458577i bk1: 30028a 7474420i bk2: 29732a 7466911i bk3: 29740a 7470497i bk4: 28580a 7483940i bk5: 28572a 7487478i bk6: 26672a 7495521i bk7: 26668a 7504054i bk8: 26344a 7496363i bk9: 26336a 7503657i bk10: 27132a 7494475i bk11: 27132a 7502480i bk12: 28692a 7478984i bk13: 28700a 7485091i bk14: 30172a 7457858i bk15: 30156a 7459472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.765358
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019922 n_act=22472 n_pre=22456 n_req=168530 n_rd=454280 n_write=219840 bw_util=0.1742
n_activity=2338684 dram_eff=0.5765
bk0: 30004a 7462876i bk1: 29996a 7473780i bk2: 29756a 7465704i bk3: 29752a 7475200i bk4: 28420a 7484165i bk5: 28412a 7489496i bk6: 26680a 7491574i bk7: 26664a 7501417i bk8: 26304a 7498827i bk9: 26300a 7506842i bk10: 27152a 7494816i bk11: 27140a 7504842i bk12: 28696a 7474697i bk13: 28704a 7486541i bk14: 30156a 7454329i bk15: 30144a 7459447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.764771
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019720 n_act=22565 n_pre=22549 n_req=168534 n_rd=454296 n_write=219840 bw_util=0.1742
n_activity=2336852 dram_eff=0.577
bk0: 30492a 7455335i bk1: 30492a 7467537i bk2: 29736a 7462589i bk3: 29724a 7471586i bk4: 28404a 7488556i bk5: 28392a 7492032i bk6: 26664a 7495143i bk7: 26660a 7502780i bk8: 26340a 7498243i bk9: 26320a 7505653i bk10: 27124a 7496331i bk11: 27140a 7503276i bk12: 28708a 7480091i bk13: 28704a 7483138i bk14: 29712a 7461098i bk15: 29684a 7466046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.762219
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7738970 n_nop=7019432 n_act=22393 n_pre=22377 n_req=168692 n_rd=454608 n_write=220160 bw_util=0.1744
n_activity=2340070 dram_eff=0.5767
bk0: 30464a 7457756i bk1: 30468a 7468448i bk2: 29748a 7466704i bk3: 29740a 7472423i bk4: 28416a 7483634i bk5: 28408a 7489390i bk6: 26660a 7496522i bk7: 26648a 7504869i bk8: 26320a 7503018i bk9: 26316a 7505493i bk10: 26848a 7500264i bk11: 26840a 7507064i bk12: 29188a 7468160i bk13: 29196a 7477744i bk14: 29672a 7464649i bk15: 29676a 7467916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.761635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 56795, Miss_rate = 0.672, Pending_hits = 400, Reservation_fails = 1
L2_cache_bank[1]: Access = 84508, Miss = 56777, Miss_rate = 0.672, Pending_hits = 1298, Reservation_fails = 0
L2_cache_bank[2]: Access = 84548, Miss = 56820, Miss_rate = 0.672, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 56810, Miss_rate = 0.672, Pending_hits = 1314, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 56833, Miss_rate = 0.672, Pending_hits = 415, Reservation_fails = 1
L2_cache_bank[5]: Access = 84580, Miss = 56820, Miss_rate = 0.672, Pending_hits = 1315, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 56820, Miss_rate = 0.672, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 56813, Miss_rate = 0.672, Pending_hits = 1284, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 56838, Miss_rate = 0.672, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[9]: Access = 84628, Miss = 56832, Miss_rate = 0.672, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 56815, Miss_rate = 0.672, Pending_hits = 426, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 56812, Miss_rate = 0.672, Pending_hits = 1329, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 56796, Miss_rate = 0.672, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 56785, Miss_rate = 0.672, Pending_hits = 1309, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 56836, Miss_rate = 0.671, Pending_hits = 404, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 56833, Miss_rate = 0.671, Pending_hits = 1310, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 56792, Miss_rate = 0.672, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 56778, Miss_rate = 0.672, Pending_hits = 1295, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 56795, Miss_rate = 0.672, Pending_hits = 390, Reservation_fails = 1
L2_cache_bank[19]: Access = 84568, Miss = 56779, Miss_rate = 0.671, Pending_hits = 1282, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 56829, Miss_rate = 0.671, Pending_hits = 408, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 56823, Miss_rate = 0.671, Pending_hits = 1314, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1249831
L2_total_cache_miss_rate = 0.6717
L2_total_cache_pending_hits = 18820
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 587444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 649264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 600549
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5445
	minimum = 6
	maximum = 40
Network latency average = 8.41372
	minimum = 6
	maximum = 40
Slowest packet = 3629082
Flit latency average = 6.89271
	minimum = 6
	maximum = 36
Slowest flit = 10034164
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236055
	minimum = 0.0186797 (at node 0)
	maximum = 0.0280196 (at node 7)
Accepted packet rate average = 0.0236055
	minimum = 0.0186797 (at node 0)
	maximum = 0.0280196 (at node 7)
Injected flit rate average = 0.0650603
	minimum = 0.0430446 (at node 0)
	maximum = 0.0862415 (at node 42)
Accepted flit rate average= 0.0650603
	minimum = 0.059897 (at node 0)
	maximum = 0.0898454 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.58098 (40 samples)
	minimum = 6 (40 samples)
	maximum = 48.375 (40 samples)
Network latency average = 8.43662 (40 samples)
	minimum = 6 (40 samples)
	maximum = 45.55 (40 samples)
Flit latency average = 6.91209 (40 samples)
	minimum = 6 (40 samples)
	maximum = 42.075 (40 samples)
Fragmentation average = 0 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0 (40 samples)
Injected packet rate average = 0.0227224 (40 samples)
	minimum = 0.0179809 (40 samples)
	maximum = 0.0269714 (40 samples)
Accepted packet rate average = 0.0227224 (40 samples)
	minimum = 0.0179809 (40 samples)
	maximum = 0.0269714 (40 samples)
Injected flit rate average = 0.0626265 (40 samples)
	minimum = 0.0414342 (40 samples)
	maximum = 0.0830159 (40 samples)
Accepted flit rate average = 0.0626265 (40 samples)
	minimum = 0.0576564 (40 samples)
	maximum = 0.0864845 (40 samples)
Injected packet size average = 2.75615 (40 samples)
Accepted packet size average = 2.75615 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 15 min, 32 sec (15332 sec)
gpgpu_simulation_rate = 75264 (inst/sec)
gpgpu_simulation_rate = 851 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62679 Tlb_miss: 3547 Tlb_hit_rate: 0.946441
Shader1: Tlb_access: 66812 Tlb_hit: 63067 Tlb_miss: 3745 Tlb_hit_rate: 0.943947
Shader2: Tlb_access: 66812 Tlb_hit: 62990 Tlb_miss: 3822 Tlb_hit_rate: 0.942795
Shader3: Tlb_access: 66812 Tlb_hit: 63170 Tlb_miss: 3642 Tlb_hit_rate: 0.945489
Shader4: Tlb_access: 66812 Tlb_hit: 63144 Tlb_miss: 3668 Tlb_hit_rate: 0.945100
Shader5: Tlb_access: 66812 Tlb_hit: 63110 Tlb_miss: 3702 Tlb_hit_rate: 0.944591
Shader6: Tlb_access: 66812 Tlb_hit: 63099 Tlb_miss: 3713 Tlb_hit_rate: 0.944426
Shader7: Tlb_access: 66812 Tlb_hit: 63153 Tlb_miss: 3659 Tlb_hit_rate: 0.945234
Shader8: Tlb_access: 66812 Tlb_hit: 63164 Tlb_miss: 3648 Tlb_hit_rate: 0.945399
Shader9: Tlb_access: 66812 Tlb_hit: 63105 Tlb_miss: 3707 Tlb_hit_rate: 0.944516
Shader10: Tlb_access: 66812 Tlb_hit: 63144 Tlb_miss: 3668 Tlb_hit_rate: 0.945100
Shader11: Tlb_access: 66812 Tlb_hit: 63305 Tlb_miss: 3507 Tlb_hit_rate: 0.947509
Shader12: Tlb_access: 66812 Tlb_hit: 63282 Tlb_miss: 3530 Tlb_hit_rate: 0.947165
Shader13: Tlb_access: 66226 Tlb_hit: 62662 Tlb_miss: 3564 Tlb_hit_rate: 0.946184
Shader14: Tlb_access: 66226 Tlb_hit: 62632 Tlb_miss: 3594 Tlb_hit_rate: 0.945731
Shader15: Tlb_access: 66076 Tlb_hit: 62480 Tlb_miss: 3596 Tlb_hit_rate: 0.945578
Shader16: Tlb_access: 66076 Tlb_hit: 62558 Tlb_miss: 3518 Tlb_hit_rate: 0.946758
Shader17: Tlb_access: 66076 Tlb_hit: 62494 Tlb_miss: 3582 Tlb_hit_rate: 0.945790
Shader18: Tlb_access: 66076 Tlb_hit: 62377 Tlb_miss: 3699 Tlb_hit_rate: 0.944019
Shader19: Tlb_access: 66226 Tlb_hit: 62687 Tlb_miss: 3539 Tlb_hit_rate: 0.946562
Shader20: Tlb_access: 66226 Tlb_hit: 62683 Tlb_miss: 3543 Tlb_hit_rate: 0.946501
Shader21: Tlb_access: 66226 Tlb_hit: 62736 Tlb_miss: 3490 Tlb_hit_rate: 0.947302
Shader22: Tlb_access: 66226 Tlb_hit: 62633 Tlb_miss: 3593 Tlb_hit_rate: 0.945746
Shader23: Tlb_access: 66076 Tlb_hit: 62495 Tlb_miss: 3581 Tlb_hit_rate: 0.945805
Shader24: Tlb_access: 66076 Tlb_hit: 62505 Tlb_miss: 3571 Tlb_hit_rate: 0.945956
Shader25: Tlb_access: 66076 Tlb_hit: 62423 Tlb_miss: 3653 Tlb_hit_rate: 0.944715
Shader26: Tlb_access: 66076 Tlb_hit: 62335 Tlb_miss: 3741 Tlb_hit_rate: 0.943383
Shader27: Tlb_access: 66226 Tlb_hit: 62672 Tlb_miss: 3554 Tlb_hit_rate: 0.946335
Tlb_tot_access: 1860160 Tlb_tot_hit: 1758784, Tlb_tot_miss: 101376, Tlb_tot_hit_rate: 0.945501
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3547 Page_hit: 2735 Page_miss: 812 Page_hit_rate: 0.771074 Page_fault: 71 Page_pending: 741
Shader1: Page_table_access:3745 Page_hit: 2655 Page_miss: 1090 Page_hit_rate: 0.708945 Page_fault: 42 Page_pending: 1048
Shader2: Page_table_access:3822 Page_hit: 2732 Page_miss: 1090 Page_hit_rate: 0.714809 Page_fault: 102 Page_pending: 988
Shader3: Page_table_access:3642 Page_hit: 2432 Page_miss: 1210 Page_hit_rate: 0.667765 Page_fault: 24 Page_pending: 1186
Shader4: Page_table_access:3668 Page_hit: 2458 Page_miss: 1210 Page_hit_rate: 0.670120 Page_fault: 22 Page_pending: 1188
Shader5: Page_table_access:3702 Page_hit: 2582 Page_miss: 1120 Page_hit_rate: 0.697461 Page_fault: 52 Page_pending: 1068
Shader6: Page_table_access:3713 Page_hit: 2593 Page_miss: 1120 Page_hit_rate: 0.698357 Page_fault: 126 Page_pending: 994
Shader7: Page_table_access:3659 Page_hit: 2569 Page_miss: 1090 Page_hit_rate: 0.702104 Page_fault: 1 Page_pending: 1089
Shader8: Page_table_access:3648 Page_hit: 2558 Page_miss: 1090 Page_hit_rate: 0.701206 Page_fault: 11 Page_pending: 1079
Shader9: Page_table_access:3707 Page_hit: 2886 Page_miss: 821 Page_hit_rate: 0.778527 Page_fault: 43 Page_pending: 778
Shader10: Page_table_access:3668 Page_hit: 2847 Page_miss: 821 Page_hit_rate: 0.776172 Page_fault: 80 Page_pending: 741
Shader11: Page_table_access:3507 Page_hit: 2687 Page_miss: 820 Page_hit_rate: 0.766182 Page_fault: 1 Page_pending: 819
Shader12: Page_table_access:3530 Page_hit: 2710 Page_miss: 820 Page_hit_rate: 0.767705 Page_fault: 6 Page_pending: 814
Shader13: Page_table_access:3564 Page_hit: 2804 Page_miss: 760 Page_hit_rate: 0.786756 Page_fault: 59 Page_pending: 701
Shader14: Page_table_access:3594 Page_hit: 2834 Page_miss: 760 Page_hit_rate: 0.788536 Page_fault: 35 Page_pending: 725
Shader15: Page_table_access:3596 Page_hit: 2775 Page_miss: 821 Page_hit_rate: 0.771691 Page_fault: 6 Page_pending: 815
Shader16: Page_table_access:3518 Page_hit: 2697 Page_miss: 821 Page_hit_rate: 0.766629 Page_fault: 30 Page_pending: 791
Shader17: Page_table_access:3582 Page_hit: 2830 Page_miss: 752 Page_hit_rate: 0.790061 Page_fault: 62 Page_pending: 690
Shader18: Page_table_access:3699 Page_hit: 2947 Page_miss: 752 Page_hit_rate: 0.796702 Page_fault: 33 Page_pending: 719
Shader19: Page_table_access:3539 Page_hit: 2727 Page_miss: 812 Page_hit_rate: 0.770557 Page_fault: 1 Page_pending: 811
Shader20: Page_table_access:3543 Page_hit: 2731 Page_miss: 812 Page_hit_rate: 0.770816 Page_fault: 32 Page_pending: 780
Shader21: Page_table_access:3490 Page_hit: 2738 Page_miss: 752 Page_hit_rate: 0.784527 Page_fault: 26 Page_pending: 726
Shader22: Page_table_access:3593 Page_hit: 2841 Page_miss: 752 Page_hit_rate: 0.790704 Page_fault: 55 Page_pending: 697
Shader23: Page_table_access:3581 Page_hit: 2829 Page_miss: 752 Page_hit_rate: 0.790003 Page_fault: 38 Page_pending: 714
Shader24: Page_table_access:3571 Page_hit: 2819 Page_miss: 752 Page_hit_rate: 0.789415 Page_fault: 9 Page_pending: 743
Shader25: Page_table_access:3653 Page_hit: 2841 Page_miss: 812 Page_hit_rate: 0.777717 Page_fault: 9 Page_pending: 803
Shader26: Page_table_access:3741 Page_hit: 2929 Page_miss: 812 Page_hit_rate: 0.782946 Page_fault: 45 Page_pending: 767
Shader27: Page_table_access:3554 Page_hit: 2742 Page_miss: 812 Page_hit_rate: 0.771525 Page_fault: 3 Page_pending: 809
Page_talbe_tot_access: 101376 Page_tot_hit: 76528, Page_tot_miss 24848, Page_tot_hit_rate: 0.754893 Page_tot_fault: 1024 Page_tot_pending: 23824
Total_memory_access_page_fault: 0, Average_latency 0.000000
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.132989
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  2807998 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1746.014893)
F:   223546----T:   226151 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   226151----T:   228756 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228756----T:   231361 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   231361----T:   233966 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233966----T:   236571 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236571----T:   239176 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   239176----T:   241781 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241781----T:   244386 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   244386----T:   246991 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246991----T:   249596 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249596----T:   252201 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   252201----T:   254806 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254806----T:   257411 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257411----T:   260016 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260016----T:   262621 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262621----T:   265226 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   265226----T:   267831 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267831----T:   270436 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270436----T:   273041 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   273041----T:   275646 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275646----T:   278251 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278251----T:   280856 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280856----T:   283461 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   283461----T:   286066 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286066----T:   288671 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288671----T:   291276 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   291276----T:   293881 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293881----T:   296486 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296486----T:   299091 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299091----T:   301696 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301696----T:   304301 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304301----T:   306906 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306906----T:   309511 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309511----T:   312116 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   312116----T:   314721 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314721----T:   317326 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   317326----T:   319931 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319931----T:   322536 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322536----T:   325141 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325141----T:   327746 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327746----T:   330351 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   330351----T:   332956 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332956----T:   335561 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335561----T:   338166 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   338166----T:   340771 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340771----T:   343376 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343376----T:   345981 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345981----T:   348586 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348586----T:   351191 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   351191----T:   353796 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353796----T:   356401 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   356401----T:   359006 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   359006----T:   361611 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361611----T:   364216 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   364216----T:   366821 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366821----T:   369426 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369426----T:   372031 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   372031----T:   374636 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374636----T:   377241 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   377241----T:   379846 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379846----T:   382451 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382451----T:   385056 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385056----T:   387661 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387661----T:   390266 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   390266----T:   392871 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   392871----T:   395476 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395476----T:   398081 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398081----T:   400686 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400686----T:   403291 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   403291----T:   405896 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   405896----T:   408501 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408501----T:   411106 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   411106----T:   413711 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   413711----T:   416316 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   416316----T:   418921 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418921----T:   421526 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421526----T:   424131 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   424131----T:   426736 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   426736----T:   429341 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   429341----T:   431946 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   431946----T:   434551 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434551----T:   437156 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   437156----T:   439761 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   439761----T:   442366 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442366----T:   444971 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   444971----T:   447576 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447576----T:   450181 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   450181----T:   452786 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   452786----T:   455391 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   455391----T:   457996 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   457996----T:   460601 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460601----T:   463206 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   463206----T:   465811 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   465811----T:   468416 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   468416----T:   471021 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   471021----T:   473626 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473626----T:   476231 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   476231----T:   478836 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   478836----T:   481441 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   481441----T:   484046 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   484046----T:   486651 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486651----T:   489256 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   489256----T:   491861 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   491861----T:   494466 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   494466----T:   497071 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   497071----T:   499676 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   499676----T:   502281 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   502281----T:   504886 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   504886----T:   507491 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507491----T:   510096 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   510096----T:   512701 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   512701----T:   515306 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   515306----T:   517911 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   517911----T:   520516 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   520516----T:   523121 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   523121----T:   525726 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   525726----T:   528331 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528331----T:   530936 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530936----T:   533541 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533541----T:   536146 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   536146----T:   538751 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538751----T:   541356 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   541356----T:   543961 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543961----T:   546566 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   546566----T:   549171 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   549171----T:   551776 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   551776----T:   554381 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   554381----T:   556986 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556986----T:   559591 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   559591----T:   562196 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   562196----T:   564801 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   564801----T:   567406 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   567406----T:   570011 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   570011----T:   572616 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572616----T:   575221 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   575221----T:   577826 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   577826----T:   580431 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   580431----T:   583036 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   583036----T:   585641 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   585641----T:   588246 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   588246----T:   590851 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   590851----T:   593456 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   593456----T:   596061 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   596061----T:   598666 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   598666----T:   601271 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   601271----T:   603876 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   603876----T:   606481 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   606481----T:   609086 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   609086----T:   611691 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611691----T:   614296 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   614296----T:   616901 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616901----T:   619506 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   619506----T:   622111 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   622111----T:   624716 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   624716----T:   627321 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   627321----T:   629926 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   629926----T:   632531 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   632531----T:   635136 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   635136----T:   637741 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   637741----T:   640346 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   640346----T:   642951 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   642951----T:   645556 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   645556----T:   648161 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   648161----T:   650766 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   650766----T:   653371 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   653371----T:   655976 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   655976----T:   658581 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   658581----T:   661186 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   661186----T:   663791 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   663791----T:   666396 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   666396----T:   669001 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   669001----T:   671606 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   671606----T:   674211 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   674211----T:   676816 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   676816----T:   679421 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   679421----T:   682026 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   682026----T:   684631 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684631----T:   687236 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   687236----T:   689841 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689841----T:   692446 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   692446----T:   695051 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   695051----T:   697656 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697656----T:   700261 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   700261----T:   702866 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702866----T:   705471 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   705471----T:   708076 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   708076----T:   710681 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710681----T:   713286 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   713286----T:   715891 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715891----T:   718496 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718496----T:   721101 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   721101----T:   723706 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723706----T:   726311 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   726311----T:   728916 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728916----T:   731521 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731521----T:   734126 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734126----T:   736731 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736731----T:   739336 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   739336----T:   741941 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741941----T:   744546 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744546----T:   747151 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   747151----T:   749756 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749756----T:   752361 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   752361----T:   754966 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754966----T:   757571 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757571----T:   760176 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   760176----T:   762781 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762781----T:   765386 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765386----T:   767991 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767991----T:   770596 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   770596----T:   773201 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   773201----T:   775806 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775806----T:   778411 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778411----T:   781016 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   781016----T:   783621 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   783621----T:   786226 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   786226----T:   788831 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788831----T:   791436 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791436----T:   794041 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   794041----T:   796646 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   796646----T:   799251 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799251----T:   801856 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801856----T:   804461 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   804461----T:   807066 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   807066----T:   809671 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   809671----T:   812276 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   812276----T:   814881 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   814881----T:   817486 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   817486----T:   820091 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820091----T:   822696 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   822696----T:   825301 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   825301----T:   827906 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   827906----T:   830511 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   830511----T:   833116 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   833116----T:   835721 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   835721----T:   838326 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   838326----T:   840931 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840931----T:   843536 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843536----T:   846141 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   846141----T:   848746 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848746----T:   851351 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   851351----T:   853956 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853956----T:   856561 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856561----T:   859166 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   859166----T:   861771 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861771----T:   864376 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   864376----T:   866981 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   866981----T:   869586 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   869586----T:   872191 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   872191----T:   874796 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874796----T:   877401 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   877401----T:   880006 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   880006----T:   882611 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   882611----T:   885216 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   885216----T:   887821 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887821----T:   890426 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   890426----T:   893031 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   893031----T:   895636 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895636----T:   898241 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   898241----T:   900846 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900846----T:   903451 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   903451----T:   906056 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   906056----T:   908661 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908661----T:   911266 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   911266----T:   913871 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913871----T:   916476 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   916476----T:   919081 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   919081----T:   921686 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921686----T:   924291 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   924291----T:   926896 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926896----T:   929501 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929501----T:   932106 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   932106----T:   934711 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934711----T:   937316 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   937316----T:   939921 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939921----T:   942526 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942526----T:   945131 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   945131----T:   947736 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947736----T:   950341 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   950341----T:   952946 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   952946----T:   955551 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955551----T:   958156 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   958156----T:   960761 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   960761----T:   963366 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   963366----T:   965971 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   965971----T:   968576 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968576----T:   971181 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   971181----T:   973786 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973786----T:   976391 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   976391----T:   978996 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   978996----T:   981601 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981601----T:   984206 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   984206----T:   986811 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986811----T:   989416 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   989416----T:   992021 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   992021----T:   994626 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994626----T:   997231 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997231----T:   999836 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999836----T:  1002441 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1002441----T:  1005046 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1005046----T:  1007651 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007651----T:  1010256 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1010256----T:  1012861 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012861----T:  1015466 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1015466----T:  1018071 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1018071----T:  1020676 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020676----T:  1023281 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1023281----T:  1025886 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025886----T:  1028491 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028491----T:  1031096 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1031096----T:  1033701 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033701----T:  1036306 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1036306----T:  1038911 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038911----T:  1041516 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041516----T:  1044121 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1044121----T:  1046726 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046726----T:  1049331 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1049331----T:  1051936 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1051936----T:  1054541 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054541----T:  1057146 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1057146----T:  1059751 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059751----T:  1062356 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1062356----T:  1064961 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064961----T:  1067566 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067566----T:  1070171 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070171----T:  1072776 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072776----T:  1075381 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1075381----T:  1077986 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077986----T:  1080591 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080591----T:  1083196 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1083196----T:  1085801 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085801----T:  1088406 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1088406----T:  1091011 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1091011----T:  1093616 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093616----T:  1096221 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1096221----T:  1098826 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098826----T:  1101431 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1101431----T:  1104036 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1104036----T:  1106641 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106641----T:  1109246 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1109246----T:  1111851 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111851----T:  1114456 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114456----T:  1117061 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1117061----T:  1119666 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119666----T:  1122271 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1122271----T:  1124876 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124876----T:  1127481 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127481----T:  1130086 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1130086----T:  1132691 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132691----T:  1135296 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1135296----T:  1137901 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137901----T:  1140506 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140506----T:  1143111 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1143111----T:  1145716 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145716----T:  1148321 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1148321----T:  1150926 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150926----T:  1153531 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153531----T:  1156136 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1156136----T:  1158741 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158741----T:  1161346 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1161346----T:  1163951 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163951----T:  1166556 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166556----T:  1169161 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1169161----T:  1171766 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171766----T:  1174371 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1174371----T:  1176976 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176976----T:  1179581 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1179581----T:  1182186 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1182186----T:  1184791 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1184791----T:  1187396 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187396----T:  1190001 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1190001----T:  1192606 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1192606----T:  1195211 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1195211----T:  1197816 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1197816----T:  1200421 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1200421----T:  1203026 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1203026----T:  1205631 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1205631----T:  1208236 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1208236----T:  1210841 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1210841----T:  1213446 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1213446----T:  1216051 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1216051----T:  1218656 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1218656----T:  1221261 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1221261----T:  1223866 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1223866----T:  1226471 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1226471----T:  1229076 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1229076----T:  1231681 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1231681----T:  1234286 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1234286----T:  1236891 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1236891----T:  1239496 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1239496----T:  1242101 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1242101----T:  1244706 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1244706----T:  1247311 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1247311----T:  1249916 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1249916----T:  1252521 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1252521----T:  1255126 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1255126----T:  1257731 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1257731----T:  1260336 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1260336----T:  1262941 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1262941----T:  1265546 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1265546----T:  1268151 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268151----T:  1270756 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1270756----T:  1273361 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1273361----T:  1275966 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1275966----T:  1278571 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1278571----T:  1281176 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1281176----T:  1283781 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1283781----T:  1286386 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1286386----T:  1288991 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1288991----T:  1291596 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291596----T:  1294201 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1294201----T:  1296806 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1296806----T:  1299411 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1299411----T:  1302016 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1302016----T:  1304621 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1304621----T:  1307226 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1307226----T:  1309831 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1309831----T:  1312436 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1312436----T:  1315041 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315041----T:  1317646 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1317646----T:  1320251 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1320251----T:  1322856 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1322856----T:  1325461 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1325461----T:  1328066 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1328066----T:  1330671 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1330671----T:  1333276 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1333276----T:  1335881 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1335881----T:  1338486 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1338486----T:  1341091 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1341091----T:  1343696 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1343696----T:  1346301 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1346301----T:  1348906 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1348906----T:  1351511 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1351511----T:  1354116 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1354116----T:  1356721 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1356721----T:  1359326 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1359326----T:  1361931 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1361931----T:  1364536 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1364536----T:  1367141 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1367141----T:  1369746 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1369746----T:  1372351 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1372351----T:  1374956 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1374956----T:  1377561 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1377561----T:  1380166 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1380166----T:  1382771 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1382771----T:  1385376 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1385376----T:  1387981 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1387981----T:  1390586 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1390586----T:  1393191 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1393191----T:  1395796 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1395796----T:  1398401 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1398401----T:  1401006 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1401006----T:  1403611 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1403611----T:  1406216 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1406216----T:  1408821 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1408821----T:  1411426 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1411426----T:  1414031 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1414031----T:  1416636 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1416636----T:  1419241 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419241----T:  1421846 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1421846----T:  1424451 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424451----T:  1427056 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427056----T:  1429661 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429661----T:  1432266 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432266----T:  1434871 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1434871----T:  1437476 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1437476----T:  1440081 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440081----T:  1442686 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442686----T:  1445291 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445291----T:  1447896 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1447896----T:  1450501 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450501----T:  1453106 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453106----T:  1455711 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455711----T:  1458316 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1458316----T:  1460921 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1460921----T:  1463526 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1463526----T:  1466131 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1466131----T:  1468736 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1468736----T:  1471341 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1471341----T:  1473946 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473946----T:  1476551 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1476551----T:  1479156 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1479156----T:  1481761 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1481761----T:  1484366 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1484366----T:  1486971 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1486971----T:  1489576 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1489576----T:  1492181 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1492181----T:  1494786 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1494786----T:  1497391 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1497391----T:  1499996 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1499996----T:  1502601 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1502601----T:  1505206 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1505206----T:  1507811 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1507811----T:  1510416 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1510416----T:  1513021 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1513021----T:  1515626 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515626----T:  1518231 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1518231----T:  1520836 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1520836----T:  1523441 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1523441----T:  1526046 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1526046----T:  1528651 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1528651----T:  1531256 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1531256----T:  1533861 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1533861----T:  1536466 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1536466----T:  1539071 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1539071----T:  1541676 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1541676----T:  1544281 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1544281----T:  1546886 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1546886----T:  1549491 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549491----T:  1552096 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1552096----T:  1554701 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1554701----T:  1557306 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1557306----T:  1559911 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1559911----T:  1562516 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1562516----T:  1565121 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1565121----T:  1567726 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1567726----T:  1570331 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1570331----T:  1572936 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1572936----T:  1575541 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1575541----T:  1578146 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1578146----T:  1580751 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580751----T:  1583356 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1583356----T:  1585961 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1585961----T:  1588566 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1588566----T:  1591171 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1591171----T:  1593776 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1593776----T:  1596381 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1596381----T:  1598986 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1598986----T:  1601591 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1601591----T:  1604196 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1604196----T:  1606801 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1606801----T:  1609406 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1609406----T:  1612011 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1612011----T:  1614616 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1614616----T:  1617221 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1617221----T:  1619826 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1619826----T:  1622431 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1622431----T:  1625036 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1625036----T:  1627641 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1627641----T:  1630246 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1630246----T:  1632851 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632851----T:  1635456 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1635456----T:  1638061 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1638061----T:  1640666 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1640666----T:  1643271 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1643271----T:  1645876 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1645876----T:  1648481 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1648481----T:  1651086 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1651086----T:  1653691 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1653691----T:  1656296 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1656296----T:  1658901 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658901----T:  1661506 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1661506----T:  1664111 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1664111----T:  1666716 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1666716----T:  1669321 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1669321----T:  1671926 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1671926----T:  1674531 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1674531----T:  1677136 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1677136----T:  1679741 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1679741----T:  1682346 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1682346----T:  1684951 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1684951----T:  1687556 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1687556----T:  1690161 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1690161----T:  1692766 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692766----T:  1695371 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1695371----T:  1697976 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1697976----T:  1700581 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1700581----T:  1703186 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1703186----T:  1705791 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705791----T:  1708396 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708396----T:  1711001 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1711001----T:  1713606 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1713606----T:  1716211 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1716211----T:  1718816 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1718816----T:  1721421 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1721421----T:  1724026 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1724026----T:  1726631 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726631----T:  1729236 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1729236----T:  1731841 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731841----T:  1734446 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734446----T:  1737051 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1737051----T:  1739656 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739656----T:  1742261 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1742261----T:  1744866 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1744866----T:  1747471 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1747471----T:  1750076 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1750076----T:  1752681 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1752681----T:  1755286 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1755286----T:  1757891 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1757891----T:  1760496 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1760496----T:  1763101 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1763101----T:  1765706 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1765706----T:  1768311 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1768311----T:  1770916 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770916----T:  1773521 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1773521----T:  1776126 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1776126----T:  1778731 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1778731----T:  1781336 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1781336----T:  1783941 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1783941----T:  1786546 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1786546----T:  1789151 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1789151----T:  1791756 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1791756----T:  1794361 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1794361----T:  1796966 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796966----T:  1799571 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1799571----T:  1802176 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1802176----T:  1804781 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1804781----T:  1807386 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1807386----T:  1809991 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809991----T:  1812596 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1812596----T:  1815201 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1815201----T:  1817806 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1817806----T:  1820411 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1820411----T:  1823016 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1823016----T:  1825621 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825621----T:  1828226 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1828226----T:  1830831 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830831----T:  1833436 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1833436----T:  1836041 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1836041----T:  1838646 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1838646----T:  1841251 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1841251----T:  1843856 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1843856----T:  1846461 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846461----T:  1849066 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1849066----T:  1851671 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1851671----T:  1854276 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1854276----T:  1856881 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856881----T:  1859486 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1859486----T:  1862091 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1862091----T:  1864696 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1864696----T:  1867301 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1867301----T:  1869906 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869906----T:  1872511 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1872511----T:  1875116 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1875116----T:  1877721 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1877721----T:  1880326 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1880326----T:  1882931 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1882931----T:  1885536 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1885536----T:  1888141 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1888141----T:  1890746 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1890746----T:  1893351 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1893351----T:  1895956 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1895956----T:  1898561 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1898561----T:  1901166 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1901166----T:  1903771 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1903771----T:  1906376 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1906376----T:  1908981 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1908981----T:  1911586 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1911586----T:  1914191 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1914191----T:  1916796 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1916796----T:  1919401 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1919401----T:  1922006 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1922006----T:  1924611 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1924611----T:  1927216 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1927216----T:  1929821 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1929821----T:  1932426 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1932426----T:  1935031 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1935031----T:  1937636 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1937636----T:  1940241 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1940241----T:  1942846 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1942846----T:  1945451 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1945451----T:  1948056 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1948056----T:  1950661 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1950661----T:  1953266 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1953266----T:  1955871 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955871----T:  1958476 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1958476----T:  1961081 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1961081----T:  1963686 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1963686----T:  1966291 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1966291----T:  1968896 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1968896----T:  1971501 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1971501----T:  1974106 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1974106----T:  1976711 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1976711----T:  1979316 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1979316----T:  1981921 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981921----T:  1984526 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1984526----T:  1987131 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1987131----T:  1989736 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1989736----T:  1992341 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1992341----T:  1994946 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994946----T:  1997551 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1997551----T:  2000156 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2000156----T:  2002761 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2002761----T:  2005366 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2005366----T:  2007971 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007971----T:  2010576 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2010576----T:  2013181 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2013181----T:  2015786 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2015786----T:  2018391 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2018391----T:  2020996 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020996----T:  2023601 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2023601----T:  2026206 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2026206----T:  2028811 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2028811----T:  2031416 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2031416----T:  2034021 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2034021----T:  2036626 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2036626----T:  2039231 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2039231----T:  2041836 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2041836----T:  2044441 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2044441----T:  2047046 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2047046----T:  2049651 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2049651----T:  2052256 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2052256----T:  2054861 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2054861----T:  2057466 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2057466----T:  2060071 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2060071----T:  2062676 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2062676----T:  2065281 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2065281----T:  2067886 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2067886----T:  2070491 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2070491----T:  2073096 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2073096----T:  2075701 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2075701----T:  2078306 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2078306----T:  2080911 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2080911----T:  2083516 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2083516----T:  2086121 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2086121----T:  2088726 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2088726----T:  2091331 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2091331----T:  2093936 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093936----T:  2096541 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2096541----T:  2099146 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2099146----T:  2101751 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2101751----T:  2104356 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2104356----T:  2106961 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106961----T:  2109566 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109566----T:  2112171 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2112171----T:  2114776 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2114776----T:  2117381 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2117381----T:  2119986 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119986----T:  2122591 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2122591----T:  2125196 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2125196----T:  2127801 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2127801----T:  2130406 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2130406----T:  2133011 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2133011----T:  2135616 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2135616----T:  2138221 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2138221----T:  2140826 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2140826----T:  2143431 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2143431----T:  2146036 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146036----T:  2148641 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2148641----T:  2151246 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2151246----T:  2153851 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2153851----T:  2156456 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2156456----T:  2159061 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159061----T:  2161666 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2161666----T:  2164271 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164271----T:  2166876 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2166876----T:  2169481 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2169481----T:  2172086 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2172086----T:  2174691 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2174691----T:  2177296 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2177296----T:  2179901 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2179901----T:  2182506 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182506----T:  2185111 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185111----T:  2187716 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2187716----T:  2190321 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190321----T:  2192926 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2192926----T:  2195531 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195531----T:  2198136 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198136----T:  2200741 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2200741----T:  2203346 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2203346----T:  2205951 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2205951----T:  2208556 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2208556----T:  2211161 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211161----T:  2213766 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2213766----T:  2216371 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2216371----T:  2218976 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2218976----T:  2221581 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2221581----T:  2224186 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2224186----T:  2226791 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2226791----T:  2229396 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2229396----T:  2232001 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232001----T:  2234606 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2234606----T:  2237211 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2237211----T:  2239816 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2239816----T:  2242421 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2242421----T:  2245026 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2245026----T:  2247631 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2247631----T:  2250236 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2250236----T:  2252841 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2252841----T:  2255446 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2255446----T:  2258051 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2258051----T:  2260656 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2260656----T:  2263261 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2263261----T:  2265866 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2265866----T:  2268471 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2268471----T:  2271076 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2271076----T:  2273681 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2273681----T:  2276286 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2276286----T:  2278891 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2278891----T:  2281496 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2281496----T:  2284101 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2284101----T:  2286706 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2286706----T:  2289311 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2289311----T:  2291916 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2291916----T:  2294521 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2294521----T:  2297126 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297126----T:  2299731 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2299731----T:  2302336 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2302336----T:  2304941 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2304941----T:  2307546 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2307546----T:  2310151 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2310151----T:  2312756 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2312756----T:  2315361 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2315361----T:  2317966 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2317966----T:  2320571 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2320571----T:  2323176 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2323176----T:  2325781 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2325781----T:  2328386 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2328386----T:  2330991 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2330991----T:  2333596 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2333596----T:  2336201 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336201----T:  2338806 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2338806----T:  2341411 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2341411----T:  2344016 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2344016----T:  2346621 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2346621----T:  2349226 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2349226----T:  2351831 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2351831----T:  2354436 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2354436----T:  2357041 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2357041----T:  2359646 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2359646----T:  2362251 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2362251----T:  2364856 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2364856----T:  2367461 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2367461----T:  2370066 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2370066----T:  2372671 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2372671----T:  2375276 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2375276----T:  2377881 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2377881----T:  2380486 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2380486----T:  2383091 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2383091----T:  2385696 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2385696----T:  2388301 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2388301----T:  2390906 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2390906----T:  2393511 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2393511----T:  2396116 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2396116----T:  2398721 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2398721----T:  2401326 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2401326----T:  2403931 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2403931----T:  2406536 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2406536----T:  2409141 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2409141----T:  2411746 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2411746----T:  2414351 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2414351----T:  2416956 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2416956----T:  2419561 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2419561----T:  2422166 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2422166----T:  2424771 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2424771----T:  2427376 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2427376----T:  2429981 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2429981----T:  2432586 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2432586----T:  2435191 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2435191----T:  2437796 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2437796----T:  2440401 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2440401----T:  2443006 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2443006----T:  2445611 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2445611----T:  2448216 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2448216----T:  2450821 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2450821----T:  2453426 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453426----T:  2456031 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456031----T:  2458636 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458636----T:  2461241 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461241----T:  2463846 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463846----T:  2466451 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466451----T:  2469056 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469056----T:  2471661 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471661----T:  2474266 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474266----T:  2476871 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476871----T:  2479476 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479476----T:  2482081 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482081----T:  2484686 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484686----T:  2487291 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487291----T:  2489896 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2489896----T:  2492501 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492501----T:  2495106 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495106----T:  2497711 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2497711----T:  2500316 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2500316----T:  2502921 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2502921----T:  2505526 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2505526----T:  2508131 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2508131----T:  2510736 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2510736----T:  2513341 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2513341----T:  2515946 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515946----T:  2518551 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2518551----T:  2521156 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2521156----T:  2523761 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523761----T:  2526366 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2526366----T:  2528971 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528971----T:  2531576 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531576----T:  2534181 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2534181----T:  2536786 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536786----T:  2539391 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2539391----T:  2541996 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541996----T:  2544601 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544601----T:  2547206 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2547206----T:  2549811 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549811----T:  2552416 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552416----T:  2555021 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2555021----T:  2557626 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557626----T:  2560231 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2560231----T:  2562836 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562836----T:  2565441 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565441----T:  2568046 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2568046----T:  2570651 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570651----T:  2573256 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573256----T:  2575861 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575861----T:  2578466 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578466----T:  2581071 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2581071----T:  2583676 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583676----T:  2586281 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586281----T:  2588886 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588886----T:  2591491 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591491----T:  2594096 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2594096----T:  2596701 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596701----T:  2599306 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599306----T:  2601911 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601911----T:  2604516 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604516----T:  2607121 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2607121----T:  2609726 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609726----T:  2612331 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612331----T:  2614936 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614936----T:  2617541 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617541----T:  2620146 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2620146----T:  2622751 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622751----T:  2625356 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625356----T:  2627961 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627961----T:  2630566 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630566----T:  2633171 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2633171----T:  2635776 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635776----T:  2638381 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638381----T:  2640986 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640986----T:  2643591 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643591----T:  2646196 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2646196----T:  2648801 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648801----T:  2651406 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651406----T:  2654011 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2654011----T:  2656616 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656616----T:  2659221 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2659221----T:  2661826 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661826----T:  2664431 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664431----T:  2667036 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2667036----T:  2669641 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669641----T:  2672246 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672246----T:  2674851 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674851----T:  2677456 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677456----T:  2680061 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2680061----T:  2682666 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682666----T:  2685271 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685271----T:  2687876 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687876----T:  2690481 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690481----T:  2693086 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2693086----T:  2695691 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695691----T:  2698296 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698296----T:  2700901 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700901----T:  2703506 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703506----T:  2706111 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706111----T:  2708716 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708716----T:  2711321 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711321----T:  2713926 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713926----T:  2716531 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716531----T:  2719136 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719136----T:  2721741 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721741----T:  2724346 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724346----T:  2726951 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726951----T:  2729556 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729556----T:  2732161 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2732161----T:  2734766 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734766----T:  2737371 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737371----T:  2739976 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739976----T:  2742581 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742581----T:  2745186 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2745186----T:  2747791 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747791----T:  2750396 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750396----T:  2753001 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2753001----T:  2755606 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755606----T:  2758211 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2758211----T:  2760816 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760816----T:  2763421 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763421----T:  2766026 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2766026----T:  2768631 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768631----T:  2771236 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2771236----T:  2773841 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773841----T:  2776446 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776446----T:  2779051 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2779051----T:  2781656 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781656----T:  2784261 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2784261----T:  2786866 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786866----T:  2789471 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789471----T:  2792076 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2792076----T:  2794681 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794681----T:  2797286 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2797286----T:  2799891 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799891----T:  2802496 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802496----T:  2805101 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2805101----T:  2807706 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3030148----T:  3115148 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(57.393654)
F:  3030532----T:  3033137 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3033137----T:  3035742 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3035742----T:  3038347 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3038347----T:  3040952 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3040952----T:  3043557 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3043557----T:  3046162 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3046162----T:  3048767 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3048767----T:  3051372 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3051372----T:  3053977 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3053977----T:  3056582 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3056582----T:  3059187 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3059187----T:  3061792 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3061792----T:  3064397 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3064397----T:  3067002 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3067002----T:  3069607 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069607----T:  3072212 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3072212----T:  3074817 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3074817----T:  3077422 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3077422----T:  3080027 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080027----T:  3082632 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3082632----T:  3085237 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3085237----T:  3087842 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3087842----T:  3090447 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3090447----T:  3093052 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3093052----T:  3095657 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3095657----T:  3098262 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3098262----T:  3100867 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3100867----T:  3103472 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103472----T:  3106077 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3106077----T:  3108682 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3108682----T:  3111287 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3111287----T:  3113892 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3337298----T:  3378076 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.534098)
F:  3600226----T:  3642048 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.239027)
F:  3864198----T:  3905752 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.058069)
F:  4127902----T:  4169585 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.145172)
F:  4391735----T:  4433186 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(27.988522)
F:  4655336----T:  4694895 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.711006)
F:  4917045----T:  4955995 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.299797)
F:  5178145----T:  5217718 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.720459)
F:  5439868----T:  5478828 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.306549)
F:  5700978----T:  5740485 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.675894)
F:  5962635----T:  6001633 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.332209)
F:  6223783----T:  6263293 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.677919)
F:  6485443----T:  6524325 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.253883)
F:  6746475----T:  6785570 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.397705)
F:  7007720----T:  7046561 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.226198)
F:  7268711----T:  7307805 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.397030)
F:  7529955----T:  7568715 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.171505)
F:  7790865----T:  7829899 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.356516)
F:  8052049----T:  8090900 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.232950)
F:  8313050----T:  8352404 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.572586)
F:  8574554----T:  8613395 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.226198)
F:  8835545----T:  8874979 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.626604)
F:  9097129----T:  9135917 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.190413)
F:  9358067----T:  9397170 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.403107)
F:  9619320----T:  9658299 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.319378)
F:  9880449----T:  9919616 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.446320)
F: 10141766----T: 10180600 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.221472)
F: 10402750----T: 10441775 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.350439)
F: 10663925----T: 10702791 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.243078)
F: 10924941----T: 10964037 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.398380)
F: 11186187----T: 11225016 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.218096)
F: 11447166----T: 11486504 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.561783)
F: 11708654----T: 11747430 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.182310)
F: 11969580----T: 12009027 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.635382)
F: 12231177----T: 12270100 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.281567)
F: 12492250----T: 12531307 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.372046)
F: 12753457----T: 12792266 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.204592)
F: 13014416----T: 13053818 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.604996)
F: 13053818----T: 13056423 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13053818----T: 13062058 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13064663----T: 13067268 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13064663----T: 13072903 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13075508----T: 13078113 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13075508----T: 13091203 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13093808----T: 13096413 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13093808----T: 13124531 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13127136----T: 13129741 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13127136----T: 13187972 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13190577----T: 13193182 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13190577----T: 13311666 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 13314271----T: 13316876 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13314271----T: 13322511 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13325116----T: 13327721 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13325116----T: 13333356 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13335961----T: 13338566 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13335961----T: 13351656 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13354261----T: 13356866 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13354261----T: 13384984 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13387589----T: 13390194 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13387589----T: 13448425 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 13451030----T: 13453635 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13451030----T: 13541991 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4167818(cycle), 2814.191650(us)
Tot_kernel_exec_time_and_fault_time: 72412298(cycle), 48894.191406(us)
Tot_memcpy_h2d_time: 2667520(cycle), 1801.161377(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 2667520(cycle), 1801.161377(us)
Tot_devicesync_time: 490778(cycle), 331.382843(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 490778(cycle), 331.382843(us)
GPGPU-Sim: *** exit detected ***
