Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/subir/Desktop/VHDL Projects/all_gates/all_gates.srcs/sources_1/new/all_gates.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity all_gates
