Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Sep  5 11:44:29 2020
| Host         : DESKTOP-ARKS4GD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voltimetro_toplevel_timing_summary_routed.rpt -pb Voltimetro_toplevel_timing_summary_routed.pb -rpx Voltimetro_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : Voltimetro_toplevel
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.591        0.000                      0                  206        0.171        0.000                      0                  206        3.000        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_i                     {0.000 5.000}      10.000          100.000         
  clk_o_clk_generator     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_generator  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_o_clk_generator          34.591        0.000                      0                  206        0.171        0.000                      0                  206       19.500        0.000                       0                    87  
  clkfbout_clk_generator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_clk_generator
  To Clock:  clk_o_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       34.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.118ns (23.015%)  route 3.740ns (76.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.618    -0.849    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X6Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.331 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=6, routed)           1.418     1.087    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/enchufe4[0]_0[0]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.148     1.235 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__4/O
                         net (fo=9, routed)           0.762     1.997    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/p_0_in
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.328     2.325 r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__3/O
                         net (fo=5, routed)           0.970     3.294    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/p_1_in
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.124     3.418 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__4/O
                         net (fo=4, routed)           0.590     4.009    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/rst_aux
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.501    38.549    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/clk_i
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/C
                         clock pessimism              0.577    39.126    
                         clock uncertainty           -0.098    39.028    
    SLICE_X4Y88          FDRE (Setup_fdre_C_R)       -0.429    38.599    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.118ns (23.015%)  route 3.740ns (76.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.618    -0.849    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X6Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.331 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=6, routed)           1.418     1.087    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/enchufe4[0]_0[0]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.148     1.235 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__4/O
                         net (fo=9, routed)           0.762     1.997    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/p_0_in
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.328     2.325 r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__3/O
                         net (fo=5, routed)           0.970     3.294    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/p_1_in
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.124     3.418 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__4/O
                         net (fo=4, routed)           0.590     4.009    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/rst_aux
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.501    38.549    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/clk_i
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/C
                         clock pessimism              0.577    39.126    
                         clock uncertainty           -0.098    39.028    
    SLICE_X4Y88          FDRE (Setup_fdre_C_R)       -0.429    38.599    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.118ns (23.015%)  route 3.740ns (76.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.618    -0.849    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X6Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.331 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=6, routed)           1.418     1.087    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/enchufe4[0]_0[0]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.148     1.235 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__4/O
                         net (fo=9, routed)           0.762     1.997    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/p_0_in
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.328     2.325 r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__3/O
                         net (fo=5, routed)           0.970     3.294    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/p_1_in
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.124     3.418 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__4/O
                         net (fo=4, routed)           0.590     4.009    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/rst_aux
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.501    38.549    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/clk_i
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/C
                         clock pessimism              0.577    39.126    
                         clock uncertainty           -0.098    39.028    
    SLICE_X4Y88          FDRE (Setup_fdre_C_R)       -0.429    38.599    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.079%)  route 3.752ns (81.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.806    -0.661    inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/clk_i
    SLICE_X7Y106         FDRE                                         r  inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/Q
                         net (fo=11, routed)          1.124     0.920    inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg_3[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124     1.044 f  inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_i_2__8/O
                         net (fo=6, routed)           0.862     1.906    inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg_1
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124     2.030 r  inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_i_3/O
                         net (fo=8, routed)           1.050     3.080    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg_2
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__5/O
                         net (fo=4, routed)           0.716     3.919    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/rst_aux
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.500    38.548    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                         clock pessimism              0.493    39.041    
                         clock uncertainty           -0.098    38.943    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.429    38.514    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.079%)  route 3.752ns (81.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.806    -0.661    inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/clk_i
    SLICE_X7Y106         FDRE                                         r  inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/Q
                         net (fo=11, routed)          1.124     0.920    inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg_3[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124     1.044 f  inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_i_2__8/O
                         net (fo=6, routed)           0.862     1.906    inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg_1
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124     2.030 r  inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_i_3/O
                         net (fo=8, routed)           1.050     3.080    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg_2
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__5/O
                         net (fo=4, routed)           0.716     3.919    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[1].ffdx/rst_aux
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.500    38.548    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[1].ffdx/clk_i
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/C
                         clock pessimism              0.493    39.041    
                         clock uncertainty           -0.098    38.943    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.429    38.514    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.079%)  route 3.752ns (81.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.806    -0.661    inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/clk_i
    SLICE_X7Y106         FDRE                                         r  inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/Q
                         net (fo=11, routed)          1.124     0.920    inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg_3[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124     1.044 f  inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_i_2__8/O
                         net (fo=6, routed)           0.862     1.906    inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg_1
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124     2.030 r  inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_i_3/O
                         net (fo=8, routed)           1.050     3.080    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg_2
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__5/O
                         net (fo=4, routed)           0.716     3.919    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/rst_aux
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.500    38.548    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/clk_i
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/C
                         clock pessimism              0.493    39.041    
                         clock uncertainty           -0.098    38.943    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.429    38.514    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.079%)  route 3.752ns (81.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.806    -0.661    inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/clk_i
    SLICE_X7Y106         FDRE                                         r  inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.456    -0.205 r  inst_voltimetro/contBin/reg1/ffd_gen[5].ffdx/Q_o_reg/Q
                         net (fo=11, routed)          1.124     0.920    inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg_3[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124     1.044 f  inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_i_2__8/O
                         net (fo=6, routed)           0.862     1.906    inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg_1
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124     2.030 r  inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_i_3/O
                         net (fo=8, routed)           1.050     3.080    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg_2
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     3.204 r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__5/O
                         net (fo=4, routed)           0.716     3.919    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[3].ffdx/rst_aux
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.500    38.548    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[3].ffdx/clk_i
    SLICE_X4Y87          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/C
                         clock pessimism              0.493    39.041    
                         clock uncertainty           -0.098    38.943    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.429    38.514    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.595ns  (required time - arrival time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.118ns (23.036%)  route 3.735ns (76.964%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.618    -0.849    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X6Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.331 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=6, routed)           1.418     1.087    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/enchufe4[0]_0[0]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.148     1.235 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__4/O
                         net (fo=9, routed)           0.762     1.997    inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/p_0_in
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.328     2.325 r  inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__3/O
                         net (fo=5, routed)           0.970     3.294    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/p_1_in
    SLICE_X4Y88          LUT6 (Prop_lut6_I1_O)        0.124     3.418 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__4/O
                         net (fo=4, routed)           0.586     4.004    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/rst_aux
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.501    38.549    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                         clock pessimism              0.577    39.126    
                         clock uncertainty           -0.098    39.028    
    SLICE_X5Y88          FDRE (Setup_fdre_C_R)       -0.429    38.599    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                 34.595    

Slack (MET) :             34.846ns  (required time - arrival time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.118ns (24.287%)  route 3.485ns (75.713%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.618    -0.849    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X6Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.331 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=6, routed)           1.418     1.087    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/enchufe4[0]_0[0]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.148     1.235 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__4/O
                         net (fo=9, routed)           0.755     1.990    inst_voltimetro/contUnos/cOnes_gen[4].BCD_counterN/reg0/ffd_gen[2].ffdx/p_0_in
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.328     2.318 r  inst_voltimetro/contUnos/cOnes_gen[4].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_2__0/O
                         net (fo=7, routed)           0.679     2.997    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/p_4_in
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.121 r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__0/O
                         net (fo=4, routed)           0.634     3.754    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/rst_aux_0
    SLICE_X4Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.502    38.550    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X4Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                         clock pessimism              0.577    39.127    
                         clock uncertainty           -0.098    39.029    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429    38.600    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.600    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                 34.846    

Slack (MET) :             34.851ns  (required time - arrival time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_o_clk_generator rise@40.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.118ns (24.310%)  route 3.481ns (75.690%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 38.550 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.618    -0.849    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X6Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518    -0.331 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=6, routed)           1.418     1.087    inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/enchufe4[0]_0[0]
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.148     1.235 r  inst_voltimetro/contUnos/cOnes_gen[0].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_i_2__4/O
                         net (fo=9, routed)           0.755     1.990    inst_voltimetro/contUnos/cOnes_gen[4].BCD_counterN/reg0/ffd_gen[2].ffdx/p_0_in
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.328     2.318 r  inst_voltimetro/contUnos/cOnes_gen[4].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_2__0/O
                         net (fo=7, routed)           0.679     2.997    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/p_4_in
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.121 r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__0/O
                         net (fo=4, routed)           0.629     3.750    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[1].ffdx/rst_aux_0
    SLICE_X5Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          1.502    38.550    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[1].ffdx/clk_i
    SLICE_X5Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/C
                         clock pessimism              0.577    39.127    
                         clock uncertainty           -0.098    39.029    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429    38.600    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                         38.600    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                 34.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[6].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/reg_gen[6].regNx/ffd_gen[3].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.588    -0.559    inst_voltimetro/contUnos/cOnes_gen[6].BCD_counterN/reg0/ffd_gen[3].ffdx/clk_i
    SLICE_X4Y90          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[6].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  inst_voltimetro/contUnos/cOnes_gen[6].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/Q
                         net (fo=3, routed)           0.140    -0.278    inst_voltimetro/reg_gen[6].regNx/ffd_gen[3].ffdx/enchufe4[6]_6[0]
    SLICE_X3Y90          FDRE                                         r  inst_voltimetro/reg_gen[6].regNx/ffd_gen[3].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.860    -0.794    inst_voltimetro/reg_gen[6].regNx/ffd_gen[3].ffdx/clk_i
    SLICE_X3Y90          FDRE                                         r  inst_voltimetro/reg_gen[6].regNx/ffd_gen[3].ffdx/Q_o_reg/C
                         clock pessimism              0.274    -0.520    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.071    -0.449    inst_voltimetro/reg_gen[6].regNx/ffd_gen[3].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[5].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.591    -0.556    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/clk_i
    SLICE_X1Y93          FDRE                                         r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/Q_o_reg/Q
                         net (fo=7, routed)           0.091    -0.324    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[4].ffdx/Q_o_reg_1
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.045    -0.279 r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[4].ffdx/Q_o_i_1__38/O
                         net (fo=1, routed)           0.000    -0.279    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[5].ffdx/Q_o_reg_1[0]
    SLICE_X0Y93          FDRE                                         r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[5].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.861    -0.793    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[5].ffdx/clk_i
    SLICE_X0Y93          FDRE                                         r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[5].ffdx/Q_o_reg/C
                         clock pessimism              0.250    -0.543    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.092    -0.451    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[5].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/reg_gen[5].regNx/ffd_gen[3].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.639%)  route 0.137ns (49.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.587    -0.560    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[3].ffdx/clk_i
    SLICE_X5Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/Q
                         net (fo=5, routed)           0.137    -0.282    inst_voltimetro/reg_gen[5].regNx/ffd_gen[3].ffdx/enchufe4[5]_5[0]
    SLICE_X2Y89          FDRE                                         r  inst_voltimetro/reg_gen[5].regNx/ffd_gen[3].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.860    -0.795    inst_voltimetro/reg_gen[5].regNx/ffd_gen[3].ffdx/clk_i
    SLICE_X2Y89          FDRE                                         r  inst_voltimetro/reg_gen[5].regNx/ffd_gen[3].ffdx/Q_o_reg/C
                         clock pessimism              0.274    -0.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.060    -0.461    inst_voltimetro/reg_gen[5].regNx/ffd_gen[3].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.587    -0.560    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=7, routed)           0.141    -0.278    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/enchufe4[2]_2[0]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.048    -0.230 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_i_1__59/O
                         net (fo=1, routed)           0.000    -0.230    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg_1[0]
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.858    -0.797    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/clk_i
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/C
                         clock pessimism              0.250    -0.547    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.107    -0.440    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.861%)  route 0.143ns (43.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.587    -0.560    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X4Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=8, routed)           0.143    -0.276    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg_2
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.048    -0.228 r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_i_1__56/O
                         net (fo=1, routed)           0.000    -0.228    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg_1[0]
    SLICE_X5Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.858    -0.797    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/clk_i
    SLICE_X5Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/C
                         clock pessimism              0.250    -0.547    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.107    -0.440    inst_voltimetro/contUnos/cOnes_gen[5].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.587    -0.560    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=7, routed)           0.142    -0.277    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg_3[0]
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.049    -0.228 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_i_1__11/O
                         net (fo=1, routed)           0.000    -0.228    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Dinc_aux[0]
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.858    -0.797    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/clk_i
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg/C
                         clock pessimism              0.250    -0.547    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.104    -0.443    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[3].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[3].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/reg_gen[3].regNx/ffd_gen[0].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.478%)  route 0.162ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.589    -0.558    inst_voltimetro/contUnos/cOnes_gen[3].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X3Y89          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[3].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  inst_voltimetro/contUnos/cOnes_gen[3].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=8, routed)           0.162    -0.255    inst_voltimetro/reg_gen[3].regNx/ffd_gen[0].ffdx/enchufe4[3]_3[0]
    SLICE_X2Y89          FDRE                                         r  inst_voltimetro/reg_gen[3].regNx/ffd_gen[0].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.860    -0.795    inst_voltimetro/reg_gen[3].regNx/ffd_gen[0].ffdx/clk_i
    SLICE_X2Y89          FDRE                                         r  inst_voltimetro/reg_gen[3].regNx/ffd_gen[0].ffdx/Q_o_reg/C
                         clock pessimism              0.250    -0.545    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.075    -0.470    inst_voltimetro/reg_gen[3].regNx/ffd_gen[0].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 inst_voltimetro/contBin/reg1/ffd_gen[7].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contBin/reg1/ffd_gen[10].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.014%)  route 0.140ns (42.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.589    -0.558    inst_voltimetro/contBin/reg1/ffd_gen[7].ffdx/clk_i
    SLICE_X7Y93          FDRE                                         r  inst_voltimetro/contBin/reg1/ffd_gen[7].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  inst_voltimetro/contBin/reg1/ffd_gen[7].ffdx/Q_o_reg/Q
                         net (fo=9, routed)           0.140    -0.277    inst_voltimetro/contBin/reg1/ffd_gen[7].ffdx/Q_o_reg_0[0]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  inst_voltimetro/contBin/reg1/ffd_gen[7].ffdx/Q_o_i_1__21/O
                         net (fo=1, routed)           0.000    -0.232    inst_voltimetro/contBin/reg1/ffd_gen[10].ffdx/Dinc_aux[0]
    SLICE_X5Y93          FDRE                                         r  inst_voltimetro/contBin/reg1/ffd_gen[10].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.860    -0.795    inst_voltimetro/contBin/reg1/ffd_gen[10].ffdx/clk_i
    SLICE_X5Y93          FDRE                                         r  inst_voltimetro/contBin/reg1/ffd_gen[10].ffdx/Q_o_reg/C
                         clock pessimism              0.253    -0.542    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.091    -0.451    inst_voltimetro/contBin/reg1/ffd_gen[10].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.587    -0.560    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/clk_i
    SLICE_X5Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=7, routed)           0.141    -0.278    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/enchufe4[2]_2[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_i_1__10/O
                         net (fo=1, routed)           0.000    -0.233    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Dinc_aux[1]
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.858    -0.797    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/clk_i
    SLICE_X4Y88          FDRE                                         r  inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/C
                         clock pessimism              0.250    -0.547    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.091    -0.456    inst_voltimetro/contUnos/cOnes_gen[2].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[0].ffdx/Q_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/Q_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_o_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_clk_generator rise@0.000ns - clk_o_clk_generator rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.362%)  route 0.152ns (44.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.591    -0.556    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[0].ffdx/clk_i
    SLICE_X1Y93          FDRE                                         r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[0].ffdx/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[0].ffdx/Q_o_reg/Q
                         net (fo=9, routed)           0.152    -0.263    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/Q_o_reg_2
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.048    -0.215 r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/Q_o_i_1__35/O
                         net (fo=1, routed)           0.000    -0.215    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/Q_o_reg_2[0]
    SLICE_X0Y93          FDRE                                         r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk25MHz_gen/inst/clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk25MHz_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk25MHz_gen/inst/clk_i_clk_generator
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk25MHz_gen/inst/clk_o_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk25MHz_gen/inst/clkout1_buf/O
                         net (fo=85, routed)          0.861    -0.793    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/clk_i
    SLICE_X0Y93          FDRE                                         r  inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/Q_o_reg/C
                         clock pessimism              0.250    -0.543    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105    -0.438    inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/Q_o_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_clk_generator
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk25MHz_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y87      inst_voltimetro/ADC/ffd0/Q_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[0].ffdx/Q_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[1].ffdx/Q_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/Q_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/Q_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[4].ffdx/Q_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[5].ffdx/Q_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y91      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[6].ffdx/Q_o_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y87      inst_voltimetro/ADC/ffd0/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y87      inst_voltimetro/Monitor4K/contV/reg1/ffd_gen[0].ffdx/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y87      inst_voltimetro/Monitor4K/ffdV/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y92      inst_voltimetro/contBin/reg1/ffd_gen[11].ffdx/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y92      inst_voltimetro/contBin/reg1/ffd_gen[12].ffdx/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y92      inst_voltimetro/contBin/reg1/ffd_gen[21].ffdx/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y92      inst_voltimetro/contBin/reg1/ffd_gen[9].ffdx/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y87      inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[0].ffdx/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y87      inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[1].ffdx/Q_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y87      inst_voltimetro/contUnos/cOnes_gen[1].BCD_counterN/reg0/ffd_gen[2].ffdx/Q_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y87      inst_voltimetro/ADC/ffd0/Q_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[0].ffdx/Q_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[0].ffdx/Q_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[1].ffdx/Q_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[1].ffdx/Q_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/Q_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[2].ffdx/Q_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/Q_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[3].ffdx/Q_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      inst_voltimetro/Monitor4K/contH/reg1/ffd_gen[4].ffdx/Q_o_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk25MHz_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk25MHz_gen/inst/mmcm_adv_inst/CLKFBOUT



