{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699547455021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699547455021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 17:30:54 2023 " "Processing started: Thu Nov 09 17:30:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699547455021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547455021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week_07b -c week_07b " "Command: quartus_map --read_settings_files=on --write_settings_files=off week_07b -c week_07b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547455021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699547455420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699547455420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547461858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547461857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week_07b.v 1 1 " "Found 1 design units, including 1 entities, in source file week_07b.v" { { "Info" "ISGN_ENTITY_NAME" "1 week_07b " "Found entity 1: week_07b" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547461859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547461859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "segment7.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/segment7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547461860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547461860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET moore_state_machine.v(12) " "Verilog HDL Declaration information at moore_state_machine.v(12): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "moore_state_machine.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/moore_state_machine.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699547461862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "freeze FREEZE moore_state_machine.v(15) " "Verilog HDL Declaration information at moore_state_machine.v(15): object \"freeze\" differs only in case from object \"FREEZE\" in the same scope" {  } { { "moore_state_machine.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/moore_state_machine.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699547461862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file moore_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore_state_machine " "Found entity 1: moore_state_machine" {  } { { "moore_state_machine.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/moore_state_machine.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547461862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547461862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "find_rise.v 1 1 " "Found 1 design units, including 1 entities, in source file find_rise.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_rise " "Found entity 1: find_rise" {  } { { "find_rise.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/find_rise.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547461863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547461863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/bcd_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699547461865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547461865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "week_07b " "Elaborating entity \"week_07b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699547461890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 segment7:digit0 " "Elaborating entity \"segment7\" for hierarchy \"segment7:digit0\"" {  } { { "week_07b.v" "digit0" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699547461899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_rise find_rise:u1 " "Elaborating entity \"find_rise\" for hierarchy \"find_rise:u1\"" {  } { { "week_07b.v" "u1" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699547461901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:u5 " "Elaborating entity \"timer\" for hierarchy \"timer:u5\"" {  } { { "week_07b.v" "u5" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699547461903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter bcd_counter:u6 " "Elaborating entity \"bcd_counter\" for hierarchy \"bcd_counter:u6\"" {  } { { "week_07b.v" "u6" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699547461904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counter.v(33) " "Verilog HDL assignment warning at bcd_counter.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bcd_counter.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/bcd_counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699547461904 "|week_07b|bcd_counter:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_state_machine moore_state_machine:u12 " "Elaborating entity \"moore_state_machine\" for hierarchy \"moore_state_machine:u12\"" {  } { { "week_07b.v" "u12" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699547461906 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699547462296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699547462333 "|week_07b|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699547462333 "|week_07b|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699547462333 "|week_07b|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699547462333 "|week_07b|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699547462333 "|week_07b|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699547462333 "|week_07b|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699547462333 "|week_07b|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699547462333 "|week_07b|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699547462333 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699547462399 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547462596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699547462681 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699547462681 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "week_07b.v" "" { Text "C:/intelFPGA_lite/xbastyr/PV200/week_07b/week_07b.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699547462721 "|week_07b|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699547462721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699547462722 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699547462722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699547462722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699547462722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699547462739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 17:31:02 2023 " "Processing ended: Thu Nov 09 17:31:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699547462739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699547462739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699547462739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699547462739 ""}
