# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV02.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port D1_OUT[0] = B65_L1_N (J4:71)
set_property PACKAGE_PIN Y8 [get_ports D1_OUT[0]]
set_property PULLDOWN true [get_ports D1_OUT[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[0]]

# Port D1_OUT[1] = B65_L1_P (J4:73)
set_property PACKAGE_PIN W8 [get_ports D1_OUT[1]]
set_property PULLDOWN true [get_ports D1_OUT[1]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[1]]

# Port D1_OUT[2] = B65_L2_N (J4:83)
set_property PACKAGE_PIN V9 [get_ports D1_OUT[2]]
set_property PULLDOWN true [get_ports D1_OUT[2]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[2]]

# Port D1_OUT[3] = B65_L2_P (J4:85)
set_property PACKAGE_PIN U9 [get_ports D1_OUT[3]]
set_property PULLDOWN true [get_ports D1_OUT[3]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[3]]

# Port D1_OUT[4] = B64_L5_P (J4:102)
set_property PACKAGE_PIN AB7 [get_ports D1_OUT[4]]
set_property PULLDOWN true [get_ports D1_OUT[4]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[4]]

# Port D1_OUT[5] = B64_L5_N (J4:104)
set_property PACKAGE_PIN AC7 [get_ports D1_OUT[5]]
set_property PULLDOWN true [get_ports D1_OUT[5]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[5]]

# Port D1_OUT[6] = B65_L3_P (J4:95)
set_property PACKAGE_PIN U8 [get_ports D1_OUT[6]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[6]]

# Port D1_OUT[7] = B65_L3_N (J4:97)
set_property PACKAGE_PIN V8 [get_ports D1_OUT[7]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[7]]

# Port D1_OUT[8] = B65_L5_N (J4:101)
set_property PACKAGE_PIN T7 [get_ports D1_OUT[8]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[8]]

# Port D1_OUT[9] = B65_L5_P (J4:103)
set_property PACKAGE_PIN R7 [get_ports D1_OUT[9]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[9]]

# Port D1_OUT[10] = B65_L18_P (J4:107)
set_property PACKAGE_PIN M8 [get_ports D1_OUT[10]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[10]]

# Port D1_OUT[11] = B65_L18_N (J4:109)
set_property PACKAGE_PIN L8 [get_ports D1_OUT[11]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[11]]

# Port D1_OUT[12] = B65_L14_N (J4:113)
set_property PACKAGE_PIN L5 [get_ports D1_OUT[12]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[12]]

# Port D1_OUT[13] = B65_L14_P (J4:115)
set_property PACKAGE_PIN M6 [get_ports D1_OUT[13]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[13]]

# Port D1_OUT[14] = B65_L22_P (J4:119)
set_property PACKAGE_PIN K8 [get_ports D1_OUT[14]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[14]]

# Port D1_OUT[15] = B65_L22_N (J4:121)
set_property PACKAGE_PIN K7 [get_ports D1_OUT[15]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[15]]

# Port D1_OUT[16] = B65_L24_N (J4:125)
set_property PACKAGE_PIN H8 [get_ports D1_OUT[16]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[16]]

# Port D1_OUT[17] = B65_L24_P (J4:127)
set_property PACKAGE_PIN H9 [get_ports D1_OUT[17]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[17]]

# Port D1_OUT[18] = B65_L23_P (J4:137)
set_property PACKAGE_PIN K9 [get_ports D1_OUT[18]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[18]]

# Port D1_OUT[19] = B65_L23_N (J4:139)
set_property PACKAGE_PIN J9 [get_ports D1_OUT[19]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[19]]

# Port D1_OUT[20] = B65_L21_N (J4:143)
set_property PACKAGE_PIN H7 [get_ports D1_OUT[20]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[20]]

# Port D1_OUT[21] = B65_L21_P (J4:145)
set_property PACKAGE_PIN J7 [get_ports D1_OUT[21]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[21]]

# Port D1_OUT[22] = B65_L17_P (J4:149)
set_property PACKAGE_PIN N9 [get_ports D1_OUT[22]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[22]]

# Port D1_OUT[23] = B65_L17_N (J4:151)
set_property PACKAGE_PIN N8 [get_ports D1_OUT[23]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[23]]

# Port D1_OUT[24] = B64_L15_P (J4:12)
set_property PACKAGE_PIN AB4 [get_ports D1_OUT[24]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[24]]

# Port D1_OUT[25] = B64_L15_N (J4:14)
set_property PACKAGE_PIN AB3 [get_ports D1_OUT[25]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT[25]]

# Port D1_OUT_26[0] = B65_L6_N (J4:49)
set_property PACKAGE_PIN T6 [get_ports D1_OUT_26[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT_26[0]]

# Port D1_OUT_27[0] = B65_L6_P (J4:47)
set_property PACKAGE_PIN R6 [get_ports D1_OUT_27[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT_27[0]]

# Port D1_OUT_28[0] = B65_L4_P (J4:59)
set_property PACKAGE_PIN R8 [get_ports D1_OUT_28[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT_28[0]]

# Port D1_OUT_29[0] = B65_L4_N (J4:61)
set_property PACKAGE_PIN T8 [get_ports D1_OUT_29[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D1_OUT_29[0]]

