

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6'
================================================================
* Date:           Fri Apr 19 10:54:44 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|      147|  1.470 us|  1.470 us|  147|  147|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_5_VITIS_LOOP_26_6  |      145|      145|         3|          1|          1|   144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    136|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_152_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln25_fu_175_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln26_fu_210_p2         |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_146_p2        |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln26_fu_181_p2        |      icmp|   0|  0|   9|           2|           2|
    |select_ln25_1_fu_195_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln25_fu_187_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  73|          30|          23|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten17_load  |   9|          2|    8|         16|
    |c_fu_62                                 |   9|          2|    2|          4|
    |f_fu_66                                 |   9|          2|    6|         12|
    |indvar_flatten17_fu_70                  |   9|          2|    8|         16|
    |wt_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   27|         54|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_62                           |   2|   0|    2|          0|
    |f_fu_66                           |   6|   0|    6|          0|
    |indvar_flatten17_fu_70            |   8|   0|    8|          0|
    |wt_addr_read_reg_256              |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  37|   0|   37|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6|  return value|
|m_axi_wt_AWVALID          |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWREADY          |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWADDR           |  out|   64|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWID             |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWLEN            |  out|   32|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWSIZE           |  out|    3|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWBURST          |  out|    2|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWLOCK           |  out|    2|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWCACHE          |  out|    4|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWPROT           |  out|    3|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWQOS            |  out|    4|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWREGION         |  out|    4|       m_axi|                                                  wt|       pointer|
|m_axi_wt_AWUSER           |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_WVALID           |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_WREADY           |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_WDATA            |  out|   16|       m_axi|                                                  wt|       pointer|
|m_axi_wt_WSTRB            |  out|    2|       m_axi|                                                  wt|       pointer|
|m_axi_wt_WLAST            |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_WID              |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_WUSER            |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARVALID          |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARREADY          |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARADDR           |  out|   64|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARID             |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARLEN            |  out|   32|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARSIZE           |  out|    3|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARBURST          |  out|    2|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARLOCK           |  out|    2|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARCACHE          |  out|    4|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARPROT           |  out|    3|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARQOS            |  out|    4|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARREGION         |  out|    4|       m_axi|                                                  wt|       pointer|
|m_axi_wt_ARUSER           |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_RVALID           |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_RREADY           |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_RDATA            |   in|   16|       m_axi|                                                  wt|       pointer|
|m_axi_wt_RLAST            |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_RID              |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_RFIFONUM         |   in|   10|       m_axi|                                                  wt|       pointer|
|m_axi_wt_RUSER            |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_RRESP            |   in|    2|       m_axi|                                                  wt|       pointer|
|m_axi_wt_BVALID           |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_BREADY           |  out|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_BRESP            |   in|    2|       m_axi|                                                  wt|       pointer|
|m_axi_wt_BID              |   in|    1|       m_axi|                                                  wt|       pointer|
|m_axi_wt_BUSER            |   in|    1|       m_axi|                                                  wt|       pointer|
|sext_ln25                 |   in|   63|     ap_none|                                           sext_ln25|        scalar|
|weight_buf1x1_0_address0  |  out|    6|   ap_memory|                                     weight_buf1x1_0|         array|
|weight_buf1x1_0_ce0       |  out|    1|   ap_memory|                                     weight_buf1x1_0|         array|
|weight_buf1x1_0_we0       |  out|    1|   ap_memory|                                     weight_buf1x1_0|         array|
|weight_buf1x1_0_d0        |  out|   16|   ap_memory|                                     weight_buf1x1_0|         array|
|weight_buf1x1_1_address0  |  out|    6|   ap_memory|                                     weight_buf1x1_1|         array|
|weight_buf1x1_1_ce0       |  out|    1|   ap_memory|                                     weight_buf1x1_1|         array|
|weight_buf1x1_1_we0       |  out|    1|   ap_memory|                                     weight_buf1x1_1|         array|
|weight_buf1x1_1_d0        |  out|   16|   ap_memory|                                     weight_buf1x1_1|         array|
|weight_buf1x1_2_address0  |  out|    6|   ap_memory|                                     weight_buf1x1_2|         array|
|weight_buf1x1_2_ce0       |  out|    1|   ap_memory|                                     weight_buf1x1_2|         array|
|weight_buf1x1_2_we0       |  out|    1|   ap_memory|                                     weight_buf1x1_2|         array|
|weight_buf1x1_2_d0        |  out|   16|   ap_memory|                                     weight_buf1x1_2|         array|
+--------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 7 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln25"   --->   Operation 9 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i63 %sext_ln25_read"   --->   Operation 10 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_3, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten17"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln25 = store i6 0, i6 %f" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 13 'store' 'store_ln25' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln26 = store i2 0, i2 %c" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 14 'store' 'store_ln26' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc54.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i8 %indvar_flatten17" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 16 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.90ns)   --->   "%icmp_ln25 = icmp_eq  i8 %indvar_flatten17_load, i8 144" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 18 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.90ns)   --->   "%add_ln25_1 = add i8 %indvar_flatten17_load, i8 1" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 19 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc57.i, void %VITIS_LOOP_29_7.i.exitStub" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 20 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln25 = store i8 %add_ln25_1, i8 %indvar_flatten17" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 21 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln25_cast" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 22 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %wt_addr" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 23 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.71>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 24 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%f_load = load i6 %f" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 25 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.88ns)   --->   "%add_ln25 = add i6 %f_load, i6 1" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 26 'add' 'add_ln25' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_5_VITIS_LOOP_26_6_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.62ns)   --->   "%icmp_ln26 = icmp_eq  i2 %c_load, i2 3" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 29 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.26ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i2 0, i2 %c_load" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 30 'select' 'select_ln25' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.44ns)   --->   "%select_ln25_1 = select i1 %icmp_ln26, i6 %add_ln25, i6 %f_load" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 31 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %select_ln25_1" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 32 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%weight_buf1x1_0_addr = getelementptr i16 %weight_buf1x1_0, i64 0, i64 %zext_ln25" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 33 'getelementptr' 'weight_buf1x1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%weight_buf1x1_1_addr = getelementptr i16 %weight_buf1x1_1, i64 0, i64 %zext_ln25" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 34 'getelementptr' 'weight_buf1x1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%weight_buf1x1_2_addr = getelementptr i16 %weight_buf1x1_2, i64 0, i64 %zext_ln25" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 35 'getelementptr' 'weight_buf1x1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 36 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.03ns)   --->   "%switch_ln27 = switch i2 %select_ln25, void %arrayidx5328.i.case.2, i2 0, void %arrayidx5328.i.case.0, i2 1, void %arrayidx5328.i.case.1" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 37 'switch' 'switch_ln27' <Predicate = true> <Delay = 1.03>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln27 = store i16 %wt_addr_read, i6 %weight_buf1x1_1_addr" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 38 'store' 'store_ln27' <Predicate = (select_ln25 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx5328.i.exit" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 39 'br' 'br_ln27' <Predicate = (select_ln25 == 1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.79ns)   --->   "%store_ln27 = store i16 %wt_addr_read, i6 %weight_buf1x1_0_addr" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 40 'store' 'store_ln27' <Predicate = (select_ln25 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx5328.i.exit" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 41 'br' 'br_ln27' <Predicate = (select_ln25 == 0)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln27 = store i16 %wt_addr_read, i6 %weight_buf1x1_2_addr" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 42 'store' 'store_ln27' <Predicate = (select_ln25 != 0 & select_ln25 != 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx5328.i.exit" [ultra96ms2_418/utils.cpp:27->ultra96ms2_418/main_func.cpp:40]   --->   Operation 43 'br' 'br_ln27' <Predicate = (select_ln25 != 0 & select_ln25 != 1)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.62ns)   --->   "%add_ln26 = add i2 %select_ln25, i2 1" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 44 'add' 'add_ln26' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln25 = store i6 %select_ln25_1, i6 %f" [ultra96ms2_418/utils.cpp:25->ultra96ms2_418/main_func.cpp:40]   --->   Operation 45 'store' 'store_ln25' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 46 [1/1] (0.48ns)   --->   "%store_ln26 = store i2 %add_ln26, i2 %c" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 46 'store' 'store_ln26' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc54.i" [ultra96ms2_418/utils.cpp:26->ultra96ms2_418/main_func.cpp:40]   --->   Operation 47 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_buf1x1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf1x1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf1x1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 0111]
f                     (alloca           ) [ 0111]
indvar_flatten17      (alloca           ) [ 0100]
sext_ln25_read        (read             ) [ 0000]
sext_ln25_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln25            (store            ) [ 0000]
store_ln26            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten17_load (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
icmp_ln25             (icmp             ) [ 0110]
add_ln25_1            (add              ) [ 0000]
br_ln25               (br               ) [ 0000]
store_ln25            (store            ) [ 0000]
wt_addr               (getelementptr    ) [ 0000]
wt_addr_read          (read             ) [ 0101]
c_load                (load             ) [ 0000]
f_load                (load             ) [ 0000]
add_ln25              (add              ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln26             (icmp             ) [ 0000]
select_ln25           (select           ) [ 0101]
select_ln25_1         (select           ) [ 0000]
zext_ln25             (zext             ) [ 0000]
weight_buf1x1_0_addr  (getelementptr    ) [ 0000]
weight_buf1x1_1_addr  (getelementptr    ) [ 0000]
weight_buf1x1_2_addr  (getelementptr    ) [ 0000]
specpipeline_ln26     (specpipeline     ) [ 0000]
switch_ln27           (switch           ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
store_ln27            (store            ) [ 0000]
br_ln27               (br               ) [ 0000]
add_ln26              (add              ) [ 0000]
store_ln25            (store            ) [ 0000]
store_ln26            (store            ) [ 0000]
br_ln26               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_buf1x1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_buf1x1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_buf1x1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_25_5_VITIS_LOOP_26_6_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="c_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="f_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten17_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten17/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln25_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="63" slack="0"/>
<pin id="76" dir="0" index="1" bw="63" slack="0"/>
<pin id="77" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln25_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="wt_addr_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="weight_buf1x1_0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf1x1_0_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weight_buf1x1_1_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf1x1_1_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="weight_buf1x1_2_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf1x1_2_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln27_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="1"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln27_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="1"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln27_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="1"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln25_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="63" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln25_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="6" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln26_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten17_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten17_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln25_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln25_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln25_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="wt_addr_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="c_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="2"/>
<pin id="171" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="f_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="2"/>
<pin id="174" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln25_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln26_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln25_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln25_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln25_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln26_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln25_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="2"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln26_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="2"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="c_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="233" class="1005" name="f_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="240" class="1005" name="indvar_flatten17_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten17 "/>
</bind>
</comp>

<comp id="247" class="1005" name="sext_ln25_cast_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_cast "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln25_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="256" class="1005" name="wt_addr_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="92" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="85" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="99" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="74" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="163" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="169" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="169" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="181" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="175" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="172" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="214"><net_src comp="187" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="195" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="210" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="62" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="236"><net_src comp="66" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="243"><net_src comp="70" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="250"><net_src comp="124" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="255"><net_src comp="146" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="80" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wt | {}
	Port: weight_buf1x1_0 | {3 }
	Port: weight_buf1x1_1 | {3 }
	Port: weight_buf1x1_2 | {3 }
 - Input state : 
	Port: main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6 : wt | {2 }
	Port: main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6 : sext_ln25 | {1 }
	Port: main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6 : weight_buf1x1_0 | {}
	Port: main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6 : weight_buf1x1_1 | {}
	Port: main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6 : weight_buf1x1_2 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln25 : 1
		store_ln26 : 1
		indvar_flatten17_load : 1
		icmp_ln25 : 2
		add_ln25_1 : 2
		br_ln25 : 3
		store_ln25 : 3
	State 2
		wt_addr_read : 1
	State 3
		add_ln25 : 1
		icmp_ln26 : 1
		select_ln25 : 2
		select_ln25_1 : 2
		zext_ln25 : 3
		weight_buf1x1_0_addr : 4
		weight_buf1x1_1_addr : 4
		weight_buf1x1_2_addr : 4
		switch_ln27 : 3
		store_ln27 : 5
		store_ln27 : 5
		store_ln27 : 5
		add_ln26 : 3
		store_ln25 : 3
		store_ln26 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln25_1_fu_152     |    0    |    15   |
|    add   |      add_ln25_fu_175      |    0    |    13   |
|          |      add_ln26_fu_210      |    0    |    9    |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln25_fu_146     |    0    |    15   |
|          |      icmp_ln26_fu_181     |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |     select_ln25_fu_187    |    0    |    2    |
|          |    select_ln25_1_fu_195   |    0    |    6    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln25_read_read_fu_74 |    0    |    0    |
|          |  wt_addr_read_read_fu_80  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln25_cast_fu_124   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln25_fu_203     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    69   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        c_reg_226       |    2   |
|        f_reg_233       |    6   |
|    icmp_ln25_reg_252   |    1   |
|indvar_flatten17_reg_240|    8   |
| sext_ln25_cast_reg_247 |   64   |
|  wt_addr_read_reg_256  |   16   |
+------------------------+--------+
|          Total         |   97   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   69   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   97   |    -   |
+-----------+--------+--------+
|   Total   |   97   |   69   |
+-----------+--------+--------+
