
st1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d60  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  08006f00  08006f00  00016f00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071a0  080071a0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080071a0  080071a0  000171a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071a8  080071a8  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071a8  080071a8  000171a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071ac  080071ac  000171ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080071b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  200001dc  0800738c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  0800738c  000203e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cad6  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c83  00000000  00000000  0002cce2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ce0  00000000  00000000  0002e968  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bf8  00000000  00000000  0002f648  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002ba3  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000950a  00000000  00000000  00032de3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000910b3  00000000  00000000  0003c2ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cd3a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004014  00000000  00000000  000cd41c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006ee8 	.word	0x08006ee8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08006ee8 	.word	0x08006ee8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <getAlcohol>:
char msg[20];
uint32_t numTicks;
int currentAlcohol;
int currentDistance;

int getAlcohol(int n){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&hadc1);
 8000f60:	4815      	ldr	r0, [pc, #84]	; (8000fb8 <getAlcohol+0x60>)
 8000f62:	f000 ff15 	bl	8001d90 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f66:	f04f 31ff 	mov.w	r1, #4294967295
 8000f6a:	4813      	ldr	r0, [pc, #76]	; (8000fb8 <getAlcohol+0x60>)
 8000f6c:	f000 ffb6 	bl	8001edc <HAL_ADC_PollForConversion>
		  raw = HAL_ADC_GetValue(&hadc1)-n;
 8000f70:	4811      	ldr	r0, [pc, #68]	; (8000fb8 <getAlcohol+0x60>)
 8000f72:	f001 f837 	bl	8001fe4 <HAL_ADC_GetValue>
 8000f76:	4602      	mov	r2, r0
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	1ad3      	subs	r3, r2, r3
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4b0f      	ldr	r3, [pc, #60]	; (8000fbc <getAlcohol+0x64>)
 8000f80:	601a      	str	r2, [r3, #0]

		  sprintf(msg,"%d \r\n",raw);
 8000f82:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <getAlcohol+0x64>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	461a      	mov	r2, r3
 8000f88:	490d      	ldr	r1, [pc, #52]	; (8000fc0 <getAlcohol+0x68>)
 8000f8a:	480e      	ldr	r0, [pc, #56]	; (8000fc4 <getAlcohol+0x6c>)
 8000f8c:	f004 fbcc 	bl	8005728 <siprintf>
		  HAL_UART_Transmit(&huart2, msg, strlen(msg), HAL_MAX_DELAY);
 8000f90:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <getAlcohol+0x6c>)
 8000f92:	f7ff f925 	bl	80001e0 <strlen>
 8000f96:	4603      	mov	r3, r0
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9e:	4909      	ldr	r1, [pc, #36]	; (8000fc4 <getAlcohol+0x6c>)
 8000fa0:	4809      	ldr	r0, [pc, #36]	; (8000fc8 <getAlcohol+0x70>)
 8000fa2:	f003 f894 	bl	80040ce <HAL_UART_Transmit>
		  HAL_Delay(100);
 8000fa6:	2064      	movs	r0, #100	; 0x64
 8000fa8:	f000 fe8c 	bl	8001cc4 <HAL_Delay>
		  return raw;
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <getAlcohol+0x64>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000260 	.word	0x20000260
 8000fbc:	20000350 	.word	0x20000350
 8000fc0:	08006f00 	.word	0x08006f00
 8000fc4:	20000244 	.word	0x20000244
 8000fc8:	20000394 	.word	0x20000394
 8000fcc:	00000000 	.word	0x00000000

08000fd0 <getDistance>:

float getDistance(){
 8000fd0:	b5b0      	push	{r4, r5, r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fda:	4841      	ldr	r0, [pc, #260]	; (80010e0 <getDistance+0x110>)
 8000fdc:	f001 fcfc 	bl	80029d8 <HAL_GPIO_WritePin>
		  usDelay(3);
 8000fe0:	2003      	movs	r0, #3
 8000fe2:	f000 fb93 	bl	800170c <usDelay>

		  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fec:	483c      	ldr	r0, [pc, #240]	; (80010e0 <getDistance+0x110>)
 8000fee:	f001 fcf3 	bl	80029d8 <HAL_GPIO_WritePin>
		  usDelay(10);
 8000ff2:	200a      	movs	r0, #10
 8000ff4:	f000 fb8a 	bl	800170c <usDelay>
		  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ffe:	4838      	ldr	r0, [pc, #224]	; (80010e0 <getDistance+0x110>)
 8001000:	f001 fcea 	bl	80029d8 <HAL_GPIO_WritePin>

		  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == GPIO_PIN_RESET);
 8001004:	bf00      	nop
 8001006:	f44f 7100 	mov.w	r1, #512	; 0x200
 800100a:	4835      	ldr	r0, [pc, #212]	; (80010e0 <getDistance+0x110>)
 800100c:	f001 fccc 	bl	80029a8 <HAL_GPIO_ReadPin>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d0f7      	beq.n	8001006 <getDistance+0x36>
		  numTicks = 0 ;
 8001016:	4b33      	ldr	r3, [pc, #204]	; (80010e4 <getDistance+0x114>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
		  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == GPIO_PIN_SET){
 800101c:	e007      	b.n	800102e <getDistance+0x5e>
			  numTicks++;
 800101e:	4b31      	ldr	r3, [pc, #196]	; (80010e4 <getDistance+0x114>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	3301      	adds	r3, #1
 8001024:	4a2f      	ldr	r2, [pc, #188]	; (80010e4 <getDistance+0x114>)
 8001026:	6013      	str	r3, [r2, #0]
			  usDelay(2);
 8001028:	2002      	movs	r0, #2
 800102a:	f000 fb6f 	bl	800170c <usDelay>
		  while(HAL_GPIO_ReadPin(Echo_GPIO_Port, Echo_Pin) == GPIO_PIN_SET){
 800102e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001032:	482b      	ldr	r0, [pc, #172]	; (80010e0 <getDistance+0x110>)
 8001034:	f001 fcb8 	bl	80029a8 <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	2b01      	cmp	r3, #1
 800103c:	d0ef      	beq.n	800101e <getDistance+0x4e>
		  }

		  distance = (numTicks + 0.0f) * 2.8 * speedOfSound;
 800103e:	4b29      	ldr	r3, [pc, #164]	; (80010e4 <getDistance+0x114>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	ee07 3a90 	vmov	s15, r3
 8001046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800104a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80010e8 <getDistance+0x118>
 800104e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001052:	ee17 0a90 	vmov	r0, s15
 8001056:	f7ff fa7f 	bl	8000558 <__aeabi_f2d>
 800105a:	a31f      	add	r3, pc, #124	; (adr r3, 80010d8 <getDistance+0x108>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff fad2 	bl	8000608 <__aeabi_dmul>
 8001064:	4603      	mov	r3, r0
 8001066:	460c      	mov	r4, r1
 8001068:	4625      	mov	r5, r4
 800106a:	461c      	mov	r4, r3
 800106c:	4b1f      	ldr	r3, [pc, #124]	; (80010ec <getDistance+0x11c>)
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fa72 	bl	8000558 <__aeabi_f2d>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4620      	mov	r0, r4
 800107a:	4629      	mov	r1, r5
 800107c:	f7ff fac4 	bl	8000608 <__aeabi_dmul>
 8001080:	4603      	mov	r3, r0
 8001082:	460c      	mov	r4, r1
 8001084:	4618      	mov	r0, r3
 8001086:	4621      	mov	r1, r4
 8001088:	f7ff fd96 	bl	8000bb8 <__aeabi_d2f>
 800108c:	4602      	mov	r2, r0
 800108e:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <getDistance+0x120>)
 8001090:	601a      	str	r2, [r3, #0]

		  sprintf(uartBuf,"Distance(cm): %.1f \r\n ",distance);
 8001092:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <getDistance+0x120>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fa5e 	bl	8000558 <__aeabi_f2d>
 800109c:	4603      	mov	r3, r0
 800109e:	460c      	mov	r4, r1
 80010a0:	461a      	mov	r2, r3
 80010a2:	4623      	mov	r3, r4
 80010a4:	4913      	ldr	r1, [pc, #76]	; (80010f4 <getDistance+0x124>)
 80010a6:	4814      	ldr	r0, [pc, #80]	; (80010f8 <getDistance+0x128>)
 80010a8:	f004 fb3e 	bl	8005728 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuf, strlen(uartBuf), 100);
 80010ac:	4812      	ldr	r0, [pc, #72]	; (80010f8 <getDistance+0x128>)
 80010ae:	f7ff f897 	bl	80001e0 <strlen>
 80010b2:	4603      	mov	r3, r0
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	2364      	movs	r3, #100	; 0x64
 80010b8:	490f      	ldr	r1, [pc, #60]	; (80010f8 <getDistance+0x128>)
 80010ba:	4810      	ldr	r0, [pc, #64]	; (80010fc <getDistance+0x12c>)
 80010bc:	f003 f807 	bl	80040ce <HAL_UART_Transmit>
		  HAL_Delay(100);
 80010c0:	2064      	movs	r0, #100	; 0x64
 80010c2:	f000 fdff 	bl	8001cc4 <HAL_Delay>
		  return distance;
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <getDistance+0x120>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	ee07 3a90 	vmov	s15, r3
}
 80010ce:	eeb0 0a67 	vmov.f32	s0, s15
 80010d2:	bdb0      	pop	{r4, r5, r7, pc}
 80010d4:	f3af 8000 	nop.w
 80010d8:	66666666 	.word	0x66666666
 80010dc:	40066666 	.word	0x40066666
 80010e0:	40020000 	.word	0x40020000
 80010e4:	200003d4 	.word	0x200003d4
 80010e8:	00000000 	.word	0x00000000
 80010ec:	3c8c7e28 	.word	0x3c8c7e28
 80010f0:	20000258 	.word	0x20000258
 80010f4:	08006f08 	.word	0x08006f08
 80010f8:	200002e8 	.word	0x200002e8
 80010fc:	20000394 	.word	0x20000394

08001100 <openDoor>:

void openDoor(){
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	sprintf(uartBuf,"o");
 8001104:	4a30      	ldr	r2, [pc, #192]	; (80011c8 <openDoor+0xc8>)
 8001106:	4b31      	ldr	r3, [pc, #196]	; (80011cc <openDoor+0xcc>)
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart1, (uint8_t *)uartBuf, strlen(uartBuf), 100);
 800110c:	482e      	ldr	r0, [pc, #184]	; (80011c8 <openDoor+0xc8>)
 800110e:	f7ff f867 	bl	80001e0 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	b29a      	uxth	r2, r3
 8001116:	2364      	movs	r3, #100	; 0x64
 8001118:	492b      	ldr	r1, [pc, #172]	; (80011c8 <openDoor+0xc8>)
 800111a:	482d      	ldr	r0, [pc, #180]	; (80011d0 <openDoor+0xd0>)
 800111c:	f002 ffd7 	bl	80040ce <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t *)uartBuf, strlen(uartBuf), 100);
 8001120:	4829      	ldr	r0, [pc, #164]	; (80011c8 <openDoor+0xc8>)
 8001122:	f7ff f85d 	bl	80001e0 <strlen>
 8001126:	4603      	mov	r3, r0
 8001128:	b29a      	uxth	r2, r3
 800112a:	2364      	movs	r3, #100	; 0x64
 800112c:	4926      	ldr	r1, [pc, #152]	; (80011c8 <openDoor+0xc8>)
 800112e:	4829      	ldr	r0, [pc, #164]	; (80011d4 <openDoor+0xd4>)
 8001130:	f002 ffcd 	bl	80040ce <HAL_UART_Transmit>
	sprintf(uartBuf,"i");
 8001134:	4a24      	ldr	r2, [pc, #144]	; (80011c8 <openDoor+0xc8>)
 8001136:	4b28      	ldr	r3, [pc, #160]	; (80011d8 <openDoor+0xd8>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart1, (uint8_t *)uartBuf, strlen(uartBuf), 100);
 800113c:	4822      	ldr	r0, [pc, #136]	; (80011c8 <openDoor+0xc8>)
 800113e:	f7ff f84f 	bl	80001e0 <strlen>
 8001142:	4603      	mov	r3, r0
 8001144:	b29a      	uxth	r2, r3
 8001146:	2364      	movs	r3, #100	; 0x64
 8001148:	491f      	ldr	r1, [pc, #124]	; (80011c8 <openDoor+0xc8>)
 800114a:	4821      	ldr	r0, [pc, #132]	; (80011d0 <openDoor+0xd0>)
 800114c:	f002 ffbf 	bl	80040ce <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t *)uartBuf, strlen(uartBuf), 100);
 8001150:	481d      	ldr	r0, [pc, #116]	; (80011c8 <openDoor+0xc8>)
 8001152:	f7ff f845 	bl	80001e0 <strlen>
 8001156:	4603      	mov	r3, r0
 8001158:	b29a      	uxth	r2, r3
 800115a:	2364      	movs	r3, #100	; 0x64
 800115c:	491a      	ldr	r1, [pc, #104]	; (80011c8 <openDoor+0xc8>)
 800115e:	481d      	ldr	r0, [pc, #116]	; (80011d4 <openDoor+0xd4>)
 8001160:	f002 ffb5 	bl	80040ce <HAL_UART_Transmit>
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8001164:	2120      	movs	r1, #32
 8001166:	481d      	ldr	r0, [pc, #116]	; (80011dc <openDoor+0xdc>)
 8001168:	f001 fc4f 	bl	8002a0a <HAL_GPIO_TogglePin>
	htim2.Instance->CCR1 = 112;
 800116c:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <openDoor+0xe0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2270      	movs	r2, #112	; 0x70
 8001172:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(4000);
 8001174:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001178:	f000 fda4 	bl	8001cc4 <HAL_Delay>
	htim2.Instance->CCR1 = 35;
 800117c:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <openDoor+0xe0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2223      	movs	r2, #35	; 0x23
 8001182:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(1000);
 8001184:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001188:	f000 fd9c 	bl	8001cc4 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 800118c:	2120      	movs	r1, #32
 800118e:	4813      	ldr	r0, [pc, #76]	; (80011dc <openDoor+0xdc>)
 8001190:	f001 fc3b 	bl	8002a0a <HAL_GPIO_TogglePin>


	sprintf(uartBuf,"c");
 8001194:	4a0c      	ldr	r2, [pc, #48]	; (80011c8 <openDoor+0xc8>)
 8001196:	4b13      	ldr	r3, [pc, #76]	; (80011e4 <openDoor+0xe4>)
 8001198:	881b      	ldrh	r3, [r3, #0]
 800119a:	8013      	strh	r3, [r2, #0]
		HAL_UART_Transmit(&huart1, (uint8_t *)uartBuf, strlen(uartBuf), 100);
 800119c:	480a      	ldr	r0, [pc, #40]	; (80011c8 <openDoor+0xc8>)
 800119e:	f7ff f81f 	bl	80001e0 <strlen>
 80011a2:	4603      	mov	r3, r0
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	2364      	movs	r3, #100	; 0x64
 80011a8:	4907      	ldr	r1, [pc, #28]	; (80011c8 <openDoor+0xc8>)
 80011aa:	4809      	ldr	r0, [pc, #36]	; (80011d0 <openDoor+0xd0>)
 80011ac:	f002 ff8f 	bl	80040ce <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t *)uartBuf, strlen(uartBuf), 100);
 80011b0:	4805      	ldr	r0, [pc, #20]	; (80011c8 <openDoor+0xc8>)
 80011b2:	f7ff f815 	bl	80001e0 <strlen>
 80011b6:	4603      	mov	r3, r0
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	2364      	movs	r3, #100	; 0x64
 80011bc:	4902      	ldr	r1, [pc, #8]	; (80011c8 <openDoor+0xc8>)
 80011be:	4805      	ldr	r0, [pc, #20]	; (80011d4 <openDoor+0xd4>)
 80011c0:	f002 ff85 	bl	80040ce <HAL_UART_Transmit>
}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	200002e8 	.word	0x200002e8
 80011cc:	08006f20 	.word	0x08006f20
 80011d0:	200002a8 	.word	0x200002a8
 80011d4:	20000394 	.word	0x20000394
 80011d8:	08006f24 	.word	0x08006f24
 80011dc:	40020000 	.word	0x40020000
 80011e0:	20000354 	.word	0x20000354
 80011e4:	08006f28 	.word	0x08006f28

080011e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ee:	f000 fcf7 	bl	8001be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f2:	f000 f839 	bl	8001268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f6:	f000 fa0b 	bl	8001610 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011fa:	f000 f9df 	bl	80015bc <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80011fe:	f000 f967 	bl	80014d0 <MX_TIM4_Init>
  MX_ADC1_Init();
 8001202:	f000 f89d 	bl	8001340 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001206:	f000 f8ed 	bl	80013e4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800120a:	f000 f9ad 	bl	8001568 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint16_t alcoholStart = getAlcohol(0);
 800120e:	2000      	movs	r0, #0
 8001210:	f7ff fea2 	bl	8000f58 <getAlcohol>
 8001214:	4603      	mov	r3, r0
 8001216:	80fb      	strh	r3, [r7, #6]
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001218:	2100      	movs	r1, #0
 800121a:	4810      	ldr	r0, [pc, #64]	; (800125c <main+0x74>)
 800121c:	f002 f8d2 	bl	80033c4 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  currentAlcohol = getAlcohol(alcoholStart);
 8001220:	88fb      	ldrh	r3, [r7, #6]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fe98 	bl	8000f58 <getAlcohol>
 8001228:	4602      	mov	r2, r0
 800122a:	4b0d      	ldr	r3, [pc, #52]	; (8001260 <main+0x78>)
 800122c:	601a      	str	r2, [r3, #0]
	  currentDistance = getDistance();
 800122e:	f7ff fecf 	bl	8000fd0 <getDistance>
 8001232:	eef0 7a40 	vmov.f32	s15, s0
 8001236:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800123a:	ee17 2a90 	vmov	r2, s15
 800123e:	4b09      	ldr	r3, [pc, #36]	; (8001264 <main+0x7c>)
 8001240:	601a      	str	r2, [r3, #0]
	  if(currentAlcohol > 950 && currentDistance < 30){
 8001242:	4b07      	ldr	r3, [pc, #28]	; (8001260 <main+0x78>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f240 32b6 	movw	r2, #950	; 0x3b6
 800124a:	4293      	cmp	r3, r2
 800124c:	dde8      	ble.n	8001220 <main+0x38>
 800124e:	4b05      	ldr	r3, [pc, #20]	; (8001264 <main+0x7c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b1d      	cmp	r3, #29
 8001254:	dce4      	bgt.n	8001220 <main+0x38>
		  openDoor();
 8001256:	f7ff ff53 	bl	8001100 <openDoor>
	  currentAlcohol = getAlcohol(alcoholStart);
 800125a:	e7e1      	b.n	8001220 <main+0x38>
 800125c:	20000354 	.word	0x20000354
 8001260:	2000034c 	.word	0x2000034c
 8001264:	2000025c 	.word	0x2000025c

08001268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b094      	sub	sp, #80	; 0x50
 800126c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800126e:	f107 0320 	add.w	r3, r7, #32
 8001272:	2230      	movs	r2, #48	; 0x30
 8001274:	2100      	movs	r1, #0
 8001276:	4618      	mov	r0, r3
 8001278:	f003 fdf2 	bl	8004e60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
 800128a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800128c:	2300      	movs	r3, #0
 800128e:	60bb      	str	r3, [r7, #8]
 8001290:	4b29      	ldr	r3, [pc, #164]	; (8001338 <SystemClock_Config+0xd0>)
 8001292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001294:	4a28      	ldr	r2, [pc, #160]	; (8001338 <SystemClock_Config+0xd0>)
 8001296:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800129a:	6413      	str	r3, [r2, #64]	; 0x40
 800129c:	4b26      	ldr	r3, [pc, #152]	; (8001338 <SystemClock_Config+0xd0>)
 800129e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012a8:	2300      	movs	r3, #0
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	4b23      	ldr	r3, [pc, #140]	; (800133c <SystemClock_Config+0xd4>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012b4:	4a21      	ldr	r2, [pc, #132]	; (800133c <SystemClock_Config+0xd4>)
 80012b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012ba:	6013      	str	r3, [r2, #0]
 80012bc:	4b1f      	ldr	r3, [pc, #124]	; (800133c <SystemClock_Config+0xd4>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c8:	2302      	movs	r3, #2
 80012ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012cc:	2301      	movs	r3, #1
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d0:	2310      	movs	r3, #16
 80012d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d4:	2302      	movs	r3, #2
 80012d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012d8:	2300      	movs	r3, #0
 80012da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012dc:	2310      	movs	r3, #16
 80012de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012e0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012e4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012e6:	2304      	movs	r3, #4
 80012e8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012ea:	2307      	movs	r3, #7
 80012ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ee:	f107 0320 	add.w	r3, r7, #32
 80012f2:	4618      	mov	r0, r3
 80012f4:	f001 fba4 	bl	8002a40 <HAL_RCC_OscConfig>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012fe:	f000 fa33 	bl	8001768 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001302:	230f      	movs	r3, #15
 8001304:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001306:	2302      	movs	r3, #2
 8001308:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800130e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001312:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001314:	2300      	movs	r3, #0
 8001316:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001318:	f107 030c 	add.w	r3, r7, #12
 800131c:	2102      	movs	r1, #2
 800131e:	4618      	mov	r0, r3
 8001320:	f001 fdfe 	bl	8002f20 <HAL_RCC_ClockConfig>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800132a:	f000 fa1d 	bl	8001768 <Error_Handler>
  }
}
 800132e:	bf00      	nop
 8001330:	3750      	adds	r7, #80	; 0x50
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800
 800133c:	40007000 	.word	0x40007000

08001340 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001346:	463b      	mov	r3, r7
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001352:	4b21      	ldr	r3, [pc, #132]	; (80013d8 <MX_ADC1_Init+0x98>)
 8001354:	4a21      	ldr	r2, [pc, #132]	; (80013dc <MX_ADC1_Init+0x9c>)
 8001356:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001358:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <MX_ADC1_Init+0x98>)
 800135a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800135e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001360:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <MX_ADC1_Init+0x98>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001366:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <MX_ADC1_Init+0x98>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800136c:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <MX_ADC1_Init+0x98>)
 800136e:	2200      	movs	r2, #0
 8001370:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001372:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <MX_ADC1_Init+0x98>)
 8001374:	2200      	movs	r2, #0
 8001376:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800137a:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <MX_ADC1_Init+0x98>)
 800137c:	2200      	movs	r2, #0
 800137e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <MX_ADC1_Init+0x98>)
 8001382:	4a17      	ldr	r2, [pc, #92]	; (80013e0 <MX_ADC1_Init+0xa0>)
 8001384:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <MX_ADC1_Init+0x98>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <MX_ADC1_Init+0x98>)
 800138e:	2201      	movs	r2, #1
 8001390:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001392:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <MX_ADC1_Init+0x98>)
 8001394:	2200      	movs	r2, #0
 8001396:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800139a:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <MX_ADC1_Init+0x98>)
 800139c:	2201      	movs	r2, #1
 800139e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013a0:	480d      	ldr	r0, [pc, #52]	; (80013d8 <MX_ADC1_Init+0x98>)
 80013a2:	f000 fcb1 	bl	8001d08 <HAL_ADC_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80013ac:	f000 f9dc 	bl	8001768 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013b4:	2301      	movs	r3, #1
 80013b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013bc:	463b      	mov	r3, r7
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_ADC1_Init+0x98>)
 80013c2:	f000 fe1d 	bl	8002000 <HAL_ADC_ConfigChannel>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80013cc:	f000 f9cc 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000260 	.word	0x20000260
 80013dc:	40012000 	.word	0x40012000
 80013e0:	0f000001 	.word	0x0f000001

080013e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08e      	sub	sp, #56	; 0x38
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f8:	f107 0320 	add.w	r3, r7, #32
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
 8001410:	615a      	str	r2, [r3, #20]
 8001412:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001414:	4b2d      	ldr	r3, [pc, #180]	; (80014cc <MX_TIM2_Init+0xe8>)
 8001416:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800141a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1679;
 800141c:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <MX_TIM2_Init+0xe8>)
 800141e:	f240 628f 	movw	r2, #1679	; 0x68f
 8001422:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001424:	4b29      	ldr	r3, [pc, #164]	; (80014cc <MX_TIM2_Init+0xe8>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800142a:	4b28      	ldr	r3, [pc, #160]	; (80014cc <MX_TIM2_Init+0xe8>)
 800142c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001430:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001432:	4b26      	ldr	r3, [pc, #152]	; (80014cc <MX_TIM2_Init+0xe8>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001438:	4b24      	ldr	r3, [pc, #144]	; (80014cc <MX_TIM2_Init+0xe8>)
 800143a:	2200      	movs	r2, #0
 800143c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800143e:	4823      	ldr	r0, [pc, #140]	; (80014cc <MX_TIM2_Init+0xe8>)
 8001440:	f001 ff60 	bl	8003304 <HAL_TIM_Base_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800144a:	f000 f98d 	bl	8001768 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800144e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001452:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001454:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001458:	4619      	mov	r1, r3
 800145a:	481c      	ldr	r0, [pc, #112]	; (80014cc <MX_TIM2_Init+0xe8>)
 800145c:	f002 f9b2 	bl	80037c4 <HAL_TIM_ConfigClockSource>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001466:	f000 f97f 	bl	8001768 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800146a:	4818      	ldr	r0, [pc, #96]	; (80014cc <MX_TIM2_Init+0xe8>)
 800146c:	f001 ff75 	bl	800335a <HAL_TIM_PWM_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001476:	f000 f977 	bl	8001768 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001482:	f107 0320 	add.w	r3, r7, #32
 8001486:	4619      	mov	r1, r3
 8001488:	4810      	ldr	r0, [pc, #64]	; (80014cc <MX_TIM2_Init+0xe8>)
 800148a:	f002 fd51 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001494:	f000 f968 	bl	8001768 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001498:	2360      	movs	r3, #96	; 0x60
 800149a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2200      	movs	r2, #0
 80014ac:	4619      	mov	r1, r3
 80014ae:	4807      	ldr	r0, [pc, #28]	; (80014cc <MX_TIM2_Init+0xe8>)
 80014b0:	f002 f8c2 	bl	8003638 <HAL_TIM_PWM_ConfigChannel>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80014ba:	f000 f955 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014be:	4803      	ldr	r0, [pc, #12]	; (80014cc <MX_TIM2_Init+0xe8>)
 80014c0:	f000 f9fe 	bl	80018c0 <HAL_TIM_MspPostInit>

}
 80014c4:	bf00      	nop
 80014c6:	3738      	adds	r7, #56	; 0x38
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000354 	.word	0x20000354

080014d0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b086      	sub	sp, #24
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d6:	f107 0308 	add.w	r3, r7, #8
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e4:	463b      	mov	r3, r7
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014ec:	4b1c      	ldr	r3, [pc, #112]	; (8001560 <MX_TIM4_Init+0x90>)
 80014ee:	4a1d      	ldr	r2, [pc, #116]	; (8001564 <MX_TIM4_Init+0x94>)
 80014f0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80014f2:	4b1b      	ldr	r3, [pc, #108]	; (8001560 <MX_TIM4_Init+0x90>)
 80014f4:	2253      	movs	r2, #83	; 0x53
 80014f6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f8:	4b19      	ldr	r3, [pc, #100]	; (8001560 <MX_TIM4_Init+0x90>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 80014fe:	4b18      	ldr	r3, [pc, #96]	; (8001560 <MX_TIM4_Init+0x90>)
 8001500:	2200      	movs	r2, #0
 8001502:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001504:	4b16      	ldr	r3, [pc, #88]	; (8001560 <MX_TIM4_Init+0x90>)
 8001506:	2200      	movs	r2, #0
 8001508:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150a:	4b15      	ldr	r3, [pc, #84]	; (8001560 <MX_TIM4_Init+0x90>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001510:	4813      	ldr	r0, [pc, #76]	; (8001560 <MX_TIM4_Init+0x90>)
 8001512:	f001 fef7 	bl	8003304 <HAL_TIM_Base_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 800151c:	f000 f924 	bl	8001768 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001520:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001524:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001526:	f107 0308 	add.w	r3, r7, #8
 800152a:	4619      	mov	r1, r3
 800152c:	480c      	ldr	r0, [pc, #48]	; (8001560 <MX_TIM4_Init+0x90>)
 800152e:	f002 f949 	bl	80037c4 <HAL_TIM_ConfigClockSource>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001538:	f000 f916 	bl	8001768 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800153c:	2300      	movs	r3, #0
 800153e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001540:	2300      	movs	r3, #0
 8001542:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001544:	463b      	mov	r3, r7
 8001546:	4619      	mov	r1, r3
 8001548:	4805      	ldr	r0, [pc, #20]	; (8001560 <MX_TIM4_Init+0x90>)
 800154a:	f002 fcf1 	bl	8003f30 <HAL_TIMEx_MasterConfigSynchronization>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001554:	f000 f908 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001558:	bf00      	nop
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000204 	.word	0x20000204
 8001564:	40000800 	.word	0x40000800

08001568 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800156c:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 800156e:	4a12      	ldr	r2, [pc, #72]	; (80015b8 <MX_USART1_UART_Init+0x50>)
 8001570:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 8001574:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001578:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 800158e:	220c      	movs	r2, #12
 8001590:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001592:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_USART1_UART_Init+0x4c>)
 80015a0:	f002 fd48 	bl	8004034 <HAL_UART_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015aa:	f000 f8dd 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200002a8 	.word	0x200002a8
 80015b8:	40011000 	.word	0x40011000

080015bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015c2:	4a12      	ldr	r2, [pc, #72]	; (800160c <MX_USART2_UART_Init+0x50>)
 80015c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015c6:	4b10      	ldr	r3, [pc, #64]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015d4:	4b0c      	ldr	r3, [pc, #48]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015da:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015e2:	220c      	movs	r2, #12
 80015e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015e6:	4b08      	ldr	r3, [pc, #32]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015f2:	4805      	ldr	r0, [pc, #20]	; (8001608 <MX_USART2_UART_Init+0x4c>)
 80015f4:	f002 fd1e 	bl	8004034 <HAL_UART_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015fe:	f000 f8b3 	bl	8001768 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000394 	.word	0x20000394
 800160c:	40004400 	.word	0x40004400

08001610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	; 0x28
 8001614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	613b      	str	r3, [r7, #16]
 800162a:	4b34      	ldr	r3, [pc, #208]	; (80016fc <MX_GPIO_Init+0xec>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	4a33      	ldr	r2, [pc, #204]	; (80016fc <MX_GPIO_Init+0xec>)
 8001630:	f043 0304 	orr.w	r3, r3, #4
 8001634:	6313      	str	r3, [r2, #48]	; 0x30
 8001636:	4b31      	ldr	r3, [pc, #196]	; (80016fc <MX_GPIO_Init+0xec>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	f003 0304 	and.w	r3, r3, #4
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	4b2d      	ldr	r3, [pc, #180]	; (80016fc <MX_GPIO_Init+0xec>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a2c      	ldr	r2, [pc, #176]	; (80016fc <MX_GPIO_Init+0xec>)
 800164c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b2a      	ldr	r3, [pc, #168]	; (80016fc <MX_GPIO_Init+0xec>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	4b26      	ldr	r3, [pc, #152]	; (80016fc <MX_GPIO_Init+0xec>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a25      	ldr	r2, [pc, #148]	; (80016fc <MX_GPIO_Init+0xec>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b23      	ldr	r3, [pc, #140]	; (80016fc <MX_GPIO_Init+0xec>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	607b      	str	r3, [r7, #4]
 800167e:	4b1f      	ldr	r3, [pc, #124]	; (80016fc <MX_GPIO_Init+0xec>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a1e      	ldr	r2, [pc, #120]	; (80016fc <MX_GPIO_Init+0xec>)
 8001684:	f043 0302 	orr.w	r3, r3, #2
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b1c      	ldr	r3, [pc, #112]	; (80016fc <MX_GPIO_Init+0xec>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Trig_Pin, GPIO_PIN_RESET);
 8001696:	2200      	movs	r2, #0
 8001698:	f44f 7190 	mov.w	r1, #288	; 0x120
 800169c:	4818      	ldr	r0, [pc, #96]	; (8001700 <MX_GPIO_Init+0xf0>)
 800169e:	f001 f99b 	bl	80029d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016a8:	4b16      	ldr	r3, [pc, #88]	; (8001704 <MX_GPIO_Init+0xf4>)
 80016aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	4619      	mov	r1, r3
 80016b6:	4814      	ldr	r0, [pc, #80]	; (8001708 <MX_GPIO_Init+0xf8>)
 80016b8:	f000 fff4 	bl	80026a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Trig_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Trig_Pin;
 80016bc:	f44f 7390 	mov.w	r3, #288	; 0x120
 80016c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c2:	2301      	movs	r3, #1
 80016c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	2300      	movs	r3, #0
 80016cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	4619      	mov	r1, r3
 80016d4:	480a      	ldr	r0, [pc, #40]	; (8001700 <MX_GPIO_Init+0xf0>)
 80016d6:	f000 ffe5 	bl	80026a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_Pin */
  GPIO_InitStruct.Pin = Echo_Pin;
 80016da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	4619      	mov	r1, r3
 80016ee:	4804      	ldr	r0, [pc, #16]	; (8001700 <MX_GPIO_Init+0xf0>)
 80016f0:	f000 ffd8 	bl	80026a4 <HAL_GPIO_Init>

}
 80016f4:	bf00      	nop
 80016f6:	3728      	adds	r7, #40	; 0x28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40023800 	.word	0x40023800
 8001700:	40020000 	.word	0x40020000
 8001704:	10210000 	.word	0x10210000
 8001708:	40020800 	.word	0x40020800

0800170c <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(uint32_t uSec){
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
	if(uSec <2) uSec = 2;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d801      	bhi.n	800171e <usDelay+0x12>
 800171a:	2302      	movs	r3, #2
 800171c:	607b      	str	r3, [r7, #4]
	usTIM->ARR = uSec -1;
 800171e:	4a11      	ldr	r2, [pc, #68]	; (8001764 <usDelay+0x58>)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3b01      	subs	r3, #1
 8001724:	62d3      	str	r3, [r2, #44]	; 0x2c
	usTIM->EGR = 1;
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <usDelay+0x58>)
 8001728:	2201      	movs	r2, #1
 800172a:	615a      	str	r2, [r3, #20]
	usTIM->SR &= ~1;
 800172c:	4b0d      	ldr	r3, [pc, #52]	; (8001764 <usDelay+0x58>)
 800172e:	691b      	ldr	r3, [r3, #16]
 8001730:	4a0c      	ldr	r2, [pc, #48]	; (8001764 <usDelay+0x58>)
 8001732:	f023 0301 	bic.w	r3, r3, #1
 8001736:	6113      	str	r3, [r2, #16]
	usTIM->CR1 |= 1;
 8001738:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <usDelay+0x58>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a09      	ldr	r2, [pc, #36]	; (8001764 <usDelay+0x58>)
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	6013      	str	r3, [r2, #0]
	while(usTIM->SR&0x0001 != 1);
 8001744:	bf00      	nop
 8001746:	4b07      	ldr	r3, [pc, #28]	; (8001764 <usDelay+0x58>)
 8001748:	691b      	ldr	r3, [r3, #16]
	usTIM->SR &= ~(0x0001);
 800174a:	4b06      	ldr	r3, [pc, #24]	; (8001764 <usDelay+0x58>)
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	4a05      	ldr	r2, [pc, #20]	; (8001764 <usDelay+0x58>)
 8001750:	f023 0301 	bic.w	r3, r3, #1
 8001754:	6113      	str	r3, [r2, #16]
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40000800 	.word	0x40000800

08001768 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800176c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800176e:	e7fe      	b.n	800176e <Error_Handler+0x6>

08001770 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <HAL_MspInit+0x4c>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177e:	4a0f      	ldr	r2, [pc, #60]	; (80017bc <HAL_MspInit+0x4c>)
 8001780:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001784:	6453      	str	r3, [r2, #68]	; 0x44
 8001786:	4b0d      	ldr	r3, [pc, #52]	; (80017bc <HAL_MspInit+0x4c>)
 8001788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800178e:	607b      	str	r3, [r7, #4]
 8001790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	603b      	str	r3, [r7, #0]
 8001796:	4b09      	ldr	r3, [pc, #36]	; (80017bc <HAL_MspInit+0x4c>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179a:	4a08      	ldr	r2, [pc, #32]	; (80017bc <HAL_MspInit+0x4c>)
 800179c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a0:	6413      	str	r3, [r2, #64]	; 0x40
 80017a2:	4b06      	ldr	r3, [pc, #24]	; (80017bc <HAL_MspInit+0x4c>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017aa:	603b      	str	r3, [r7, #0]
 80017ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017ae:	2007      	movs	r0, #7
 80017b0:	f000 ff14 	bl	80025dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40023800 	.word	0x40023800

080017c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a17      	ldr	r2, [pc, #92]	; (800183c <HAL_ADC_MspInit+0x7c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d127      	bne.n	8001832 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]
 80017e6:	4b16      	ldr	r3, [pc, #88]	; (8001840 <HAL_ADC_MspInit+0x80>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ea:	4a15      	ldr	r2, [pc, #84]	; (8001840 <HAL_ADC_MspInit+0x80>)
 80017ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f0:	6453      	str	r3, [r2, #68]	; 0x44
 80017f2:	4b13      	ldr	r3, [pc, #76]	; (8001840 <HAL_ADC_MspInit+0x80>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	4b0f      	ldr	r3, [pc, #60]	; (8001840 <HAL_ADC_MspInit+0x80>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	4a0e      	ldr	r2, [pc, #56]	; (8001840 <HAL_ADC_MspInit+0x80>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6313      	str	r3, [r2, #48]	; 0x30
 800180e:	4b0c      	ldr	r3, [pc, #48]	; (8001840 <HAL_ADC_MspInit+0x80>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800181a:	2301      	movs	r3, #1
 800181c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800181e:	2303      	movs	r3, #3
 8001820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001822:	2300      	movs	r3, #0
 8001824:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	4619      	mov	r1, r3
 800182c:	4805      	ldr	r0, [pc, #20]	; (8001844 <HAL_ADC_MspInit+0x84>)
 800182e:	f000 ff39 	bl	80026a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001832:	bf00      	nop
 8001834:	3728      	adds	r7, #40	; 0x28
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40012000 	.word	0x40012000
 8001840:	40023800 	.word	0x40023800
 8001844:	40020000 	.word	0x40020000

08001848 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001858:	d116      	bne.n	8001888 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	4b16      	ldr	r3, [pc, #88]	; (80018b8 <HAL_TIM_Base_MspInit+0x70>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001862:	4a15      	ldr	r2, [pc, #84]	; (80018b8 <HAL_TIM_Base_MspInit+0x70>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6413      	str	r3, [r2, #64]	; 0x40
 800186a:	4b13      	ldr	r3, [pc, #76]	; (80018b8 <HAL_TIM_Base_MspInit+0x70>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2100      	movs	r1, #0
 800187a:	201c      	movs	r0, #28
 800187c:	f000 feb9 	bl	80025f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001880:	201c      	movs	r0, #28
 8001882:	f000 fed2 	bl	800262a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001886:	e012      	b.n	80018ae <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a0b      	ldr	r2, [pc, #44]	; (80018bc <HAL_TIM_Base_MspInit+0x74>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d10d      	bne.n	80018ae <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <HAL_TIM_Base_MspInit+0x70>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	4a07      	ldr	r2, [pc, #28]	; (80018b8 <HAL_TIM_Base_MspInit+0x70>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6413      	str	r3, [r2, #64]	; 0x40
 80018a2:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <HAL_TIM_Base_MspInit+0x70>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]
}
 80018ae:	bf00      	nop
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40000800 	.word	0x40000800

080018c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 030c 	add.w	r3, r7, #12
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018e0:	d11e      	bne.n	8001920 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	4b10      	ldr	r3, [pc, #64]	; (8001928 <HAL_TIM_MspPostInit+0x68>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	4a0f      	ldr	r2, [pc, #60]	; (8001928 <HAL_TIM_MspPostInit+0x68>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6313      	str	r3, [r2, #48]	; 0x30
 80018f2:	4b0d      	ldr	r3, [pc, #52]	; (8001928 <HAL_TIM_MspPostInit+0x68>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80018fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001902:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001910:	2301      	movs	r3, #1
 8001912:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001914:	f107 030c 	add.w	r3, r7, #12
 8001918:	4619      	mov	r1, r3
 800191a:	4804      	ldr	r0, [pc, #16]	; (800192c <HAL_TIM_MspPostInit+0x6c>)
 800191c:	f000 fec2 	bl	80026a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001920:	bf00      	nop
 8001922:	3720      	adds	r7, #32
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40023800 	.word	0x40023800
 800192c:	40020000 	.word	0x40020000

08001930 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08c      	sub	sp, #48	; 0x30
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 031c 	add.w	r3, r7, #28
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a45      	ldr	r2, [pc, #276]	; (8001a64 <HAL_UART_MspInit+0x134>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d153      	bne.n	80019fa <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	61bb      	str	r3, [r7, #24]
 8001956:	4b44      	ldr	r3, [pc, #272]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195a:	4a43      	ldr	r2, [pc, #268]	; (8001a68 <HAL_UART_MspInit+0x138>)
 800195c:	f043 0310 	orr.w	r3, r3, #16
 8001960:	6453      	str	r3, [r2, #68]	; 0x44
 8001962:	4b41      	ldr	r3, [pc, #260]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001966:	f003 0310 	and.w	r3, r3, #16
 800196a:	61bb      	str	r3, [r7, #24]
 800196c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	4b3d      	ldr	r3, [pc, #244]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a3c      	ldr	r2, [pc, #240]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b3a      	ldr	r3, [pc, #232]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b36      	ldr	r3, [pc, #216]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a35      	ldr	r2, [pc, #212]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b33      	ldr	r3, [pc, #204]	; (8001a68 <HAL_UART_MspInit+0x138>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ac:	2302      	movs	r3, #2
 80019ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b4:	2303      	movs	r3, #3
 80019b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019b8:	2307      	movs	r3, #7
 80019ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019bc:	f107 031c 	add.w	r3, r7, #28
 80019c0:	4619      	mov	r1, r3
 80019c2:	482a      	ldr	r0, [pc, #168]	; (8001a6c <HAL_UART_MspInit+0x13c>)
 80019c4:	f000 fe6e 	bl	80026a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019c8:	2340      	movs	r3, #64	; 0x40
 80019ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019cc:	2302      	movs	r3, #2
 80019ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d4:	2303      	movs	r3, #3
 80019d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019d8:	2307      	movs	r3, #7
 80019da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019dc:	f107 031c 	add.w	r3, r7, #28
 80019e0:	4619      	mov	r1, r3
 80019e2:	4823      	ldr	r0, [pc, #140]	; (8001a70 <HAL_UART_MspInit+0x140>)
 80019e4:	f000 fe5e 	bl	80026a4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019e8:	2200      	movs	r2, #0
 80019ea:	2100      	movs	r1, #0
 80019ec:	2025      	movs	r0, #37	; 0x25
 80019ee:	f000 fe00 	bl	80025f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019f2:	2025      	movs	r0, #37	; 0x25
 80019f4:	f000 fe19 	bl	800262a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019f8:	e030      	b.n	8001a5c <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART2)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1d      	ldr	r2, [pc, #116]	; (8001a74 <HAL_UART_MspInit+0x144>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d12b      	bne.n	8001a5c <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a04:	2300      	movs	r3, #0
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0c:	4a16      	ldr	r2, [pc, #88]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001a0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a12:	6413      	str	r3, [r2, #64]	; 0x40
 8001a14:	4b14      	ldr	r3, [pc, #80]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
 8001a24:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a28:	4a0f      	ldr	r2, [pc, #60]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001a2a:	f043 0301 	orr.w	r3, r3, #1
 8001a2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a30:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <HAL_UART_MspInit+0x138>)
 8001a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a34:	f003 0301 	and.w	r3, r3, #1
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a3c:	230c      	movs	r3, #12
 8001a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a4c:	2307      	movs	r3, #7
 8001a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a50:	f107 031c 	add.w	r3, r7, #28
 8001a54:	4619      	mov	r1, r3
 8001a56:	4805      	ldr	r0, [pc, #20]	; (8001a6c <HAL_UART_MspInit+0x13c>)
 8001a58:	f000 fe24 	bl	80026a4 <HAL_GPIO_Init>
}
 8001a5c:	bf00      	nop
 8001a5e:	3730      	adds	r7, #48	; 0x30
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40011000 	.word	0x40011000
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020000 	.word	0x40020000
 8001a70:	40020400 	.word	0x40020400
 8001a74:	40004400 	.word	0x40004400

08001a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <NMI_Handler+0x4>

08001a7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a82:	e7fe      	b.n	8001a82 <HardFault_Handler+0x4>

08001a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <MemManage_Handler+0x4>

08001a8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a8e:	e7fe      	b.n	8001a8e <BusFault_Handler+0x4>

08001a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a94:	e7fe      	b.n	8001a94 <UsageFault_Handler+0x4>

08001a96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ac4:	f000 f8de 	bl	8001c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}

08001acc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ad0:	4802      	ldr	r0, [pc, #8]	; (8001adc <TIM2_IRQHandler+0x10>)
 8001ad2:	f001 fca9 	bl	8003428 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000354 	.word	0x20000354

08001ae0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ae4:	4802      	ldr	r0, [pc, #8]	; (8001af0 <USART1_IRQHandler+0x10>)
 8001ae6:	f002 fb8b 	bl	8004200 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200002a8 	.word	0x200002a8

08001af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001afc:	4a14      	ldr	r2, [pc, #80]	; (8001b50 <_sbrk+0x5c>)
 8001afe:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <_sbrk+0x60>)
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b08:	4b13      	ldr	r3, [pc, #76]	; (8001b58 <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b10:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <_sbrk+0x64>)
 8001b12:	4a12      	ldr	r2, [pc, #72]	; (8001b5c <_sbrk+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b16:	4b10      	ldr	r3, [pc, #64]	; (8001b58 <_sbrk+0x64>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	693a      	ldr	r2, [r7, #16]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d207      	bcs.n	8001b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b24:	f003 f972 	bl	8004e0c <__errno>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	230c      	movs	r3, #12
 8001b2c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b32:	e009      	b.n	8001b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b34:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	4a05      	ldr	r2, [pc, #20]	; (8001b58 <_sbrk+0x64>)
 8001b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b46:	68fb      	ldr	r3, [r7, #12]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20018000 	.word	0x20018000
 8001b54:	00000400 	.word	0x00000400
 8001b58:	200001f8 	.word	0x200001f8
 8001b5c:	200003e0 	.word	0x200003e0

08001b60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <SystemInit+0x28>)
 8001b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b6a:	4a07      	ldr	r2, [pc, #28]	; (8001b88 <SystemInit+0x28>)
 8001b6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b74:	4b04      	ldr	r3, [pc, #16]	; (8001b88 <SystemInit+0x28>)
 8001b76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b7a:	609a      	str	r2, [r3, #8]
#endif
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bc4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b92:	e003      	b.n	8001b9c <LoopCopyDataInit>

08001b94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b94:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b9a:	3104      	adds	r1, #4

08001b9c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b9c:	480b      	ldr	r0, [pc, #44]	; (8001bcc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ba0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001ba2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001ba4:	d3f6      	bcc.n	8001b94 <CopyDataInit>
  ldr  r2, =_sbss
 8001ba6:	4a0b      	ldr	r2, [pc, #44]	; (8001bd4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001ba8:	e002      	b.n	8001bb0 <LoopFillZerobss>

08001baa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001baa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001bac:	f842 3b04 	str.w	r3, [r2], #4

08001bb0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001bb0:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001bb2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001bb4:	d3f9      	bcc.n	8001baa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001bb6:	f7ff ffd3 	bl	8001b60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bba:	f003 f92d 	bl	8004e18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bbe:	f7ff fb13 	bl	80011e8 <main>
  bx  lr    
 8001bc2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bc4:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001bc8:	080071b0 	.word	0x080071b0
  ldr  r0, =_sdata
 8001bcc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001bd0:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001bd4:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001bd8:	200003e0 	.word	0x200003e0

08001bdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bdc:	e7fe      	b.n	8001bdc <ADC_IRQHandler>
	...

08001be0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001be4:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <HAL_Init+0x40>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a0d      	ldr	r2, [pc, #52]	; (8001c20 <HAL_Init+0x40>)
 8001bea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bf0:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <HAL_Init+0x40>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <HAL_Init+0x40>)
 8001bf6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bfc:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <HAL_Init+0x40>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a07      	ldr	r2, [pc, #28]	; (8001c20 <HAL_Init+0x40>)
 8001c02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c08:	2003      	movs	r0, #3
 8001c0a:	f000 fce7 	bl	80025dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f000 f808 	bl	8001c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c14:	f7ff fdac 	bl	8001770 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40023c00 	.word	0x40023c00

08001c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c2c:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <HAL_InitTick+0x54>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <HAL_InitTick+0x58>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	4619      	mov	r1, r3
 8001c36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 fcff 	bl	8002646 <HAL_SYSTICK_Config>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e00e      	b.n	8001c70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b0f      	cmp	r3, #15
 8001c56:	d80a      	bhi.n	8001c6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c58:	2200      	movs	r2, #0
 8001c5a:	6879      	ldr	r1, [r7, #4]
 8001c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c60:	f000 fcc7 	bl	80025f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c64:	4a06      	ldr	r2, [pc, #24]	; (8001c80 <HAL_InitTick+0x5c>)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	e000      	b.n	8001c70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	20000008 	.word	0x20000008
 8001c80:	20000004 	.word	0x20000004

08001c84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <HAL_IncTick+0x20>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <HAL_IncTick+0x24>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4413      	add	r3, r2
 8001c94:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <HAL_IncTick+0x24>)
 8001c96:	6013      	str	r3, [r2, #0]
}
 8001c98:	bf00      	nop
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	20000008 	.word	0x20000008
 8001ca8:	200003d8 	.word	0x200003d8

08001cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb0:	4b03      	ldr	r3, [pc, #12]	; (8001cc0 <HAL_GetTick+0x14>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	200003d8 	.word	0x200003d8

08001cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ccc:	f7ff ffee 	bl	8001cac <HAL_GetTick>
 8001cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cdc:	d005      	beq.n	8001cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cde:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <HAL_Delay+0x40>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cea:	bf00      	nop
 8001cec:	f7ff ffde 	bl	8001cac <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d8f7      	bhi.n	8001cec <HAL_Delay+0x28>
  {
  }
}
 8001cfc:	bf00      	nop
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000008 	.word	0x20000008

08001d08 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d10:	2300      	movs	r3, #0
 8001d12:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e033      	b.n	8001d86 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d109      	bne.n	8001d3a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7ff fd4a 	bl	80017c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	f003 0310 	and.w	r3, r3, #16
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d118      	bne.n	8001d78 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d4e:	f023 0302 	bic.w	r3, r3, #2
 8001d52:	f043 0202 	orr.w	r2, r3, #2
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f000 fa72 	bl	8002244 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2200      	movs	r2, #0
 8001d64:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	f023 0303 	bic.w	r3, r3, #3
 8001d6e:	f043 0201 	orr.w	r2, r3, #1
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	641a      	str	r2, [r3, #64]	; 0x40
 8001d76:	e001      	b.n	8001d7c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
	...

08001d90 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d101      	bne.n	8001daa <HAL_ADC_Start+0x1a>
 8001da6:	2302      	movs	r3, #2
 8001da8:	e08a      	b.n	8001ec0 <HAL_ADC_Start+0x130>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2201      	movs	r2, #1
 8001dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d018      	beq.n	8001df2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f042 0201 	orr.w	r2, r2, #1
 8001dce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dd0:	4b3e      	ldr	r3, [pc, #248]	; (8001ecc <HAL_ADC_Start+0x13c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a3e      	ldr	r2, [pc, #248]	; (8001ed0 <HAL_ADC_Start+0x140>)
 8001dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dda:	0c9a      	lsrs	r2, r3, #18
 8001ddc:	4613      	mov	r3, r2
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	4413      	add	r3, r2
 8001de2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001de4:	e002      	b.n	8001dec <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	3b01      	subs	r3, #1
 8001dea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f9      	bne.n	8001de6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d15e      	bne.n	8001ebe <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e04:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e08:	f023 0301 	bic.w	r3, r3, #1
 8001e0c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d007      	beq.n	8001e32 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e2a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e3e:	d106      	bne.n	8001e4e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e44:	f023 0206 	bic.w	r2, r3, #6
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	645a      	str	r2, [r3, #68]	; 0x44
 8001e4c:	e002      	b.n	8001e54 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <HAL_ADC_Start+0x144>)
 8001e5e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001e68:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f003 031f 	and.w	r3, r3, #31
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10f      	bne.n	8001e96 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d11c      	bne.n	8001ebe <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689a      	ldr	r2, [r3, #8]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	e013      	b.n	8001ebe <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a0f      	ldr	r2, [pc, #60]	; (8001ed8 <HAL_ADC_Start+0x148>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d10e      	bne.n	8001ebe <HAL_ADC_Start+0x12e>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d107      	bne.n	8001ebe <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	689a      	ldr	r2, [r3, #8]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ebc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	20000000 	.word	0x20000000
 8001ed0:	431bde83 	.word	0x431bde83
 8001ed4:	40012300 	.word	0x40012300
 8001ed8:	40012000 	.word	0x40012000

08001edc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ef4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ef8:	d113      	bne.n	8001f22 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f08:	d10b      	bne.n	8001f22 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	f043 0220 	orr.w	r2, r3, #32
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e05c      	b.n	8001fdc <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001f22:	f7ff fec3 	bl	8001cac <HAL_GetTick>
 8001f26:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f28:	e01a      	b.n	8001f60 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f30:	d016      	beq.n	8001f60 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d007      	beq.n	8001f48 <HAL_ADC_PollForConversion+0x6c>
 8001f38:	f7ff feb8 	bl	8001cac <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d20b      	bcs.n	8001f60 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4c:	f043 0204 	orr.w	r2, r3, #4
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	e03d      	b.n	8001fdc <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d1dd      	bne.n	8001f2a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f06f 0212 	mvn.w	r2, #18
 8001f76:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d123      	bne.n	8001fda <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d11f      	bne.n	8001fda <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d006      	beq.n	8001fb6 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d111      	bne.n	8001fda <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d105      	bne.n	8001fda <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	f043 0201 	orr.w	r2, r3, #1
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800200a:	2300      	movs	r3, #0
 800200c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002014:	2b01      	cmp	r3, #1
 8002016:	d101      	bne.n	800201c <HAL_ADC_ConfigChannel+0x1c>
 8002018:	2302      	movs	r3, #2
 800201a:	e105      	b.n	8002228 <HAL_ADC_ConfigChannel+0x228>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b09      	cmp	r3, #9
 800202a:	d925      	bls.n	8002078 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	68d9      	ldr	r1, [r3, #12]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	b29b      	uxth	r3, r3
 8002038:	461a      	mov	r2, r3
 800203a:	4613      	mov	r3, r2
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4413      	add	r3, r2
 8002040:	3b1e      	subs	r3, #30
 8002042:	2207      	movs	r2, #7
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43da      	mvns	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	400a      	ands	r2, r1
 8002050:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68d9      	ldr	r1, [r3, #12]
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	b29b      	uxth	r3, r3
 8002062:	4618      	mov	r0, r3
 8002064:	4603      	mov	r3, r0
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	4403      	add	r3, r0
 800206a:	3b1e      	subs	r3, #30
 800206c:	409a      	lsls	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	430a      	orrs	r2, r1
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	e022      	b.n	80020be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6919      	ldr	r1, [r3, #16]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	b29b      	uxth	r3, r3
 8002084:	461a      	mov	r2, r3
 8002086:	4613      	mov	r3, r2
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	4413      	add	r3, r2
 800208c:	2207      	movs	r2, #7
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43da      	mvns	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	400a      	ands	r2, r1
 800209a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6919      	ldr	r1, [r3, #16]
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	689a      	ldr	r2, [r3, #8]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	4618      	mov	r0, r3
 80020ae:	4603      	mov	r3, r0
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	4403      	add	r3, r0
 80020b4:	409a      	lsls	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b06      	cmp	r3, #6
 80020c4:	d824      	bhi.n	8002110 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	3b05      	subs	r3, #5
 80020d8:	221f      	movs	r2, #31
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	400a      	ands	r2, r1
 80020e6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	4618      	mov	r0, r3
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685a      	ldr	r2, [r3, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	3b05      	subs	r3, #5
 8002102:	fa00 f203 	lsl.w	r2, r0, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	430a      	orrs	r2, r1
 800210c:	635a      	str	r2, [r3, #52]	; 0x34
 800210e:	e04c      	b.n	80021aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	2b0c      	cmp	r3, #12
 8002116:	d824      	bhi.n	8002162 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	4613      	mov	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	3b23      	subs	r3, #35	; 0x23
 800212a:	221f      	movs	r2, #31
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43da      	mvns	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	400a      	ands	r2, r1
 8002138:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	b29b      	uxth	r3, r3
 8002146:	4618      	mov	r0, r3
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	4613      	mov	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	3b23      	subs	r3, #35	; 0x23
 8002154:	fa00 f203 	lsl.w	r2, r0, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	631a      	str	r2, [r3, #48]	; 0x30
 8002160:	e023      	b.n	80021aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4413      	add	r3, r2
 8002172:	3b41      	subs	r3, #65	; 0x41
 8002174:	221f      	movs	r2, #31
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43da      	mvns	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	400a      	ands	r2, r1
 8002182:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	b29b      	uxth	r3, r3
 8002190:	4618      	mov	r0, r3
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	4613      	mov	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	3b41      	subs	r3, #65	; 0x41
 800219e:	fa00 f203 	lsl.w	r2, r0, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021aa:	4b22      	ldr	r3, [pc, #136]	; (8002234 <HAL_ADC_ConfigChannel+0x234>)
 80021ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a21      	ldr	r2, [pc, #132]	; (8002238 <HAL_ADC_ConfigChannel+0x238>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d109      	bne.n	80021cc <HAL_ADC_ConfigChannel+0x1cc>
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b12      	cmp	r3, #18
 80021be:	d105      	bne.n	80021cc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a19      	ldr	r2, [pc, #100]	; (8002238 <HAL_ADC_ConfigChannel+0x238>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d123      	bne.n	800221e <HAL_ADC_ConfigChannel+0x21e>
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2b10      	cmp	r3, #16
 80021dc:	d003      	beq.n	80021e6 <HAL_ADC_ConfigChannel+0x1e6>
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2b11      	cmp	r3, #17
 80021e4:	d11b      	bne.n	800221e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2b10      	cmp	r3, #16
 80021f8:	d111      	bne.n	800221e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021fa:	4b10      	ldr	r3, [pc, #64]	; (800223c <HAL_ADC_ConfigChannel+0x23c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a10      	ldr	r2, [pc, #64]	; (8002240 <HAL_ADC_ConfigChannel+0x240>)
 8002200:	fba2 2303 	umull	r2, r3, r2, r3
 8002204:	0c9a      	lsrs	r2, r3, #18
 8002206:	4613      	mov	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002210:	e002      	b.n	8002218 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	3b01      	subs	r3, #1
 8002216:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1f9      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002226:	2300      	movs	r3, #0
}
 8002228:	4618      	mov	r0, r3
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	40012300 	.word	0x40012300
 8002238:	40012000 	.word	0x40012000
 800223c:	20000000 	.word	0x20000000
 8002240:	431bde83 	.word	0x431bde83

08002244 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800224c:	4b79      	ldr	r3, [pc, #484]	; (8002434 <ADC_Init+0x1f0>)
 800224e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	431a      	orrs	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002278:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6859      	ldr	r1, [r3, #4]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	021a      	lsls	r2, r3, #8
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800229c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6859      	ldr	r1, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689a      	ldr	r2, [r3, #8]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	6899      	ldr	r1, [r3, #8]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68da      	ldr	r2, [r3, #12]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d6:	4a58      	ldr	r2, [pc, #352]	; (8002438 <ADC_Init+0x1f4>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d022      	beq.n	8002322 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6899      	ldr	r1, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800230c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6899      	ldr	r1, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	430a      	orrs	r2, r1
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	e00f      	b.n	8002342 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002330:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002340:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0202 	bic.w	r2, r2, #2
 8002350:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6899      	ldr	r1, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	7e1b      	ldrb	r3, [r3, #24]
 800235c:	005a      	lsls	r2, r3, #1
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	430a      	orrs	r2, r1
 8002364:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 3020 	ldrb.w	r3, [r3, #32]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d01b      	beq.n	80023a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800237e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800238e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6859      	ldr	r1, [r3, #4]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239a:	3b01      	subs	r3, #1
 800239c:	035a      	lsls	r2, r3, #13
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	605a      	str	r2, [r3, #4]
 80023a6:	e007      	b.n	80023b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	051a      	lsls	r2, r3, #20
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6899      	ldr	r1, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023fa:	025a      	lsls	r2, r3, #9
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	430a      	orrs	r2, r1
 8002402:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002412:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6899      	ldr	r1, [r3, #8]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	029a      	lsls	r2, r3, #10
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	609a      	str	r2, [r3, #8]
}
 8002428:	bf00      	nop
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	40012300 	.word	0x40012300
 8002438:	0f000001 	.word	0x0f000001

0800243c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800244c:	4b0c      	ldr	r3, [pc, #48]	; (8002480 <__NVIC_SetPriorityGrouping+0x44>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002458:	4013      	ands	r3, r2
 800245a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002464:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800246c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800246e:	4a04      	ldr	r2, [pc, #16]	; (8002480 <__NVIC_SetPriorityGrouping+0x44>)
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	60d3      	str	r3, [r2, #12]
}
 8002474:	bf00      	nop
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002488:	4b04      	ldr	r3, [pc, #16]	; (800249c <__NVIC_GetPriorityGrouping+0x18>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	0a1b      	lsrs	r3, r3, #8
 800248e:	f003 0307 	and.w	r3, r3, #7
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	db0b      	blt.n	80024ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024b2:	79fb      	ldrb	r3, [r7, #7]
 80024b4:	f003 021f 	and.w	r2, r3, #31
 80024b8:	4907      	ldr	r1, [pc, #28]	; (80024d8 <__NVIC_EnableIRQ+0x38>)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	095b      	lsrs	r3, r3, #5
 80024c0:	2001      	movs	r0, #1
 80024c2:	fa00 f202 	lsl.w	r2, r0, r2
 80024c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000e100 	.word	0xe000e100

080024dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	6039      	str	r1, [r7, #0]
 80024e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	db0a      	blt.n	8002506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	490c      	ldr	r1, [pc, #48]	; (8002528 <__NVIC_SetPriority+0x4c>)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	0112      	lsls	r2, r2, #4
 80024fc:	b2d2      	uxtb	r2, r2
 80024fe:	440b      	add	r3, r1
 8002500:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002504:	e00a      	b.n	800251c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	b2da      	uxtb	r2, r3
 800250a:	4908      	ldr	r1, [pc, #32]	; (800252c <__NVIC_SetPriority+0x50>)
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	3b04      	subs	r3, #4
 8002514:	0112      	lsls	r2, r2, #4
 8002516:	b2d2      	uxtb	r2, r2
 8002518:	440b      	add	r3, r1
 800251a:	761a      	strb	r2, [r3, #24]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000e100 	.word	0xe000e100
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002530:	b480      	push	{r7}
 8002532:	b089      	sub	sp, #36	; 0x24
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f1c3 0307 	rsb	r3, r3, #7
 800254a:	2b04      	cmp	r3, #4
 800254c:	bf28      	it	cs
 800254e:	2304      	movcs	r3, #4
 8002550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	3304      	adds	r3, #4
 8002556:	2b06      	cmp	r3, #6
 8002558:	d902      	bls.n	8002560 <NVIC_EncodePriority+0x30>
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	3b03      	subs	r3, #3
 800255e:	e000      	b.n	8002562 <NVIC_EncodePriority+0x32>
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002564:	f04f 32ff 	mov.w	r2, #4294967295
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43da      	mvns	r2, r3
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	401a      	ands	r2, r3
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002578:	f04f 31ff 	mov.w	r1, #4294967295
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	fa01 f303 	lsl.w	r3, r1, r3
 8002582:	43d9      	mvns	r1, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002588:	4313      	orrs	r3, r2
         );
}
 800258a:	4618      	mov	r0, r3
 800258c:	3724      	adds	r7, #36	; 0x24
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
	...

08002598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025a8:	d301      	bcc.n	80025ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025aa:	2301      	movs	r3, #1
 80025ac:	e00f      	b.n	80025ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ae:	4a0a      	ldr	r2, [pc, #40]	; (80025d8 <SysTick_Config+0x40>)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b6:	210f      	movs	r1, #15
 80025b8:	f04f 30ff 	mov.w	r0, #4294967295
 80025bc:	f7ff ff8e 	bl	80024dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025c0:	4b05      	ldr	r3, [pc, #20]	; (80025d8 <SysTick_Config+0x40>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c6:	4b04      	ldr	r3, [pc, #16]	; (80025d8 <SysTick_Config+0x40>)
 80025c8:	2207      	movs	r2, #7
 80025ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	e000e010 	.word	0xe000e010

080025dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff ff29 	bl	800243c <__NVIC_SetPriorityGrouping>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	4603      	mov	r3, r0
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
 80025fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002604:	f7ff ff3e 	bl	8002484 <__NVIC_GetPriorityGrouping>
 8002608:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	68b9      	ldr	r1, [r7, #8]
 800260e:	6978      	ldr	r0, [r7, #20]
 8002610:	f7ff ff8e 	bl	8002530 <NVIC_EncodePriority>
 8002614:	4602      	mov	r2, r0
 8002616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800261a:	4611      	mov	r1, r2
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ff5d 	bl	80024dc <__NVIC_SetPriority>
}
 8002622:	bf00      	nop
 8002624:	3718      	adds	r7, #24
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	4603      	mov	r3, r0
 8002632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff ff31 	bl	80024a0 <__NVIC_EnableIRQ>
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f7ff ffa2 	bl	8002598 <SysTick_Config>
 8002654:	4603      	mov	r3, r0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800265e:	b480      	push	{r7}
 8002660:	b083      	sub	sp, #12
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d004      	beq.n	800267c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2280      	movs	r2, #128	; 0x80
 8002676:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e00c      	b.n	8002696 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2205      	movs	r2, #5
 8002680:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f022 0201 	bic.w	r2, r2, #1
 8002692:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
	...

080026a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b089      	sub	sp, #36	; 0x24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026b2:	2300      	movs	r3, #0
 80026b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	61fb      	str	r3, [r7, #28]
 80026be:	e159      	b.n	8002974 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026c0:	2201      	movs	r2, #1
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	4013      	ands	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	429a      	cmp	r2, r3
 80026da:	f040 8148 	bne.w	800296e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d00b      	beq.n	80026fe <HAL_GPIO_Init+0x5a>
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d007      	beq.n	80026fe <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026f2:	2b11      	cmp	r3, #17
 80026f4:	d003      	beq.n	80026fe <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b12      	cmp	r3, #18
 80026fc:	d130      	bne.n	8002760 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	2203      	movs	r2, #3
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43db      	mvns	r3, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4013      	ands	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4313      	orrs	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002734:	2201      	movs	r2, #1
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	4013      	ands	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	091b      	lsrs	r3, r3, #4
 800274a:	f003 0201 	and.w	r2, r3, #1
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4313      	orrs	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	2203      	movs	r2, #3
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4313      	orrs	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	2b02      	cmp	r3, #2
 8002796:	d003      	beq.n	80027a0 <HAL_GPIO_Init+0xfc>
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	2b12      	cmp	r3, #18
 800279e:	d123      	bne.n	80027e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	08da      	lsrs	r2, r3, #3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3208      	adds	r2, #8
 80027a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	f003 0307 	and.w	r3, r3, #7
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	220f      	movs	r2, #15
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	43db      	mvns	r3, r3
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	4013      	ands	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	691a      	ldr	r2, [r3, #16]
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	08da      	lsrs	r2, r3, #3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	3208      	adds	r2, #8
 80027e2:	69b9      	ldr	r1, [r7, #24]
 80027e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	2203      	movs	r2, #3
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4013      	ands	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f003 0203 	and.w	r2, r3, #3
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	4313      	orrs	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002824:	2b00      	cmp	r3, #0
 8002826:	f000 80a2 	beq.w	800296e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	4b56      	ldr	r3, [pc, #344]	; (8002988 <HAL_GPIO_Init+0x2e4>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002832:	4a55      	ldr	r2, [pc, #340]	; (8002988 <HAL_GPIO_Init+0x2e4>)
 8002834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002838:	6453      	str	r3, [r2, #68]	; 0x44
 800283a:	4b53      	ldr	r3, [pc, #332]	; (8002988 <HAL_GPIO_Init+0x2e4>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002846:	4a51      	ldr	r2, [pc, #324]	; (800298c <HAL_GPIO_Init+0x2e8>)
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	089b      	lsrs	r3, r3, #2
 800284c:	3302      	adds	r3, #2
 800284e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002852:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f003 0303 	and.w	r3, r3, #3
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	220f      	movs	r2, #15
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	43db      	mvns	r3, r3
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	4013      	ands	r3, r2
 8002868:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a48      	ldr	r2, [pc, #288]	; (8002990 <HAL_GPIO_Init+0x2ec>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d019      	beq.n	80028a6 <HAL_GPIO_Init+0x202>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a47      	ldr	r2, [pc, #284]	; (8002994 <HAL_GPIO_Init+0x2f0>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d013      	beq.n	80028a2 <HAL_GPIO_Init+0x1fe>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a46      	ldr	r2, [pc, #280]	; (8002998 <HAL_GPIO_Init+0x2f4>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d00d      	beq.n	800289e <HAL_GPIO_Init+0x1fa>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a45      	ldr	r2, [pc, #276]	; (800299c <HAL_GPIO_Init+0x2f8>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d007      	beq.n	800289a <HAL_GPIO_Init+0x1f6>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a44      	ldr	r2, [pc, #272]	; (80029a0 <HAL_GPIO_Init+0x2fc>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d101      	bne.n	8002896 <HAL_GPIO_Init+0x1f2>
 8002892:	2304      	movs	r3, #4
 8002894:	e008      	b.n	80028a8 <HAL_GPIO_Init+0x204>
 8002896:	2307      	movs	r3, #7
 8002898:	e006      	b.n	80028a8 <HAL_GPIO_Init+0x204>
 800289a:	2303      	movs	r3, #3
 800289c:	e004      	b.n	80028a8 <HAL_GPIO_Init+0x204>
 800289e:	2302      	movs	r3, #2
 80028a0:	e002      	b.n	80028a8 <HAL_GPIO_Init+0x204>
 80028a2:	2301      	movs	r3, #1
 80028a4:	e000      	b.n	80028a8 <HAL_GPIO_Init+0x204>
 80028a6:	2300      	movs	r3, #0
 80028a8:	69fa      	ldr	r2, [r7, #28]
 80028aa:	f002 0203 	and.w	r2, r2, #3
 80028ae:	0092      	lsls	r2, r2, #2
 80028b0:	4093      	lsls	r3, r2
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028b8:	4934      	ldr	r1, [pc, #208]	; (800298c <HAL_GPIO_Init+0x2e8>)
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	3302      	adds	r3, #2
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028c6:	4b37      	ldr	r3, [pc, #220]	; (80029a4 <HAL_GPIO_Init+0x300>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	43db      	mvns	r3, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4013      	ands	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028ea:	4a2e      	ldr	r2, [pc, #184]	; (80029a4 <HAL_GPIO_Init+0x300>)
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80028f0:	4b2c      	ldr	r3, [pc, #176]	; (80029a4 <HAL_GPIO_Init+0x300>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	43db      	mvns	r3, r3
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d003      	beq.n	8002914 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	4313      	orrs	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002914:	4a23      	ldr	r2, [pc, #140]	; (80029a4 <HAL_GPIO_Init+0x300>)
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800291a:	4b22      	ldr	r3, [pc, #136]	; (80029a4 <HAL_GPIO_Init+0x300>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	43db      	mvns	r3, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4013      	ands	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800293e:	4a19      	ldr	r2, [pc, #100]	; (80029a4 <HAL_GPIO_Init+0x300>)
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002944:	4b17      	ldr	r3, [pc, #92]	; (80029a4 <HAL_GPIO_Init+0x300>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d003      	beq.n	8002968 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	4313      	orrs	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002968:	4a0e      	ldr	r2, [pc, #56]	; (80029a4 <HAL_GPIO_Init+0x300>)
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	3301      	adds	r3, #1
 8002972:	61fb      	str	r3, [r7, #28]
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	2b0f      	cmp	r3, #15
 8002978:	f67f aea2 	bls.w	80026c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800297c:	bf00      	nop
 800297e:	3724      	adds	r7, #36	; 0x24
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	40023800 	.word	0x40023800
 800298c:	40013800 	.word	0x40013800
 8002990:	40020000 	.word	0x40020000
 8002994:	40020400 	.word	0x40020400
 8002998:	40020800 	.word	0x40020800
 800299c:	40020c00 	.word	0x40020c00
 80029a0:	40021000 	.word	0x40021000
 80029a4:	40013c00 	.word	0x40013c00

080029a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	691a      	ldr	r2, [r3, #16]
 80029b8:	887b      	ldrh	r3, [r7, #2]
 80029ba:	4013      	ands	r3, r2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d002      	beq.n	80029c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029c0:	2301      	movs	r3, #1
 80029c2:	73fb      	strb	r3, [r7, #15]
 80029c4:	e001      	b.n	80029ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029c6:	2300      	movs	r3, #0
 80029c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3714      	adds	r7, #20
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	807b      	strh	r3, [r7, #2]
 80029e4:	4613      	mov	r3, r2
 80029e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029e8:	787b      	ldrb	r3, [r7, #1]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ee:	887a      	ldrh	r2, [r7, #2]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029f4:	e003      	b.n	80029fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029f6:	887b      	ldrh	r3, [r7, #2]
 80029f8:	041a      	lsls	r2, r3, #16
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	619a      	str	r2, [r3, #24]
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr

08002a0a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	b083      	sub	sp, #12
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
 8002a12:	460b      	mov	r3, r1
 8002a14:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	695a      	ldr	r2, [r3, #20]
 8002a1a:	887b      	ldrh	r3, [r7, #2]
 8002a1c:	401a      	ands	r2, r3
 8002a1e:	887b      	ldrh	r3, [r7, #2]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d104      	bne.n	8002a2e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a24:	887b      	ldrh	r3, [r7, #2]
 8002a26:	041a      	lsls	r2, r3, #16
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002a2c:	e002      	b.n	8002a34 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002a2e:	887a      	ldrh	r2, [r7, #2]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	619a      	str	r2, [r3, #24]
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e25b      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d075      	beq.n	8002b4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a5e:	4ba3      	ldr	r3, [pc, #652]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 030c 	and.w	r3, r3, #12
 8002a66:	2b04      	cmp	r3, #4
 8002a68:	d00c      	beq.n	8002a84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a6a:	4ba0      	ldr	r3, [pc, #640]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d112      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a76:	4b9d      	ldr	r3, [pc, #628]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a82:	d10b      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a84:	4b99      	ldr	r3, [pc, #612]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d05b      	beq.n	8002b48 <HAL_RCC_OscConfig+0x108>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d157      	bne.n	8002b48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e236      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aa4:	d106      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x74>
 8002aa6:	4b91      	ldr	r3, [pc, #580]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a90      	ldr	r2, [pc, #576]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	e01d      	b.n	8002af0 <HAL_RCC_OscConfig+0xb0>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002abc:	d10c      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x98>
 8002abe:	4b8b      	ldr	r3, [pc, #556]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a8a      	ldr	r2, [pc, #552]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ac4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	4b88      	ldr	r3, [pc, #544]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a87      	ldr	r2, [pc, #540]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	e00b      	b.n	8002af0 <HAL_RCC_OscConfig+0xb0>
 8002ad8:	4b84      	ldr	r3, [pc, #528]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a83      	ldr	r2, [pc, #524]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ade:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ae2:	6013      	str	r3, [r2, #0]
 8002ae4:	4b81      	ldr	r3, [pc, #516]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a80      	ldr	r2, [pc, #512]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002aea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d013      	beq.n	8002b20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af8:	f7ff f8d8 	bl	8001cac <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b00:	f7ff f8d4 	bl	8001cac <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	; 0x64
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e1fb      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b12:	4b76      	ldr	r3, [pc, #472]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCC_OscConfig+0xc0>
 8002b1e:	e014      	b.n	8002b4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b20:	f7ff f8c4 	bl	8001cac <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b28:	f7ff f8c0 	bl	8001cac <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b64      	cmp	r3, #100	; 0x64
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e1e7      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b3a:	4b6c      	ldr	r3, [pc, #432]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f0      	bne.n	8002b28 <HAL_RCC_OscConfig+0xe8>
 8002b46:	e000      	b.n	8002b4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d063      	beq.n	8002c1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b56:	4b65      	ldr	r3, [pc, #404]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00b      	beq.n	8002b7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b62:	4b62      	ldr	r3, [pc, #392]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b6a:	2b08      	cmp	r3, #8
 8002b6c:	d11c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b6e:	4b5f      	ldr	r3, [pc, #380]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d116      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b7a:	4b5c      	ldr	r3, [pc, #368]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d005      	beq.n	8002b92 <HAL_RCC_OscConfig+0x152>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d001      	beq.n	8002b92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e1bb      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b92:	4b56      	ldr	r3, [pc, #344]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4952      	ldr	r1, [pc, #328]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ba6:	e03a      	b.n	8002c1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d020      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bb0:	4b4f      	ldr	r3, [pc, #316]	; (8002cf0 <HAL_RCC_OscConfig+0x2b0>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb6:	f7ff f879 	bl	8001cac <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bbe:	f7ff f875 	bl	8001cac <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e19c      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd0:	4b46      	ldr	r3, [pc, #280]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bdc:	4b43      	ldr	r3, [pc, #268]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	4940      	ldr	r1, [pc, #256]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	600b      	str	r3, [r1, #0]
 8002bf0:	e015      	b.n	8002c1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bf2:	4b3f      	ldr	r3, [pc, #252]	; (8002cf0 <HAL_RCC_OscConfig+0x2b0>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7ff f858 	bl	8001cac <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c00:	f7ff f854 	bl	8001cac <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e17b      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c12:	4b36      	ldr	r3, [pc, #216]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d030      	beq.n	8002c8c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d016      	beq.n	8002c60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c32:	4b30      	ldr	r3, [pc, #192]	; (8002cf4 <HAL_RCC_OscConfig+0x2b4>)
 8002c34:	2201      	movs	r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c38:	f7ff f838 	bl	8001cac <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c40:	f7ff f834 	bl	8001cac <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e15b      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c52:	4b26      	ldr	r3, [pc, #152]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002c54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x200>
 8002c5e:	e015      	b.n	8002c8c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c60:	4b24      	ldr	r3, [pc, #144]	; (8002cf4 <HAL_RCC_OscConfig+0x2b4>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c66:	f7ff f821 	bl	8001cac <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c6c:	e008      	b.n	8002c80 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c6e:	f7ff f81d 	bl	8001cac <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d901      	bls.n	8002c80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e144      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c80:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002c82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1f0      	bne.n	8002c6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80a0 	beq.w	8002dda <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9e:	4b13      	ldr	r3, [pc, #76]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10f      	bne.n	8002cca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	4a0e      	ldr	r2, [pc, #56]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cba:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <HAL_RCC_OscConfig+0x2ac>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc2:	60bb      	str	r3, [r7, #8]
 8002cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <HAL_RCC_OscConfig+0x2b8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d121      	bne.n	8002d1a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <HAL_RCC_OscConfig+0x2b8>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a07      	ldr	r2, [pc, #28]	; (8002cf8 <HAL_RCC_OscConfig+0x2b8>)
 8002cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ce2:	f7fe ffe3 	bl	8001cac <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce8:	e011      	b.n	8002d0e <HAL_RCC_OscConfig+0x2ce>
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	42470000 	.word	0x42470000
 8002cf4:	42470e80 	.word	0x42470e80
 8002cf8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cfc:	f7fe ffd6 	bl	8001cac <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e0fd      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d0e:	4b81      	ldr	r3, [pc, #516]	; (8002f14 <HAL_RCC_OscConfig+0x4d4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f0      	beq.n	8002cfc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d106      	bne.n	8002d30 <HAL_RCC_OscConfig+0x2f0>
 8002d22:	4b7d      	ldr	r3, [pc, #500]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d26:	4a7c      	ldr	r2, [pc, #496]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d28:	f043 0301 	orr.w	r3, r3, #1
 8002d2c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d2e:	e01c      	b.n	8002d6a <HAL_RCC_OscConfig+0x32a>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	2b05      	cmp	r3, #5
 8002d36:	d10c      	bne.n	8002d52 <HAL_RCC_OscConfig+0x312>
 8002d38:	4b77      	ldr	r3, [pc, #476]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d3c:	4a76      	ldr	r2, [pc, #472]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d3e:	f043 0304 	orr.w	r3, r3, #4
 8002d42:	6713      	str	r3, [r2, #112]	; 0x70
 8002d44:	4b74      	ldr	r3, [pc, #464]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d48:	4a73      	ldr	r2, [pc, #460]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d50:	e00b      	b.n	8002d6a <HAL_RCC_OscConfig+0x32a>
 8002d52:	4b71      	ldr	r3, [pc, #452]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d56:	4a70      	ldr	r2, [pc, #448]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d5e:	4b6e      	ldr	r3, [pc, #440]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d62:	4a6d      	ldr	r2, [pc, #436]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d64:	f023 0304 	bic.w	r3, r3, #4
 8002d68:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d015      	beq.n	8002d9e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d72:	f7fe ff9b 	bl	8001cac <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d78:	e00a      	b.n	8002d90 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d7a:	f7fe ff97 	bl	8001cac <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d901      	bls.n	8002d90 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e0bc      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d90:	4b61      	ldr	r3, [pc, #388]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d94:	f003 0302 	and.w	r3, r3, #2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d0ee      	beq.n	8002d7a <HAL_RCC_OscConfig+0x33a>
 8002d9c:	e014      	b.n	8002dc8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d9e:	f7fe ff85 	bl	8001cac <HAL_GetTick>
 8002da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da4:	e00a      	b.n	8002dbc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002da6:	f7fe ff81 	bl	8001cac <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e0a6      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dbc:	4b56      	ldr	r3, [pc, #344]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1ee      	bne.n	8002da6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dc8:	7dfb      	ldrb	r3, [r7, #23]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d105      	bne.n	8002dda <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dce:	4b52      	ldr	r3, [pc, #328]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	4a51      	ldr	r2, [pc, #324]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002dd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dd8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f000 8092 	beq.w	8002f08 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002de4:	4b4c      	ldr	r3, [pc, #304]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 030c 	and.w	r3, r3, #12
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	d05c      	beq.n	8002eaa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d141      	bne.n	8002e7c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002df8:	4b48      	ldr	r3, [pc, #288]	; (8002f1c <HAL_RCC_OscConfig+0x4dc>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dfe:	f7fe ff55 	bl	8001cac <HAL_GetTick>
 8002e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e06:	f7fe ff51 	bl	8001cac <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e078      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e18:	4b3f      	ldr	r3, [pc, #252]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1f0      	bne.n	8002e06 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	69da      	ldr	r2, [r3, #28]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e32:	019b      	lsls	r3, r3, #6
 8002e34:	431a      	orrs	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e3a:	085b      	lsrs	r3, r3, #1
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	041b      	lsls	r3, r3, #16
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e46:	061b      	lsls	r3, r3, #24
 8002e48:	4933      	ldr	r1, [pc, #204]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e4e:	4b33      	ldr	r3, [pc, #204]	; (8002f1c <HAL_RCC_OscConfig+0x4dc>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e54:	f7fe ff2a 	bl	8001cac <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7fe ff26 	bl	8001cac <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e04d      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e6e:	4b2a      	ldr	r3, [pc, #168]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d0f0      	beq.n	8002e5c <HAL_RCC_OscConfig+0x41c>
 8002e7a:	e045      	b.n	8002f08 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e7c:	4b27      	ldr	r3, [pc, #156]	; (8002f1c <HAL_RCC_OscConfig+0x4dc>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e82:	f7fe ff13 	bl	8001cac <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e8a:	f7fe ff0f 	bl	8001cac <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e036      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9c:	4b1e      	ldr	r3, [pc, #120]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1f0      	bne.n	8002e8a <HAL_RCC_OscConfig+0x44a>
 8002ea8:	e02e      	b.n	8002f08 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e029      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002eb6:	4b18      	ldr	r3, [pc, #96]	; (8002f18 <HAL_RCC_OscConfig+0x4d8>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d11c      	bne.n	8002f04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d115      	bne.n	8002f04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ede:	4013      	ands	r3, r2
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d10d      	bne.n	8002f04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d106      	bne.n	8002f04 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d001      	beq.n	8002f08 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e000      	b.n	8002f0a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3718      	adds	r7, #24
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	40007000 	.word	0x40007000
 8002f18:	40023800 	.word	0x40023800
 8002f1c:	42470060 	.word	0x42470060

08002f20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e0cc      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f34:	4b68      	ldr	r3, [pc, #416]	; (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 030f 	and.w	r3, r3, #15
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d90c      	bls.n	8002f5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f42:	4b65      	ldr	r3, [pc, #404]	; (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f4a:	4b63      	ldr	r3, [pc, #396]	; (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d001      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0b8      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d020      	beq.n	8002faa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0304 	and.w	r3, r3, #4
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f74:	4b59      	ldr	r3, [pc, #356]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	4a58      	ldr	r2, [pc, #352]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0308 	and.w	r3, r3, #8
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f8c:	4b53      	ldr	r3, [pc, #332]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	4a52      	ldr	r2, [pc, #328]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f98:	4b50      	ldr	r3, [pc, #320]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	494d      	ldr	r1, [pc, #308]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d044      	beq.n	8003040 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d107      	bne.n	8002fce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fbe:	4b47      	ldr	r3, [pc, #284]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d119      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e07f      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d003      	beq.n	8002fde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fda:	2b03      	cmp	r3, #3
 8002fdc:	d107      	bne.n	8002fee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fde:	4b3f      	ldr	r3, [pc, #252]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d109      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e06f      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fee:	4b3b      	ldr	r3, [pc, #236]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e067      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ffe:	4b37      	ldr	r3, [pc, #220]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f023 0203 	bic.w	r2, r3, #3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	4934      	ldr	r1, [pc, #208]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	4313      	orrs	r3, r2
 800300e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003010:	f7fe fe4c 	bl	8001cac <HAL_GetTick>
 8003014:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003016:	e00a      	b.n	800302e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003018:	f7fe fe48 	bl	8001cac <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	f241 3288 	movw	r2, #5000	; 0x1388
 8003026:	4293      	cmp	r3, r2
 8003028:	d901      	bls.n	800302e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800302a:	2303      	movs	r3, #3
 800302c:	e04f      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302e:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 020c 	and.w	r2, r3, #12
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	429a      	cmp	r2, r3
 800303e:	d1eb      	bne.n	8003018 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003040:	4b25      	ldr	r3, [pc, #148]	; (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 030f 	and.w	r3, r3, #15
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	429a      	cmp	r2, r3
 800304c:	d20c      	bcs.n	8003068 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800304e:	4b22      	ldr	r3, [pc, #136]	; (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003056:	4b20      	ldr	r3, [pc, #128]	; (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	429a      	cmp	r2, r3
 8003062:	d001      	beq.n	8003068 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e032      	b.n	80030ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	d008      	beq.n	8003086 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003074:	4b19      	ldr	r3, [pc, #100]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	4916      	ldr	r1, [pc, #88]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	4313      	orrs	r3, r2
 8003084:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d009      	beq.n	80030a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003092:	4b12      	ldr	r3, [pc, #72]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	490e      	ldr	r1, [pc, #56]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030a6:	f000 f821 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 80030aa:	4601      	mov	r1, r0
 80030ac:	4b0b      	ldr	r3, [pc, #44]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	091b      	lsrs	r3, r3, #4
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	4a0a      	ldr	r2, [pc, #40]	; (80030e0 <HAL_RCC_ClockConfig+0x1c0>)
 80030b8:	5cd3      	ldrb	r3, [r2, r3]
 80030ba:	fa21 f303 	lsr.w	r3, r1, r3
 80030be:	4a09      	ldr	r2, [pc, #36]	; (80030e4 <HAL_RCC_ClockConfig+0x1c4>)
 80030c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030c2:	4b09      	ldr	r3, [pc, #36]	; (80030e8 <HAL_RCC_ClockConfig+0x1c8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fe fdac 	bl	8001c24 <HAL_InitTick>

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40023c00 	.word	0x40023c00
 80030dc:	40023800 	.word	0x40023800
 80030e0:	08006f2c 	.word	0x08006f2c
 80030e4:	20000000 	.word	0x20000000
 80030e8:	20000004 	.word	0x20000004

080030ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80030f2:	2300      	movs	r3, #0
 80030f4:	607b      	str	r3, [r7, #4]
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	2300      	movs	r3, #0
 80030fc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003102:	4b63      	ldr	r3, [pc, #396]	; (8003290 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 030c 	and.w	r3, r3, #12
 800310a:	2b04      	cmp	r3, #4
 800310c:	d007      	beq.n	800311e <HAL_RCC_GetSysClockFreq+0x32>
 800310e:	2b08      	cmp	r3, #8
 8003110:	d008      	beq.n	8003124 <HAL_RCC_GetSysClockFreq+0x38>
 8003112:	2b00      	cmp	r3, #0
 8003114:	f040 80b4 	bne.w	8003280 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003118:	4b5e      	ldr	r3, [pc, #376]	; (8003294 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800311a:	60bb      	str	r3, [r7, #8]
       break;
 800311c:	e0b3      	b.n	8003286 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800311e:	4b5e      	ldr	r3, [pc, #376]	; (8003298 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003120:	60bb      	str	r3, [r7, #8]
      break;
 8003122:	e0b0      	b.n	8003286 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003124:	4b5a      	ldr	r3, [pc, #360]	; (8003290 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800312c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800312e:	4b58      	ldr	r3, [pc, #352]	; (8003290 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d04a      	beq.n	80031d0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800313a:	4b55      	ldr	r3, [pc, #340]	; (8003290 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	099b      	lsrs	r3, r3, #6
 8003140:	f04f 0400 	mov.w	r4, #0
 8003144:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003148:	f04f 0200 	mov.w	r2, #0
 800314c:	ea03 0501 	and.w	r5, r3, r1
 8003150:	ea04 0602 	and.w	r6, r4, r2
 8003154:	4629      	mov	r1, r5
 8003156:	4632      	mov	r2, r6
 8003158:	f04f 0300 	mov.w	r3, #0
 800315c:	f04f 0400 	mov.w	r4, #0
 8003160:	0154      	lsls	r4, r2, #5
 8003162:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003166:	014b      	lsls	r3, r1, #5
 8003168:	4619      	mov	r1, r3
 800316a:	4622      	mov	r2, r4
 800316c:	1b49      	subs	r1, r1, r5
 800316e:	eb62 0206 	sbc.w	r2, r2, r6
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	f04f 0400 	mov.w	r4, #0
 800317a:	0194      	lsls	r4, r2, #6
 800317c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003180:	018b      	lsls	r3, r1, #6
 8003182:	1a5b      	subs	r3, r3, r1
 8003184:	eb64 0402 	sbc.w	r4, r4, r2
 8003188:	f04f 0100 	mov.w	r1, #0
 800318c:	f04f 0200 	mov.w	r2, #0
 8003190:	00e2      	lsls	r2, r4, #3
 8003192:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003196:	00d9      	lsls	r1, r3, #3
 8003198:	460b      	mov	r3, r1
 800319a:	4614      	mov	r4, r2
 800319c:	195b      	adds	r3, r3, r5
 800319e:	eb44 0406 	adc.w	r4, r4, r6
 80031a2:	f04f 0100 	mov.w	r1, #0
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	0262      	lsls	r2, r4, #9
 80031ac:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80031b0:	0259      	lsls	r1, r3, #9
 80031b2:	460b      	mov	r3, r1
 80031b4:	4614      	mov	r4, r2
 80031b6:	4618      	mov	r0, r3
 80031b8:	4621      	mov	r1, r4
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	f04f 0400 	mov.w	r4, #0
 80031c0:	461a      	mov	r2, r3
 80031c2:	4623      	mov	r3, r4
 80031c4:	f7fd fd48 	bl	8000c58 <__aeabi_uldivmod>
 80031c8:	4603      	mov	r3, r0
 80031ca:	460c      	mov	r4, r1
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	e049      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031d0:	4b2f      	ldr	r3, [pc, #188]	; (8003290 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	099b      	lsrs	r3, r3, #6
 80031d6:	f04f 0400 	mov.w	r4, #0
 80031da:	f240 11ff 	movw	r1, #511	; 0x1ff
 80031de:	f04f 0200 	mov.w	r2, #0
 80031e2:	ea03 0501 	and.w	r5, r3, r1
 80031e6:	ea04 0602 	and.w	r6, r4, r2
 80031ea:	4629      	mov	r1, r5
 80031ec:	4632      	mov	r2, r6
 80031ee:	f04f 0300 	mov.w	r3, #0
 80031f2:	f04f 0400 	mov.w	r4, #0
 80031f6:	0154      	lsls	r4, r2, #5
 80031f8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80031fc:	014b      	lsls	r3, r1, #5
 80031fe:	4619      	mov	r1, r3
 8003200:	4622      	mov	r2, r4
 8003202:	1b49      	subs	r1, r1, r5
 8003204:	eb62 0206 	sbc.w	r2, r2, r6
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	f04f 0400 	mov.w	r4, #0
 8003210:	0194      	lsls	r4, r2, #6
 8003212:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003216:	018b      	lsls	r3, r1, #6
 8003218:	1a5b      	subs	r3, r3, r1
 800321a:	eb64 0402 	sbc.w	r4, r4, r2
 800321e:	f04f 0100 	mov.w	r1, #0
 8003222:	f04f 0200 	mov.w	r2, #0
 8003226:	00e2      	lsls	r2, r4, #3
 8003228:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800322c:	00d9      	lsls	r1, r3, #3
 800322e:	460b      	mov	r3, r1
 8003230:	4614      	mov	r4, r2
 8003232:	195b      	adds	r3, r3, r5
 8003234:	eb44 0406 	adc.w	r4, r4, r6
 8003238:	f04f 0100 	mov.w	r1, #0
 800323c:	f04f 0200 	mov.w	r2, #0
 8003240:	02a2      	lsls	r2, r4, #10
 8003242:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003246:	0299      	lsls	r1, r3, #10
 8003248:	460b      	mov	r3, r1
 800324a:	4614      	mov	r4, r2
 800324c:	4618      	mov	r0, r3
 800324e:	4621      	mov	r1, r4
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f04f 0400 	mov.w	r4, #0
 8003256:	461a      	mov	r2, r3
 8003258:	4623      	mov	r3, r4
 800325a:	f7fd fcfd 	bl	8000c58 <__aeabi_uldivmod>
 800325e:	4603      	mov	r3, r0
 8003260:	460c      	mov	r4, r1
 8003262:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003264:	4b0a      	ldr	r3, [pc, #40]	; (8003290 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	0c1b      	lsrs	r3, r3, #16
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	3301      	adds	r3, #1
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	fbb2 f3f3 	udiv	r3, r2, r3
 800327c:	60bb      	str	r3, [r7, #8]
      break;
 800327e:	e002      	b.n	8003286 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003280:	4b04      	ldr	r3, [pc, #16]	; (8003294 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003282:	60bb      	str	r3, [r7, #8]
      break;
 8003284:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003286:	68bb      	ldr	r3, [r7, #8]
}
 8003288:	4618      	mov	r0, r3
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003290:	40023800 	.word	0x40023800
 8003294:	00f42400 	.word	0x00f42400
 8003298:	007a1200 	.word	0x007a1200

0800329c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80032a2:	681b      	ldr	r3, [r3, #0]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	20000000 	.word	0x20000000

080032b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80032b8:	f7ff fff0 	bl	800329c <HAL_RCC_GetHCLKFreq>
 80032bc:	4601      	mov	r1, r0
 80032be:	4b05      	ldr	r3, [pc, #20]	; (80032d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	0a9b      	lsrs	r3, r3, #10
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	4a03      	ldr	r2, [pc, #12]	; (80032d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032ca:	5cd3      	ldrb	r3, [r2, r3]
 80032cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40023800 	.word	0x40023800
 80032d8:	08006f3c 	.word	0x08006f3c

080032dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032e0:	f7ff ffdc 	bl	800329c <HAL_RCC_GetHCLKFreq>
 80032e4:	4601      	mov	r1, r0
 80032e6:	4b05      	ldr	r3, [pc, #20]	; (80032fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	0b5b      	lsrs	r3, r3, #13
 80032ec:	f003 0307 	and.w	r3, r3, #7
 80032f0:	4a03      	ldr	r2, [pc, #12]	; (8003300 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032f2:	5cd3      	ldrb	r3, [r2, r3]
 80032f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	40023800 	.word	0x40023800
 8003300:	08006f3c 	.word	0x08006f3c

08003304 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e01d      	b.n	8003352 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d106      	bne.n	8003330 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f7fe fa8c 	bl	8001848 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2202      	movs	r2, #2
 8003334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3304      	adds	r3, #4
 8003340:	4619      	mov	r1, r3
 8003342:	4610      	mov	r0, r2
 8003344:	f000 fb28 	bl	8003998 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b082      	sub	sp, #8
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e01d      	b.n	80033a8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	d106      	bne.n	8003386 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f815 	bl	80033b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2202      	movs	r2, #2
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3304      	adds	r3, #4
 8003396:	4619      	mov	r1, r3
 8003398:	4610      	mov	r0, r2
 800339a:	f000 fafd 	bl	8003998 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2201      	movs	r2, #1
 80033d4:	6839      	ldr	r1, [r7, #0]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f000 fd84 	bl	8003ee4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a10      	ldr	r2, [pc, #64]	; (8003424 <HAL_TIM_PWM_Start+0x60>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d107      	bne.n	80033f6 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2b06      	cmp	r3, #6
 8003406:	d007      	beq.n	8003418 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0201 	orr.w	r2, r2, #1
 8003416:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	40010000 	.word	0x40010000

08003428 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b02      	cmp	r3, #2
 800343c:	d122      	bne.n	8003484 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b02      	cmp	r3, #2
 800344a:	d11b      	bne.n	8003484 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f06f 0202 	mvn.w	r2, #2
 8003454:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2201      	movs	r2, #1
 800345a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	f003 0303 	and.w	r3, r3, #3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 fa75 	bl	800395a <HAL_TIM_IC_CaptureCallback>
 8003470:	e005      	b.n	800347e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 fa67 	bl	8003946 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 fa78 	bl	800396e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f003 0304 	and.w	r3, r3, #4
 800348e:	2b04      	cmp	r3, #4
 8003490:	d122      	bne.n	80034d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	2b04      	cmp	r3, #4
 800349e:	d11b      	bne.n	80034d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f06f 0204 	mvn.w	r2, #4
 80034a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2202      	movs	r2, #2
 80034ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d003      	beq.n	80034c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 fa4b 	bl	800395a <HAL_TIM_IC_CaptureCallback>
 80034c4:	e005      	b.n	80034d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 fa3d 	bl	8003946 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f000 fa4e 	bl	800396e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d122      	bne.n	800352c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f003 0308 	and.w	r3, r3, #8
 80034f0:	2b08      	cmp	r3, #8
 80034f2:	d11b      	bne.n	800352c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f06f 0208 	mvn.w	r2, #8
 80034fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2204      	movs	r2, #4
 8003502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d003      	beq.n	800351a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 fa21 	bl	800395a <HAL_TIM_IC_CaptureCallback>
 8003518:	e005      	b.n	8003526 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 fa13 	bl	8003946 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f000 fa24 	bl	800396e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	f003 0310 	and.w	r3, r3, #16
 8003536:	2b10      	cmp	r3, #16
 8003538:	d122      	bne.n	8003580 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	f003 0310 	and.w	r3, r3, #16
 8003544:	2b10      	cmp	r3, #16
 8003546:	d11b      	bne.n	8003580 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f06f 0210 	mvn.w	r2, #16
 8003550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2208      	movs	r2, #8
 8003556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f9f7 	bl	800395a <HAL_TIM_IC_CaptureCallback>
 800356c:	e005      	b.n	800357a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f9e9 	bl	8003946 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f9fa 	bl	800396e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b01      	cmp	r3, #1
 800358c:	d10e      	bne.n	80035ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b01      	cmp	r3, #1
 800359a:	d107      	bne.n	80035ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f06f 0201 	mvn.w	r2, #1
 80035a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f9c3 	bl	8003932 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b6:	2b80      	cmp	r3, #128	; 0x80
 80035b8:	d10e      	bne.n	80035d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035c4:	2b80      	cmp	r3, #128	; 0x80
 80035c6:	d107      	bne.n	80035d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 fd24 	bl	8004020 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035e2:	2b40      	cmp	r3, #64	; 0x40
 80035e4:	d10e      	bne.n	8003604 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f0:	2b40      	cmp	r3, #64	; 0x40
 80035f2:	d107      	bne.n	8003604 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 f9bf 	bl	8003982 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	f003 0320 	and.w	r3, r3, #32
 800360e:	2b20      	cmp	r3, #32
 8003610:	d10e      	bne.n	8003630 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	f003 0320 	and.w	r3, r3, #32
 800361c:	2b20      	cmp	r3, #32
 800361e:	d107      	bne.n	8003630 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f06f 0220 	mvn.w	r2, #32
 8003628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 fcee 	bl	800400c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003630:	bf00      	nop
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800364a:	2b01      	cmp	r3, #1
 800364c:	d101      	bne.n	8003652 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800364e:	2302      	movs	r3, #2
 8003650:	e0b4      	b.n	80037bc <HAL_TIM_PWM_ConfigChannel+0x184>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2202      	movs	r2, #2
 800365e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b0c      	cmp	r3, #12
 8003666:	f200 809f 	bhi.w	80037a8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800366a:	a201      	add	r2, pc, #4	; (adr r2, 8003670 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800366c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003670:	080036a5 	.word	0x080036a5
 8003674:	080037a9 	.word	0x080037a9
 8003678:	080037a9 	.word	0x080037a9
 800367c:	080037a9 	.word	0x080037a9
 8003680:	080036e5 	.word	0x080036e5
 8003684:	080037a9 	.word	0x080037a9
 8003688:	080037a9 	.word	0x080037a9
 800368c:	080037a9 	.word	0x080037a9
 8003690:	08003727 	.word	0x08003727
 8003694:	080037a9 	.word	0x080037a9
 8003698:	080037a9 	.word	0x080037a9
 800369c:	080037a9 	.word	0x080037a9
 80036a0:	08003767 	.word	0x08003767
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68b9      	ldr	r1, [r7, #8]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 f9f4 	bl	8003a98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	699a      	ldr	r2, [r3, #24]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0208 	orr.w	r2, r2, #8
 80036be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0204 	bic.w	r2, r2, #4
 80036ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6999      	ldr	r1, [r3, #24]
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	691a      	ldr	r2, [r3, #16]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	619a      	str	r2, [r3, #24]
      break;
 80036e2:	e062      	b.n	80037aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fa3a 	bl	8003b64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699a      	ldr	r2, [r3, #24]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699a      	ldr	r2, [r3, #24]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800370e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6999      	ldr	r1, [r3, #24]
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	021a      	lsls	r2, r3, #8
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	619a      	str	r2, [r3, #24]
      break;
 8003724:	e041      	b.n	80037aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68b9      	ldr	r1, [r7, #8]
 800372c:	4618      	mov	r0, r3
 800372e:	f000 fa85 	bl	8003c3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	69da      	ldr	r2, [r3, #28]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f042 0208 	orr.w	r2, r2, #8
 8003740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	69da      	ldr	r2, [r3, #28]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0204 	bic.w	r2, r2, #4
 8003750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	69d9      	ldr	r1, [r3, #28]
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	691a      	ldr	r2, [r3, #16]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	61da      	str	r2, [r3, #28]
      break;
 8003764:	e021      	b.n	80037aa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68b9      	ldr	r1, [r7, #8]
 800376c:	4618      	mov	r0, r3
 800376e:	f000 facf 	bl	8003d10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	69da      	ldr	r2, [r3, #28]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	69da      	ldr	r2, [r3, #28]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	69d9      	ldr	r1, [r3, #28]
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	021a      	lsls	r2, r3, #8
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	61da      	str	r2, [r3, #28]
      break;
 80037a6:	e000      	b.n	80037aa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80037a8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d101      	bne.n	80037dc <HAL_TIM_ConfigClockSource+0x18>
 80037d8:	2302      	movs	r3, #2
 80037da:	e0a6      	b.n	800392a <HAL_TIM_ConfigClockSource+0x166>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2202      	movs	r2, #2
 80037e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80037fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003802:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68fa      	ldr	r2, [r7, #12]
 800380a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2b40      	cmp	r3, #64	; 0x40
 8003812:	d067      	beq.n	80038e4 <HAL_TIM_ConfigClockSource+0x120>
 8003814:	2b40      	cmp	r3, #64	; 0x40
 8003816:	d80b      	bhi.n	8003830 <HAL_TIM_ConfigClockSource+0x6c>
 8003818:	2b10      	cmp	r3, #16
 800381a:	d073      	beq.n	8003904 <HAL_TIM_ConfigClockSource+0x140>
 800381c:	2b10      	cmp	r3, #16
 800381e:	d802      	bhi.n	8003826 <HAL_TIM_ConfigClockSource+0x62>
 8003820:	2b00      	cmp	r3, #0
 8003822:	d06f      	beq.n	8003904 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003824:	e078      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003826:	2b20      	cmp	r3, #32
 8003828:	d06c      	beq.n	8003904 <HAL_TIM_ConfigClockSource+0x140>
 800382a:	2b30      	cmp	r3, #48	; 0x30
 800382c:	d06a      	beq.n	8003904 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800382e:	e073      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003830:	2b70      	cmp	r3, #112	; 0x70
 8003832:	d00d      	beq.n	8003850 <HAL_TIM_ConfigClockSource+0x8c>
 8003834:	2b70      	cmp	r3, #112	; 0x70
 8003836:	d804      	bhi.n	8003842 <HAL_TIM_ConfigClockSource+0x7e>
 8003838:	2b50      	cmp	r3, #80	; 0x50
 800383a:	d033      	beq.n	80038a4 <HAL_TIM_ConfigClockSource+0xe0>
 800383c:	2b60      	cmp	r3, #96	; 0x60
 800383e:	d041      	beq.n	80038c4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003840:	e06a      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003846:	d066      	beq.n	8003916 <HAL_TIM_ConfigClockSource+0x152>
 8003848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800384c:	d017      	beq.n	800387e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800384e:	e063      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6818      	ldr	r0, [r3, #0]
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	6899      	ldr	r1, [r3, #8]
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	f000 fb20 	bl	8003ea4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003872:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	609a      	str	r2, [r3, #8]
      break;
 800387c:	e04c      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6818      	ldr	r0, [r3, #0]
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	6899      	ldr	r1, [r3, #8]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	f000 fb09 	bl	8003ea4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038a0:	609a      	str	r2, [r3, #8]
      break;
 80038a2:	e039      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	6859      	ldr	r1, [r3, #4]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	461a      	mov	r2, r3
 80038b2:	f000 fa7d 	bl	8003db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2150      	movs	r1, #80	; 0x50
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 fad6 	bl	8003e6e <TIM_ITRx_SetConfig>
      break;
 80038c2:	e029      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6818      	ldr	r0, [r3, #0]
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	6859      	ldr	r1, [r3, #4]
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	461a      	mov	r2, r3
 80038d2:	f000 fa9c 	bl	8003e0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2160      	movs	r1, #96	; 0x60
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 fac6 	bl	8003e6e <TIM_ITRx_SetConfig>
      break;
 80038e2:	e019      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6818      	ldr	r0, [r3, #0]
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	6859      	ldr	r1, [r3, #4]
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	461a      	mov	r2, r3
 80038f2:	f000 fa5d 	bl	8003db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2140      	movs	r1, #64	; 0x40
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 fab6 	bl	8003e6e <TIM_ITRx_SetConfig>
      break;
 8003902:	e009      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4619      	mov	r1, r3
 800390e:	4610      	mov	r0, r2
 8003910:	f000 faad 	bl	8003e6e <TIM_ITRx_SetConfig>
      break;
 8003914:	e000      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003916:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003932:	b480      	push	{r7}
 8003934:	b083      	sub	sp, #12
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003946:	b480      	push	{r7}
 8003948:	b083      	sub	sp, #12
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
	...

08003998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003998:	b480      	push	{r7}
 800399a:	b085      	sub	sp, #20
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a34      	ldr	r2, [pc, #208]	; (8003a7c <TIM_Base_SetConfig+0xe4>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d00f      	beq.n	80039d0 <TIM_Base_SetConfig+0x38>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039b6:	d00b      	beq.n	80039d0 <TIM_Base_SetConfig+0x38>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a31      	ldr	r2, [pc, #196]	; (8003a80 <TIM_Base_SetConfig+0xe8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d007      	beq.n	80039d0 <TIM_Base_SetConfig+0x38>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a30      	ldr	r2, [pc, #192]	; (8003a84 <TIM_Base_SetConfig+0xec>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d003      	beq.n	80039d0 <TIM_Base_SetConfig+0x38>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a2f      	ldr	r2, [pc, #188]	; (8003a88 <TIM_Base_SetConfig+0xf0>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d108      	bne.n	80039e2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	4313      	orrs	r3, r2
 80039e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a25      	ldr	r2, [pc, #148]	; (8003a7c <TIM_Base_SetConfig+0xe4>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d01b      	beq.n	8003a22 <TIM_Base_SetConfig+0x8a>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039f0:	d017      	beq.n	8003a22 <TIM_Base_SetConfig+0x8a>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a22      	ldr	r2, [pc, #136]	; (8003a80 <TIM_Base_SetConfig+0xe8>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d013      	beq.n	8003a22 <TIM_Base_SetConfig+0x8a>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a21      	ldr	r2, [pc, #132]	; (8003a84 <TIM_Base_SetConfig+0xec>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d00f      	beq.n	8003a22 <TIM_Base_SetConfig+0x8a>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a20      	ldr	r2, [pc, #128]	; (8003a88 <TIM_Base_SetConfig+0xf0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d00b      	beq.n	8003a22 <TIM_Base_SetConfig+0x8a>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a1f      	ldr	r2, [pc, #124]	; (8003a8c <TIM_Base_SetConfig+0xf4>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d007      	beq.n	8003a22 <TIM_Base_SetConfig+0x8a>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a1e      	ldr	r2, [pc, #120]	; (8003a90 <TIM_Base_SetConfig+0xf8>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d003      	beq.n	8003a22 <TIM_Base_SetConfig+0x8a>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a1d      	ldr	r2, [pc, #116]	; (8003a94 <TIM_Base_SetConfig+0xfc>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d108      	bne.n	8003a34 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a08      	ldr	r2, [pc, #32]	; (8003a7c <TIM_Base_SetConfig+0xe4>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d103      	bne.n	8003a68 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	691a      	ldr	r2, [r3, #16]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	615a      	str	r2, [r3, #20]
}
 8003a6e:	bf00      	nop
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	40010000 	.word	0x40010000
 8003a80:	40000400 	.word	0x40000400
 8003a84:	40000800 	.word	0x40000800
 8003a88:	40000c00 	.word	0x40000c00
 8003a8c:	40014000 	.word	0x40014000
 8003a90:	40014400 	.word	0x40014400
 8003a94:	40014800 	.word	0x40014800

08003a98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b087      	sub	sp, #28
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	f023 0201 	bic.w	r2, r3, #1
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a1b      	ldr	r3, [r3, #32]
 8003ab2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 0303 	bic.w	r3, r3, #3
 8003ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f023 0302 	bic.w	r3, r3, #2
 8003ae0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	697a      	ldr	r2, [r7, #20]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a1c      	ldr	r2, [pc, #112]	; (8003b60 <TIM_OC1_SetConfig+0xc8>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d10c      	bne.n	8003b0e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f023 0308 	bic.w	r3, r3, #8
 8003afa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f023 0304 	bic.w	r3, r3, #4
 8003b0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a13      	ldr	r2, [pc, #76]	; (8003b60 <TIM_OC1_SetConfig+0xc8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d111      	bne.n	8003b3a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	621a      	str	r2, [r3, #32]
}
 8003b54:	bf00      	nop
 8003b56:	371c      	adds	r7, #28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr
 8003b60:	40010000 	.word	0x40010000

08003b64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b087      	sub	sp, #28
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	f023 0210 	bic.w	r2, r3, #16
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	021b      	lsls	r3, r3, #8
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f023 0320 	bic.w	r3, r3, #32
 8003bae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a1e      	ldr	r2, [pc, #120]	; (8003c38 <TIM_OC2_SetConfig+0xd4>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d10d      	bne.n	8003be0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	011b      	lsls	r3, r3, #4
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bde:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a15      	ldr	r2, [pc, #84]	; (8003c38 <TIM_OC2_SetConfig+0xd4>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d113      	bne.n	8003c10 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	621a      	str	r2, [r3, #32]
}
 8003c2a:	bf00      	nop
 8003c2c:	371c      	adds	r7, #28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	40010000 	.word	0x40010000

08003c3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f023 0303 	bic.w	r3, r3, #3
 8003c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	021b      	lsls	r3, r3, #8
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a1d      	ldr	r2, [pc, #116]	; (8003d0c <TIM_OC3_SetConfig+0xd0>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d10d      	bne.n	8003cb6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	021b      	lsls	r3, r3, #8
 8003ca8:	697a      	ldr	r2, [r7, #20]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a14      	ldr	r2, [pc, #80]	; (8003d0c <TIM_OC3_SetConfig+0xd0>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d113      	bne.n	8003ce6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	011b      	lsls	r3, r3, #4
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	697a      	ldr	r2, [r7, #20]
 8003cfe:	621a      	str	r2, [r3, #32]
}
 8003d00:	bf00      	nop
 8003d02:	371c      	adds	r7, #28
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	40010000 	.word	0x40010000

08003d10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	031b      	lsls	r3, r3, #12
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a10      	ldr	r2, [pc, #64]	; (8003dac <TIM_OC4_SetConfig+0x9c>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d109      	bne.n	8003d84 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	019b      	lsls	r3, r3, #6
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	621a      	str	r2, [r3, #32]
}
 8003d9e:	bf00      	nop
 8003da0:	371c      	adds	r7, #28
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	40010000 	.word	0x40010000

08003db0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	f023 0201 	bic.w	r2, r3, #1
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f023 030a 	bic.w	r3, r3, #10
 8003dec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	621a      	str	r2, [r3, #32]
}
 8003e02:	bf00      	nop
 8003e04:	371c      	adds	r7, #28
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b087      	sub	sp, #28
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	60f8      	str	r0, [r7, #12]
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	f023 0210 	bic.w	r2, r3, #16
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	031b      	lsls	r3, r3, #12
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	697a      	ldr	r2, [r7, #20]
 8003e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	621a      	str	r2, [r3, #32]
}
 8003e62:	bf00      	nop
 8003e64:	371c      	adds	r7, #28
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b085      	sub	sp, #20
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
 8003e76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	f043 0307 	orr.w	r3, r3, #7
 8003e90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	609a      	str	r2, [r3, #8]
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b087      	sub	sp, #28
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
 8003eb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ebe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	021a      	lsls	r2, r3, #8
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	609a      	str	r2, [r3, #8]
}
 8003ed8:	bf00      	nop
 8003eda:	371c      	adds	r7, #28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b087      	sub	sp, #28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f003 031f 	and.w	r3, r3, #31
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a1a      	ldr	r2, [r3, #32]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	43db      	mvns	r3, r3
 8003f06:	401a      	ands	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6a1a      	ldr	r2, [r3, #32]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	f003 031f 	and.w	r3, r3, #31
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	621a      	str	r2, [r3, #32]
}
 8003f22:	bf00      	nop
 8003f24:	371c      	adds	r7, #28
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
	...

08003f30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e050      	b.n	8003fea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a1c      	ldr	r2, [pc, #112]	; (8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d018      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f94:	d013      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a18      	ldr	r2, [pc, #96]	; (8003ffc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d00e      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a16      	ldr	r2, [pc, #88]	; (8004000 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d009      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a15      	ldr	r2, [pc, #84]	; (8004004 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d004      	beq.n	8003fbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a13      	ldr	r2, [pc, #76]	; (8004008 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d10c      	bne.n	8003fd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68ba      	ldr	r2, [r7, #8]
 8003fd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40010000 	.word	0x40010000
 8003ffc:	40000400 	.word	0x40000400
 8004000:	40000800 	.word	0x40000800
 8004004:	40000c00 	.word	0x40000c00
 8004008:	40014000 	.word	0x40014000

0800400c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e03f      	b.n	80040c6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fd fc68 	bl	8001930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2224      	movs	r2, #36	; 0x24
 8004064:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004076:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 fb4b 	bl	8004714 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	691a      	ldr	r2, [r3, #16]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800408c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	695a      	ldr	r2, [r3, #20]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800409c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68da      	ldr	r2, [r3, #12]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80040ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2220      	movs	r2, #32
 80040b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2220      	movs	r2, #32
 80040c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b088      	sub	sp, #32
 80040d2:	af02      	add	r7, sp, #8
 80040d4:	60f8      	str	r0, [r7, #12]
 80040d6:	60b9      	str	r1, [r7, #8]
 80040d8:	603b      	str	r3, [r7, #0]
 80040da:	4613      	mov	r3, r2
 80040dc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80040de:	2300      	movs	r3, #0
 80040e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b20      	cmp	r3, #32
 80040ec:	f040 8083 	bne.w	80041f6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d002      	beq.n	80040fc <HAL_UART_Transmit+0x2e>
 80040f6:	88fb      	ldrh	r3, [r7, #6]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e07b      	b.n	80041f8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004106:	2b01      	cmp	r3, #1
 8004108:	d101      	bne.n	800410e <HAL_UART_Transmit+0x40>
 800410a:	2302      	movs	r3, #2
 800410c:	e074      	b.n	80041f8 <HAL_UART_Transmit+0x12a>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2221      	movs	r2, #33	; 0x21
 8004120:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004124:	f7fd fdc2 	bl	8001cac <HAL_GetTick>
 8004128:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	88fa      	ldrh	r2, [r7, #6]
 800412e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	88fa      	ldrh	r2, [r7, #6]
 8004134:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800413e:	e042      	b.n	80041c6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004144:	b29b      	uxth	r3, r3
 8004146:	3b01      	subs	r3, #1
 8004148:	b29a      	uxth	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004156:	d122      	bne.n	800419e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	9300      	str	r3, [sp, #0]
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	2200      	movs	r2, #0
 8004160:	2180      	movs	r1, #128	; 0x80
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 f96a 	bl	800443c <UART_WaitOnFlagUntilTimeout>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e042      	b.n	80041f8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	881b      	ldrh	r3, [r3, #0]
 800417a:	461a      	mov	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004184:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d103      	bne.n	8004196 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	3302      	adds	r3, #2
 8004192:	60bb      	str	r3, [r7, #8]
 8004194:	e017      	b.n	80041c6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	3301      	adds	r3, #1
 800419a:	60bb      	str	r3, [r7, #8]
 800419c:	e013      	b.n	80041c6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	2200      	movs	r2, #0
 80041a6:	2180      	movs	r1, #128	; 0x80
 80041a8:	68f8      	ldr	r0, [r7, #12]
 80041aa:	f000 f947 	bl	800443c <UART_WaitOnFlagUntilTimeout>
 80041ae:	4603      	mov	r3, r0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d001      	beq.n	80041b8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e01f      	b.n	80041f8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	1c5a      	adds	r2, r3, #1
 80041bc:	60ba      	str	r2, [r7, #8]
 80041be:	781a      	ldrb	r2, [r3, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1b7      	bne.n	8004140 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	9300      	str	r3, [sp, #0]
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	2200      	movs	r2, #0
 80041d8:	2140      	movs	r1, #64	; 0x40
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f000 f92e 	bl	800443c <UART_WaitOnFlagUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d001      	beq.n	80041ea <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e006      	b.n	80041f8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2220      	movs	r2, #32
 80041ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80041f2:	2300      	movs	r3, #0
 80041f4:	e000      	b.n	80041f8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80041f6:	2302      	movs	r3, #2
  }
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3718      	adds	r7, #24
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b088      	sub	sp, #32
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004220:	2300      	movs	r3, #0
 8004222:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004224:	2300      	movs	r3, #0
 8004226:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f003 030f 	and.w	r3, r3, #15
 800422e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10d      	bne.n	8004252 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b00      	cmp	r3, #0
 800423e:	d008      	beq.n	8004252 <HAL_UART_IRQHandler+0x52>
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f9e0 	bl	8004610 <UART_Receive_IT>
      return;
 8004250:	e0d1      	b.n	80043f6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 80b0 	beq.w	80043ba <HAL_UART_IRQHandler+0x1ba>
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f003 0301 	and.w	r3, r3, #1
 8004260:	2b00      	cmp	r3, #0
 8004262:	d105      	bne.n	8004270 <HAL_UART_IRQHandler+0x70>
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800426a:	2b00      	cmp	r3, #0
 800426c:	f000 80a5 	beq.w	80043ba <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00a      	beq.n	8004290 <HAL_UART_IRQHandler+0x90>
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004280:	2b00      	cmp	r3, #0
 8004282:	d005      	beq.n	8004290 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004288:	f043 0201 	orr.w	r2, r3, #1
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f003 0304 	and.w	r3, r3, #4
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00a      	beq.n	80042b0 <HAL_UART_IRQHandler+0xb0>
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f003 0301 	and.w	r3, r3, #1
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d005      	beq.n	80042b0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a8:	f043 0202 	orr.w	r2, r3, #2
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <HAL_UART_IRQHandler+0xd0>
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d005      	beq.n	80042d0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c8:	f043 0204 	orr.w	r2, r3, #4
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	f003 0308 	and.w	r3, r3, #8
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00f      	beq.n	80042fa <HAL_UART_IRQHandler+0xfa>
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	f003 0320 	and.w	r3, r3, #32
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d104      	bne.n	80042ee <HAL_UART_IRQHandler+0xee>
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d005      	beq.n	80042fa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f2:	f043 0208 	orr.w	r2, r3, #8
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d078      	beq.n	80043f4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	f003 0320 	and.w	r3, r3, #32
 8004308:	2b00      	cmp	r3, #0
 800430a:	d007      	beq.n	800431c <HAL_UART_IRQHandler+0x11c>
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	f003 0320 	and.w	r3, r3, #32
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f97a 	bl	8004610 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004326:	2b40      	cmp	r3, #64	; 0x40
 8004328:	bf0c      	ite	eq
 800432a:	2301      	moveq	r3, #1
 800432c:	2300      	movne	r3, #0
 800432e:	b2db      	uxtb	r3, r3
 8004330:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004336:	f003 0308 	and.w	r3, r3, #8
 800433a:	2b00      	cmp	r3, #0
 800433c:	d102      	bne.n	8004344 <HAL_UART_IRQHandler+0x144>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d031      	beq.n	80043a8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f000 f8c3 	bl	80044d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004354:	2b40      	cmp	r3, #64	; 0x40
 8004356:	d123      	bne.n	80043a0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	695a      	ldr	r2, [r3, #20]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004366:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800436c:	2b00      	cmp	r3, #0
 800436e:	d013      	beq.n	8004398 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004374:	4a21      	ldr	r2, [pc, #132]	; (80043fc <HAL_UART_IRQHandler+0x1fc>)
 8004376:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800437c:	4618      	mov	r0, r3
 800437e:	f7fe f96e 	bl	800265e <HAL_DMA_Abort_IT>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d016      	beq.n	80043b6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800438c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004392:	4610      	mov	r0, r2
 8004394:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004396:	e00e      	b.n	80043b6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f845 	bl	8004428 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800439e:	e00a      	b.n	80043b6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f841 	bl	8004428 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043a6:	e006      	b.n	80043b6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 f83d 	bl	8004428 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80043b4:	e01e      	b.n	80043f4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043b6:	bf00      	nop
    return;
 80043b8:	e01c      	b.n	80043f4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d008      	beq.n	80043d6 <HAL_UART_IRQHandler+0x1d6>
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f8b0 	bl	8004534 <UART_Transmit_IT>
    return;
 80043d4:	e00f      	b.n	80043f6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00a      	beq.n	80043f6 <HAL_UART_IRQHandler+0x1f6>
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d005      	beq.n	80043f6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f8f8 	bl	80045e0 <UART_EndTransmit_IT>
    return;
 80043f0:	bf00      	nop
 80043f2:	e000      	b.n	80043f6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80043f4:	bf00      	nop
  }
}
 80043f6:	3720      	adds	r7, #32
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	0800450d 	.word	0x0800450d

08004400 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800441c:	bf00      	nop
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	603b      	str	r3, [r7, #0]
 8004448:	4613      	mov	r3, r2
 800444a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800444c:	e02c      	b.n	80044a8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004454:	d028      	beq.n	80044a8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d007      	beq.n	800446c <UART_WaitOnFlagUntilTimeout+0x30>
 800445c:	f7fd fc26 	bl	8001cac <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	69ba      	ldr	r2, [r7, #24]
 8004468:	429a      	cmp	r2, r3
 800446a:	d21d      	bcs.n	80044a8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800447a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	695a      	ldr	r2, [r3, #20]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 0201 	bic.w	r2, r2, #1
 800448a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2220      	movs	r2, #32
 8004498:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e00f      	b.n	80044c8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	4013      	ands	r3, r2
 80044b2:	68ba      	ldr	r2, [r7, #8]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	bf0c      	ite	eq
 80044b8:	2301      	moveq	r3, #1
 80044ba:	2300      	movne	r3, #0
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	461a      	mov	r2, r3
 80044c0:	79fb      	ldrb	r3, [r7, #7]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d0c3      	beq.n	800444e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3710      	adds	r7, #16
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68da      	ldr	r2, [r3, #12]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80044e6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	695a      	ldr	r2, [r3, #20]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f022 0201 	bic.w	r2, r2, #1
 80044f6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2220      	movs	r2, #32
 80044fc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004518:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f7ff ff7e 	bl	8004428 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800452c:	bf00      	nop
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004542:	b2db      	uxtb	r3, r3
 8004544:	2b21      	cmp	r3, #33	; 0x21
 8004546:	d144      	bne.n	80045d2 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004550:	d11a      	bne.n	8004588 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	881b      	ldrh	r3, [r3, #0]
 800455c:	461a      	mov	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004566:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d105      	bne.n	800457c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a1b      	ldr	r3, [r3, #32]
 8004574:	1c9a      	adds	r2, r3, #2
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	621a      	str	r2, [r3, #32]
 800457a:	e00e      	b.n	800459a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	621a      	str	r2, [r3, #32]
 8004586:	e008      	b.n	800459a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	1c59      	adds	r1, r3, #1
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6211      	str	r1, [r2, #32]
 8004592:	781a      	ldrb	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800459e:	b29b      	uxth	r3, r3
 80045a0:	3b01      	subs	r3, #1
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	4619      	mov	r1, r3
 80045a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10f      	bne.n	80045ce <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68da      	ldr	r2, [r3, #12]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68da      	ldr	r2, [r3, #12]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045ce:	2300      	movs	r3, #0
 80045d0:	e000      	b.n	80045d4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80045d2:	2302      	movs	r3, #2
  }
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3714      	adds	r7, #20
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2220      	movs	r2, #32
 80045fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004600:	6878      	ldr	r0, [r7, #4]
 8004602:	f7ff fefd 	bl	8004400 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3708      	adds	r7, #8
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b22      	cmp	r3, #34	; 0x22
 8004622:	d171      	bne.n	8004708 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800462c:	d123      	bne.n	8004676 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004632:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10e      	bne.n	800465a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	b29b      	uxth	r3, r3
 8004644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004648:	b29a      	uxth	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004652:	1c9a      	adds	r2, r3, #2
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	629a      	str	r2, [r3, #40]	; 0x28
 8004658:	e029      	b.n	80046ae <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	b29b      	uxth	r3, r3
 8004662:	b2db      	uxtb	r3, r3
 8004664:	b29a      	uxth	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	629a      	str	r2, [r3, #40]	; 0x28
 8004674:	e01b      	b.n	80046ae <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10a      	bne.n	8004694 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	6858      	ldr	r0, [r3, #4]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004688:	1c59      	adds	r1, r3, #1
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6291      	str	r1, [r2, #40]	; 0x28
 800468e:	b2c2      	uxtb	r2, r0
 8004690:	701a      	strb	r2, [r3, #0]
 8004692:	e00c      	b.n	80046ae <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	b2da      	uxtb	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a0:	1c58      	adds	r0, r3, #1
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	6288      	str	r0, [r1, #40]	; 0x28
 80046a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80046aa:	b2d2      	uxtb	r2, r2
 80046ac:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	4619      	mov	r1, r3
 80046bc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d120      	bne.n	8004704 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68da      	ldr	r2, [r3, #12]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 0220 	bic.w	r2, r2, #32
 80046d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68da      	ldr	r2, [r3, #12]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	695a      	ldr	r2, [r3, #20]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0201 	bic.w	r2, r2, #1
 80046f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff fe8a 	bl	8004414 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	e002      	b.n	800470a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004704:	2300      	movs	r3, #0
 8004706:	e000      	b.n	800470a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004708:	2302      	movs	r3, #2
  }
}
 800470a:	4618      	mov	r0, r3
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004718:	b085      	sub	sp, #20
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68da      	ldr	r2, [r3, #12]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689a      	ldr	r2, [r3, #8]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	431a      	orrs	r2, r3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	69db      	ldr	r3, [r3, #28]
 8004748:	4313      	orrs	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004756:	f023 030c 	bic.w	r3, r3, #12
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6812      	ldr	r2, [r2, #0]
 800475e:	68f9      	ldr	r1, [r7, #12]
 8004760:	430b      	orrs	r3, r1
 8004762:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	699a      	ldr	r2, [r3, #24]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	430a      	orrs	r2, r1
 8004778:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004782:	f040 818b 	bne.w	8004a9c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4ac1      	ldr	r2, [pc, #772]	; (8004a90 <UART_SetConfig+0x37c>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d005      	beq.n	800479c <UART_SetConfig+0x88>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4abf      	ldr	r2, [pc, #764]	; (8004a94 <UART_SetConfig+0x380>)
 8004796:	4293      	cmp	r3, r2
 8004798:	f040 80bd 	bne.w	8004916 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800479c:	f7fe fd9e 	bl	80032dc <HAL_RCC_GetPCLK2Freq>
 80047a0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	461d      	mov	r5, r3
 80047a6:	f04f 0600 	mov.w	r6, #0
 80047aa:	46a8      	mov	r8, r5
 80047ac:	46b1      	mov	r9, r6
 80047ae:	eb18 0308 	adds.w	r3, r8, r8
 80047b2:	eb49 0409 	adc.w	r4, r9, r9
 80047b6:	4698      	mov	r8, r3
 80047b8:	46a1      	mov	r9, r4
 80047ba:	eb18 0805 	adds.w	r8, r8, r5
 80047be:	eb49 0906 	adc.w	r9, r9, r6
 80047c2:	f04f 0100 	mov.w	r1, #0
 80047c6:	f04f 0200 	mov.w	r2, #0
 80047ca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80047ce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80047d2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80047d6:	4688      	mov	r8, r1
 80047d8:	4691      	mov	r9, r2
 80047da:	eb18 0005 	adds.w	r0, r8, r5
 80047de:	eb49 0106 	adc.w	r1, r9, r6
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	461d      	mov	r5, r3
 80047e8:	f04f 0600 	mov.w	r6, #0
 80047ec:	196b      	adds	r3, r5, r5
 80047ee:	eb46 0406 	adc.w	r4, r6, r6
 80047f2:	461a      	mov	r2, r3
 80047f4:	4623      	mov	r3, r4
 80047f6:	f7fc fa2f 	bl	8000c58 <__aeabi_uldivmod>
 80047fa:	4603      	mov	r3, r0
 80047fc:	460c      	mov	r4, r1
 80047fe:	461a      	mov	r2, r3
 8004800:	4ba5      	ldr	r3, [pc, #660]	; (8004a98 <UART_SetConfig+0x384>)
 8004802:	fba3 2302 	umull	r2, r3, r3, r2
 8004806:	095b      	lsrs	r3, r3, #5
 8004808:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	461d      	mov	r5, r3
 8004810:	f04f 0600 	mov.w	r6, #0
 8004814:	46a9      	mov	r9, r5
 8004816:	46b2      	mov	sl, r6
 8004818:	eb19 0309 	adds.w	r3, r9, r9
 800481c:	eb4a 040a 	adc.w	r4, sl, sl
 8004820:	4699      	mov	r9, r3
 8004822:	46a2      	mov	sl, r4
 8004824:	eb19 0905 	adds.w	r9, r9, r5
 8004828:	eb4a 0a06 	adc.w	sl, sl, r6
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004838:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800483c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004840:	4689      	mov	r9, r1
 8004842:	4692      	mov	sl, r2
 8004844:	eb19 0005 	adds.w	r0, r9, r5
 8004848:	eb4a 0106 	adc.w	r1, sl, r6
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	461d      	mov	r5, r3
 8004852:	f04f 0600 	mov.w	r6, #0
 8004856:	196b      	adds	r3, r5, r5
 8004858:	eb46 0406 	adc.w	r4, r6, r6
 800485c:	461a      	mov	r2, r3
 800485e:	4623      	mov	r3, r4
 8004860:	f7fc f9fa 	bl	8000c58 <__aeabi_uldivmod>
 8004864:	4603      	mov	r3, r0
 8004866:	460c      	mov	r4, r1
 8004868:	461a      	mov	r2, r3
 800486a:	4b8b      	ldr	r3, [pc, #556]	; (8004a98 <UART_SetConfig+0x384>)
 800486c:	fba3 1302 	umull	r1, r3, r3, r2
 8004870:	095b      	lsrs	r3, r3, #5
 8004872:	2164      	movs	r1, #100	; 0x64
 8004874:	fb01 f303 	mul.w	r3, r1, r3
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	00db      	lsls	r3, r3, #3
 800487c:	3332      	adds	r3, #50	; 0x32
 800487e:	4a86      	ldr	r2, [pc, #536]	; (8004a98 <UART_SetConfig+0x384>)
 8004880:	fba2 2303 	umull	r2, r3, r2, r3
 8004884:	095b      	lsrs	r3, r3, #5
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800488c:	4498      	add	r8, r3
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	461d      	mov	r5, r3
 8004892:	f04f 0600 	mov.w	r6, #0
 8004896:	46a9      	mov	r9, r5
 8004898:	46b2      	mov	sl, r6
 800489a:	eb19 0309 	adds.w	r3, r9, r9
 800489e:	eb4a 040a 	adc.w	r4, sl, sl
 80048a2:	4699      	mov	r9, r3
 80048a4:	46a2      	mov	sl, r4
 80048a6:	eb19 0905 	adds.w	r9, r9, r5
 80048aa:	eb4a 0a06 	adc.w	sl, sl, r6
 80048ae:	f04f 0100 	mov.w	r1, #0
 80048b2:	f04f 0200 	mov.w	r2, #0
 80048b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80048ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80048be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80048c2:	4689      	mov	r9, r1
 80048c4:	4692      	mov	sl, r2
 80048c6:	eb19 0005 	adds.w	r0, r9, r5
 80048ca:	eb4a 0106 	adc.w	r1, sl, r6
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	461d      	mov	r5, r3
 80048d4:	f04f 0600 	mov.w	r6, #0
 80048d8:	196b      	adds	r3, r5, r5
 80048da:	eb46 0406 	adc.w	r4, r6, r6
 80048de:	461a      	mov	r2, r3
 80048e0:	4623      	mov	r3, r4
 80048e2:	f7fc f9b9 	bl	8000c58 <__aeabi_uldivmod>
 80048e6:	4603      	mov	r3, r0
 80048e8:	460c      	mov	r4, r1
 80048ea:	461a      	mov	r2, r3
 80048ec:	4b6a      	ldr	r3, [pc, #424]	; (8004a98 <UART_SetConfig+0x384>)
 80048ee:	fba3 1302 	umull	r1, r3, r3, r2
 80048f2:	095b      	lsrs	r3, r3, #5
 80048f4:	2164      	movs	r1, #100	; 0x64
 80048f6:	fb01 f303 	mul.w	r3, r1, r3
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	3332      	adds	r3, #50	; 0x32
 8004900:	4a65      	ldr	r2, [pc, #404]	; (8004a98 <UART_SetConfig+0x384>)
 8004902:	fba2 2303 	umull	r2, r3, r2, r3
 8004906:	095b      	lsrs	r3, r3, #5
 8004908:	f003 0207 	and.w	r2, r3, #7
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4442      	add	r2, r8
 8004912:	609a      	str	r2, [r3, #8]
 8004914:	e26f      	b.n	8004df6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004916:	f7fe fccd 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 800491a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	461d      	mov	r5, r3
 8004920:	f04f 0600 	mov.w	r6, #0
 8004924:	46a8      	mov	r8, r5
 8004926:	46b1      	mov	r9, r6
 8004928:	eb18 0308 	adds.w	r3, r8, r8
 800492c:	eb49 0409 	adc.w	r4, r9, r9
 8004930:	4698      	mov	r8, r3
 8004932:	46a1      	mov	r9, r4
 8004934:	eb18 0805 	adds.w	r8, r8, r5
 8004938:	eb49 0906 	adc.w	r9, r9, r6
 800493c:	f04f 0100 	mov.w	r1, #0
 8004940:	f04f 0200 	mov.w	r2, #0
 8004944:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004948:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800494c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004950:	4688      	mov	r8, r1
 8004952:	4691      	mov	r9, r2
 8004954:	eb18 0005 	adds.w	r0, r8, r5
 8004958:	eb49 0106 	adc.w	r1, r9, r6
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	461d      	mov	r5, r3
 8004962:	f04f 0600 	mov.w	r6, #0
 8004966:	196b      	adds	r3, r5, r5
 8004968:	eb46 0406 	adc.w	r4, r6, r6
 800496c:	461a      	mov	r2, r3
 800496e:	4623      	mov	r3, r4
 8004970:	f7fc f972 	bl	8000c58 <__aeabi_uldivmod>
 8004974:	4603      	mov	r3, r0
 8004976:	460c      	mov	r4, r1
 8004978:	461a      	mov	r2, r3
 800497a:	4b47      	ldr	r3, [pc, #284]	; (8004a98 <UART_SetConfig+0x384>)
 800497c:	fba3 2302 	umull	r2, r3, r3, r2
 8004980:	095b      	lsrs	r3, r3, #5
 8004982:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	461d      	mov	r5, r3
 800498a:	f04f 0600 	mov.w	r6, #0
 800498e:	46a9      	mov	r9, r5
 8004990:	46b2      	mov	sl, r6
 8004992:	eb19 0309 	adds.w	r3, r9, r9
 8004996:	eb4a 040a 	adc.w	r4, sl, sl
 800499a:	4699      	mov	r9, r3
 800499c:	46a2      	mov	sl, r4
 800499e:	eb19 0905 	adds.w	r9, r9, r5
 80049a2:	eb4a 0a06 	adc.w	sl, sl, r6
 80049a6:	f04f 0100 	mov.w	r1, #0
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80049b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80049ba:	4689      	mov	r9, r1
 80049bc:	4692      	mov	sl, r2
 80049be:	eb19 0005 	adds.w	r0, r9, r5
 80049c2:	eb4a 0106 	adc.w	r1, sl, r6
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	461d      	mov	r5, r3
 80049cc:	f04f 0600 	mov.w	r6, #0
 80049d0:	196b      	adds	r3, r5, r5
 80049d2:	eb46 0406 	adc.w	r4, r6, r6
 80049d6:	461a      	mov	r2, r3
 80049d8:	4623      	mov	r3, r4
 80049da:	f7fc f93d 	bl	8000c58 <__aeabi_uldivmod>
 80049de:	4603      	mov	r3, r0
 80049e0:	460c      	mov	r4, r1
 80049e2:	461a      	mov	r2, r3
 80049e4:	4b2c      	ldr	r3, [pc, #176]	; (8004a98 <UART_SetConfig+0x384>)
 80049e6:	fba3 1302 	umull	r1, r3, r3, r2
 80049ea:	095b      	lsrs	r3, r3, #5
 80049ec:	2164      	movs	r1, #100	; 0x64
 80049ee:	fb01 f303 	mul.w	r3, r1, r3
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	3332      	adds	r3, #50	; 0x32
 80049f8:	4a27      	ldr	r2, [pc, #156]	; (8004a98 <UART_SetConfig+0x384>)
 80049fa:	fba2 2303 	umull	r2, r3, r2, r3
 80049fe:	095b      	lsrs	r3, r3, #5
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a06:	4498      	add	r8, r3
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	461d      	mov	r5, r3
 8004a0c:	f04f 0600 	mov.w	r6, #0
 8004a10:	46a9      	mov	r9, r5
 8004a12:	46b2      	mov	sl, r6
 8004a14:	eb19 0309 	adds.w	r3, r9, r9
 8004a18:	eb4a 040a 	adc.w	r4, sl, sl
 8004a1c:	4699      	mov	r9, r3
 8004a1e:	46a2      	mov	sl, r4
 8004a20:	eb19 0905 	adds.w	r9, r9, r5
 8004a24:	eb4a 0a06 	adc.w	sl, sl, r6
 8004a28:	f04f 0100 	mov.w	r1, #0
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a34:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004a38:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004a3c:	4689      	mov	r9, r1
 8004a3e:	4692      	mov	sl, r2
 8004a40:	eb19 0005 	adds.w	r0, r9, r5
 8004a44:	eb4a 0106 	adc.w	r1, sl, r6
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	461d      	mov	r5, r3
 8004a4e:	f04f 0600 	mov.w	r6, #0
 8004a52:	196b      	adds	r3, r5, r5
 8004a54:	eb46 0406 	adc.w	r4, r6, r6
 8004a58:	461a      	mov	r2, r3
 8004a5a:	4623      	mov	r3, r4
 8004a5c:	f7fc f8fc 	bl	8000c58 <__aeabi_uldivmod>
 8004a60:	4603      	mov	r3, r0
 8004a62:	460c      	mov	r4, r1
 8004a64:	461a      	mov	r2, r3
 8004a66:	4b0c      	ldr	r3, [pc, #48]	; (8004a98 <UART_SetConfig+0x384>)
 8004a68:	fba3 1302 	umull	r1, r3, r3, r2
 8004a6c:	095b      	lsrs	r3, r3, #5
 8004a6e:	2164      	movs	r1, #100	; 0x64
 8004a70:	fb01 f303 	mul.w	r3, r1, r3
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	3332      	adds	r3, #50	; 0x32
 8004a7a:	4a07      	ldr	r2, [pc, #28]	; (8004a98 <UART_SetConfig+0x384>)
 8004a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a80:	095b      	lsrs	r3, r3, #5
 8004a82:	f003 0207 	and.w	r2, r3, #7
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4442      	add	r2, r8
 8004a8c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004a8e:	e1b2      	b.n	8004df6 <UART_SetConfig+0x6e2>
 8004a90:	40011000 	.word	0x40011000
 8004a94:	40011400 	.word	0x40011400
 8004a98:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4ad7      	ldr	r2, [pc, #860]	; (8004e00 <UART_SetConfig+0x6ec>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d005      	beq.n	8004ab2 <UART_SetConfig+0x39e>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4ad6      	ldr	r2, [pc, #856]	; (8004e04 <UART_SetConfig+0x6f0>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	f040 80d1 	bne.w	8004c54 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ab2:	f7fe fc13 	bl	80032dc <HAL_RCC_GetPCLK2Freq>
 8004ab6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	469a      	mov	sl, r3
 8004abc:	f04f 0b00 	mov.w	fp, #0
 8004ac0:	46d0      	mov	r8, sl
 8004ac2:	46d9      	mov	r9, fp
 8004ac4:	eb18 0308 	adds.w	r3, r8, r8
 8004ac8:	eb49 0409 	adc.w	r4, r9, r9
 8004acc:	4698      	mov	r8, r3
 8004ace:	46a1      	mov	r9, r4
 8004ad0:	eb18 080a 	adds.w	r8, r8, sl
 8004ad4:	eb49 090b 	adc.w	r9, r9, fp
 8004ad8:	f04f 0100 	mov.w	r1, #0
 8004adc:	f04f 0200 	mov.w	r2, #0
 8004ae0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004ae4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004ae8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004aec:	4688      	mov	r8, r1
 8004aee:	4691      	mov	r9, r2
 8004af0:	eb1a 0508 	adds.w	r5, sl, r8
 8004af4:	eb4b 0609 	adc.w	r6, fp, r9
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	4619      	mov	r1, r3
 8004afe:	f04f 0200 	mov.w	r2, #0
 8004b02:	f04f 0300 	mov.w	r3, #0
 8004b06:	f04f 0400 	mov.w	r4, #0
 8004b0a:	0094      	lsls	r4, r2, #2
 8004b0c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b10:	008b      	lsls	r3, r1, #2
 8004b12:	461a      	mov	r2, r3
 8004b14:	4623      	mov	r3, r4
 8004b16:	4628      	mov	r0, r5
 8004b18:	4631      	mov	r1, r6
 8004b1a:	f7fc f89d 	bl	8000c58 <__aeabi_uldivmod>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	460c      	mov	r4, r1
 8004b22:	461a      	mov	r2, r3
 8004b24:	4bb8      	ldr	r3, [pc, #736]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004b26:	fba3 2302 	umull	r2, r3, r3, r2
 8004b2a:	095b      	lsrs	r3, r3, #5
 8004b2c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	469b      	mov	fp, r3
 8004b34:	f04f 0c00 	mov.w	ip, #0
 8004b38:	46d9      	mov	r9, fp
 8004b3a:	46e2      	mov	sl, ip
 8004b3c:	eb19 0309 	adds.w	r3, r9, r9
 8004b40:	eb4a 040a 	adc.w	r4, sl, sl
 8004b44:	4699      	mov	r9, r3
 8004b46:	46a2      	mov	sl, r4
 8004b48:	eb19 090b 	adds.w	r9, r9, fp
 8004b4c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004b50:	f04f 0100 	mov.w	r1, #0
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b5c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004b60:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004b64:	4689      	mov	r9, r1
 8004b66:	4692      	mov	sl, r2
 8004b68:	eb1b 0509 	adds.w	r5, fp, r9
 8004b6c:	eb4c 060a 	adc.w	r6, ip, sl
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	4619      	mov	r1, r3
 8004b76:	f04f 0200 	mov.w	r2, #0
 8004b7a:	f04f 0300 	mov.w	r3, #0
 8004b7e:	f04f 0400 	mov.w	r4, #0
 8004b82:	0094      	lsls	r4, r2, #2
 8004b84:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b88:	008b      	lsls	r3, r1, #2
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	4623      	mov	r3, r4
 8004b8e:	4628      	mov	r0, r5
 8004b90:	4631      	mov	r1, r6
 8004b92:	f7fc f861 	bl	8000c58 <__aeabi_uldivmod>
 8004b96:	4603      	mov	r3, r0
 8004b98:	460c      	mov	r4, r1
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	4b9a      	ldr	r3, [pc, #616]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004b9e:	fba3 1302 	umull	r1, r3, r3, r2
 8004ba2:	095b      	lsrs	r3, r3, #5
 8004ba4:	2164      	movs	r1, #100	; 0x64
 8004ba6:	fb01 f303 	mul.w	r3, r1, r3
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	3332      	adds	r3, #50	; 0x32
 8004bb0:	4a95      	ldr	r2, [pc, #596]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb6:	095b      	lsrs	r3, r3, #5
 8004bb8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004bbc:	4498      	add	r8, r3
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	469b      	mov	fp, r3
 8004bc2:	f04f 0c00 	mov.w	ip, #0
 8004bc6:	46d9      	mov	r9, fp
 8004bc8:	46e2      	mov	sl, ip
 8004bca:	eb19 0309 	adds.w	r3, r9, r9
 8004bce:	eb4a 040a 	adc.w	r4, sl, sl
 8004bd2:	4699      	mov	r9, r3
 8004bd4:	46a2      	mov	sl, r4
 8004bd6:	eb19 090b 	adds.w	r9, r9, fp
 8004bda:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004bde:	f04f 0100 	mov.w	r1, #0
 8004be2:	f04f 0200 	mov.w	r2, #0
 8004be6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004bea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004bee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004bf2:	4689      	mov	r9, r1
 8004bf4:	4692      	mov	sl, r2
 8004bf6:	eb1b 0509 	adds.w	r5, fp, r9
 8004bfa:	eb4c 060a 	adc.w	r6, ip, sl
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	4619      	mov	r1, r3
 8004c04:	f04f 0200 	mov.w	r2, #0
 8004c08:	f04f 0300 	mov.w	r3, #0
 8004c0c:	f04f 0400 	mov.w	r4, #0
 8004c10:	0094      	lsls	r4, r2, #2
 8004c12:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c16:	008b      	lsls	r3, r1, #2
 8004c18:	461a      	mov	r2, r3
 8004c1a:	4623      	mov	r3, r4
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	4631      	mov	r1, r6
 8004c20:	f7fc f81a 	bl	8000c58 <__aeabi_uldivmod>
 8004c24:	4603      	mov	r3, r0
 8004c26:	460c      	mov	r4, r1
 8004c28:	461a      	mov	r2, r3
 8004c2a:	4b77      	ldr	r3, [pc, #476]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004c2c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c30:	095b      	lsrs	r3, r3, #5
 8004c32:	2164      	movs	r1, #100	; 0x64
 8004c34:	fb01 f303 	mul.w	r3, r1, r3
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	3332      	adds	r3, #50	; 0x32
 8004c3e:	4a72      	ldr	r2, [pc, #456]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004c40:	fba2 2303 	umull	r2, r3, r2, r3
 8004c44:	095b      	lsrs	r3, r3, #5
 8004c46:	f003 020f 	and.w	r2, r3, #15
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4442      	add	r2, r8
 8004c50:	609a      	str	r2, [r3, #8]
 8004c52:	e0d0      	b.n	8004df6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c54:	f7fe fb2e 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8004c58:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	469a      	mov	sl, r3
 8004c5e:	f04f 0b00 	mov.w	fp, #0
 8004c62:	46d0      	mov	r8, sl
 8004c64:	46d9      	mov	r9, fp
 8004c66:	eb18 0308 	adds.w	r3, r8, r8
 8004c6a:	eb49 0409 	adc.w	r4, r9, r9
 8004c6e:	4698      	mov	r8, r3
 8004c70:	46a1      	mov	r9, r4
 8004c72:	eb18 080a 	adds.w	r8, r8, sl
 8004c76:	eb49 090b 	adc.w	r9, r9, fp
 8004c7a:	f04f 0100 	mov.w	r1, #0
 8004c7e:	f04f 0200 	mov.w	r2, #0
 8004c82:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004c86:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004c8a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004c8e:	4688      	mov	r8, r1
 8004c90:	4691      	mov	r9, r2
 8004c92:	eb1a 0508 	adds.w	r5, sl, r8
 8004c96:	eb4b 0609 	adc.w	r6, fp, r9
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	f04f 0200 	mov.w	r2, #0
 8004ca4:	f04f 0300 	mov.w	r3, #0
 8004ca8:	f04f 0400 	mov.w	r4, #0
 8004cac:	0094      	lsls	r4, r2, #2
 8004cae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004cb2:	008b      	lsls	r3, r1, #2
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	4623      	mov	r3, r4
 8004cb8:	4628      	mov	r0, r5
 8004cba:	4631      	mov	r1, r6
 8004cbc:	f7fb ffcc 	bl	8000c58 <__aeabi_uldivmod>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	460c      	mov	r4, r1
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	4b50      	ldr	r3, [pc, #320]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004cc8:	fba3 2302 	umull	r2, r3, r3, r2
 8004ccc:	095b      	lsrs	r3, r3, #5
 8004cce:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	469b      	mov	fp, r3
 8004cd6:	f04f 0c00 	mov.w	ip, #0
 8004cda:	46d9      	mov	r9, fp
 8004cdc:	46e2      	mov	sl, ip
 8004cde:	eb19 0309 	adds.w	r3, r9, r9
 8004ce2:	eb4a 040a 	adc.w	r4, sl, sl
 8004ce6:	4699      	mov	r9, r3
 8004ce8:	46a2      	mov	sl, r4
 8004cea:	eb19 090b 	adds.w	r9, r9, fp
 8004cee:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004cf2:	f04f 0100 	mov.w	r1, #0
 8004cf6:	f04f 0200 	mov.w	r2, #0
 8004cfa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004cfe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004d02:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004d06:	4689      	mov	r9, r1
 8004d08:	4692      	mov	sl, r2
 8004d0a:	eb1b 0509 	adds.w	r5, fp, r9
 8004d0e:	eb4c 060a 	adc.w	r6, ip, sl
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	4619      	mov	r1, r3
 8004d18:	f04f 0200 	mov.w	r2, #0
 8004d1c:	f04f 0300 	mov.w	r3, #0
 8004d20:	f04f 0400 	mov.w	r4, #0
 8004d24:	0094      	lsls	r4, r2, #2
 8004d26:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004d2a:	008b      	lsls	r3, r1, #2
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	4623      	mov	r3, r4
 8004d30:	4628      	mov	r0, r5
 8004d32:	4631      	mov	r1, r6
 8004d34:	f7fb ff90 	bl	8000c58 <__aeabi_uldivmod>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	460c      	mov	r4, r1
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	4b32      	ldr	r3, [pc, #200]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004d40:	fba3 1302 	umull	r1, r3, r3, r2
 8004d44:	095b      	lsrs	r3, r3, #5
 8004d46:	2164      	movs	r1, #100	; 0x64
 8004d48:	fb01 f303 	mul.w	r3, r1, r3
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	011b      	lsls	r3, r3, #4
 8004d50:	3332      	adds	r3, #50	; 0x32
 8004d52:	4a2d      	ldr	r2, [pc, #180]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004d54:	fba2 2303 	umull	r2, r3, r2, r3
 8004d58:	095b      	lsrs	r3, r3, #5
 8004d5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d5e:	4498      	add	r8, r3
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	469b      	mov	fp, r3
 8004d64:	f04f 0c00 	mov.w	ip, #0
 8004d68:	46d9      	mov	r9, fp
 8004d6a:	46e2      	mov	sl, ip
 8004d6c:	eb19 0309 	adds.w	r3, r9, r9
 8004d70:	eb4a 040a 	adc.w	r4, sl, sl
 8004d74:	4699      	mov	r9, r3
 8004d76:	46a2      	mov	sl, r4
 8004d78:	eb19 090b 	adds.w	r9, r9, fp
 8004d7c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004d80:	f04f 0100 	mov.w	r1, #0
 8004d84:	f04f 0200 	mov.w	r2, #0
 8004d88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d8c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004d90:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004d94:	4689      	mov	r9, r1
 8004d96:	4692      	mov	sl, r2
 8004d98:	eb1b 0509 	adds.w	r5, fp, r9
 8004d9c:	eb4c 060a 	adc.w	r6, ip, sl
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	4619      	mov	r1, r3
 8004da6:	f04f 0200 	mov.w	r2, #0
 8004daa:	f04f 0300 	mov.w	r3, #0
 8004dae:	f04f 0400 	mov.w	r4, #0
 8004db2:	0094      	lsls	r4, r2, #2
 8004db4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004db8:	008b      	lsls	r3, r1, #2
 8004dba:	461a      	mov	r2, r3
 8004dbc:	4623      	mov	r3, r4
 8004dbe:	4628      	mov	r0, r5
 8004dc0:	4631      	mov	r1, r6
 8004dc2:	f7fb ff49 	bl	8000c58 <__aeabi_uldivmod>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	460c      	mov	r4, r1
 8004dca:	461a      	mov	r2, r3
 8004dcc:	4b0e      	ldr	r3, [pc, #56]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004dce:	fba3 1302 	umull	r1, r3, r3, r2
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	2164      	movs	r1, #100	; 0x64
 8004dd6:	fb01 f303 	mul.w	r3, r1, r3
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	3332      	adds	r3, #50	; 0x32
 8004de0:	4a09      	ldr	r2, [pc, #36]	; (8004e08 <UART_SetConfig+0x6f4>)
 8004de2:	fba2 2303 	umull	r2, r3, r2, r3
 8004de6:	095b      	lsrs	r3, r3, #5
 8004de8:	f003 020f 	and.w	r2, r3, #15
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4442      	add	r2, r8
 8004df2:	609a      	str	r2, [r3, #8]
}
 8004df4:	e7ff      	b.n	8004df6 <UART_SetConfig+0x6e2>
 8004df6:	bf00      	nop
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e00:	40011000 	.word	0x40011000
 8004e04:	40011400 	.word	0x40011400
 8004e08:	51eb851f 	.word	0x51eb851f

08004e0c <__errno>:
 8004e0c:	4b01      	ldr	r3, [pc, #4]	; (8004e14 <__errno+0x8>)
 8004e0e:	6818      	ldr	r0, [r3, #0]
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	2000000c 	.word	0x2000000c

08004e18 <__libc_init_array>:
 8004e18:	b570      	push	{r4, r5, r6, lr}
 8004e1a:	4e0d      	ldr	r6, [pc, #52]	; (8004e50 <__libc_init_array+0x38>)
 8004e1c:	4c0d      	ldr	r4, [pc, #52]	; (8004e54 <__libc_init_array+0x3c>)
 8004e1e:	1ba4      	subs	r4, r4, r6
 8004e20:	10a4      	asrs	r4, r4, #2
 8004e22:	2500      	movs	r5, #0
 8004e24:	42a5      	cmp	r5, r4
 8004e26:	d109      	bne.n	8004e3c <__libc_init_array+0x24>
 8004e28:	4e0b      	ldr	r6, [pc, #44]	; (8004e58 <__libc_init_array+0x40>)
 8004e2a:	4c0c      	ldr	r4, [pc, #48]	; (8004e5c <__libc_init_array+0x44>)
 8004e2c:	f002 f85c 	bl	8006ee8 <_init>
 8004e30:	1ba4      	subs	r4, r4, r6
 8004e32:	10a4      	asrs	r4, r4, #2
 8004e34:	2500      	movs	r5, #0
 8004e36:	42a5      	cmp	r5, r4
 8004e38:	d105      	bne.n	8004e46 <__libc_init_array+0x2e>
 8004e3a:	bd70      	pop	{r4, r5, r6, pc}
 8004e3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e40:	4798      	blx	r3
 8004e42:	3501      	adds	r5, #1
 8004e44:	e7ee      	b.n	8004e24 <__libc_init_array+0xc>
 8004e46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e4a:	4798      	blx	r3
 8004e4c:	3501      	adds	r5, #1
 8004e4e:	e7f2      	b.n	8004e36 <__libc_init_array+0x1e>
 8004e50:	080071a8 	.word	0x080071a8
 8004e54:	080071a8 	.word	0x080071a8
 8004e58:	080071a8 	.word	0x080071a8
 8004e5c:	080071ac 	.word	0x080071ac

08004e60 <memset>:
 8004e60:	4402      	add	r2, r0
 8004e62:	4603      	mov	r3, r0
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d100      	bne.n	8004e6a <memset+0xa>
 8004e68:	4770      	bx	lr
 8004e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e6e:	e7f9      	b.n	8004e64 <memset+0x4>

08004e70 <__cvt>:
 8004e70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e74:	ec55 4b10 	vmov	r4, r5, d0
 8004e78:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004e7a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004e7e:	2d00      	cmp	r5, #0
 8004e80:	460e      	mov	r6, r1
 8004e82:	4691      	mov	r9, r2
 8004e84:	4619      	mov	r1, r3
 8004e86:	bfb8      	it	lt
 8004e88:	4622      	movlt	r2, r4
 8004e8a:	462b      	mov	r3, r5
 8004e8c:	f027 0720 	bic.w	r7, r7, #32
 8004e90:	bfbb      	ittet	lt
 8004e92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004e96:	461d      	movlt	r5, r3
 8004e98:	2300      	movge	r3, #0
 8004e9a:	232d      	movlt	r3, #45	; 0x2d
 8004e9c:	bfb8      	it	lt
 8004e9e:	4614      	movlt	r4, r2
 8004ea0:	2f46      	cmp	r7, #70	; 0x46
 8004ea2:	700b      	strb	r3, [r1, #0]
 8004ea4:	d004      	beq.n	8004eb0 <__cvt+0x40>
 8004ea6:	2f45      	cmp	r7, #69	; 0x45
 8004ea8:	d100      	bne.n	8004eac <__cvt+0x3c>
 8004eaa:	3601      	adds	r6, #1
 8004eac:	2102      	movs	r1, #2
 8004eae:	e000      	b.n	8004eb2 <__cvt+0x42>
 8004eb0:	2103      	movs	r1, #3
 8004eb2:	ab03      	add	r3, sp, #12
 8004eb4:	9301      	str	r3, [sp, #4]
 8004eb6:	ab02      	add	r3, sp, #8
 8004eb8:	9300      	str	r3, [sp, #0]
 8004eba:	4632      	mov	r2, r6
 8004ebc:	4653      	mov	r3, sl
 8004ebe:	ec45 4b10 	vmov	d0, r4, r5
 8004ec2:	f000 fcdd 	bl	8005880 <_dtoa_r>
 8004ec6:	2f47      	cmp	r7, #71	; 0x47
 8004ec8:	4680      	mov	r8, r0
 8004eca:	d102      	bne.n	8004ed2 <__cvt+0x62>
 8004ecc:	f019 0f01 	tst.w	r9, #1
 8004ed0:	d026      	beq.n	8004f20 <__cvt+0xb0>
 8004ed2:	2f46      	cmp	r7, #70	; 0x46
 8004ed4:	eb08 0906 	add.w	r9, r8, r6
 8004ed8:	d111      	bne.n	8004efe <__cvt+0x8e>
 8004eda:	f898 3000 	ldrb.w	r3, [r8]
 8004ede:	2b30      	cmp	r3, #48	; 0x30
 8004ee0:	d10a      	bne.n	8004ef8 <__cvt+0x88>
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	4620      	mov	r0, r4
 8004ee8:	4629      	mov	r1, r5
 8004eea:	f7fb fdf5 	bl	8000ad8 <__aeabi_dcmpeq>
 8004eee:	b918      	cbnz	r0, 8004ef8 <__cvt+0x88>
 8004ef0:	f1c6 0601 	rsb	r6, r6, #1
 8004ef4:	f8ca 6000 	str.w	r6, [sl]
 8004ef8:	f8da 3000 	ldr.w	r3, [sl]
 8004efc:	4499      	add	r9, r3
 8004efe:	2200      	movs	r2, #0
 8004f00:	2300      	movs	r3, #0
 8004f02:	4620      	mov	r0, r4
 8004f04:	4629      	mov	r1, r5
 8004f06:	f7fb fde7 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f0a:	b938      	cbnz	r0, 8004f1c <__cvt+0xac>
 8004f0c:	2230      	movs	r2, #48	; 0x30
 8004f0e:	9b03      	ldr	r3, [sp, #12]
 8004f10:	454b      	cmp	r3, r9
 8004f12:	d205      	bcs.n	8004f20 <__cvt+0xb0>
 8004f14:	1c59      	adds	r1, r3, #1
 8004f16:	9103      	str	r1, [sp, #12]
 8004f18:	701a      	strb	r2, [r3, #0]
 8004f1a:	e7f8      	b.n	8004f0e <__cvt+0x9e>
 8004f1c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004f20:	9b03      	ldr	r3, [sp, #12]
 8004f22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f24:	eba3 0308 	sub.w	r3, r3, r8
 8004f28:	4640      	mov	r0, r8
 8004f2a:	6013      	str	r3, [r2, #0]
 8004f2c:	b004      	add	sp, #16
 8004f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004f32 <__exponent>:
 8004f32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f34:	2900      	cmp	r1, #0
 8004f36:	4604      	mov	r4, r0
 8004f38:	bfba      	itte	lt
 8004f3a:	4249      	neglt	r1, r1
 8004f3c:	232d      	movlt	r3, #45	; 0x2d
 8004f3e:	232b      	movge	r3, #43	; 0x2b
 8004f40:	2909      	cmp	r1, #9
 8004f42:	f804 2b02 	strb.w	r2, [r4], #2
 8004f46:	7043      	strb	r3, [r0, #1]
 8004f48:	dd20      	ble.n	8004f8c <__exponent+0x5a>
 8004f4a:	f10d 0307 	add.w	r3, sp, #7
 8004f4e:	461f      	mov	r7, r3
 8004f50:	260a      	movs	r6, #10
 8004f52:	fb91 f5f6 	sdiv	r5, r1, r6
 8004f56:	fb06 1115 	mls	r1, r6, r5, r1
 8004f5a:	3130      	adds	r1, #48	; 0x30
 8004f5c:	2d09      	cmp	r5, #9
 8004f5e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f62:	f103 32ff 	add.w	r2, r3, #4294967295
 8004f66:	4629      	mov	r1, r5
 8004f68:	dc09      	bgt.n	8004f7e <__exponent+0x4c>
 8004f6a:	3130      	adds	r1, #48	; 0x30
 8004f6c:	3b02      	subs	r3, #2
 8004f6e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004f72:	42bb      	cmp	r3, r7
 8004f74:	4622      	mov	r2, r4
 8004f76:	d304      	bcc.n	8004f82 <__exponent+0x50>
 8004f78:	1a10      	subs	r0, r2, r0
 8004f7a:	b003      	add	sp, #12
 8004f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f7e:	4613      	mov	r3, r2
 8004f80:	e7e7      	b.n	8004f52 <__exponent+0x20>
 8004f82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f86:	f804 2b01 	strb.w	r2, [r4], #1
 8004f8a:	e7f2      	b.n	8004f72 <__exponent+0x40>
 8004f8c:	2330      	movs	r3, #48	; 0x30
 8004f8e:	4419      	add	r1, r3
 8004f90:	7083      	strb	r3, [r0, #2]
 8004f92:	1d02      	adds	r2, r0, #4
 8004f94:	70c1      	strb	r1, [r0, #3]
 8004f96:	e7ef      	b.n	8004f78 <__exponent+0x46>

08004f98 <_printf_float>:
 8004f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f9c:	b08d      	sub	sp, #52	; 0x34
 8004f9e:	460c      	mov	r4, r1
 8004fa0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004fa4:	4616      	mov	r6, r2
 8004fa6:	461f      	mov	r7, r3
 8004fa8:	4605      	mov	r5, r0
 8004faa:	f001 fa21 	bl	80063f0 <_localeconv_r>
 8004fae:	6803      	ldr	r3, [r0, #0]
 8004fb0:	9304      	str	r3, [sp, #16]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7fb f914 	bl	80001e0 <strlen>
 8004fb8:	2300      	movs	r3, #0
 8004fba:	930a      	str	r3, [sp, #40]	; 0x28
 8004fbc:	f8d8 3000 	ldr.w	r3, [r8]
 8004fc0:	9005      	str	r0, [sp, #20]
 8004fc2:	3307      	adds	r3, #7
 8004fc4:	f023 0307 	bic.w	r3, r3, #7
 8004fc8:	f103 0208 	add.w	r2, r3, #8
 8004fcc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004fd0:	f8d4 b000 	ldr.w	fp, [r4]
 8004fd4:	f8c8 2000 	str.w	r2, [r8]
 8004fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fdc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004fe0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004fe4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004fe8:	9307      	str	r3, [sp, #28]
 8004fea:	f8cd 8018 	str.w	r8, [sp, #24]
 8004fee:	f04f 32ff 	mov.w	r2, #4294967295
 8004ff2:	4ba7      	ldr	r3, [pc, #668]	; (8005290 <_printf_float+0x2f8>)
 8004ff4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ff8:	f7fb fda0 	bl	8000b3c <__aeabi_dcmpun>
 8004ffc:	bb70      	cbnz	r0, 800505c <_printf_float+0xc4>
 8004ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8005002:	4ba3      	ldr	r3, [pc, #652]	; (8005290 <_printf_float+0x2f8>)
 8005004:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005008:	f7fb fd7a 	bl	8000b00 <__aeabi_dcmple>
 800500c:	bb30      	cbnz	r0, 800505c <_printf_float+0xc4>
 800500e:	2200      	movs	r2, #0
 8005010:	2300      	movs	r3, #0
 8005012:	4640      	mov	r0, r8
 8005014:	4649      	mov	r1, r9
 8005016:	f7fb fd69 	bl	8000aec <__aeabi_dcmplt>
 800501a:	b110      	cbz	r0, 8005022 <_printf_float+0x8a>
 800501c:	232d      	movs	r3, #45	; 0x2d
 800501e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005022:	4a9c      	ldr	r2, [pc, #624]	; (8005294 <_printf_float+0x2fc>)
 8005024:	4b9c      	ldr	r3, [pc, #624]	; (8005298 <_printf_float+0x300>)
 8005026:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800502a:	bf8c      	ite	hi
 800502c:	4690      	movhi	r8, r2
 800502e:	4698      	movls	r8, r3
 8005030:	2303      	movs	r3, #3
 8005032:	f02b 0204 	bic.w	r2, fp, #4
 8005036:	6123      	str	r3, [r4, #16]
 8005038:	6022      	str	r2, [r4, #0]
 800503a:	f04f 0900 	mov.w	r9, #0
 800503e:	9700      	str	r7, [sp, #0]
 8005040:	4633      	mov	r3, r6
 8005042:	aa0b      	add	r2, sp, #44	; 0x2c
 8005044:	4621      	mov	r1, r4
 8005046:	4628      	mov	r0, r5
 8005048:	f000 f9e6 	bl	8005418 <_printf_common>
 800504c:	3001      	adds	r0, #1
 800504e:	f040 808d 	bne.w	800516c <_printf_float+0x1d4>
 8005052:	f04f 30ff 	mov.w	r0, #4294967295
 8005056:	b00d      	add	sp, #52	; 0x34
 8005058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800505c:	4642      	mov	r2, r8
 800505e:	464b      	mov	r3, r9
 8005060:	4640      	mov	r0, r8
 8005062:	4649      	mov	r1, r9
 8005064:	f7fb fd6a 	bl	8000b3c <__aeabi_dcmpun>
 8005068:	b110      	cbz	r0, 8005070 <_printf_float+0xd8>
 800506a:	4a8c      	ldr	r2, [pc, #560]	; (800529c <_printf_float+0x304>)
 800506c:	4b8c      	ldr	r3, [pc, #560]	; (80052a0 <_printf_float+0x308>)
 800506e:	e7da      	b.n	8005026 <_printf_float+0x8e>
 8005070:	6861      	ldr	r1, [r4, #4]
 8005072:	1c4b      	adds	r3, r1, #1
 8005074:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005078:	a80a      	add	r0, sp, #40	; 0x28
 800507a:	d13e      	bne.n	80050fa <_printf_float+0x162>
 800507c:	2306      	movs	r3, #6
 800507e:	6063      	str	r3, [r4, #4]
 8005080:	2300      	movs	r3, #0
 8005082:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005086:	ab09      	add	r3, sp, #36	; 0x24
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	ec49 8b10 	vmov	d0, r8, r9
 800508e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005092:	6022      	str	r2, [r4, #0]
 8005094:	f8cd a004 	str.w	sl, [sp, #4]
 8005098:	6861      	ldr	r1, [r4, #4]
 800509a:	4628      	mov	r0, r5
 800509c:	f7ff fee8 	bl	8004e70 <__cvt>
 80050a0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80050a4:	2b47      	cmp	r3, #71	; 0x47
 80050a6:	4680      	mov	r8, r0
 80050a8:	d109      	bne.n	80050be <_printf_float+0x126>
 80050aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ac:	1cd8      	adds	r0, r3, #3
 80050ae:	db02      	blt.n	80050b6 <_printf_float+0x11e>
 80050b0:	6862      	ldr	r2, [r4, #4]
 80050b2:	4293      	cmp	r3, r2
 80050b4:	dd47      	ble.n	8005146 <_printf_float+0x1ae>
 80050b6:	f1aa 0a02 	sub.w	sl, sl, #2
 80050ba:	fa5f fa8a 	uxtb.w	sl, sl
 80050be:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80050c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050c4:	d824      	bhi.n	8005110 <_printf_float+0x178>
 80050c6:	3901      	subs	r1, #1
 80050c8:	4652      	mov	r2, sl
 80050ca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80050ce:	9109      	str	r1, [sp, #36]	; 0x24
 80050d0:	f7ff ff2f 	bl	8004f32 <__exponent>
 80050d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050d6:	1813      	adds	r3, r2, r0
 80050d8:	2a01      	cmp	r2, #1
 80050da:	4681      	mov	r9, r0
 80050dc:	6123      	str	r3, [r4, #16]
 80050de:	dc02      	bgt.n	80050e6 <_printf_float+0x14e>
 80050e0:	6822      	ldr	r2, [r4, #0]
 80050e2:	07d1      	lsls	r1, r2, #31
 80050e4:	d501      	bpl.n	80050ea <_printf_float+0x152>
 80050e6:	3301      	adds	r3, #1
 80050e8:	6123      	str	r3, [r4, #16]
 80050ea:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0a5      	beq.n	800503e <_printf_float+0xa6>
 80050f2:	232d      	movs	r3, #45	; 0x2d
 80050f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050f8:	e7a1      	b.n	800503e <_printf_float+0xa6>
 80050fa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80050fe:	f000 8177 	beq.w	80053f0 <_printf_float+0x458>
 8005102:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005106:	d1bb      	bne.n	8005080 <_printf_float+0xe8>
 8005108:	2900      	cmp	r1, #0
 800510a:	d1b9      	bne.n	8005080 <_printf_float+0xe8>
 800510c:	2301      	movs	r3, #1
 800510e:	e7b6      	b.n	800507e <_printf_float+0xe6>
 8005110:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005114:	d119      	bne.n	800514a <_printf_float+0x1b2>
 8005116:	2900      	cmp	r1, #0
 8005118:	6863      	ldr	r3, [r4, #4]
 800511a:	dd0c      	ble.n	8005136 <_printf_float+0x19e>
 800511c:	6121      	str	r1, [r4, #16]
 800511e:	b913      	cbnz	r3, 8005126 <_printf_float+0x18e>
 8005120:	6822      	ldr	r2, [r4, #0]
 8005122:	07d2      	lsls	r2, r2, #31
 8005124:	d502      	bpl.n	800512c <_printf_float+0x194>
 8005126:	3301      	adds	r3, #1
 8005128:	440b      	add	r3, r1
 800512a:	6123      	str	r3, [r4, #16]
 800512c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800512e:	65a3      	str	r3, [r4, #88]	; 0x58
 8005130:	f04f 0900 	mov.w	r9, #0
 8005134:	e7d9      	b.n	80050ea <_printf_float+0x152>
 8005136:	b913      	cbnz	r3, 800513e <_printf_float+0x1a6>
 8005138:	6822      	ldr	r2, [r4, #0]
 800513a:	07d0      	lsls	r0, r2, #31
 800513c:	d501      	bpl.n	8005142 <_printf_float+0x1aa>
 800513e:	3302      	adds	r3, #2
 8005140:	e7f3      	b.n	800512a <_printf_float+0x192>
 8005142:	2301      	movs	r3, #1
 8005144:	e7f1      	b.n	800512a <_printf_float+0x192>
 8005146:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800514a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800514e:	4293      	cmp	r3, r2
 8005150:	db05      	blt.n	800515e <_printf_float+0x1c6>
 8005152:	6822      	ldr	r2, [r4, #0]
 8005154:	6123      	str	r3, [r4, #16]
 8005156:	07d1      	lsls	r1, r2, #31
 8005158:	d5e8      	bpl.n	800512c <_printf_float+0x194>
 800515a:	3301      	adds	r3, #1
 800515c:	e7e5      	b.n	800512a <_printf_float+0x192>
 800515e:	2b00      	cmp	r3, #0
 8005160:	bfd4      	ite	le
 8005162:	f1c3 0302 	rsble	r3, r3, #2
 8005166:	2301      	movgt	r3, #1
 8005168:	4413      	add	r3, r2
 800516a:	e7de      	b.n	800512a <_printf_float+0x192>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	055a      	lsls	r2, r3, #21
 8005170:	d407      	bmi.n	8005182 <_printf_float+0x1ea>
 8005172:	6923      	ldr	r3, [r4, #16]
 8005174:	4642      	mov	r2, r8
 8005176:	4631      	mov	r1, r6
 8005178:	4628      	mov	r0, r5
 800517a:	47b8      	blx	r7
 800517c:	3001      	adds	r0, #1
 800517e:	d12b      	bne.n	80051d8 <_printf_float+0x240>
 8005180:	e767      	b.n	8005052 <_printf_float+0xba>
 8005182:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005186:	f240 80dc 	bls.w	8005342 <_printf_float+0x3aa>
 800518a:	2200      	movs	r2, #0
 800518c:	2300      	movs	r3, #0
 800518e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005192:	f7fb fca1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005196:	2800      	cmp	r0, #0
 8005198:	d033      	beq.n	8005202 <_printf_float+0x26a>
 800519a:	2301      	movs	r3, #1
 800519c:	4a41      	ldr	r2, [pc, #260]	; (80052a4 <_printf_float+0x30c>)
 800519e:	4631      	mov	r1, r6
 80051a0:	4628      	mov	r0, r5
 80051a2:	47b8      	blx	r7
 80051a4:	3001      	adds	r0, #1
 80051a6:	f43f af54 	beq.w	8005052 <_printf_float+0xba>
 80051aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051ae:	429a      	cmp	r2, r3
 80051b0:	db02      	blt.n	80051b8 <_printf_float+0x220>
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	07d8      	lsls	r0, r3, #31
 80051b6:	d50f      	bpl.n	80051d8 <_printf_float+0x240>
 80051b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051bc:	4631      	mov	r1, r6
 80051be:	4628      	mov	r0, r5
 80051c0:	47b8      	blx	r7
 80051c2:	3001      	adds	r0, #1
 80051c4:	f43f af45 	beq.w	8005052 <_printf_float+0xba>
 80051c8:	f04f 0800 	mov.w	r8, #0
 80051cc:	f104 091a 	add.w	r9, r4, #26
 80051d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051d2:	3b01      	subs	r3, #1
 80051d4:	4543      	cmp	r3, r8
 80051d6:	dc09      	bgt.n	80051ec <_printf_float+0x254>
 80051d8:	6823      	ldr	r3, [r4, #0]
 80051da:	079b      	lsls	r3, r3, #30
 80051dc:	f100 8103 	bmi.w	80053e6 <_printf_float+0x44e>
 80051e0:	68e0      	ldr	r0, [r4, #12]
 80051e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051e4:	4298      	cmp	r0, r3
 80051e6:	bfb8      	it	lt
 80051e8:	4618      	movlt	r0, r3
 80051ea:	e734      	b.n	8005056 <_printf_float+0xbe>
 80051ec:	2301      	movs	r3, #1
 80051ee:	464a      	mov	r2, r9
 80051f0:	4631      	mov	r1, r6
 80051f2:	4628      	mov	r0, r5
 80051f4:	47b8      	blx	r7
 80051f6:	3001      	adds	r0, #1
 80051f8:	f43f af2b 	beq.w	8005052 <_printf_float+0xba>
 80051fc:	f108 0801 	add.w	r8, r8, #1
 8005200:	e7e6      	b.n	80051d0 <_printf_float+0x238>
 8005202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005204:	2b00      	cmp	r3, #0
 8005206:	dc2b      	bgt.n	8005260 <_printf_float+0x2c8>
 8005208:	2301      	movs	r3, #1
 800520a:	4a26      	ldr	r2, [pc, #152]	; (80052a4 <_printf_float+0x30c>)
 800520c:	4631      	mov	r1, r6
 800520e:	4628      	mov	r0, r5
 8005210:	47b8      	blx	r7
 8005212:	3001      	adds	r0, #1
 8005214:	f43f af1d 	beq.w	8005052 <_printf_float+0xba>
 8005218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800521a:	b923      	cbnz	r3, 8005226 <_printf_float+0x28e>
 800521c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800521e:	b913      	cbnz	r3, 8005226 <_printf_float+0x28e>
 8005220:	6823      	ldr	r3, [r4, #0]
 8005222:	07d9      	lsls	r1, r3, #31
 8005224:	d5d8      	bpl.n	80051d8 <_printf_float+0x240>
 8005226:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800522a:	4631      	mov	r1, r6
 800522c:	4628      	mov	r0, r5
 800522e:	47b8      	blx	r7
 8005230:	3001      	adds	r0, #1
 8005232:	f43f af0e 	beq.w	8005052 <_printf_float+0xba>
 8005236:	f04f 0900 	mov.w	r9, #0
 800523a:	f104 0a1a 	add.w	sl, r4, #26
 800523e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005240:	425b      	negs	r3, r3
 8005242:	454b      	cmp	r3, r9
 8005244:	dc01      	bgt.n	800524a <_printf_float+0x2b2>
 8005246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005248:	e794      	b.n	8005174 <_printf_float+0x1dc>
 800524a:	2301      	movs	r3, #1
 800524c:	4652      	mov	r2, sl
 800524e:	4631      	mov	r1, r6
 8005250:	4628      	mov	r0, r5
 8005252:	47b8      	blx	r7
 8005254:	3001      	adds	r0, #1
 8005256:	f43f aefc 	beq.w	8005052 <_printf_float+0xba>
 800525a:	f109 0901 	add.w	r9, r9, #1
 800525e:	e7ee      	b.n	800523e <_printf_float+0x2a6>
 8005260:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005262:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005264:	429a      	cmp	r2, r3
 8005266:	bfa8      	it	ge
 8005268:	461a      	movge	r2, r3
 800526a:	2a00      	cmp	r2, #0
 800526c:	4691      	mov	r9, r2
 800526e:	dd07      	ble.n	8005280 <_printf_float+0x2e8>
 8005270:	4613      	mov	r3, r2
 8005272:	4631      	mov	r1, r6
 8005274:	4642      	mov	r2, r8
 8005276:	4628      	mov	r0, r5
 8005278:	47b8      	blx	r7
 800527a:	3001      	adds	r0, #1
 800527c:	f43f aee9 	beq.w	8005052 <_printf_float+0xba>
 8005280:	f104 031a 	add.w	r3, r4, #26
 8005284:	f04f 0b00 	mov.w	fp, #0
 8005288:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800528c:	9306      	str	r3, [sp, #24]
 800528e:	e015      	b.n	80052bc <_printf_float+0x324>
 8005290:	7fefffff 	.word	0x7fefffff
 8005294:	08006f48 	.word	0x08006f48
 8005298:	08006f44 	.word	0x08006f44
 800529c:	08006f50 	.word	0x08006f50
 80052a0:	08006f4c 	.word	0x08006f4c
 80052a4:	08006f54 	.word	0x08006f54
 80052a8:	2301      	movs	r3, #1
 80052aa:	9a06      	ldr	r2, [sp, #24]
 80052ac:	4631      	mov	r1, r6
 80052ae:	4628      	mov	r0, r5
 80052b0:	47b8      	blx	r7
 80052b2:	3001      	adds	r0, #1
 80052b4:	f43f aecd 	beq.w	8005052 <_printf_float+0xba>
 80052b8:	f10b 0b01 	add.w	fp, fp, #1
 80052bc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80052c0:	ebaa 0309 	sub.w	r3, sl, r9
 80052c4:	455b      	cmp	r3, fp
 80052c6:	dcef      	bgt.n	80052a8 <_printf_float+0x310>
 80052c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052cc:	429a      	cmp	r2, r3
 80052ce:	44d0      	add	r8, sl
 80052d0:	db15      	blt.n	80052fe <_printf_float+0x366>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	07da      	lsls	r2, r3, #31
 80052d6:	d412      	bmi.n	80052fe <_printf_float+0x366>
 80052d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052dc:	eba3 020a 	sub.w	r2, r3, sl
 80052e0:	eba3 0a01 	sub.w	sl, r3, r1
 80052e4:	4592      	cmp	sl, r2
 80052e6:	bfa8      	it	ge
 80052e8:	4692      	movge	sl, r2
 80052ea:	f1ba 0f00 	cmp.w	sl, #0
 80052ee:	dc0e      	bgt.n	800530e <_printf_float+0x376>
 80052f0:	f04f 0800 	mov.w	r8, #0
 80052f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80052f8:	f104 091a 	add.w	r9, r4, #26
 80052fc:	e019      	b.n	8005332 <_printf_float+0x39a>
 80052fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005302:	4631      	mov	r1, r6
 8005304:	4628      	mov	r0, r5
 8005306:	47b8      	blx	r7
 8005308:	3001      	adds	r0, #1
 800530a:	d1e5      	bne.n	80052d8 <_printf_float+0x340>
 800530c:	e6a1      	b.n	8005052 <_printf_float+0xba>
 800530e:	4653      	mov	r3, sl
 8005310:	4642      	mov	r2, r8
 8005312:	4631      	mov	r1, r6
 8005314:	4628      	mov	r0, r5
 8005316:	47b8      	blx	r7
 8005318:	3001      	adds	r0, #1
 800531a:	d1e9      	bne.n	80052f0 <_printf_float+0x358>
 800531c:	e699      	b.n	8005052 <_printf_float+0xba>
 800531e:	2301      	movs	r3, #1
 8005320:	464a      	mov	r2, r9
 8005322:	4631      	mov	r1, r6
 8005324:	4628      	mov	r0, r5
 8005326:	47b8      	blx	r7
 8005328:	3001      	adds	r0, #1
 800532a:	f43f ae92 	beq.w	8005052 <_printf_float+0xba>
 800532e:	f108 0801 	add.w	r8, r8, #1
 8005332:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005336:	1a9b      	subs	r3, r3, r2
 8005338:	eba3 030a 	sub.w	r3, r3, sl
 800533c:	4543      	cmp	r3, r8
 800533e:	dcee      	bgt.n	800531e <_printf_float+0x386>
 8005340:	e74a      	b.n	80051d8 <_printf_float+0x240>
 8005342:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005344:	2a01      	cmp	r2, #1
 8005346:	dc01      	bgt.n	800534c <_printf_float+0x3b4>
 8005348:	07db      	lsls	r3, r3, #31
 800534a:	d53a      	bpl.n	80053c2 <_printf_float+0x42a>
 800534c:	2301      	movs	r3, #1
 800534e:	4642      	mov	r2, r8
 8005350:	4631      	mov	r1, r6
 8005352:	4628      	mov	r0, r5
 8005354:	47b8      	blx	r7
 8005356:	3001      	adds	r0, #1
 8005358:	f43f ae7b 	beq.w	8005052 <_printf_float+0xba>
 800535c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005360:	4631      	mov	r1, r6
 8005362:	4628      	mov	r0, r5
 8005364:	47b8      	blx	r7
 8005366:	3001      	adds	r0, #1
 8005368:	f108 0801 	add.w	r8, r8, #1
 800536c:	f43f ae71 	beq.w	8005052 <_printf_float+0xba>
 8005370:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005372:	2200      	movs	r2, #0
 8005374:	f103 3aff 	add.w	sl, r3, #4294967295
 8005378:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800537c:	2300      	movs	r3, #0
 800537e:	f7fb fbab 	bl	8000ad8 <__aeabi_dcmpeq>
 8005382:	b9c8      	cbnz	r0, 80053b8 <_printf_float+0x420>
 8005384:	4653      	mov	r3, sl
 8005386:	4642      	mov	r2, r8
 8005388:	4631      	mov	r1, r6
 800538a:	4628      	mov	r0, r5
 800538c:	47b8      	blx	r7
 800538e:	3001      	adds	r0, #1
 8005390:	d10e      	bne.n	80053b0 <_printf_float+0x418>
 8005392:	e65e      	b.n	8005052 <_printf_float+0xba>
 8005394:	2301      	movs	r3, #1
 8005396:	4652      	mov	r2, sl
 8005398:	4631      	mov	r1, r6
 800539a:	4628      	mov	r0, r5
 800539c:	47b8      	blx	r7
 800539e:	3001      	adds	r0, #1
 80053a0:	f43f ae57 	beq.w	8005052 <_printf_float+0xba>
 80053a4:	f108 0801 	add.w	r8, r8, #1
 80053a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053aa:	3b01      	subs	r3, #1
 80053ac:	4543      	cmp	r3, r8
 80053ae:	dcf1      	bgt.n	8005394 <_printf_float+0x3fc>
 80053b0:	464b      	mov	r3, r9
 80053b2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80053b6:	e6de      	b.n	8005176 <_printf_float+0x1de>
 80053b8:	f04f 0800 	mov.w	r8, #0
 80053bc:	f104 0a1a 	add.w	sl, r4, #26
 80053c0:	e7f2      	b.n	80053a8 <_printf_float+0x410>
 80053c2:	2301      	movs	r3, #1
 80053c4:	e7df      	b.n	8005386 <_printf_float+0x3ee>
 80053c6:	2301      	movs	r3, #1
 80053c8:	464a      	mov	r2, r9
 80053ca:	4631      	mov	r1, r6
 80053cc:	4628      	mov	r0, r5
 80053ce:	47b8      	blx	r7
 80053d0:	3001      	adds	r0, #1
 80053d2:	f43f ae3e 	beq.w	8005052 <_printf_float+0xba>
 80053d6:	f108 0801 	add.w	r8, r8, #1
 80053da:	68e3      	ldr	r3, [r4, #12]
 80053dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	4543      	cmp	r3, r8
 80053e2:	dcf0      	bgt.n	80053c6 <_printf_float+0x42e>
 80053e4:	e6fc      	b.n	80051e0 <_printf_float+0x248>
 80053e6:	f04f 0800 	mov.w	r8, #0
 80053ea:	f104 0919 	add.w	r9, r4, #25
 80053ee:	e7f4      	b.n	80053da <_printf_float+0x442>
 80053f0:	2900      	cmp	r1, #0
 80053f2:	f43f ae8b 	beq.w	800510c <_printf_float+0x174>
 80053f6:	2300      	movs	r3, #0
 80053f8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80053fc:	ab09      	add	r3, sp, #36	; 0x24
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	ec49 8b10 	vmov	d0, r8, r9
 8005404:	6022      	str	r2, [r4, #0]
 8005406:	f8cd a004 	str.w	sl, [sp, #4]
 800540a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800540e:	4628      	mov	r0, r5
 8005410:	f7ff fd2e 	bl	8004e70 <__cvt>
 8005414:	4680      	mov	r8, r0
 8005416:	e648      	b.n	80050aa <_printf_float+0x112>

08005418 <_printf_common>:
 8005418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800541c:	4691      	mov	r9, r2
 800541e:	461f      	mov	r7, r3
 8005420:	688a      	ldr	r2, [r1, #8]
 8005422:	690b      	ldr	r3, [r1, #16]
 8005424:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005428:	4293      	cmp	r3, r2
 800542a:	bfb8      	it	lt
 800542c:	4613      	movlt	r3, r2
 800542e:	f8c9 3000 	str.w	r3, [r9]
 8005432:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005436:	4606      	mov	r6, r0
 8005438:	460c      	mov	r4, r1
 800543a:	b112      	cbz	r2, 8005442 <_printf_common+0x2a>
 800543c:	3301      	adds	r3, #1
 800543e:	f8c9 3000 	str.w	r3, [r9]
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	0699      	lsls	r1, r3, #26
 8005446:	bf42      	ittt	mi
 8005448:	f8d9 3000 	ldrmi.w	r3, [r9]
 800544c:	3302      	addmi	r3, #2
 800544e:	f8c9 3000 	strmi.w	r3, [r9]
 8005452:	6825      	ldr	r5, [r4, #0]
 8005454:	f015 0506 	ands.w	r5, r5, #6
 8005458:	d107      	bne.n	800546a <_printf_common+0x52>
 800545a:	f104 0a19 	add.w	sl, r4, #25
 800545e:	68e3      	ldr	r3, [r4, #12]
 8005460:	f8d9 2000 	ldr.w	r2, [r9]
 8005464:	1a9b      	subs	r3, r3, r2
 8005466:	42ab      	cmp	r3, r5
 8005468:	dc28      	bgt.n	80054bc <_printf_common+0xa4>
 800546a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800546e:	6822      	ldr	r2, [r4, #0]
 8005470:	3300      	adds	r3, #0
 8005472:	bf18      	it	ne
 8005474:	2301      	movne	r3, #1
 8005476:	0692      	lsls	r2, r2, #26
 8005478:	d42d      	bmi.n	80054d6 <_printf_common+0xbe>
 800547a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800547e:	4639      	mov	r1, r7
 8005480:	4630      	mov	r0, r6
 8005482:	47c0      	blx	r8
 8005484:	3001      	adds	r0, #1
 8005486:	d020      	beq.n	80054ca <_printf_common+0xb2>
 8005488:	6823      	ldr	r3, [r4, #0]
 800548a:	68e5      	ldr	r5, [r4, #12]
 800548c:	f8d9 2000 	ldr.w	r2, [r9]
 8005490:	f003 0306 	and.w	r3, r3, #6
 8005494:	2b04      	cmp	r3, #4
 8005496:	bf08      	it	eq
 8005498:	1aad      	subeq	r5, r5, r2
 800549a:	68a3      	ldr	r3, [r4, #8]
 800549c:	6922      	ldr	r2, [r4, #16]
 800549e:	bf0c      	ite	eq
 80054a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054a4:	2500      	movne	r5, #0
 80054a6:	4293      	cmp	r3, r2
 80054a8:	bfc4      	itt	gt
 80054aa:	1a9b      	subgt	r3, r3, r2
 80054ac:	18ed      	addgt	r5, r5, r3
 80054ae:	f04f 0900 	mov.w	r9, #0
 80054b2:	341a      	adds	r4, #26
 80054b4:	454d      	cmp	r5, r9
 80054b6:	d11a      	bne.n	80054ee <_printf_common+0xd6>
 80054b8:	2000      	movs	r0, #0
 80054ba:	e008      	b.n	80054ce <_printf_common+0xb6>
 80054bc:	2301      	movs	r3, #1
 80054be:	4652      	mov	r2, sl
 80054c0:	4639      	mov	r1, r7
 80054c2:	4630      	mov	r0, r6
 80054c4:	47c0      	blx	r8
 80054c6:	3001      	adds	r0, #1
 80054c8:	d103      	bne.n	80054d2 <_printf_common+0xba>
 80054ca:	f04f 30ff 	mov.w	r0, #4294967295
 80054ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054d2:	3501      	adds	r5, #1
 80054d4:	e7c3      	b.n	800545e <_printf_common+0x46>
 80054d6:	18e1      	adds	r1, r4, r3
 80054d8:	1c5a      	adds	r2, r3, #1
 80054da:	2030      	movs	r0, #48	; 0x30
 80054dc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054e0:	4422      	add	r2, r4
 80054e2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054ea:	3302      	adds	r3, #2
 80054ec:	e7c5      	b.n	800547a <_printf_common+0x62>
 80054ee:	2301      	movs	r3, #1
 80054f0:	4622      	mov	r2, r4
 80054f2:	4639      	mov	r1, r7
 80054f4:	4630      	mov	r0, r6
 80054f6:	47c0      	blx	r8
 80054f8:	3001      	adds	r0, #1
 80054fa:	d0e6      	beq.n	80054ca <_printf_common+0xb2>
 80054fc:	f109 0901 	add.w	r9, r9, #1
 8005500:	e7d8      	b.n	80054b4 <_printf_common+0x9c>
	...

08005504 <_printf_i>:
 8005504:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005508:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800550c:	460c      	mov	r4, r1
 800550e:	7e09      	ldrb	r1, [r1, #24]
 8005510:	b085      	sub	sp, #20
 8005512:	296e      	cmp	r1, #110	; 0x6e
 8005514:	4617      	mov	r7, r2
 8005516:	4606      	mov	r6, r0
 8005518:	4698      	mov	r8, r3
 800551a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800551c:	f000 80b3 	beq.w	8005686 <_printf_i+0x182>
 8005520:	d822      	bhi.n	8005568 <_printf_i+0x64>
 8005522:	2963      	cmp	r1, #99	; 0x63
 8005524:	d036      	beq.n	8005594 <_printf_i+0x90>
 8005526:	d80a      	bhi.n	800553e <_printf_i+0x3a>
 8005528:	2900      	cmp	r1, #0
 800552a:	f000 80b9 	beq.w	80056a0 <_printf_i+0x19c>
 800552e:	2958      	cmp	r1, #88	; 0x58
 8005530:	f000 8083 	beq.w	800563a <_printf_i+0x136>
 8005534:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005538:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800553c:	e032      	b.n	80055a4 <_printf_i+0xa0>
 800553e:	2964      	cmp	r1, #100	; 0x64
 8005540:	d001      	beq.n	8005546 <_printf_i+0x42>
 8005542:	2969      	cmp	r1, #105	; 0x69
 8005544:	d1f6      	bne.n	8005534 <_printf_i+0x30>
 8005546:	6820      	ldr	r0, [r4, #0]
 8005548:	6813      	ldr	r3, [r2, #0]
 800554a:	0605      	lsls	r5, r0, #24
 800554c:	f103 0104 	add.w	r1, r3, #4
 8005550:	d52a      	bpl.n	80055a8 <_printf_i+0xa4>
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6011      	str	r1, [r2, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	da03      	bge.n	8005562 <_printf_i+0x5e>
 800555a:	222d      	movs	r2, #45	; 0x2d
 800555c:	425b      	negs	r3, r3
 800555e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005562:	486f      	ldr	r0, [pc, #444]	; (8005720 <_printf_i+0x21c>)
 8005564:	220a      	movs	r2, #10
 8005566:	e039      	b.n	80055dc <_printf_i+0xd8>
 8005568:	2973      	cmp	r1, #115	; 0x73
 800556a:	f000 809d 	beq.w	80056a8 <_printf_i+0x1a4>
 800556e:	d808      	bhi.n	8005582 <_printf_i+0x7e>
 8005570:	296f      	cmp	r1, #111	; 0x6f
 8005572:	d020      	beq.n	80055b6 <_printf_i+0xb2>
 8005574:	2970      	cmp	r1, #112	; 0x70
 8005576:	d1dd      	bne.n	8005534 <_printf_i+0x30>
 8005578:	6823      	ldr	r3, [r4, #0]
 800557a:	f043 0320 	orr.w	r3, r3, #32
 800557e:	6023      	str	r3, [r4, #0]
 8005580:	e003      	b.n	800558a <_printf_i+0x86>
 8005582:	2975      	cmp	r1, #117	; 0x75
 8005584:	d017      	beq.n	80055b6 <_printf_i+0xb2>
 8005586:	2978      	cmp	r1, #120	; 0x78
 8005588:	d1d4      	bne.n	8005534 <_printf_i+0x30>
 800558a:	2378      	movs	r3, #120	; 0x78
 800558c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005590:	4864      	ldr	r0, [pc, #400]	; (8005724 <_printf_i+0x220>)
 8005592:	e055      	b.n	8005640 <_printf_i+0x13c>
 8005594:	6813      	ldr	r3, [r2, #0]
 8005596:	1d19      	adds	r1, r3, #4
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	6011      	str	r1, [r2, #0]
 800559c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055a4:	2301      	movs	r3, #1
 80055a6:	e08c      	b.n	80056c2 <_printf_i+0x1be>
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6011      	str	r1, [r2, #0]
 80055ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055b0:	bf18      	it	ne
 80055b2:	b21b      	sxthne	r3, r3
 80055b4:	e7cf      	b.n	8005556 <_printf_i+0x52>
 80055b6:	6813      	ldr	r3, [r2, #0]
 80055b8:	6825      	ldr	r5, [r4, #0]
 80055ba:	1d18      	adds	r0, r3, #4
 80055bc:	6010      	str	r0, [r2, #0]
 80055be:	0628      	lsls	r0, r5, #24
 80055c0:	d501      	bpl.n	80055c6 <_printf_i+0xc2>
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	e002      	b.n	80055cc <_printf_i+0xc8>
 80055c6:	0668      	lsls	r0, r5, #25
 80055c8:	d5fb      	bpl.n	80055c2 <_printf_i+0xbe>
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	4854      	ldr	r0, [pc, #336]	; (8005720 <_printf_i+0x21c>)
 80055ce:	296f      	cmp	r1, #111	; 0x6f
 80055d0:	bf14      	ite	ne
 80055d2:	220a      	movne	r2, #10
 80055d4:	2208      	moveq	r2, #8
 80055d6:	2100      	movs	r1, #0
 80055d8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80055dc:	6865      	ldr	r5, [r4, #4]
 80055de:	60a5      	str	r5, [r4, #8]
 80055e0:	2d00      	cmp	r5, #0
 80055e2:	f2c0 8095 	blt.w	8005710 <_printf_i+0x20c>
 80055e6:	6821      	ldr	r1, [r4, #0]
 80055e8:	f021 0104 	bic.w	r1, r1, #4
 80055ec:	6021      	str	r1, [r4, #0]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d13d      	bne.n	800566e <_printf_i+0x16a>
 80055f2:	2d00      	cmp	r5, #0
 80055f4:	f040 808e 	bne.w	8005714 <_printf_i+0x210>
 80055f8:	4665      	mov	r5, ip
 80055fa:	2a08      	cmp	r2, #8
 80055fc:	d10b      	bne.n	8005616 <_printf_i+0x112>
 80055fe:	6823      	ldr	r3, [r4, #0]
 8005600:	07db      	lsls	r3, r3, #31
 8005602:	d508      	bpl.n	8005616 <_printf_i+0x112>
 8005604:	6923      	ldr	r3, [r4, #16]
 8005606:	6862      	ldr	r2, [r4, #4]
 8005608:	429a      	cmp	r2, r3
 800560a:	bfde      	ittt	le
 800560c:	2330      	movle	r3, #48	; 0x30
 800560e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005612:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005616:	ebac 0305 	sub.w	r3, ip, r5
 800561a:	6123      	str	r3, [r4, #16]
 800561c:	f8cd 8000 	str.w	r8, [sp]
 8005620:	463b      	mov	r3, r7
 8005622:	aa03      	add	r2, sp, #12
 8005624:	4621      	mov	r1, r4
 8005626:	4630      	mov	r0, r6
 8005628:	f7ff fef6 	bl	8005418 <_printf_common>
 800562c:	3001      	adds	r0, #1
 800562e:	d14d      	bne.n	80056cc <_printf_i+0x1c8>
 8005630:	f04f 30ff 	mov.w	r0, #4294967295
 8005634:	b005      	add	sp, #20
 8005636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800563a:	4839      	ldr	r0, [pc, #228]	; (8005720 <_printf_i+0x21c>)
 800563c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005640:	6813      	ldr	r3, [r2, #0]
 8005642:	6821      	ldr	r1, [r4, #0]
 8005644:	1d1d      	adds	r5, r3, #4
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6015      	str	r5, [r2, #0]
 800564a:	060a      	lsls	r2, r1, #24
 800564c:	d50b      	bpl.n	8005666 <_printf_i+0x162>
 800564e:	07ca      	lsls	r2, r1, #31
 8005650:	bf44      	itt	mi
 8005652:	f041 0120 	orrmi.w	r1, r1, #32
 8005656:	6021      	strmi	r1, [r4, #0]
 8005658:	b91b      	cbnz	r3, 8005662 <_printf_i+0x15e>
 800565a:	6822      	ldr	r2, [r4, #0]
 800565c:	f022 0220 	bic.w	r2, r2, #32
 8005660:	6022      	str	r2, [r4, #0]
 8005662:	2210      	movs	r2, #16
 8005664:	e7b7      	b.n	80055d6 <_printf_i+0xd2>
 8005666:	064d      	lsls	r5, r1, #25
 8005668:	bf48      	it	mi
 800566a:	b29b      	uxthmi	r3, r3
 800566c:	e7ef      	b.n	800564e <_printf_i+0x14a>
 800566e:	4665      	mov	r5, ip
 8005670:	fbb3 f1f2 	udiv	r1, r3, r2
 8005674:	fb02 3311 	mls	r3, r2, r1, r3
 8005678:	5cc3      	ldrb	r3, [r0, r3]
 800567a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800567e:	460b      	mov	r3, r1
 8005680:	2900      	cmp	r1, #0
 8005682:	d1f5      	bne.n	8005670 <_printf_i+0x16c>
 8005684:	e7b9      	b.n	80055fa <_printf_i+0xf6>
 8005686:	6813      	ldr	r3, [r2, #0]
 8005688:	6825      	ldr	r5, [r4, #0]
 800568a:	6961      	ldr	r1, [r4, #20]
 800568c:	1d18      	adds	r0, r3, #4
 800568e:	6010      	str	r0, [r2, #0]
 8005690:	0628      	lsls	r0, r5, #24
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	d501      	bpl.n	800569a <_printf_i+0x196>
 8005696:	6019      	str	r1, [r3, #0]
 8005698:	e002      	b.n	80056a0 <_printf_i+0x19c>
 800569a:	066a      	lsls	r2, r5, #25
 800569c:	d5fb      	bpl.n	8005696 <_printf_i+0x192>
 800569e:	8019      	strh	r1, [r3, #0]
 80056a0:	2300      	movs	r3, #0
 80056a2:	6123      	str	r3, [r4, #16]
 80056a4:	4665      	mov	r5, ip
 80056a6:	e7b9      	b.n	800561c <_printf_i+0x118>
 80056a8:	6813      	ldr	r3, [r2, #0]
 80056aa:	1d19      	adds	r1, r3, #4
 80056ac:	6011      	str	r1, [r2, #0]
 80056ae:	681d      	ldr	r5, [r3, #0]
 80056b0:	6862      	ldr	r2, [r4, #4]
 80056b2:	2100      	movs	r1, #0
 80056b4:	4628      	mov	r0, r5
 80056b6:	f7fa fd9b 	bl	80001f0 <memchr>
 80056ba:	b108      	cbz	r0, 80056c0 <_printf_i+0x1bc>
 80056bc:	1b40      	subs	r0, r0, r5
 80056be:	6060      	str	r0, [r4, #4]
 80056c0:	6863      	ldr	r3, [r4, #4]
 80056c2:	6123      	str	r3, [r4, #16]
 80056c4:	2300      	movs	r3, #0
 80056c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056ca:	e7a7      	b.n	800561c <_printf_i+0x118>
 80056cc:	6923      	ldr	r3, [r4, #16]
 80056ce:	462a      	mov	r2, r5
 80056d0:	4639      	mov	r1, r7
 80056d2:	4630      	mov	r0, r6
 80056d4:	47c0      	blx	r8
 80056d6:	3001      	adds	r0, #1
 80056d8:	d0aa      	beq.n	8005630 <_printf_i+0x12c>
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	079b      	lsls	r3, r3, #30
 80056de:	d413      	bmi.n	8005708 <_printf_i+0x204>
 80056e0:	68e0      	ldr	r0, [r4, #12]
 80056e2:	9b03      	ldr	r3, [sp, #12]
 80056e4:	4298      	cmp	r0, r3
 80056e6:	bfb8      	it	lt
 80056e8:	4618      	movlt	r0, r3
 80056ea:	e7a3      	b.n	8005634 <_printf_i+0x130>
 80056ec:	2301      	movs	r3, #1
 80056ee:	464a      	mov	r2, r9
 80056f0:	4639      	mov	r1, r7
 80056f2:	4630      	mov	r0, r6
 80056f4:	47c0      	blx	r8
 80056f6:	3001      	adds	r0, #1
 80056f8:	d09a      	beq.n	8005630 <_printf_i+0x12c>
 80056fa:	3501      	adds	r5, #1
 80056fc:	68e3      	ldr	r3, [r4, #12]
 80056fe:	9a03      	ldr	r2, [sp, #12]
 8005700:	1a9b      	subs	r3, r3, r2
 8005702:	42ab      	cmp	r3, r5
 8005704:	dcf2      	bgt.n	80056ec <_printf_i+0x1e8>
 8005706:	e7eb      	b.n	80056e0 <_printf_i+0x1dc>
 8005708:	2500      	movs	r5, #0
 800570a:	f104 0919 	add.w	r9, r4, #25
 800570e:	e7f5      	b.n	80056fc <_printf_i+0x1f8>
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1ac      	bne.n	800566e <_printf_i+0x16a>
 8005714:	7803      	ldrb	r3, [r0, #0]
 8005716:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800571a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800571e:	e76c      	b.n	80055fa <_printf_i+0xf6>
 8005720:	08006f56 	.word	0x08006f56
 8005724:	08006f67 	.word	0x08006f67

08005728 <siprintf>:
 8005728:	b40e      	push	{r1, r2, r3}
 800572a:	b500      	push	{lr}
 800572c:	b09c      	sub	sp, #112	; 0x70
 800572e:	ab1d      	add	r3, sp, #116	; 0x74
 8005730:	9002      	str	r0, [sp, #8]
 8005732:	9006      	str	r0, [sp, #24]
 8005734:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005738:	4809      	ldr	r0, [pc, #36]	; (8005760 <siprintf+0x38>)
 800573a:	9107      	str	r1, [sp, #28]
 800573c:	9104      	str	r1, [sp, #16]
 800573e:	4909      	ldr	r1, [pc, #36]	; (8005764 <siprintf+0x3c>)
 8005740:	f853 2b04 	ldr.w	r2, [r3], #4
 8005744:	9105      	str	r1, [sp, #20]
 8005746:	6800      	ldr	r0, [r0, #0]
 8005748:	9301      	str	r3, [sp, #4]
 800574a:	a902      	add	r1, sp, #8
 800574c:	f001 fa5c 	bl	8006c08 <_svfiprintf_r>
 8005750:	9b02      	ldr	r3, [sp, #8]
 8005752:	2200      	movs	r2, #0
 8005754:	701a      	strb	r2, [r3, #0]
 8005756:	b01c      	add	sp, #112	; 0x70
 8005758:	f85d eb04 	ldr.w	lr, [sp], #4
 800575c:	b003      	add	sp, #12
 800575e:	4770      	bx	lr
 8005760:	2000000c 	.word	0x2000000c
 8005764:	ffff0208 	.word	0xffff0208

08005768 <quorem>:
 8005768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800576c:	6903      	ldr	r3, [r0, #16]
 800576e:	690c      	ldr	r4, [r1, #16]
 8005770:	42a3      	cmp	r3, r4
 8005772:	4680      	mov	r8, r0
 8005774:	f2c0 8082 	blt.w	800587c <quorem+0x114>
 8005778:	3c01      	subs	r4, #1
 800577a:	f101 0714 	add.w	r7, r1, #20
 800577e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005782:	f100 0614 	add.w	r6, r0, #20
 8005786:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800578a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800578e:	eb06 030c 	add.w	r3, r6, ip
 8005792:	3501      	adds	r5, #1
 8005794:	eb07 090c 	add.w	r9, r7, ip
 8005798:	9301      	str	r3, [sp, #4]
 800579a:	fbb0 f5f5 	udiv	r5, r0, r5
 800579e:	b395      	cbz	r5, 8005806 <quorem+0x9e>
 80057a0:	f04f 0a00 	mov.w	sl, #0
 80057a4:	4638      	mov	r0, r7
 80057a6:	46b6      	mov	lr, r6
 80057a8:	46d3      	mov	fp, sl
 80057aa:	f850 2b04 	ldr.w	r2, [r0], #4
 80057ae:	b293      	uxth	r3, r2
 80057b0:	fb05 a303 	mla	r3, r5, r3, sl
 80057b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	ebab 0303 	sub.w	r3, fp, r3
 80057be:	0c12      	lsrs	r2, r2, #16
 80057c0:	f8de b000 	ldr.w	fp, [lr]
 80057c4:	fb05 a202 	mla	r2, r5, r2, sl
 80057c8:	fa13 f38b 	uxtah	r3, r3, fp
 80057cc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80057d0:	fa1f fb82 	uxth.w	fp, r2
 80057d4:	f8de 2000 	ldr.w	r2, [lr]
 80057d8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80057dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057e6:	4581      	cmp	r9, r0
 80057e8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80057ec:	f84e 3b04 	str.w	r3, [lr], #4
 80057f0:	d2db      	bcs.n	80057aa <quorem+0x42>
 80057f2:	f856 300c 	ldr.w	r3, [r6, ip]
 80057f6:	b933      	cbnz	r3, 8005806 <quorem+0x9e>
 80057f8:	9b01      	ldr	r3, [sp, #4]
 80057fa:	3b04      	subs	r3, #4
 80057fc:	429e      	cmp	r6, r3
 80057fe:	461a      	mov	r2, r3
 8005800:	d330      	bcc.n	8005864 <quorem+0xfc>
 8005802:	f8c8 4010 	str.w	r4, [r8, #16]
 8005806:	4640      	mov	r0, r8
 8005808:	f001 f828 	bl	800685c <__mcmp>
 800580c:	2800      	cmp	r0, #0
 800580e:	db25      	blt.n	800585c <quorem+0xf4>
 8005810:	3501      	adds	r5, #1
 8005812:	4630      	mov	r0, r6
 8005814:	f04f 0c00 	mov.w	ip, #0
 8005818:	f857 2b04 	ldr.w	r2, [r7], #4
 800581c:	f8d0 e000 	ldr.w	lr, [r0]
 8005820:	b293      	uxth	r3, r2
 8005822:	ebac 0303 	sub.w	r3, ip, r3
 8005826:	0c12      	lsrs	r2, r2, #16
 8005828:	fa13 f38e 	uxtah	r3, r3, lr
 800582c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005830:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005834:	b29b      	uxth	r3, r3
 8005836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800583a:	45b9      	cmp	r9, r7
 800583c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005840:	f840 3b04 	str.w	r3, [r0], #4
 8005844:	d2e8      	bcs.n	8005818 <quorem+0xb0>
 8005846:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800584a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800584e:	b92a      	cbnz	r2, 800585c <quorem+0xf4>
 8005850:	3b04      	subs	r3, #4
 8005852:	429e      	cmp	r6, r3
 8005854:	461a      	mov	r2, r3
 8005856:	d30b      	bcc.n	8005870 <quorem+0x108>
 8005858:	f8c8 4010 	str.w	r4, [r8, #16]
 800585c:	4628      	mov	r0, r5
 800585e:	b003      	add	sp, #12
 8005860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005864:	6812      	ldr	r2, [r2, #0]
 8005866:	3b04      	subs	r3, #4
 8005868:	2a00      	cmp	r2, #0
 800586a:	d1ca      	bne.n	8005802 <quorem+0x9a>
 800586c:	3c01      	subs	r4, #1
 800586e:	e7c5      	b.n	80057fc <quorem+0x94>
 8005870:	6812      	ldr	r2, [r2, #0]
 8005872:	3b04      	subs	r3, #4
 8005874:	2a00      	cmp	r2, #0
 8005876:	d1ef      	bne.n	8005858 <quorem+0xf0>
 8005878:	3c01      	subs	r4, #1
 800587a:	e7ea      	b.n	8005852 <quorem+0xea>
 800587c:	2000      	movs	r0, #0
 800587e:	e7ee      	b.n	800585e <quorem+0xf6>

08005880 <_dtoa_r>:
 8005880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005884:	ec57 6b10 	vmov	r6, r7, d0
 8005888:	b097      	sub	sp, #92	; 0x5c
 800588a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800588c:	9106      	str	r1, [sp, #24]
 800588e:	4604      	mov	r4, r0
 8005890:	920b      	str	r2, [sp, #44]	; 0x2c
 8005892:	9312      	str	r3, [sp, #72]	; 0x48
 8005894:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005898:	e9cd 6700 	strd	r6, r7, [sp]
 800589c:	b93d      	cbnz	r5, 80058ae <_dtoa_r+0x2e>
 800589e:	2010      	movs	r0, #16
 80058a0:	f000 fdb4 	bl	800640c <malloc>
 80058a4:	6260      	str	r0, [r4, #36]	; 0x24
 80058a6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80058aa:	6005      	str	r5, [r0, #0]
 80058ac:	60c5      	str	r5, [r0, #12]
 80058ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058b0:	6819      	ldr	r1, [r3, #0]
 80058b2:	b151      	cbz	r1, 80058ca <_dtoa_r+0x4a>
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	604a      	str	r2, [r1, #4]
 80058b8:	2301      	movs	r3, #1
 80058ba:	4093      	lsls	r3, r2
 80058bc:	608b      	str	r3, [r1, #8]
 80058be:	4620      	mov	r0, r4
 80058c0:	f000 fdeb 	bl	800649a <_Bfree>
 80058c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058c6:	2200      	movs	r2, #0
 80058c8:	601a      	str	r2, [r3, #0]
 80058ca:	1e3b      	subs	r3, r7, #0
 80058cc:	bfbb      	ittet	lt
 80058ce:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80058d2:	9301      	strlt	r3, [sp, #4]
 80058d4:	2300      	movge	r3, #0
 80058d6:	2201      	movlt	r2, #1
 80058d8:	bfac      	ite	ge
 80058da:	f8c8 3000 	strge.w	r3, [r8]
 80058de:	f8c8 2000 	strlt.w	r2, [r8]
 80058e2:	4baf      	ldr	r3, [pc, #700]	; (8005ba0 <_dtoa_r+0x320>)
 80058e4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80058e8:	ea33 0308 	bics.w	r3, r3, r8
 80058ec:	d114      	bne.n	8005918 <_dtoa_r+0x98>
 80058ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80058f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	9b00      	ldr	r3, [sp, #0]
 80058f8:	b923      	cbnz	r3, 8005904 <_dtoa_r+0x84>
 80058fa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80058fe:	2800      	cmp	r0, #0
 8005900:	f000 8542 	beq.w	8006388 <_dtoa_r+0xb08>
 8005904:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005906:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005bb4 <_dtoa_r+0x334>
 800590a:	2b00      	cmp	r3, #0
 800590c:	f000 8544 	beq.w	8006398 <_dtoa_r+0xb18>
 8005910:	f10b 0303 	add.w	r3, fp, #3
 8005914:	f000 bd3e 	b.w	8006394 <_dtoa_r+0xb14>
 8005918:	e9dd 6700 	ldrd	r6, r7, [sp]
 800591c:	2200      	movs	r2, #0
 800591e:	2300      	movs	r3, #0
 8005920:	4630      	mov	r0, r6
 8005922:	4639      	mov	r1, r7
 8005924:	f7fb f8d8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005928:	4681      	mov	r9, r0
 800592a:	b168      	cbz	r0, 8005948 <_dtoa_r+0xc8>
 800592c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800592e:	2301      	movs	r3, #1
 8005930:	6013      	str	r3, [r2, #0]
 8005932:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 8524 	beq.w	8006382 <_dtoa_r+0xb02>
 800593a:	4b9a      	ldr	r3, [pc, #616]	; (8005ba4 <_dtoa_r+0x324>)
 800593c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800593e:	f103 3bff 	add.w	fp, r3, #4294967295
 8005942:	6013      	str	r3, [r2, #0]
 8005944:	f000 bd28 	b.w	8006398 <_dtoa_r+0xb18>
 8005948:	aa14      	add	r2, sp, #80	; 0x50
 800594a:	a915      	add	r1, sp, #84	; 0x54
 800594c:	ec47 6b10 	vmov	d0, r6, r7
 8005950:	4620      	mov	r0, r4
 8005952:	f000 fffa 	bl	800694a <__d2b>
 8005956:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800595a:	9004      	str	r0, [sp, #16]
 800595c:	2d00      	cmp	r5, #0
 800595e:	d07c      	beq.n	8005a5a <_dtoa_r+0x1da>
 8005960:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005964:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005968:	46b2      	mov	sl, r6
 800596a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800596e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005972:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8005976:	2200      	movs	r2, #0
 8005978:	4b8b      	ldr	r3, [pc, #556]	; (8005ba8 <_dtoa_r+0x328>)
 800597a:	4650      	mov	r0, sl
 800597c:	4659      	mov	r1, fp
 800597e:	f7fa fc8b 	bl	8000298 <__aeabi_dsub>
 8005982:	a381      	add	r3, pc, #516	; (adr r3, 8005b88 <_dtoa_r+0x308>)
 8005984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005988:	f7fa fe3e 	bl	8000608 <__aeabi_dmul>
 800598c:	a380      	add	r3, pc, #512	; (adr r3, 8005b90 <_dtoa_r+0x310>)
 800598e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005992:	f7fa fc83 	bl	800029c <__adddf3>
 8005996:	4606      	mov	r6, r0
 8005998:	4628      	mov	r0, r5
 800599a:	460f      	mov	r7, r1
 800599c:	f7fa fdca 	bl	8000534 <__aeabi_i2d>
 80059a0:	a37d      	add	r3, pc, #500	; (adr r3, 8005b98 <_dtoa_r+0x318>)
 80059a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a6:	f7fa fe2f 	bl	8000608 <__aeabi_dmul>
 80059aa:	4602      	mov	r2, r0
 80059ac:	460b      	mov	r3, r1
 80059ae:	4630      	mov	r0, r6
 80059b0:	4639      	mov	r1, r7
 80059b2:	f7fa fc73 	bl	800029c <__adddf3>
 80059b6:	4606      	mov	r6, r0
 80059b8:	460f      	mov	r7, r1
 80059ba:	f7fb f8d5 	bl	8000b68 <__aeabi_d2iz>
 80059be:	2200      	movs	r2, #0
 80059c0:	4682      	mov	sl, r0
 80059c2:	2300      	movs	r3, #0
 80059c4:	4630      	mov	r0, r6
 80059c6:	4639      	mov	r1, r7
 80059c8:	f7fb f890 	bl	8000aec <__aeabi_dcmplt>
 80059cc:	b148      	cbz	r0, 80059e2 <_dtoa_r+0x162>
 80059ce:	4650      	mov	r0, sl
 80059d0:	f7fa fdb0 	bl	8000534 <__aeabi_i2d>
 80059d4:	4632      	mov	r2, r6
 80059d6:	463b      	mov	r3, r7
 80059d8:	f7fb f87e 	bl	8000ad8 <__aeabi_dcmpeq>
 80059dc:	b908      	cbnz	r0, 80059e2 <_dtoa_r+0x162>
 80059de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059e2:	f1ba 0f16 	cmp.w	sl, #22
 80059e6:	d859      	bhi.n	8005a9c <_dtoa_r+0x21c>
 80059e8:	4970      	ldr	r1, [pc, #448]	; (8005bac <_dtoa_r+0x32c>)
 80059ea:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80059ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059f6:	f7fb f897 	bl	8000b28 <__aeabi_dcmpgt>
 80059fa:	2800      	cmp	r0, #0
 80059fc:	d050      	beq.n	8005aa0 <_dtoa_r+0x220>
 80059fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a02:	2300      	movs	r3, #0
 8005a04:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a08:	1b5d      	subs	r5, r3, r5
 8005a0a:	f1b5 0801 	subs.w	r8, r5, #1
 8005a0e:	bf49      	itett	mi
 8005a10:	f1c5 0301 	rsbmi	r3, r5, #1
 8005a14:	2300      	movpl	r3, #0
 8005a16:	9305      	strmi	r3, [sp, #20]
 8005a18:	f04f 0800 	movmi.w	r8, #0
 8005a1c:	bf58      	it	pl
 8005a1e:	9305      	strpl	r3, [sp, #20]
 8005a20:	f1ba 0f00 	cmp.w	sl, #0
 8005a24:	db3e      	blt.n	8005aa4 <_dtoa_r+0x224>
 8005a26:	2300      	movs	r3, #0
 8005a28:	44d0      	add	r8, sl
 8005a2a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005a2e:	9307      	str	r3, [sp, #28]
 8005a30:	9b06      	ldr	r3, [sp, #24]
 8005a32:	2b09      	cmp	r3, #9
 8005a34:	f200 8090 	bhi.w	8005b58 <_dtoa_r+0x2d8>
 8005a38:	2b05      	cmp	r3, #5
 8005a3a:	bfc4      	itt	gt
 8005a3c:	3b04      	subgt	r3, #4
 8005a3e:	9306      	strgt	r3, [sp, #24]
 8005a40:	9b06      	ldr	r3, [sp, #24]
 8005a42:	f1a3 0302 	sub.w	r3, r3, #2
 8005a46:	bfcc      	ite	gt
 8005a48:	2500      	movgt	r5, #0
 8005a4a:	2501      	movle	r5, #1
 8005a4c:	2b03      	cmp	r3, #3
 8005a4e:	f200 808f 	bhi.w	8005b70 <_dtoa_r+0x2f0>
 8005a52:	e8df f003 	tbb	[pc, r3]
 8005a56:	7f7d      	.short	0x7f7d
 8005a58:	7131      	.short	0x7131
 8005a5a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8005a5e:	441d      	add	r5, r3
 8005a60:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005a64:	2820      	cmp	r0, #32
 8005a66:	dd13      	ble.n	8005a90 <_dtoa_r+0x210>
 8005a68:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005a6c:	9b00      	ldr	r3, [sp, #0]
 8005a6e:	fa08 f800 	lsl.w	r8, r8, r0
 8005a72:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005a76:	fa23 f000 	lsr.w	r0, r3, r0
 8005a7a:	ea48 0000 	orr.w	r0, r8, r0
 8005a7e:	f7fa fd49 	bl	8000514 <__aeabi_ui2d>
 8005a82:	2301      	movs	r3, #1
 8005a84:	4682      	mov	sl, r0
 8005a86:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8005a8a:	3d01      	subs	r5, #1
 8005a8c:	9313      	str	r3, [sp, #76]	; 0x4c
 8005a8e:	e772      	b.n	8005976 <_dtoa_r+0xf6>
 8005a90:	9b00      	ldr	r3, [sp, #0]
 8005a92:	f1c0 0020 	rsb	r0, r0, #32
 8005a96:	fa03 f000 	lsl.w	r0, r3, r0
 8005a9a:	e7f0      	b.n	8005a7e <_dtoa_r+0x1fe>
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e7b1      	b.n	8005a04 <_dtoa_r+0x184>
 8005aa0:	900f      	str	r0, [sp, #60]	; 0x3c
 8005aa2:	e7b0      	b.n	8005a06 <_dtoa_r+0x186>
 8005aa4:	9b05      	ldr	r3, [sp, #20]
 8005aa6:	eba3 030a 	sub.w	r3, r3, sl
 8005aaa:	9305      	str	r3, [sp, #20]
 8005aac:	f1ca 0300 	rsb	r3, sl, #0
 8005ab0:	9307      	str	r3, [sp, #28]
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	930e      	str	r3, [sp, #56]	; 0x38
 8005ab6:	e7bb      	b.n	8005a30 <_dtoa_r+0x1b0>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	930a      	str	r3, [sp, #40]	; 0x28
 8005abc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	dd59      	ble.n	8005b76 <_dtoa_r+0x2f6>
 8005ac2:	9302      	str	r3, [sp, #8]
 8005ac4:	4699      	mov	r9, r3
 8005ac6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005ac8:	2200      	movs	r2, #0
 8005aca:	6072      	str	r2, [r6, #4]
 8005acc:	2204      	movs	r2, #4
 8005ace:	f102 0014 	add.w	r0, r2, #20
 8005ad2:	4298      	cmp	r0, r3
 8005ad4:	6871      	ldr	r1, [r6, #4]
 8005ad6:	d953      	bls.n	8005b80 <_dtoa_r+0x300>
 8005ad8:	4620      	mov	r0, r4
 8005ada:	f000 fcaa 	bl	8006432 <_Balloc>
 8005ade:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ae0:	6030      	str	r0, [r6, #0]
 8005ae2:	f1b9 0f0e 	cmp.w	r9, #14
 8005ae6:	f8d3 b000 	ldr.w	fp, [r3]
 8005aea:	f200 80e6 	bhi.w	8005cba <_dtoa_r+0x43a>
 8005aee:	2d00      	cmp	r5, #0
 8005af0:	f000 80e3 	beq.w	8005cba <_dtoa_r+0x43a>
 8005af4:	ed9d 7b00 	vldr	d7, [sp]
 8005af8:	f1ba 0f00 	cmp.w	sl, #0
 8005afc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005b00:	dd74      	ble.n	8005bec <_dtoa_r+0x36c>
 8005b02:	4a2a      	ldr	r2, [pc, #168]	; (8005bac <_dtoa_r+0x32c>)
 8005b04:	f00a 030f 	and.w	r3, sl, #15
 8005b08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005b0c:	ed93 7b00 	vldr	d7, [r3]
 8005b10:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005b14:	06f0      	lsls	r0, r6, #27
 8005b16:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005b1a:	d565      	bpl.n	8005be8 <_dtoa_r+0x368>
 8005b1c:	4b24      	ldr	r3, [pc, #144]	; (8005bb0 <_dtoa_r+0x330>)
 8005b1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005b22:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b26:	f7fa fe99 	bl	800085c <__aeabi_ddiv>
 8005b2a:	e9cd 0100 	strd	r0, r1, [sp]
 8005b2e:	f006 060f 	and.w	r6, r6, #15
 8005b32:	2503      	movs	r5, #3
 8005b34:	4f1e      	ldr	r7, [pc, #120]	; (8005bb0 <_dtoa_r+0x330>)
 8005b36:	e04c      	b.n	8005bd2 <_dtoa_r+0x352>
 8005b38:	2301      	movs	r3, #1
 8005b3a:	930a      	str	r3, [sp, #40]	; 0x28
 8005b3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b3e:	4453      	add	r3, sl
 8005b40:	f103 0901 	add.w	r9, r3, #1
 8005b44:	9302      	str	r3, [sp, #8]
 8005b46:	464b      	mov	r3, r9
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	bfb8      	it	lt
 8005b4c:	2301      	movlt	r3, #1
 8005b4e:	e7ba      	b.n	8005ac6 <_dtoa_r+0x246>
 8005b50:	2300      	movs	r3, #0
 8005b52:	e7b2      	b.n	8005aba <_dtoa_r+0x23a>
 8005b54:	2300      	movs	r3, #0
 8005b56:	e7f0      	b.n	8005b3a <_dtoa_r+0x2ba>
 8005b58:	2501      	movs	r5, #1
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	9306      	str	r3, [sp, #24]
 8005b5e:	950a      	str	r5, [sp, #40]	; 0x28
 8005b60:	f04f 33ff 	mov.w	r3, #4294967295
 8005b64:	9302      	str	r3, [sp, #8]
 8005b66:	4699      	mov	r9, r3
 8005b68:	2200      	movs	r2, #0
 8005b6a:	2312      	movs	r3, #18
 8005b6c:	920b      	str	r2, [sp, #44]	; 0x2c
 8005b6e:	e7aa      	b.n	8005ac6 <_dtoa_r+0x246>
 8005b70:	2301      	movs	r3, #1
 8005b72:	930a      	str	r3, [sp, #40]	; 0x28
 8005b74:	e7f4      	b.n	8005b60 <_dtoa_r+0x2e0>
 8005b76:	2301      	movs	r3, #1
 8005b78:	9302      	str	r3, [sp, #8]
 8005b7a:	4699      	mov	r9, r3
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	e7f5      	b.n	8005b6c <_dtoa_r+0x2ec>
 8005b80:	3101      	adds	r1, #1
 8005b82:	6071      	str	r1, [r6, #4]
 8005b84:	0052      	lsls	r2, r2, #1
 8005b86:	e7a2      	b.n	8005ace <_dtoa_r+0x24e>
 8005b88:	636f4361 	.word	0x636f4361
 8005b8c:	3fd287a7 	.word	0x3fd287a7
 8005b90:	8b60c8b3 	.word	0x8b60c8b3
 8005b94:	3fc68a28 	.word	0x3fc68a28
 8005b98:	509f79fb 	.word	0x509f79fb
 8005b9c:	3fd34413 	.word	0x3fd34413
 8005ba0:	7ff00000 	.word	0x7ff00000
 8005ba4:	08006f55 	.word	0x08006f55
 8005ba8:	3ff80000 	.word	0x3ff80000
 8005bac:	08006fb0 	.word	0x08006fb0
 8005bb0:	08006f88 	.word	0x08006f88
 8005bb4:	08006f81 	.word	0x08006f81
 8005bb8:	07f1      	lsls	r1, r6, #31
 8005bba:	d508      	bpl.n	8005bce <_dtoa_r+0x34e>
 8005bbc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005bc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bc4:	f7fa fd20 	bl	8000608 <__aeabi_dmul>
 8005bc8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005bcc:	3501      	adds	r5, #1
 8005bce:	1076      	asrs	r6, r6, #1
 8005bd0:	3708      	adds	r7, #8
 8005bd2:	2e00      	cmp	r6, #0
 8005bd4:	d1f0      	bne.n	8005bb8 <_dtoa_r+0x338>
 8005bd6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bde:	f7fa fe3d 	bl	800085c <__aeabi_ddiv>
 8005be2:	e9cd 0100 	strd	r0, r1, [sp]
 8005be6:	e01a      	b.n	8005c1e <_dtoa_r+0x39e>
 8005be8:	2502      	movs	r5, #2
 8005bea:	e7a3      	b.n	8005b34 <_dtoa_r+0x2b4>
 8005bec:	f000 80a0 	beq.w	8005d30 <_dtoa_r+0x4b0>
 8005bf0:	f1ca 0600 	rsb	r6, sl, #0
 8005bf4:	4b9f      	ldr	r3, [pc, #636]	; (8005e74 <_dtoa_r+0x5f4>)
 8005bf6:	4fa0      	ldr	r7, [pc, #640]	; (8005e78 <_dtoa_r+0x5f8>)
 8005bf8:	f006 020f 	and.w	r2, r6, #15
 8005bfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005c08:	f7fa fcfe 	bl	8000608 <__aeabi_dmul>
 8005c0c:	e9cd 0100 	strd	r0, r1, [sp]
 8005c10:	1136      	asrs	r6, r6, #4
 8005c12:	2300      	movs	r3, #0
 8005c14:	2502      	movs	r5, #2
 8005c16:	2e00      	cmp	r6, #0
 8005c18:	d17f      	bne.n	8005d1a <_dtoa_r+0x49a>
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1e1      	bne.n	8005be2 <_dtoa_r+0x362>
 8005c1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f000 8087 	beq.w	8005d34 <_dtoa_r+0x4b4>
 8005c26:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	4b93      	ldr	r3, [pc, #588]	; (8005e7c <_dtoa_r+0x5fc>)
 8005c2e:	4630      	mov	r0, r6
 8005c30:	4639      	mov	r1, r7
 8005c32:	f7fa ff5b 	bl	8000aec <__aeabi_dcmplt>
 8005c36:	2800      	cmp	r0, #0
 8005c38:	d07c      	beq.n	8005d34 <_dtoa_r+0x4b4>
 8005c3a:	f1b9 0f00 	cmp.w	r9, #0
 8005c3e:	d079      	beq.n	8005d34 <_dtoa_r+0x4b4>
 8005c40:	9b02      	ldr	r3, [sp, #8]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	dd35      	ble.n	8005cb2 <_dtoa_r+0x432>
 8005c46:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005c4a:	9308      	str	r3, [sp, #32]
 8005c4c:	4639      	mov	r1, r7
 8005c4e:	2200      	movs	r2, #0
 8005c50:	4b8b      	ldr	r3, [pc, #556]	; (8005e80 <_dtoa_r+0x600>)
 8005c52:	4630      	mov	r0, r6
 8005c54:	f7fa fcd8 	bl	8000608 <__aeabi_dmul>
 8005c58:	e9cd 0100 	strd	r0, r1, [sp]
 8005c5c:	9f02      	ldr	r7, [sp, #8]
 8005c5e:	3501      	adds	r5, #1
 8005c60:	4628      	mov	r0, r5
 8005c62:	f7fa fc67 	bl	8000534 <__aeabi_i2d>
 8005c66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c6a:	f7fa fccd 	bl	8000608 <__aeabi_dmul>
 8005c6e:	2200      	movs	r2, #0
 8005c70:	4b84      	ldr	r3, [pc, #528]	; (8005e84 <_dtoa_r+0x604>)
 8005c72:	f7fa fb13 	bl	800029c <__adddf3>
 8005c76:	4605      	mov	r5, r0
 8005c78:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005c7c:	2f00      	cmp	r7, #0
 8005c7e:	d15d      	bne.n	8005d3c <_dtoa_r+0x4bc>
 8005c80:	2200      	movs	r2, #0
 8005c82:	4b81      	ldr	r3, [pc, #516]	; (8005e88 <_dtoa_r+0x608>)
 8005c84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c88:	f7fa fb06 	bl	8000298 <__aeabi_dsub>
 8005c8c:	462a      	mov	r2, r5
 8005c8e:	4633      	mov	r3, r6
 8005c90:	e9cd 0100 	strd	r0, r1, [sp]
 8005c94:	f7fa ff48 	bl	8000b28 <__aeabi_dcmpgt>
 8005c98:	2800      	cmp	r0, #0
 8005c9a:	f040 8288 	bne.w	80061ae <_dtoa_r+0x92e>
 8005c9e:	462a      	mov	r2, r5
 8005ca0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005ca4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ca8:	f7fa ff20 	bl	8000aec <__aeabi_dcmplt>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	f040 827c 	bne.w	80061aa <_dtoa_r+0x92a>
 8005cb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005cb6:	e9cd 2300 	strd	r2, r3, [sp]
 8005cba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f2c0 8150 	blt.w	8005f62 <_dtoa_r+0x6e2>
 8005cc2:	f1ba 0f0e 	cmp.w	sl, #14
 8005cc6:	f300 814c 	bgt.w	8005f62 <_dtoa_r+0x6e2>
 8005cca:	4b6a      	ldr	r3, [pc, #424]	; (8005e74 <_dtoa_r+0x5f4>)
 8005ccc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005cd0:	ed93 7b00 	vldr	d7, [r3]
 8005cd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005cdc:	f280 80d8 	bge.w	8005e90 <_dtoa_r+0x610>
 8005ce0:	f1b9 0f00 	cmp.w	r9, #0
 8005ce4:	f300 80d4 	bgt.w	8005e90 <_dtoa_r+0x610>
 8005ce8:	f040 825e 	bne.w	80061a8 <_dtoa_r+0x928>
 8005cec:	2200      	movs	r2, #0
 8005cee:	4b66      	ldr	r3, [pc, #408]	; (8005e88 <_dtoa_r+0x608>)
 8005cf0:	ec51 0b17 	vmov	r0, r1, d7
 8005cf4:	f7fa fc88 	bl	8000608 <__aeabi_dmul>
 8005cf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cfc:	f7fa ff0a 	bl	8000b14 <__aeabi_dcmpge>
 8005d00:	464f      	mov	r7, r9
 8005d02:	464e      	mov	r6, r9
 8005d04:	2800      	cmp	r0, #0
 8005d06:	f040 8234 	bne.w	8006172 <_dtoa_r+0x8f2>
 8005d0a:	2331      	movs	r3, #49	; 0x31
 8005d0c:	f10b 0501 	add.w	r5, fp, #1
 8005d10:	f88b 3000 	strb.w	r3, [fp]
 8005d14:	f10a 0a01 	add.w	sl, sl, #1
 8005d18:	e22f      	b.n	800617a <_dtoa_r+0x8fa>
 8005d1a:	07f2      	lsls	r2, r6, #31
 8005d1c:	d505      	bpl.n	8005d2a <_dtoa_r+0x4aa>
 8005d1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d22:	f7fa fc71 	bl	8000608 <__aeabi_dmul>
 8005d26:	3501      	adds	r5, #1
 8005d28:	2301      	movs	r3, #1
 8005d2a:	1076      	asrs	r6, r6, #1
 8005d2c:	3708      	adds	r7, #8
 8005d2e:	e772      	b.n	8005c16 <_dtoa_r+0x396>
 8005d30:	2502      	movs	r5, #2
 8005d32:	e774      	b.n	8005c1e <_dtoa_r+0x39e>
 8005d34:	f8cd a020 	str.w	sl, [sp, #32]
 8005d38:	464f      	mov	r7, r9
 8005d3a:	e791      	b.n	8005c60 <_dtoa_r+0x3e0>
 8005d3c:	4b4d      	ldr	r3, [pc, #308]	; (8005e74 <_dtoa_r+0x5f4>)
 8005d3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005d42:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d047      	beq.n	8005ddc <_dtoa_r+0x55c>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	460b      	mov	r3, r1
 8005d50:	2000      	movs	r0, #0
 8005d52:	494e      	ldr	r1, [pc, #312]	; (8005e8c <_dtoa_r+0x60c>)
 8005d54:	f7fa fd82 	bl	800085c <__aeabi_ddiv>
 8005d58:	462a      	mov	r2, r5
 8005d5a:	4633      	mov	r3, r6
 8005d5c:	f7fa fa9c 	bl	8000298 <__aeabi_dsub>
 8005d60:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005d64:	465d      	mov	r5, fp
 8005d66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d6a:	f7fa fefd 	bl	8000b68 <__aeabi_d2iz>
 8005d6e:	4606      	mov	r6, r0
 8005d70:	f7fa fbe0 	bl	8000534 <__aeabi_i2d>
 8005d74:	4602      	mov	r2, r0
 8005d76:	460b      	mov	r3, r1
 8005d78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d7c:	f7fa fa8c 	bl	8000298 <__aeabi_dsub>
 8005d80:	3630      	adds	r6, #48	; 0x30
 8005d82:	f805 6b01 	strb.w	r6, [r5], #1
 8005d86:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d8a:	e9cd 0100 	strd	r0, r1, [sp]
 8005d8e:	f7fa fead 	bl	8000aec <__aeabi_dcmplt>
 8005d92:	2800      	cmp	r0, #0
 8005d94:	d163      	bne.n	8005e5e <_dtoa_r+0x5de>
 8005d96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d9a:	2000      	movs	r0, #0
 8005d9c:	4937      	ldr	r1, [pc, #220]	; (8005e7c <_dtoa_r+0x5fc>)
 8005d9e:	f7fa fa7b 	bl	8000298 <__aeabi_dsub>
 8005da2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005da6:	f7fa fea1 	bl	8000aec <__aeabi_dcmplt>
 8005daa:	2800      	cmp	r0, #0
 8005dac:	f040 80b7 	bne.w	8005f1e <_dtoa_r+0x69e>
 8005db0:	eba5 030b 	sub.w	r3, r5, fp
 8005db4:	429f      	cmp	r7, r3
 8005db6:	f77f af7c 	ble.w	8005cb2 <_dtoa_r+0x432>
 8005dba:	2200      	movs	r2, #0
 8005dbc:	4b30      	ldr	r3, [pc, #192]	; (8005e80 <_dtoa_r+0x600>)
 8005dbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005dc2:	f7fa fc21 	bl	8000608 <__aeabi_dmul>
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005dcc:	4b2c      	ldr	r3, [pc, #176]	; (8005e80 <_dtoa_r+0x600>)
 8005dce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005dd2:	f7fa fc19 	bl	8000608 <__aeabi_dmul>
 8005dd6:	e9cd 0100 	strd	r0, r1, [sp]
 8005dda:	e7c4      	b.n	8005d66 <_dtoa_r+0x4e6>
 8005ddc:	462a      	mov	r2, r5
 8005dde:	4633      	mov	r3, r6
 8005de0:	f7fa fc12 	bl	8000608 <__aeabi_dmul>
 8005de4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005de8:	eb0b 0507 	add.w	r5, fp, r7
 8005dec:	465e      	mov	r6, fp
 8005dee:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005df2:	f7fa feb9 	bl	8000b68 <__aeabi_d2iz>
 8005df6:	4607      	mov	r7, r0
 8005df8:	f7fa fb9c 	bl	8000534 <__aeabi_i2d>
 8005dfc:	3730      	adds	r7, #48	; 0x30
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e06:	f7fa fa47 	bl	8000298 <__aeabi_dsub>
 8005e0a:	f806 7b01 	strb.w	r7, [r6], #1
 8005e0e:	42ae      	cmp	r6, r5
 8005e10:	e9cd 0100 	strd	r0, r1, [sp]
 8005e14:	f04f 0200 	mov.w	r2, #0
 8005e18:	d126      	bne.n	8005e68 <_dtoa_r+0x5e8>
 8005e1a:	4b1c      	ldr	r3, [pc, #112]	; (8005e8c <_dtoa_r+0x60c>)
 8005e1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005e20:	f7fa fa3c 	bl	800029c <__adddf3>
 8005e24:	4602      	mov	r2, r0
 8005e26:	460b      	mov	r3, r1
 8005e28:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e2c:	f7fa fe7c 	bl	8000b28 <__aeabi_dcmpgt>
 8005e30:	2800      	cmp	r0, #0
 8005e32:	d174      	bne.n	8005f1e <_dtoa_r+0x69e>
 8005e34:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005e38:	2000      	movs	r0, #0
 8005e3a:	4914      	ldr	r1, [pc, #80]	; (8005e8c <_dtoa_r+0x60c>)
 8005e3c:	f7fa fa2c 	bl	8000298 <__aeabi_dsub>
 8005e40:	4602      	mov	r2, r0
 8005e42:	460b      	mov	r3, r1
 8005e44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e48:	f7fa fe50 	bl	8000aec <__aeabi_dcmplt>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	f43f af30 	beq.w	8005cb2 <_dtoa_r+0x432>
 8005e52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e56:	2b30      	cmp	r3, #48	; 0x30
 8005e58:	f105 32ff 	add.w	r2, r5, #4294967295
 8005e5c:	d002      	beq.n	8005e64 <_dtoa_r+0x5e4>
 8005e5e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005e62:	e04a      	b.n	8005efa <_dtoa_r+0x67a>
 8005e64:	4615      	mov	r5, r2
 8005e66:	e7f4      	b.n	8005e52 <_dtoa_r+0x5d2>
 8005e68:	4b05      	ldr	r3, [pc, #20]	; (8005e80 <_dtoa_r+0x600>)
 8005e6a:	f7fa fbcd 	bl	8000608 <__aeabi_dmul>
 8005e6e:	e9cd 0100 	strd	r0, r1, [sp]
 8005e72:	e7bc      	b.n	8005dee <_dtoa_r+0x56e>
 8005e74:	08006fb0 	.word	0x08006fb0
 8005e78:	08006f88 	.word	0x08006f88
 8005e7c:	3ff00000 	.word	0x3ff00000
 8005e80:	40240000 	.word	0x40240000
 8005e84:	401c0000 	.word	0x401c0000
 8005e88:	40140000 	.word	0x40140000
 8005e8c:	3fe00000 	.word	0x3fe00000
 8005e90:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005e94:	465d      	mov	r5, fp
 8005e96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	4639      	mov	r1, r7
 8005e9e:	f7fa fcdd 	bl	800085c <__aeabi_ddiv>
 8005ea2:	f7fa fe61 	bl	8000b68 <__aeabi_d2iz>
 8005ea6:	4680      	mov	r8, r0
 8005ea8:	f7fa fb44 	bl	8000534 <__aeabi_i2d>
 8005eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005eb0:	f7fa fbaa 	bl	8000608 <__aeabi_dmul>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	4630      	mov	r0, r6
 8005eba:	4639      	mov	r1, r7
 8005ebc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005ec0:	f7fa f9ea 	bl	8000298 <__aeabi_dsub>
 8005ec4:	f805 6b01 	strb.w	r6, [r5], #1
 8005ec8:	eba5 060b 	sub.w	r6, r5, fp
 8005ecc:	45b1      	cmp	r9, r6
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	d139      	bne.n	8005f48 <_dtoa_r+0x6c8>
 8005ed4:	f7fa f9e2 	bl	800029c <__adddf3>
 8005ed8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005edc:	4606      	mov	r6, r0
 8005ede:	460f      	mov	r7, r1
 8005ee0:	f7fa fe22 	bl	8000b28 <__aeabi_dcmpgt>
 8005ee4:	b9c8      	cbnz	r0, 8005f1a <_dtoa_r+0x69a>
 8005ee6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005eea:	4630      	mov	r0, r6
 8005eec:	4639      	mov	r1, r7
 8005eee:	f7fa fdf3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ef2:	b110      	cbz	r0, 8005efa <_dtoa_r+0x67a>
 8005ef4:	f018 0f01 	tst.w	r8, #1
 8005ef8:	d10f      	bne.n	8005f1a <_dtoa_r+0x69a>
 8005efa:	9904      	ldr	r1, [sp, #16]
 8005efc:	4620      	mov	r0, r4
 8005efe:	f000 facc 	bl	800649a <_Bfree>
 8005f02:	2300      	movs	r3, #0
 8005f04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f06:	702b      	strb	r3, [r5, #0]
 8005f08:	f10a 0301 	add.w	r3, sl, #1
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 8241 	beq.w	8006398 <_dtoa_r+0xb18>
 8005f16:	601d      	str	r5, [r3, #0]
 8005f18:	e23e      	b.n	8006398 <_dtoa_r+0xb18>
 8005f1a:	f8cd a020 	str.w	sl, [sp, #32]
 8005f1e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005f22:	2a39      	cmp	r2, #57	; 0x39
 8005f24:	f105 33ff 	add.w	r3, r5, #4294967295
 8005f28:	d108      	bne.n	8005f3c <_dtoa_r+0x6bc>
 8005f2a:	459b      	cmp	fp, r3
 8005f2c:	d10a      	bne.n	8005f44 <_dtoa_r+0x6c4>
 8005f2e:	9b08      	ldr	r3, [sp, #32]
 8005f30:	3301      	adds	r3, #1
 8005f32:	9308      	str	r3, [sp, #32]
 8005f34:	2330      	movs	r3, #48	; 0x30
 8005f36:	f88b 3000 	strb.w	r3, [fp]
 8005f3a:	465b      	mov	r3, fp
 8005f3c:	781a      	ldrb	r2, [r3, #0]
 8005f3e:	3201      	adds	r2, #1
 8005f40:	701a      	strb	r2, [r3, #0]
 8005f42:	e78c      	b.n	8005e5e <_dtoa_r+0x5de>
 8005f44:	461d      	mov	r5, r3
 8005f46:	e7ea      	b.n	8005f1e <_dtoa_r+0x69e>
 8005f48:	2200      	movs	r2, #0
 8005f4a:	4b9b      	ldr	r3, [pc, #620]	; (80061b8 <_dtoa_r+0x938>)
 8005f4c:	f7fa fb5c 	bl	8000608 <__aeabi_dmul>
 8005f50:	2200      	movs	r2, #0
 8005f52:	2300      	movs	r3, #0
 8005f54:	4606      	mov	r6, r0
 8005f56:	460f      	mov	r7, r1
 8005f58:	f7fa fdbe 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f5c:	2800      	cmp	r0, #0
 8005f5e:	d09a      	beq.n	8005e96 <_dtoa_r+0x616>
 8005f60:	e7cb      	b.n	8005efa <_dtoa_r+0x67a>
 8005f62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f64:	2a00      	cmp	r2, #0
 8005f66:	f000 808b 	beq.w	8006080 <_dtoa_r+0x800>
 8005f6a:	9a06      	ldr	r2, [sp, #24]
 8005f6c:	2a01      	cmp	r2, #1
 8005f6e:	dc6e      	bgt.n	800604e <_dtoa_r+0x7ce>
 8005f70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005f72:	2a00      	cmp	r2, #0
 8005f74:	d067      	beq.n	8006046 <_dtoa_r+0x7c6>
 8005f76:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005f7a:	9f07      	ldr	r7, [sp, #28]
 8005f7c:	9d05      	ldr	r5, [sp, #20]
 8005f7e:	9a05      	ldr	r2, [sp, #20]
 8005f80:	2101      	movs	r1, #1
 8005f82:	441a      	add	r2, r3
 8005f84:	4620      	mov	r0, r4
 8005f86:	9205      	str	r2, [sp, #20]
 8005f88:	4498      	add	r8, r3
 8005f8a:	f000 fb26 	bl	80065da <__i2b>
 8005f8e:	4606      	mov	r6, r0
 8005f90:	2d00      	cmp	r5, #0
 8005f92:	dd0c      	ble.n	8005fae <_dtoa_r+0x72e>
 8005f94:	f1b8 0f00 	cmp.w	r8, #0
 8005f98:	dd09      	ble.n	8005fae <_dtoa_r+0x72e>
 8005f9a:	4545      	cmp	r5, r8
 8005f9c:	9a05      	ldr	r2, [sp, #20]
 8005f9e:	462b      	mov	r3, r5
 8005fa0:	bfa8      	it	ge
 8005fa2:	4643      	movge	r3, r8
 8005fa4:	1ad2      	subs	r2, r2, r3
 8005fa6:	9205      	str	r2, [sp, #20]
 8005fa8:	1aed      	subs	r5, r5, r3
 8005faa:	eba8 0803 	sub.w	r8, r8, r3
 8005fae:	9b07      	ldr	r3, [sp, #28]
 8005fb0:	b1eb      	cbz	r3, 8005fee <_dtoa_r+0x76e>
 8005fb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d067      	beq.n	8006088 <_dtoa_r+0x808>
 8005fb8:	b18f      	cbz	r7, 8005fde <_dtoa_r+0x75e>
 8005fba:	4631      	mov	r1, r6
 8005fbc:	463a      	mov	r2, r7
 8005fbe:	4620      	mov	r0, r4
 8005fc0:	f000 fbaa 	bl	8006718 <__pow5mult>
 8005fc4:	9a04      	ldr	r2, [sp, #16]
 8005fc6:	4601      	mov	r1, r0
 8005fc8:	4606      	mov	r6, r0
 8005fca:	4620      	mov	r0, r4
 8005fcc:	f000 fb0e 	bl	80065ec <__multiply>
 8005fd0:	9904      	ldr	r1, [sp, #16]
 8005fd2:	9008      	str	r0, [sp, #32]
 8005fd4:	4620      	mov	r0, r4
 8005fd6:	f000 fa60 	bl	800649a <_Bfree>
 8005fda:	9b08      	ldr	r3, [sp, #32]
 8005fdc:	9304      	str	r3, [sp, #16]
 8005fde:	9b07      	ldr	r3, [sp, #28]
 8005fe0:	1bda      	subs	r2, r3, r7
 8005fe2:	d004      	beq.n	8005fee <_dtoa_r+0x76e>
 8005fe4:	9904      	ldr	r1, [sp, #16]
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	f000 fb96 	bl	8006718 <__pow5mult>
 8005fec:	9004      	str	r0, [sp, #16]
 8005fee:	2101      	movs	r1, #1
 8005ff0:	4620      	mov	r0, r4
 8005ff2:	f000 faf2 	bl	80065da <__i2b>
 8005ff6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ff8:	4607      	mov	r7, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f000 81d0 	beq.w	80063a0 <_dtoa_r+0xb20>
 8006000:	461a      	mov	r2, r3
 8006002:	4601      	mov	r1, r0
 8006004:	4620      	mov	r0, r4
 8006006:	f000 fb87 	bl	8006718 <__pow5mult>
 800600a:	9b06      	ldr	r3, [sp, #24]
 800600c:	2b01      	cmp	r3, #1
 800600e:	4607      	mov	r7, r0
 8006010:	dc40      	bgt.n	8006094 <_dtoa_r+0x814>
 8006012:	9b00      	ldr	r3, [sp, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d139      	bne.n	800608c <_dtoa_r+0x80c>
 8006018:	9b01      	ldr	r3, [sp, #4]
 800601a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800601e:	2b00      	cmp	r3, #0
 8006020:	d136      	bne.n	8006090 <_dtoa_r+0x810>
 8006022:	9b01      	ldr	r3, [sp, #4]
 8006024:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006028:	0d1b      	lsrs	r3, r3, #20
 800602a:	051b      	lsls	r3, r3, #20
 800602c:	b12b      	cbz	r3, 800603a <_dtoa_r+0x7ba>
 800602e:	9b05      	ldr	r3, [sp, #20]
 8006030:	3301      	adds	r3, #1
 8006032:	9305      	str	r3, [sp, #20]
 8006034:	f108 0801 	add.w	r8, r8, #1
 8006038:	2301      	movs	r3, #1
 800603a:	9307      	str	r3, [sp, #28]
 800603c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800603e:	2b00      	cmp	r3, #0
 8006040:	d12a      	bne.n	8006098 <_dtoa_r+0x818>
 8006042:	2001      	movs	r0, #1
 8006044:	e030      	b.n	80060a8 <_dtoa_r+0x828>
 8006046:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006048:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800604c:	e795      	b.n	8005f7a <_dtoa_r+0x6fa>
 800604e:	9b07      	ldr	r3, [sp, #28]
 8006050:	f109 37ff 	add.w	r7, r9, #4294967295
 8006054:	42bb      	cmp	r3, r7
 8006056:	bfbf      	itttt	lt
 8006058:	9b07      	ldrlt	r3, [sp, #28]
 800605a:	9707      	strlt	r7, [sp, #28]
 800605c:	1afa      	sublt	r2, r7, r3
 800605e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006060:	bfbb      	ittet	lt
 8006062:	189b      	addlt	r3, r3, r2
 8006064:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006066:	1bdf      	subge	r7, r3, r7
 8006068:	2700      	movlt	r7, #0
 800606a:	f1b9 0f00 	cmp.w	r9, #0
 800606e:	bfb5      	itete	lt
 8006070:	9b05      	ldrlt	r3, [sp, #20]
 8006072:	9d05      	ldrge	r5, [sp, #20]
 8006074:	eba3 0509 	sublt.w	r5, r3, r9
 8006078:	464b      	movge	r3, r9
 800607a:	bfb8      	it	lt
 800607c:	2300      	movlt	r3, #0
 800607e:	e77e      	b.n	8005f7e <_dtoa_r+0x6fe>
 8006080:	9f07      	ldr	r7, [sp, #28]
 8006082:	9d05      	ldr	r5, [sp, #20]
 8006084:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006086:	e783      	b.n	8005f90 <_dtoa_r+0x710>
 8006088:	9a07      	ldr	r2, [sp, #28]
 800608a:	e7ab      	b.n	8005fe4 <_dtoa_r+0x764>
 800608c:	2300      	movs	r3, #0
 800608e:	e7d4      	b.n	800603a <_dtoa_r+0x7ba>
 8006090:	9b00      	ldr	r3, [sp, #0]
 8006092:	e7d2      	b.n	800603a <_dtoa_r+0x7ba>
 8006094:	2300      	movs	r3, #0
 8006096:	9307      	str	r3, [sp, #28]
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800609e:	6918      	ldr	r0, [r3, #16]
 80060a0:	f000 fa4d 	bl	800653e <__hi0bits>
 80060a4:	f1c0 0020 	rsb	r0, r0, #32
 80060a8:	4440      	add	r0, r8
 80060aa:	f010 001f 	ands.w	r0, r0, #31
 80060ae:	d047      	beq.n	8006140 <_dtoa_r+0x8c0>
 80060b0:	f1c0 0320 	rsb	r3, r0, #32
 80060b4:	2b04      	cmp	r3, #4
 80060b6:	dd3b      	ble.n	8006130 <_dtoa_r+0x8b0>
 80060b8:	9b05      	ldr	r3, [sp, #20]
 80060ba:	f1c0 001c 	rsb	r0, r0, #28
 80060be:	4403      	add	r3, r0
 80060c0:	9305      	str	r3, [sp, #20]
 80060c2:	4405      	add	r5, r0
 80060c4:	4480      	add	r8, r0
 80060c6:	9b05      	ldr	r3, [sp, #20]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	dd05      	ble.n	80060d8 <_dtoa_r+0x858>
 80060cc:	461a      	mov	r2, r3
 80060ce:	9904      	ldr	r1, [sp, #16]
 80060d0:	4620      	mov	r0, r4
 80060d2:	f000 fb6f 	bl	80067b4 <__lshift>
 80060d6:	9004      	str	r0, [sp, #16]
 80060d8:	f1b8 0f00 	cmp.w	r8, #0
 80060dc:	dd05      	ble.n	80060ea <_dtoa_r+0x86a>
 80060de:	4639      	mov	r1, r7
 80060e0:	4642      	mov	r2, r8
 80060e2:	4620      	mov	r0, r4
 80060e4:	f000 fb66 	bl	80067b4 <__lshift>
 80060e8:	4607      	mov	r7, r0
 80060ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060ec:	b353      	cbz	r3, 8006144 <_dtoa_r+0x8c4>
 80060ee:	4639      	mov	r1, r7
 80060f0:	9804      	ldr	r0, [sp, #16]
 80060f2:	f000 fbb3 	bl	800685c <__mcmp>
 80060f6:	2800      	cmp	r0, #0
 80060f8:	da24      	bge.n	8006144 <_dtoa_r+0x8c4>
 80060fa:	2300      	movs	r3, #0
 80060fc:	220a      	movs	r2, #10
 80060fe:	9904      	ldr	r1, [sp, #16]
 8006100:	4620      	mov	r0, r4
 8006102:	f000 f9e1 	bl	80064c8 <__multadd>
 8006106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006108:	9004      	str	r0, [sp, #16]
 800610a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800610e:	2b00      	cmp	r3, #0
 8006110:	f000 814d 	beq.w	80063ae <_dtoa_r+0xb2e>
 8006114:	2300      	movs	r3, #0
 8006116:	4631      	mov	r1, r6
 8006118:	220a      	movs	r2, #10
 800611a:	4620      	mov	r0, r4
 800611c:	f000 f9d4 	bl	80064c8 <__multadd>
 8006120:	9b02      	ldr	r3, [sp, #8]
 8006122:	2b00      	cmp	r3, #0
 8006124:	4606      	mov	r6, r0
 8006126:	dc4f      	bgt.n	80061c8 <_dtoa_r+0x948>
 8006128:	9b06      	ldr	r3, [sp, #24]
 800612a:	2b02      	cmp	r3, #2
 800612c:	dd4c      	ble.n	80061c8 <_dtoa_r+0x948>
 800612e:	e011      	b.n	8006154 <_dtoa_r+0x8d4>
 8006130:	d0c9      	beq.n	80060c6 <_dtoa_r+0x846>
 8006132:	9a05      	ldr	r2, [sp, #20]
 8006134:	331c      	adds	r3, #28
 8006136:	441a      	add	r2, r3
 8006138:	9205      	str	r2, [sp, #20]
 800613a:	441d      	add	r5, r3
 800613c:	4498      	add	r8, r3
 800613e:	e7c2      	b.n	80060c6 <_dtoa_r+0x846>
 8006140:	4603      	mov	r3, r0
 8006142:	e7f6      	b.n	8006132 <_dtoa_r+0x8b2>
 8006144:	f1b9 0f00 	cmp.w	r9, #0
 8006148:	dc38      	bgt.n	80061bc <_dtoa_r+0x93c>
 800614a:	9b06      	ldr	r3, [sp, #24]
 800614c:	2b02      	cmp	r3, #2
 800614e:	dd35      	ble.n	80061bc <_dtoa_r+0x93c>
 8006150:	f8cd 9008 	str.w	r9, [sp, #8]
 8006154:	9b02      	ldr	r3, [sp, #8]
 8006156:	b963      	cbnz	r3, 8006172 <_dtoa_r+0x8f2>
 8006158:	4639      	mov	r1, r7
 800615a:	2205      	movs	r2, #5
 800615c:	4620      	mov	r0, r4
 800615e:	f000 f9b3 	bl	80064c8 <__multadd>
 8006162:	4601      	mov	r1, r0
 8006164:	4607      	mov	r7, r0
 8006166:	9804      	ldr	r0, [sp, #16]
 8006168:	f000 fb78 	bl	800685c <__mcmp>
 800616c:	2800      	cmp	r0, #0
 800616e:	f73f adcc 	bgt.w	8005d0a <_dtoa_r+0x48a>
 8006172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006174:	465d      	mov	r5, fp
 8006176:	ea6f 0a03 	mvn.w	sl, r3
 800617a:	f04f 0900 	mov.w	r9, #0
 800617e:	4639      	mov	r1, r7
 8006180:	4620      	mov	r0, r4
 8006182:	f000 f98a 	bl	800649a <_Bfree>
 8006186:	2e00      	cmp	r6, #0
 8006188:	f43f aeb7 	beq.w	8005efa <_dtoa_r+0x67a>
 800618c:	f1b9 0f00 	cmp.w	r9, #0
 8006190:	d005      	beq.n	800619e <_dtoa_r+0x91e>
 8006192:	45b1      	cmp	r9, r6
 8006194:	d003      	beq.n	800619e <_dtoa_r+0x91e>
 8006196:	4649      	mov	r1, r9
 8006198:	4620      	mov	r0, r4
 800619a:	f000 f97e 	bl	800649a <_Bfree>
 800619e:	4631      	mov	r1, r6
 80061a0:	4620      	mov	r0, r4
 80061a2:	f000 f97a 	bl	800649a <_Bfree>
 80061a6:	e6a8      	b.n	8005efa <_dtoa_r+0x67a>
 80061a8:	2700      	movs	r7, #0
 80061aa:	463e      	mov	r6, r7
 80061ac:	e7e1      	b.n	8006172 <_dtoa_r+0x8f2>
 80061ae:	f8dd a020 	ldr.w	sl, [sp, #32]
 80061b2:	463e      	mov	r6, r7
 80061b4:	e5a9      	b.n	8005d0a <_dtoa_r+0x48a>
 80061b6:	bf00      	nop
 80061b8:	40240000 	.word	0x40240000
 80061bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061be:	f8cd 9008 	str.w	r9, [sp, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f000 80fa 	beq.w	80063bc <_dtoa_r+0xb3c>
 80061c8:	2d00      	cmp	r5, #0
 80061ca:	dd05      	ble.n	80061d8 <_dtoa_r+0x958>
 80061cc:	4631      	mov	r1, r6
 80061ce:	462a      	mov	r2, r5
 80061d0:	4620      	mov	r0, r4
 80061d2:	f000 faef 	bl	80067b4 <__lshift>
 80061d6:	4606      	mov	r6, r0
 80061d8:	9b07      	ldr	r3, [sp, #28]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d04c      	beq.n	8006278 <_dtoa_r+0x9f8>
 80061de:	6871      	ldr	r1, [r6, #4]
 80061e0:	4620      	mov	r0, r4
 80061e2:	f000 f926 	bl	8006432 <_Balloc>
 80061e6:	6932      	ldr	r2, [r6, #16]
 80061e8:	3202      	adds	r2, #2
 80061ea:	4605      	mov	r5, r0
 80061ec:	0092      	lsls	r2, r2, #2
 80061ee:	f106 010c 	add.w	r1, r6, #12
 80061f2:	300c      	adds	r0, #12
 80061f4:	f000 f912 	bl	800641c <memcpy>
 80061f8:	2201      	movs	r2, #1
 80061fa:	4629      	mov	r1, r5
 80061fc:	4620      	mov	r0, r4
 80061fe:	f000 fad9 	bl	80067b4 <__lshift>
 8006202:	9b00      	ldr	r3, [sp, #0]
 8006204:	f8cd b014 	str.w	fp, [sp, #20]
 8006208:	f003 0301 	and.w	r3, r3, #1
 800620c:	46b1      	mov	r9, r6
 800620e:	9307      	str	r3, [sp, #28]
 8006210:	4606      	mov	r6, r0
 8006212:	4639      	mov	r1, r7
 8006214:	9804      	ldr	r0, [sp, #16]
 8006216:	f7ff faa7 	bl	8005768 <quorem>
 800621a:	4649      	mov	r1, r9
 800621c:	4605      	mov	r5, r0
 800621e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006222:	9804      	ldr	r0, [sp, #16]
 8006224:	f000 fb1a 	bl	800685c <__mcmp>
 8006228:	4632      	mov	r2, r6
 800622a:	9000      	str	r0, [sp, #0]
 800622c:	4639      	mov	r1, r7
 800622e:	4620      	mov	r0, r4
 8006230:	f000 fb2e 	bl	8006890 <__mdiff>
 8006234:	68c3      	ldr	r3, [r0, #12]
 8006236:	4602      	mov	r2, r0
 8006238:	bb03      	cbnz	r3, 800627c <_dtoa_r+0x9fc>
 800623a:	4601      	mov	r1, r0
 800623c:	9008      	str	r0, [sp, #32]
 800623e:	9804      	ldr	r0, [sp, #16]
 8006240:	f000 fb0c 	bl	800685c <__mcmp>
 8006244:	9a08      	ldr	r2, [sp, #32]
 8006246:	4603      	mov	r3, r0
 8006248:	4611      	mov	r1, r2
 800624a:	4620      	mov	r0, r4
 800624c:	9308      	str	r3, [sp, #32]
 800624e:	f000 f924 	bl	800649a <_Bfree>
 8006252:	9b08      	ldr	r3, [sp, #32]
 8006254:	b9a3      	cbnz	r3, 8006280 <_dtoa_r+0xa00>
 8006256:	9a06      	ldr	r2, [sp, #24]
 8006258:	b992      	cbnz	r2, 8006280 <_dtoa_r+0xa00>
 800625a:	9a07      	ldr	r2, [sp, #28]
 800625c:	b982      	cbnz	r2, 8006280 <_dtoa_r+0xa00>
 800625e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006262:	d029      	beq.n	80062b8 <_dtoa_r+0xa38>
 8006264:	9b00      	ldr	r3, [sp, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	dd01      	ble.n	800626e <_dtoa_r+0x9ee>
 800626a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800626e:	9b05      	ldr	r3, [sp, #20]
 8006270:	1c5d      	adds	r5, r3, #1
 8006272:	f883 8000 	strb.w	r8, [r3]
 8006276:	e782      	b.n	800617e <_dtoa_r+0x8fe>
 8006278:	4630      	mov	r0, r6
 800627a:	e7c2      	b.n	8006202 <_dtoa_r+0x982>
 800627c:	2301      	movs	r3, #1
 800627e:	e7e3      	b.n	8006248 <_dtoa_r+0x9c8>
 8006280:	9a00      	ldr	r2, [sp, #0]
 8006282:	2a00      	cmp	r2, #0
 8006284:	db04      	blt.n	8006290 <_dtoa_r+0xa10>
 8006286:	d125      	bne.n	80062d4 <_dtoa_r+0xa54>
 8006288:	9a06      	ldr	r2, [sp, #24]
 800628a:	bb1a      	cbnz	r2, 80062d4 <_dtoa_r+0xa54>
 800628c:	9a07      	ldr	r2, [sp, #28]
 800628e:	bb0a      	cbnz	r2, 80062d4 <_dtoa_r+0xa54>
 8006290:	2b00      	cmp	r3, #0
 8006292:	ddec      	ble.n	800626e <_dtoa_r+0x9ee>
 8006294:	2201      	movs	r2, #1
 8006296:	9904      	ldr	r1, [sp, #16]
 8006298:	4620      	mov	r0, r4
 800629a:	f000 fa8b 	bl	80067b4 <__lshift>
 800629e:	4639      	mov	r1, r7
 80062a0:	9004      	str	r0, [sp, #16]
 80062a2:	f000 fadb 	bl	800685c <__mcmp>
 80062a6:	2800      	cmp	r0, #0
 80062a8:	dc03      	bgt.n	80062b2 <_dtoa_r+0xa32>
 80062aa:	d1e0      	bne.n	800626e <_dtoa_r+0x9ee>
 80062ac:	f018 0f01 	tst.w	r8, #1
 80062b0:	d0dd      	beq.n	800626e <_dtoa_r+0x9ee>
 80062b2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80062b6:	d1d8      	bne.n	800626a <_dtoa_r+0x9ea>
 80062b8:	9b05      	ldr	r3, [sp, #20]
 80062ba:	9a05      	ldr	r2, [sp, #20]
 80062bc:	1c5d      	adds	r5, r3, #1
 80062be:	2339      	movs	r3, #57	; 0x39
 80062c0:	7013      	strb	r3, [r2, #0]
 80062c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80062c6:	2b39      	cmp	r3, #57	; 0x39
 80062c8:	f105 32ff 	add.w	r2, r5, #4294967295
 80062cc:	d04f      	beq.n	800636e <_dtoa_r+0xaee>
 80062ce:	3301      	adds	r3, #1
 80062d0:	7013      	strb	r3, [r2, #0]
 80062d2:	e754      	b.n	800617e <_dtoa_r+0x8fe>
 80062d4:	9a05      	ldr	r2, [sp, #20]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f102 0501 	add.w	r5, r2, #1
 80062dc:	dd06      	ble.n	80062ec <_dtoa_r+0xa6c>
 80062de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80062e2:	d0e9      	beq.n	80062b8 <_dtoa_r+0xa38>
 80062e4:	f108 0801 	add.w	r8, r8, #1
 80062e8:	9b05      	ldr	r3, [sp, #20]
 80062ea:	e7c2      	b.n	8006272 <_dtoa_r+0x9f2>
 80062ec:	9a02      	ldr	r2, [sp, #8]
 80062ee:	f805 8c01 	strb.w	r8, [r5, #-1]
 80062f2:	eba5 030b 	sub.w	r3, r5, fp
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d021      	beq.n	800633e <_dtoa_r+0xabe>
 80062fa:	2300      	movs	r3, #0
 80062fc:	220a      	movs	r2, #10
 80062fe:	9904      	ldr	r1, [sp, #16]
 8006300:	4620      	mov	r0, r4
 8006302:	f000 f8e1 	bl	80064c8 <__multadd>
 8006306:	45b1      	cmp	r9, r6
 8006308:	9004      	str	r0, [sp, #16]
 800630a:	f04f 0300 	mov.w	r3, #0
 800630e:	f04f 020a 	mov.w	r2, #10
 8006312:	4649      	mov	r1, r9
 8006314:	4620      	mov	r0, r4
 8006316:	d105      	bne.n	8006324 <_dtoa_r+0xaa4>
 8006318:	f000 f8d6 	bl	80064c8 <__multadd>
 800631c:	4681      	mov	r9, r0
 800631e:	4606      	mov	r6, r0
 8006320:	9505      	str	r5, [sp, #20]
 8006322:	e776      	b.n	8006212 <_dtoa_r+0x992>
 8006324:	f000 f8d0 	bl	80064c8 <__multadd>
 8006328:	4631      	mov	r1, r6
 800632a:	4681      	mov	r9, r0
 800632c:	2300      	movs	r3, #0
 800632e:	220a      	movs	r2, #10
 8006330:	4620      	mov	r0, r4
 8006332:	f000 f8c9 	bl	80064c8 <__multadd>
 8006336:	4606      	mov	r6, r0
 8006338:	e7f2      	b.n	8006320 <_dtoa_r+0xaa0>
 800633a:	f04f 0900 	mov.w	r9, #0
 800633e:	2201      	movs	r2, #1
 8006340:	9904      	ldr	r1, [sp, #16]
 8006342:	4620      	mov	r0, r4
 8006344:	f000 fa36 	bl	80067b4 <__lshift>
 8006348:	4639      	mov	r1, r7
 800634a:	9004      	str	r0, [sp, #16]
 800634c:	f000 fa86 	bl	800685c <__mcmp>
 8006350:	2800      	cmp	r0, #0
 8006352:	dcb6      	bgt.n	80062c2 <_dtoa_r+0xa42>
 8006354:	d102      	bne.n	800635c <_dtoa_r+0xadc>
 8006356:	f018 0f01 	tst.w	r8, #1
 800635a:	d1b2      	bne.n	80062c2 <_dtoa_r+0xa42>
 800635c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006360:	2b30      	cmp	r3, #48	; 0x30
 8006362:	f105 32ff 	add.w	r2, r5, #4294967295
 8006366:	f47f af0a 	bne.w	800617e <_dtoa_r+0x8fe>
 800636a:	4615      	mov	r5, r2
 800636c:	e7f6      	b.n	800635c <_dtoa_r+0xadc>
 800636e:	4593      	cmp	fp, r2
 8006370:	d105      	bne.n	800637e <_dtoa_r+0xafe>
 8006372:	2331      	movs	r3, #49	; 0x31
 8006374:	f10a 0a01 	add.w	sl, sl, #1
 8006378:	f88b 3000 	strb.w	r3, [fp]
 800637c:	e6ff      	b.n	800617e <_dtoa_r+0x8fe>
 800637e:	4615      	mov	r5, r2
 8006380:	e79f      	b.n	80062c2 <_dtoa_r+0xa42>
 8006382:	f8df b064 	ldr.w	fp, [pc, #100]	; 80063e8 <_dtoa_r+0xb68>
 8006386:	e007      	b.n	8006398 <_dtoa_r+0xb18>
 8006388:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800638a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80063ec <_dtoa_r+0xb6c>
 800638e:	b11b      	cbz	r3, 8006398 <_dtoa_r+0xb18>
 8006390:	f10b 0308 	add.w	r3, fp, #8
 8006394:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006396:	6013      	str	r3, [r2, #0]
 8006398:	4658      	mov	r0, fp
 800639a:	b017      	add	sp, #92	; 0x5c
 800639c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063a0:	9b06      	ldr	r3, [sp, #24]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	f77f ae35 	ble.w	8006012 <_dtoa_r+0x792>
 80063a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063aa:	9307      	str	r3, [sp, #28]
 80063ac:	e649      	b.n	8006042 <_dtoa_r+0x7c2>
 80063ae:	9b02      	ldr	r3, [sp, #8]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	dc03      	bgt.n	80063bc <_dtoa_r+0xb3c>
 80063b4:	9b06      	ldr	r3, [sp, #24]
 80063b6:	2b02      	cmp	r3, #2
 80063b8:	f73f aecc 	bgt.w	8006154 <_dtoa_r+0x8d4>
 80063bc:	465d      	mov	r5, fp
 80063be:	4639      	mov	r1, r7
 80063c0:	9804      	ldr	r0, [sp, #16]
 80063c2:	f7ff f9d1 	bl	8005768 <quorem>
 80063c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80063ca:	f805 8b01 	strb.w	r8, [r5], #1
 80063ce:	9a02      	ldr	r2, [sp, #8]
 80063d0:	eba5 030b 	sub.w	r3, r5, fp
 80063d4:	429a      	cmp	r2, r3
 80063d6:	ddb0      	ble.n	800633a <_dtoa_r+0xaba>
 80063d8:	2300      	movs	r3, #0
 80063da:	220a      	movs	r2, #10
 80063dc:	9904      	ldr	r1, [sp, #16]
 80063de:	4620      	mov	r0, r4
 80063e0:	f000 f872 	bl	80064c8 <__multadd>
 80063e4:	9004      	str	r0, [sp, #16]
 80063e6:	e7ea      	b.n	80063be <_dtoa_r+0xb3e>
 80063e8:	08006f54 	.word	0x08006f54
 80063ec:	08006f78 	.word	0x08006f78

080063f0 <_localeconv_r>:
 80063f0:	4b04      	ldr	r3, [pc, #16]	; (8006404 <_localeconv_r+0x14>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	6a18      	ldr	r0, [r3, #32]
 80063f6:	4b04      	ldr	r3, [pc, #16]	; (8006408 <_localeconv_r+0x18>)
 80063f8:	2800      	cmp	r0, #0
 80063fa:	bf08      	it	eq
 80063fc:	4618      	moveq	r0, r3
 80063fe:	30f0      	adds	r0, #240	; 0xf0
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	2000000c 	.word	0x2000000c
 8006408:	20000070 	.word	0x20000070

0800640c <malloc>:
 800640c:	4b02      	ldr	r3, [pc, #8]	; (8006418 <malloc+0xc>)
 800640e:	4601      	mov	r1, r0
 8006410:	6818      	ldr	r0, [r3, #0]
 8006412:	f000 bb45 	b.w	8006aa0 <_malloc_r>
 8006416:	bf00      	nop
 8006418:	2000000c 	.word	0x2000000c

0800641c <memcpy>:
 800641c:	b510      	push	{r4, lr}
 800641e:	1e43      	subs	r3, r0, #1
 8006420:	440a      	add	r2, r1
 8006422:	4291      	cmp	r1, r2
 8006424:	d100      	bne.n	8006428 <memcpy+0xc>
 8006426:	bd10      	pop	{r4, pc}
 8006428:	f811 4b01 	ldrb.w	r4, [r1], #1
 800642c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006430:	e7f7      	b.n	8006422 <memcpy+0x6>

08006432 <_Balloc>:
 8006432:	b570      	push	{r4, r5, r6, lr}
 8006434:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006436:	4604      	mov	r4, r0
 8006438:	460e      	mov	r6, r1
 800643a:	b93d      	cbnz	r5, 800644c <_Balloc+0x1a>
 800643c:	2010      	movs	r0, #16
 800643e:	f7ff ffe5 	bl	800640c <malloc>
 8006442:	6260      	str	r0, [r4, #36]	; 0x24
 8006444:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006448:	6005      	str	r5, [r0, #0]
 800644a:	60c5      	str	r5, [r0, #12]
 800644c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800644e:	68eb      	ldr	r3, [r5, #12]
 8006450:	b183      	cbz	r3, 8006474 <_Balloc+0x42>
 8006452:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800645a:	b9b8      	cbnz	r0, 800648c <_Balloc+0x5a>
 800645c:	2101      	movs	r1, #1
 800645e:	fa01 f506 	lsl.w	r5, r1, r6
 8006462:	1d6a      	adds	r2, r5, #5
 8006464:	0092      	lsls	r2, r2, #2
 8006466:	4620      	mov	r0, r4
 8006468:	f000 fabe 	bl	80069e8 <_calloc_r>
 800646c:	b160      	cbz	r0, 8006488 <_Balloc+0x56>
 800646e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006472:	e00e      	b.n	8006492 <_Balloc+0x60>
 8006474:	2221      	movs	r2, #33	; 0x21
 8006476:	2104      	movs	r1, #4
 8006478:	4620      	mov	r0, r4
 800647a:	f000 fab5 	bl	80069e8 <_calloc_r>
 800647e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006480:	60e8      	str	r0, [r5, #12]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d1e4      	bne.n	8006452 <_Balloc+0x20>
 8006488:	2000      	movs	r0, #0
 800648a:	bd70      	pop	{r4, r5, r6, pc}
 800648c:	6802      	ldr	r2, [r0, #0]
 800648e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006492:	2300      	movs	r3, #0
 8006494:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006498:	e7f7      	b.n	800648a <_Balloc+0x58>

0800649a <_Bfree>:
 800649a:	b570      	push	{r4, r5, r6, lr}
 800649c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800649e:	4606      	mov	r6, r0
 80064a0:	460d      	mov	r5, r1
 80064a2:	b93c      	cbnz	r4, 80064b4 <_Bfree+0x1a>
 80064a4:	2010      	movs	r0, #16
 80064a6:	f7ff ffb1 	bl	800640c <malloc>
 80064aa:	6270      	str	r0, [r6, #36]	; 0x24
 80064ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064b0:	6004      	str	r4, [r0, #0]
 80064b2:	60c4      	str	r4, [r0, #12]
 80064b4:	b13d      	cbz	r5, 80064c6 <_Bfree+0x2c>
 80064b6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80064b8:	686a      	ldr	r2, [r5, #4]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064c0:	6029      	str	r1, [r5, #0]
 80064c2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80064c6:	bd70      	pop	{r4, r5, r6, pc}

080064c8 <__multadd>:
 80064c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064cc:	690d      	ldr	r5, [r1, #16]
 80064ce:	461f      	mov	r7, r3
 80064d0:	4606      	mov	r6, r0
 80064d2:	460c      	mov	r4, r1
 80064d4:	f101 0c14 	add.w	ip, r1, #20
 80064d8:	2300      	movs	r3, #0
 80064da:	f8dc 0000 	ldr.w	r0, [ip]
 80064de:	b281      	uxth	r1, r0
 80064e0:	fb02 7101 	mla	r1, r2, r1, r7
 80064e4:	0c0f      	lsrs	r7, r1, #16
 80064e6:	0c00      	lsrs	r0, r0, #16
 80064e8:	fb02 7000 	mla	r0, r2, r0, r7
 80064ec:	b289      	uxth	r1, r1
 80064ee:	3301      	adds	r3, #1
 80064f0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80064f4:	429d      	cmp	r5, r3
 80064f6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80064fa:	f84c 1b04 	str.w	r1, [ip], #4
 80064fe:	dcec      	bgt.n	80064da <__multadd+0x12>
 8006500:	b1d7      	cbz	r7, 8006538 <__multadd+0x70>
 8006502:	68a3      	ldr	r3, [r4, #8]
 8006504:	42ab      	cmp	r3, r5
 8006506:	dc12      	bgt.n	800652e <__multadd+0x66>
 8006508:	6861      	ldr	r1, [r4, #4]
 800650a:	4630      	mov	r0, r6
 800650c:	3101      	adds	r1, #1
 800650e:	f7ff ff90 	bl	8006432 <_Balloc>
 8006512:	6922      	ldr	r2, [r4, #16]
 8006514:	3202      	adds	r2, #2
 8006516:	f104 010c 	add.w	r1, r4, #12
 800651a:	4680      	mov	r8, r0
 800651c:	0092      	lsls	r2, r2, #2
 800651e:	300c      	adds	r0, #12
 8006520:	f7ff ff7c 	bl	800641c <memcpy>
 8006524:	4621      	mov	r1, r4
 8006526:	4630      	mov	r0, r6
 8006528:	f7ff ffb7 	bl	800649a <_Bfree>
 800652c:	4644      	mov	r4, r8
 800652e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006532:	3501      	adds	r5, #1
 8006534:	615f      	str	r7, [r3, #20]
 8006536:	6125      	str	r5, [r4, #16]
 8006538:	4620      	mov	r0, r4
 800653a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800653e <__hi0bits>:
 800653e:	0c02      	lsrs	r2, r0, #16
 8006540:	0412      	lsls	r2, r2, #16
 8006542:	4603      	mov	r3, r0
 8006544:	b9b2      	cbnz	r2, 8006574 <__hi0bits+0x36>
 8006546:	0403      	lsls	r3, r0, #16
 8006548:	2010      	movs	r0, #16
 800654a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800654e:	bf04      	itt	eq
 8006550:	021b      	lsleq	r3, r3, #8
 8006552:	3008      	addeq	r0, #8
 8006554:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006558:	bf04      	itt	eq
 800655a:	011b      	lsleq	r3, r3, #4
 800655c:	3004      	addeq	r0, #4
 800655e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006562:	bf04      	itt	eq
 8006564:	009b      	lsleq	r3, r3, #2
 8006566:	3002      	addeq	r0, #2
 8006568:	2b00      	cmp	r3, #0
 800656a:	db06      	blt.n	800657a <__hi0bits+0x3c>
 800656c:	005b      	lsls	r3, r3, #1
 800656e:	d503      	bpl.n	8006578 <__hi0bits+0x3a>
 8006570:	3001      	adds	r0, #1
 8006572:	4770      	bx	lr
 8006574:	2000      	movs	r0, #0
 8006576:	e7e8      	b.n	800654a <__hi0bits+0xc>
 8006578:	2020      	movs	r0, #32
 800657a:	4770      	bx	lr

0800657c <__lo0bits>:
 800657c:	6803      	ldr	r3, [r0, #0]
 800657e:	f013 0207 	ands.w	r2, r3, #7
 8006582:	4601      	mov	r1, r0
 8006584:	d00b      	beq.n	800659e <__lo0bits+0x22>
 8006586:	07da      	lsls	r2, r3, #31
 8006588:	d423      	bmi.n	80065d2 <__lo0bits+0x56>
 800658a:	0798      	lsls	r0, r3, #30
 800658c:	bf49      	itett	mi
 800658e:	085b      	lsrmi	r3, r3, #1
 8006590:	089b      	lsrpl	r3, r3, #2
 8006592:	2001      	movmi	r0, #1
 8006594:	600b      	strmi	r3, [r1, #0]
 8006596:	bf5c      	itt	pl
 8006598:	600b      	strpl	r3, [r1, #0]
 800659a:	2002      	movpl	r0, #2
 800659c:	4770      	bx	lr
 800659e:	b298      	uxth	r0, r3
 80065a0:	b9a8      	cbnz	r0, 80065ce <__lo0bits+0x52>
 80065a2:	0c1b      	lsrs	r3, r3, #16
 80065a4:	2010      	movs	r0, #16
 80065a6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80065aa:	bf04      	itt	eq
 80065ac:	0a1b      	lsreq	r3, r3, #8
 80065ae:	3008      	addeq	r0, #8
 80065b0:	071a      	lsls	r2, r3, #28
 80065b2:	bf04      	itt	eq
 80065b4:	091b      	lsreq	r3, r3, #4
 80065b6:	3004      	addeq	r0, #4
 80065b8:	079a      	lsls	r2, r3, #30
 80065ba:	bf04      	itt	eq
 80065bc:	089b      	lsreq	r3, r3, #2
 80065be:	3002      	addeq	r0, #2
 80065c0:	07da      	lsls	r2, r3, #31
 80065c2:	d402      	bmi.n	80065ca <__lo0bits+0x4e>
 80065c4:	085b      	lsrs	r3, r3, #1
 80065c6:	d006      	beq.n	80065d6 <__lo0bits+0x5a>
 80065c8:	3001      	adds	r0, #1
 80065ca:	600b      	str	r3, [r1, #0]
 80065cc:	4770      	bx	lr
 80065ce:	4610      	mov	r0, r2
 80065d0:	e7e9      	b.n	80065a6 <__lo0bits+0x2a>
 80065d2:	2000      	movs	r0, #0
 80065d4:	4770      	bx	lr
 80065d6:	2020      	movs	r0, #32
 80065d8:	4770      	bx	lr

080065da <__i2b>:
 80065da:	b510      	push	{r4, lr}
 80065dc:	460c      	mov	r4, r1
 80065de:	2101      	movs	r1, #1
 80065e0:	f7ff ff27 	bl	8006432 <_Balloc>
 80065e4:	2201      	movs	r2, #1
 80065e6:	6144      	str	r4, [r0, #20]
 80065e8:	6102      	str	r2, [r0, #16]
 80065ea:	bd10      	pop	{r4, pc}

080065ec <__multiply>:
 80065ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f0:	4614      	mov	r4, r2
 80065f2:	690a      	ldr	r2, [r1, #16]
 80065f4:	6923      	ldr	r3, [r4, #16]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	bfb8      	it	lt
 80065fa:	460b      	movlt	r3, r1
 80065fc:	4688      	mov	r8, r1
 80065fe:	bfbc      	itt	lt
 8006600:	46a0      	movlt	r8, r4
 8006602:	461c      	movlt	r4, r3
 8006604:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006608:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800660c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006610:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006614:	eb07 0609 	add.w	r6, r7, r9
 8006618:	42b3      	cmp	r3, r6
 800661a:	bfb8      	it	lt
 800661c:	3101      	addlt	r1, #1
 800661e:	f7ff ff08 	bl	8006432 <_Balloc>
 8006622:	f100 0514 	add.w	r5, r0, #20
 8006626:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800662a:	462b      	mov	r3, r5
 800662c:	2200      	movs	r2, #0
 800662e:	4573      	cmp	r3, lr
 8006630:	d316      	bcc.n	8006660 <__multiply+0x74>
 8006632:	f104 0214 	add.w	r2, r4, #20
 8006636:	f108 0114 	add.w	r1, r8, #20
 800663a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800663e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006642:	9300      	str	r3, [sp, #0]
 8006644:	9b00      	ldr	r3, [sp, #0]
 8006646:	9201      	str	r2, [sp, #4]
 8006648:	4293      	cmp	r3, r2
 800664a:	d80c      	bhi.n	8006666 <__multiply+0x7a>
 800664c:	2e00      	cmp	r6, #0
 800664e:	dd03      	ble.n	8006658 <__multiply+0x6c>
 8006650:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006654:	2b00      	cmp	r3, #0
 8006656:	d05d      	beq.n	8006714 <__multiply+0x128>
 8006658:	6106      	str	r6, [r0, #16]
 800665a:	b003      	add	sp, #12
 800665c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006660:	f843 2b04 	str.w	r2, [r3], #4
 8006664:	e7e3      	b.n	800662e <__multiply+0x42>
 8006666:	f8b2 b000 	ldrh.w	fp, [r2]
 800666a:	f1bb 0f00 	cmp.w	fp, #0
 800666e:	d023      	beq.n	80066b8 <__multiply+0xcc>
 8006670:	4689      	mov	r9, r1
 8006672:	46ac      	mov	ip, r5
 8006674:	f04f 0800 	mov.w	r8, #0
 8006678:	f859 4b04 	ldr.w	r4, [r9], #4
 800667c:	f8dc a000 	ldr.w	sl, [ip]
 8006680:	b2a3      	uxth	r3, r4
 8006682:	fa1f fa8a 	uxth.w	sl, sl
 8006686:	fb0b a303 	mla	r3, fp, r3, sl
 800668a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800668e:	f8dc 4000 	ldr.w	r4, [ip]
 8006692:	4443      	add	r3, r8
 8006694:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006698:	fb0b 840a 	mla	r4, fp, sl, r8
 800669c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80066a0:	46e2      	mov	sl, ip
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80066a8:	454f      	cmp	r7, r9
 80066aa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80066ae:	f84a 3b04 	str.w	r3, [sl], #4
 80066b2:	d82b      	bhi.n	800670c <__multiply+0x120>
 80066b4:	f8cc 8004 	str.w	r8, [ip, #4]
 80066b8:	9b01      	ldr	r3, [sp, #4]
 80066ba:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80066be:	3204      	adds	r2, #4
 80066c0:	f1ba 0f00 	cmp.w	sl, #0
 80066c4:	d020      	beq.n	8006708 <__multiply+0x11c>
 80066c6:	682b      	ldr	r3, [r5, #0]
 80066c8:	4689      	mov	r9, r1
 80066ca:	46a8      	mov	r8, r5
 80066cc:	f04f 0b00 	mov.w	fp, #0
 80066d0:	f8b9 c000 	ldrh.w	ip, [r9]
 80066d4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80066d8:	fb0a 440c 	mla	r4, sl, ip, r4
 80066dc:	445c      	add	r4, fp
 80066de:	46c4      	mov	ip, r8
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80066e6:	f84c 3b04 	str.w	r3, [ip], #4
 80066ea:	f859 3b04 	ldr.w	r3, [r9], #4
 80066ee:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80066f2:	0c1b      	lsrs	r3, r3, #16
 80066f4:	fb0a b303 	mla	r3, sl, r3, fp
 80066f8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80066fc:	454f      	cmp	r7, r9
 80066fe:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006702:	d805      	bhi.n	8006710 <__multiply+0x124>
 8006704:	f8c8 3004 	str.w	r3, [r8, #4]
 8006708:	3504      	adds	r5, #4
 800670a:	e79b      	b.n	8006644 <__multiply+0x58>
 800670c:	46d4      	mov	ip, sl
 800670e:	e7b3      	b.n	8006678 <__multiply+0x8c>
 8006710:	46e0      	mov	r8, ip
 8006712:	e7dd      	b.n	80066d0 <__multiply+0xe4>
 8006714:	3e01      	subs	r6, #1
 8006716:	e799      	b.n	800664c <__multiply+0x60>

08006718 <__pow5mult>:
 8006718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800671c:	4615      	mov	r5, r2
 800671e:	f012 0203 	ands.w	r2, r2, #3
 8006722:	4606      	mov	r6, r0
 8006724:	460f      	mov	r7, r1
 8006726:	d007      	beq.n	8006738 <__pow5mult+0x20>
 8006728:	3a01      	subs	r2, #1
 800672a:	4c21      	ldr	r4, [pc, #132]	; (80067b0 <__pow5mult+0x98>)
 800672c:	2300      	movs	r3, #0
 800672e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006732:	f7ff fec9 	bl	80064c8 <__multadd>
 8006736:	4607      	mov	r7, r0
 8006738:	10ad      	asrs	r5, r5, #2
 800673a:	d035      	beq.n	80067a8 <__pow5mult+0x90>
 800673c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800673e:	b93c      	cbnz	r4, 8006750 <__pow5mult+0x38>
 8006740:	2010      	movs	r0, #16
 8006742:	f7ff fe63 	bl	800640c <malloc>
 8006746:	6270      	str	r0, [r6, #36]	; 0x24
 8006748:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800674c:	6004      	str	r4, [r0, #0]
 800674e:	60c4      	str	r4, [r0, #12]
 8006750:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006754:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006758:	b94c      	cbnz	r4, 800676e <__pow5mult+0x56>
 800675a:	f240 2171 	movw	r1, #625	; 0x271
 800675e:	4630      	mov	r0, r6
 8006760:	f7ff ff3b 	bl	80065da <__i2b>
 8006764:	2300      	movs	r3, #0
 8006766:	f8c8 0008 	str.w	r0, [r8, #8]
 800676a:	4604      	mov	r4, r0
 800676c:	6003      	str	r3, [r0, #0]
 800676e:	f04f 0800 	mov.w	r8, #0
 8006772:	07eb      	lsls	r3, r5, #31
 8006774:	d50a      	bpl.n	800678c <__pow5mult+0x74>
 8006776:	4639      	mov	r1, r7
 8006778:	4622      	mov	r2, r4
 800677a:	4630      	mov	r0, r6
 800677c:	f7ff ff36 	bl	80065ec <__multiply>
 8006780:	4639      	mov	r1, r7
 8006782:	4681      	mov	r9, r0
 8006784:	4630      	mov	r0, r6
 8006786:	f7ff fe88 	bl	800649a <_Bfree>
 800678a:	464f      	mov	r7, r9
 800678c:	106d      	asrs	r5, r5, #1
 800678e:	d00b      	beq.n	80067a8 <__pow5mult+0x90>
 8006790:	6820      	ldr	r0, [r4, #0]
 8006792:	b938      	cbnz	r0, 80067a4 <__pow5mult+0x8c>
 8006794:	4622      	mov	r2, r4
 8006796:	4621      	mov	r1, r4
 8006798:	4630      	mov	r0, r6
 800679a:	f7ff ff27 	bl	80065ec <__multiply>
 800679e:	6020      	str	r0, [r4, #0]
 80067a0:	f8c0 8000 	str.w	r8, [r0]
 80067a4:	4604      	mov	r4, r0
 80067a6:	e7e4      	b.n	8006772 <__pow5mult+0x5a>
 80067a8:	4638      	mov	r0, r7
 80067aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067ae:	bf00      	nop
 80067b0:	08007078 	.word	0x08007078

080067b4 <__lshift>:
 80067b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067b8:	460c      	mov	r4, r1
 80067ba:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80067be:	6923      	ldr	r3, [r4, #16]
 80067c0:	6849      	ldr	r1, [r1, #4]
 80067c2:	eb0a 0903 	add.w	r9, sl, r3
 80067c6:	68a3      	ldr	r3, [r4, #8]
 80067c8:	4607      	mov	r7, r0
 80067ca:	4616      	mov	r6, r2
 80067cc:	f109 0501 	add.w	r5, r9, #1
 80067d0:	42ab      	cmp	r3, r5
 80067d2:	db32      	blt.n	800683a <__lshift+0x86>
 80067d4:	4638      	mov	r0, r7
 80067d6:	f7ff fe2c 	bl	8006432 <_Balloc>
 80067da:	2300      	movs	r3, #0
 80067dc:	4680      	mov	r8, r0
 80067de:	f100 0114 	add.w	r1, r0, #20
 80067e2:	461a      	mov	r2, r3
 80067e4:	4553      	cmp	r3, sl
 80067e6:	db2b      	blt.n	8006840 <__lshift+0x8c>
 80067e8:	6920      	ldr	r0, [r4, #16]
 80067ea:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067ee:	f104 0314 	add.w	r3, r4, #20
 80067f2:	f016 021f 	ands.w	r2, r6, #31
 80067f6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067fa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067fe:	d025      	beq.n	800684c <__lshift+0x98>
 8006800:	f1c2 0e20 	rsb	lr, r2, #32
 8006804:	2000      	movs	r0, #0
 8006806:	681e      	ldr	r6, [r3, #0]
 8006808:	468a      	mov	sl, r1
 800680a:	4096      	lsls	r6, r2
 800680c:	4330      	orrs	r0, r6
 800680e:	f84a 0b04 	str.w	r0, [sl], #4
 8006812:	f853 0b04 	ldr.w	r0, [r3], #4
 8006816:	459c      	cmp	ip, r3
 8006818:	fa20 f00e 	lsr.w	r0, r0, lr
 800681c:	d814      	bhi.n	8006848 <__lshift+0x94>
 800681e:	6048      	str	r0, [r1, #4]
 8006820:	b108      	cbz	r0, 8006826 <__lshift+0x72>
 8006822:	f109 0502 	add.w	r5, r9, #2
 8006826:	3d01      	subs	r5, #1
 8006828:	4638      	mov	r0, r7
 800682a:	f8c8 5010 	str.w	r5, [r8, #16]
 800682e:	4621      	mov	r1, r4
 8006830:	f7ff fe33 	bl	800649a <_Bfree>
 8006834:	4640      	mov	r0, r8
 8006836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800683a:	3101      	adds	r1, #1
 800683c:	005b      	lsls	r3, r3, #1
 800683e:	e7c7      	b.n	80067d0 <__lshift+0x1c>
 8006840:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006844:	3301      	adds	r3, #1
 8006846:	e7cd      	b.n	80067e4 <__lshift+0x30>
 8006848:	4651      	mov	r1, sl
 800684a:	e7dc      	b.n	8006806 <__lshift+0x52>
 800684c:	3904      	subs	r1, #4
 800684e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006852:	f841 2f04 	str.w	r2, [r1, #4]!
 8006856:	459c      	cmp	ip, r3
 8006858:	d8f9      	bhi.n	800684e <__lshift+0x9a>
 800685a:	e7e4      	b.n	8006826 <__lshift+0x72>

0800685c <__mcmp>:
 800685c:	6903      	ldr	r3, [r0, #16]
 800685e:	690a      	ldr	r2, [r1, #16]
 8006860:	1a9b      	subs	r3, r3, r2
 8006862:	b530      	push	{r4, r5, lr}
 8006864:	d10c      	bne.n	8006880 <__mcmp+0x24>
 8006866:	0092      	lsls	r2, r2, #2
 8006868:	3014      	adds	r0, #20
 800686a:	3114      	adds	r1, #20
 800686c:	1884      	adds	r4, r0, r2
 800686e:	4411      	add	r1, r2
 8006870:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006874:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006878:	4295      	cmp	r5, r2
 800687a:	d003      	beq.n	8006884 <__mcmp+0x28>
 800687c:	d305      	bcc.n	800688a <__mcmp+0x2e>
 800687e:	2301      	movs	r3, #1
 8006880:	4618      	mov	r0, r3
 8006882:	bd30      	pop	{r4, r5, pc}
 8006884:	42a0      	cmp	r0, r4
 8006886:	d3f3      	bcc.n	8006870 <__mcmp+0x14>
 8006888:	e7fa      	b.n	8006880 <__mcmp+0x24>
 800688a:	f04f 33ff 	mov.w	r3, #4294967295
 800688e:	e7f7      	b.n	8006880 <__mcmp+0x24>

08006890 <__mdiff>:
 8006890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006894:	460d      	mov	r5, r1
 8006896:	4607      	mov	r7, r0
 8006898:	4611      	mov	r1, r2
 800689a:	4628      	mov	r0, r5
 800689c:	4614      	mov	r4, r2
 800689e:	f7ff ffdd 	bl	800685c <__mcmp>
 80068a2:	1e06      	subs	r6, r0, #0
 80068a4:	d108      	bne.n	80068b8 <__mdiff+0x28>
 80068a6:	4631      	mov	r1, r6
 80068a8:	4638      	mov	r0, r7
 80068aa:	f7ff fdc2 	bl	8006432 <_Balloc>
 80068ae:	2301      	movs	r3, #1
 80068b0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80068b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068b8:	bfa4      	itt	ge
 80068ba:	4623      	movge	r3, r4
 80068bc:	462c      	movge	r4, r5
 80068be:	4638      	mov	r0, r7
 80068c0:	6861      	ldr	r1, [r4, #4]
 80068c2:	bfa6      	itte	ge
 80068c4:	461d      	movge	r5, r3
 80068c6:	2600      	movge	r6, #0
 80068c8:	2601      	movlt	r6, #1
 80068ca:	f7ff fdb2 	bl	8006432 <_Balloc>
 80068ce:	692b      	ldr	r3, [r5, #16]
 80068d0:	60c6      	str	r6, [r0, #12]
 80068d2:	6926      	ldr	r6, [r4, #16]
 80068d4:	f105 0914 	add.w	r9, r5, #20
 80068d8:	f104 0214 	add.w	r2, r4, #20
 80068dc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80068e0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80068e4:	f100 0514 	add.w	r5, r0, #20
 80068e8:	f04f 0e00 	mov.w	lr, #0
 80068ec:	f852 ab04 	ldr.w	sl, [r2], #4
 80068f0:	f859 4b04 	ldr.w	r4, [r9], #4
 80068f4:	fa1e f18a 	uxtah	r1, lr, sl
 80068f8:	b2a3      	uxth	r3, r4
 80068fa:	1ac9      	subs	r1, r1, r3
 80068fc:	0c23      	lsrs	r3, r4, #16
 80068fe:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006902:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006906:	b289      	uxth	r1, r1
 8006908:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800690c:	45c8      	cmp	r8, r9
 800690e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006912:	4694      	mov	ip, r2
 8006914:	f845 3b04 	str.w	r3, [r5], #4
 8006918:	d8e8      	bhi.n	80068ec <__mdiff+0x5c>
 800691a:	45bc      	cmp	ip, r7
 800691c:	d304      	bcc.n	8006928 <__mdiff+0x98>
 800691e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006922:	b183      	cbz	r3, 8006946 <__mdiff+0xb6>
 8006924:	6106      	str	r6, [r0, #16]
 8006926:	e7c5      	b.n	80068b4 <__mdiff+0x24>
 8006928:	f85c 1b04 	ldr.w	r1, [ip], #4
 800692c:	fa1e f381 	uxtah	r3, lr, r1
 8006930:	141a      	asrs	r2, r3, #16
 8006932:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006936:	b29b      	uxth	r3, r3
 8006938:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800693c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006940:	f845 3b04 	str.w	r3, [r5], #4
 8006944:	e7e9      	b.n	800691a <__mdiff+0x8a>
 8006946:	3e01      	subs	r6, #1
 8006948:	e7e9      	b.n	800691e <__mdiff+0x8e>

0800694a <__d2b>:
 800694a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800694e:	460e      	mov	r6, r1
 8006950:	2101      	movs	r1, #1
 8006952:	ec59 8b10 	vmov	r8, r9, d0
 8006956:	4615      	mov	r5, r2
 8006958:	f7ff fd6b 	bl	8006432 <_Balloc>
 800695c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006960:	4607      	mov	r7, r0
 8006962:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006966:	bb34      	cbnz	r4, 80069b6 <__d2b+0x6c>
 8006968:	9301      	str	r3, [sp, #4]
 800696a:	f1b8 0300 	subs.w	r3, r8, #0
 800696e:	d027      	beq.n	80069c0 <__d2b+0x76>
 8006970:	a802      	add	r0, sp, #8
 8006972:	f840 3d08 	str.w	r3, [r0, #-8]!
 8006976:	f7ff fe01 	bl	800657c <__lo0bits>
 800697a:	9900      	ldr	r1, [sp, #0]
 800697c:	b1f0      	cbz	r0, 80069bc <__d2b+0x72>
 800697e:	9a01      	ldr	r2, [sp, #4]
 8006980:	f1c0 0320 	rsb	r3, r0, #32
 8006984:	fa02 f303 	lsl.w	r3, r2, r3
 8006988:	430b      	orrs	r3, r1
 800698a:	40c2      	lsrs	r2, r0
 800698c:	617b      	str	r3, [r7, #20]
 800698e:	9201      	str	r2, [sp, #4]
 8006990:	9b01      	ldr	r3, [sp, #4]
 8006992:	61bb      	str	r3, [r7, #24]
 8006994:	2b00      	cmp	r3, #0
 8006996:	bf14      	ite	ne
 8006998:	2102      	movne	r1, #2
 800699a:	2101      	moveq	r1, #1
 800699c:	6139      	str	r1, [r7, #16]
 800699e:	b1c4      	cbz	r4, 80069d2 <__d2b+0x88>
 80069a0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80069a4:	4404      	add	r4, r0
 80069a6:	6034      	str	r4, [r6, #0]
 80069a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80069ac:	6028      	str	r0, [r5, #0]
 80069ae:	4638      	mov	r0, r7
 80069b0:	b003      	add	sp, #12
 80069b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80069ba:	e7d5      	b.n	8006968 <__d2b+0x1e>
 80069bc:	6179      	str	r1, [r7, #20]
 80069be:	e7e7      	b.n	8006990 <__d2b+0x46>
 80069c0:	a801      	add	r0, sp, #4
 80069c2:	f7ff fddb 	bl	800657c <__lo0bits>
 80069c6:	9b01      	ldr	r3, [sp, #4]
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	2101      	movs	r1, #1
 80069cc:	6139      	str	r1, [r7, #16]
 80069ce:	3020      	adds	r0, #32
 80069d0:	e7e5      	b.n	800699e <__d2b+0x54>
 80069d2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80069d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80069da:	6030      	str	r0, [r6, #0]
 80069dc:	6918      	ldr	r0, [r3, #16]
 80069de:	f7ff fdae 	bl	800653e <__hi0bits>
 80069e2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80069e6:	e7e1      	b.n	80069ac <__d2b+0x62>

080069e8 <_calloc_r>:
 80069e8:	b538      	push	{r3, r4, r5, lr}
 80069ea:	fb02 f401 	mul.w	r4, r2, r1
 80069ee:	4621      	mov	r1, r4
 80069f0:	f000 f856 	bl	8006aa0 <_malloc_r>
 80069f4:	4605      	mov	r5, r0
 80069f6:	b118      	cbz	r0, 8006a00 <_calloc_r+0x18>
 80069f8:	4622      	mov	r2, r4
 80069fa:	2100      	movs	r1, #0
 80069fc:	f7fe fa30 	bl	8004e60 <memset>
 8006a00:	4628      	mov	r0, r5
 8006a02:	bd38      	pop	{r3, r4, r5, pc}

08006a04 <_free_r>:
 8006a04:	b538      	push	{r3, r4, r5, lr}
 8006a06:	4605      	mov	r5, r0
 8006a08:	2900      	cmp	r1, #0
 8006a0a:	d045      	beq.n	8006a98 <_free_r+0x94>
 8006a0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a10:	1f0c      	subs	r4, r1, #4
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	bfb8      	it	lt
 8006a16:	18e4      	addlt	r4, r4, r3
 8006a18:	f000 fa29 	bl	8006e6e <__malloc_lock>
 8006a1c:	4a1f      	ldr	r2, [pc, #124]	; (8006a9c <_free_r+0x98>)
 8006a1e:	6813      	ldr	r3, [r2, #0]
 8006a20:	4610      	mov	r0, r2
 8006a22:	b933      	cbnz	r3, 8006a32 <_free_r+0x2e>
 8006a24:	6063      	str	r3, [r4, #4]
 8006a26:	6014      	str	r4, [r2, #0]
 8006a28:	4628      	mov	r0, r5
 8006a2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a2e:	f000 ba1f 	b.w	8006e70 <__malloc_unlock>
 8006a32:	42a3      	cmp	r3, r4
 8006a34:	d90c      	bls.n	8006a50 <_free_r+0x4c>
 8006a36:	6821      	ldr	r1, [r4, #0]
 8006a38:	1862      	adds	r2, r4, r1
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	bf04      	itt	eq
 8006a3e:	681a      	ldreq	r2, [r3, #0]
 8006a40:	685b      	ldreq	r3, [r3, #4]
 8006a42:	6063      	str	r3, [r4, #4]
 8006a44:	bf04      	itt	eq
 8006a46:	1852      	addeq	r2, r2, r1
 8006a48:	6022      	streq	r2, [r4, #0]
 8006a4a:	6004      	str	r4, [r0, #0]
 8006a4c:	e7ec      	b.n	8006a28 <_free_r+0x24>
 8006a4e:	4613      	mov	r3, r2
 8006a50:	685a      	ldr	r2, [r3, #4]
 8006a52:	b10a      	cbz	r2, 8006a58 <_free_r+0x54>
 8006a54:	42a2      	cmp	r2, r4
 8006a56:	d9fa      	bls.n	8006a4e <_free_r+0x4a>
 8006a58:	6819      	ldr	r1, [r3, #0]
 8006a5a:	1858      	adds	r0, r3, r1
 8006a5c:	42a0      	cmp	r0, r4
 8006a5e:	d10b      	bne.n	8006a78 <_free_r+0x74>
 8006a60:	6820      	ldr	r0, [r4, #0]
 8006a62:	4401      	add	r1, r0
 8006a64:	1858      	adds	r0, r3, r1
 8006a66:	4282      	cmp	r2, r0
 8006a68:	6019      	str	r1, [r3, #0]
 8006a6a:	d1dd      	bne.n	8006a28 <_free_r+0x24>
 8006a6c:	6810      	ldr	r0, [r2, #0]
 8006a6e:	6852      	ldr	r2, [r2, #4]
 8006a70:	605a      	str	r2, [r3, #4]
 8006a72:	4401      	add	r1, r0
 8006a74:	6019      	str	r1, [r3, #0]
 8006a76:	e7d7      	b.n	8006a28 <_free_r+0x24>
 8006a78:	d902      	bls.n	8006a80 <_free_r+0x7c>
 8006a7a:	230c      	movs	r3, #12
 8006a7c:	602b      	str	r3, [r5, #0]
 8006a7e:	e7d3      	b.n	8006a28 <_free_r+0x24>
 8006a80:	6820      	ldr	r0, [r4, #0]
 8006a82:	1821      	adds	r1, r4, r0
 8006a84:	428a      	cmp	r2, r1
 8006a86:	bf04      	itt	eq
 8006a88:	6811      	ldreq	r1, [r2, #0]
 8006a8a:	6852      	ldreq	r2, [r2, #4]
 8006a8c:	6062      	str	r2, [r4, #4]
 8006a8e:	bf04      	itt	eq
 8006a90:	1809      	addeq	r1, r1, r0
 8006a92:	6021      	streq	r1, [r4, #0]
 8006a94:	605c      	str	r4, [r3, #4]
 8006a96:	e7c7      	b.n	8006a28 <_free_r+0x24>
 8006a98:	bd38      	pop	{r3, r4, r5, pc}
 8006a9a:	bf00      	nop
 8006a9c:	200001fc 	.word	0x200001fc

08006aa0 <_malloc_r>:
 8006aa0:	b570      	push	{r4, r5, r6, lr}
 8006aa2:	1ccd      	adds	r5, r1, #3
 8006aa4:	f025 0503 	bic.w	r5, r5, #3
 8006aa8:	3508      	adds	r5, #8
 8006aaa:	2d0c      	cmp	r5, #12
 8006aac:	bf38      	it	cc
 8006aae:	250c      	movcc	r5, #12
 8006ab0:	2d00      	cmp	r5, #0
 8006ab2:	4606      	mov	r6, r0
 8006ab4:	db01      	blt.n	8006aba <_malloc_r+0x1a>
 8006ab6:	42a9      	cmp	r1, r5
 8006ab8:	d903      	bls.n	8006ac2 <_malloc_r+0x22>
 8006aba:	230c      	movs	r3, #12
 8006abc:	6033      	str	r3, [r6, #0]
 8006abe:	2000      	movs	r0, #0
 8006ac0:	bd70      	pop	{r4, r5, r6, pc}
 8006ac2:	f000 f9d4 	bl	8006e6e <__malloc_lock>
 8006ac6:	4a21      	ldr	r2, [pc, #132]	; (8006b4c <_malloc_r+0xac>)
 8006ac8:	6814      	ldr	r4, [r2, #0]
 8006aca:	4621      	mov	r1, r4
 8006acc:	b991      	cbnz	r1, 8006af4 <_malloc_r+0x54>
 8006ace:	4c20      	ldr	r4, [pc, #128]	; (8006b50 <_malloc_r+0xb0>)
 8006ad0:	6823      	ldr	r3, [r4, #0]
 8006ad2:	b91b      	cbnz	r3, 8006adc <_malloc_r+0x3c>
 8006ad4:	4630      	mov	r0, r6
 8006ad6:	f000 f98f 	bl	8006df8 <_sbrk_r>
 8006ada:	6020      	str	r0, [r4, #0]
 8006adc:	4629      	mov	r1, r5
 8006ade:	4630      	mov	r0, r6
 8006ae0:	f000 f98a 	bl	8006df8 <_sbrk_r>
 8006ae4:	1c43      	adds	r3, r0, #1
 8006ae6:	d124      	bne.n	8006b32 <_malloc_r+0x92>
 8006ae8:	230c      	movs	r3, #12
 8006aea:	6033      	str	r3, [r6, #0]
 8006aec:	4630      	mov	r0, r6
 8006aee:	f000 f9bf 	bl	8006e70 <__malloc_unlock>
 8006af2:	e7e4      	b.n	8006abe <_malloc_r+0x1e>
 8006af4:	680b      	ldr	r3, [r1, #0]
 8006af6:	1b5b      	subs	r3, r3, r5
 8006af8:	d418      	bmi.n	8006b2c <_malloc_r+0x8c>
 8006afa:	2b0b      	cmp	r3, #11
 8006afc:	d90f      	bls.n	8006b1e <_malloc_r+0x7e>
 8006afe:	600b      	str	r3, [r1, #0]
 8006b00:	50cd      	str	r5, [r1, r3]
 8006b02:	18cc      	adds	r4, r1, r3
 8006b04:	4630      	mov	r0, r6
 8006b06:	f000 f9b3 	bl	8006e70 <__malloc_unlock>
 8006b0a:	f104 000b 	add.w	r0, r4, #11
 8006b0e:	1d23      	adds	r3, r4, #4
 8006b10:	f020 0007 	bic.w	r0, r0, #7
 8006b14:	1ac3      	subs	r3, r0, r3
 8006b16:	d0d3      	beq.n	8006ac0 <_malloc_r+0x20>
 8006b18:	425a      	negs	r2, r3
 8006b1a:	50e2      	str	r2, [r4, r3]
 8006b1c:	e7d0      	b.n	8006ac0 <_malloc_r+0x20>
 8006b1e:	428c      	cmp	r4, r1
 8006b20:	684b      	ldr	r3, [r1, #4]
 8006b22:	bf16      	itet	ne
 8006b24:	6063      	strne	r3, [r4, #4]
 8006b26:	6013      	streq	r3, [r2, #0]
 8006b28:	460c      	movne	r4, r1
 8006b2a:	e7eb      	b.n	8006b04 <_malloc_r+0x64>
 8006b2c:	460c      	mov	r4, r1
 8006b2e:	6849      	ldr	r1, [r1, #4]
 8006b30:	e7cc      	b.n	8006acc <_malloc_r+0x2c>
 8006b32:	1cc4      	adds	r4, r0, #3
 8006b34:	f024 0403 	bic.w	r4, r4, #3
 8006b38:	42a0      	cmp	r0, r4
 8006b3a:	d005      	beq.n	8006b48 <_malloc_r+0xa8>
 8006b3c:	1a21      	subs	r1, r4, r0
 8006b3e:	4630      	mov	r0, r6
 8006b40:	f000 f95a 	bl	8006df8 <_sbrk_r>
 8006b44:	3001      	adds	r0, #1
 8006b46:	d0cf      	beq.n	8006ae8 <_malloc_r+0x48>
 8006b48:	6025      	str	r5, [r4, #0]
 8006b4a:	e7db      	b.n	8006b04 <_malloc_r+0x64>
 8006b4c:	200001fc 	.word	0x200001fc
 8006b50:	20000200 	.word	0x20000200

08006b54 <__ssputs_r>:
 8006b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b58:	688e      	ldr	r6, [r1, #8]
 8006b5a:	429e      	cmp	r6, r3
 8006b5c:	4682      	mov	sl, r0
 8006b5e:	460c      	mov	r4, r1
 8006b60:	4690      	mov	r8, r2
 8006b62:	4699      	mov	r9, r3
 8006b64:	d837      	bhi.n	8006bd6 <__ssputs_r+0x82>
 8006b66:	898a      	ldrh	r2, [r1, #12]
 8006b68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006b6c:	d031      	beq.n	8006bd2 <__ssputs_r+0x7e>
 8006b6e:	6825      	ldr	r5, [r4, #0]
 8006b70:	6909      	ldr	r1, [r1, #16]
 8006b72:	1a6f      	subs	r7, r5, r1
 8006b74:	6965      	ldr	r5, [r4, #20]
 8006b76:	2302      	movs	r3, #2
 8006b78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b7c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006b80:	f109 0301 	add.w	r3, r9, #1
 8006b84:	443b      	add	r3, r7
 8006b86:	429d      	cmp	r5, r3
 8006b88:	bf38      	it	cc
 8006b8a:	461d      	movcc	r5, r3
 8006b8c:	0553      	lsls	r3, r2, #21
 8006b8e:	d530      	bpl.n	8006bf2 <__ssputs_r+0x9e>
 8006b90:	4629      	mov	r1, r5
 8006b92:	f7ff ff85 	bl	8006aa0 <_malloc_r>
 8006b96:	4606      	mov	r6, r0
 8006b98:	b950      	cbnz	r0, 8006bb0 <__ssputs_r+0x5c>
 8006b9a:	230c      	movs	r3, #12
 8006b9c:	f8ca 3000 	str.w	r3, [sl]
 8006ba0:	89a3      	ldrh	r3, [r4, #12]
 8006ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ba6:	81a3      	strh	r3, [r4, #12]
 8006ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bb0:	463a      	mov	r2, r7
 8006bb2:	6921      	ldr	r1, [r4, #16]
 8006bb4:	f7ff fc32 	bl	800641c <memcpy>
 8006bb8:	89a3      	ldrh	r3, [r4, #12]
 8006bba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bc2:	81a3      	strh	r3, [r4, #12]
 8006bc4:	6126      	str	r6, [r4, #16]
 8006bc6:	6165      	str	r5, [r4, #20]
 8006bc8:	443e      	add	r6, r7
 8006bca:	1bed      	subs	r5, r5, r7
 8006bcc:	6026      	str	r6, [r4, #0]
 8006bce:	60a5      	str	r5, [r4, #8]
 8006bd0:	464e      	mov	r6, r9
 8006bd2:	454e      	cmp	r6, r9
 8006bd4:	d900      	bls.n	8006bd8 <__ssputs_r+0x84>
 8006bd6:	464e      	mov	r6, r9
 8006bd8:	4632      	mov	r2, r6
 8006bda:	4641      	mov	r1, r8
 8006bdc:	6820      	ldr	r0, [r4, #0]
 8006bde:	f000 f92d 	bl	8006e3c <memmove>
 8006be2:	68a3      	ldr	r3, [r4, #8]
 8006be4:	1b9b      	subs	r3, r3, r6
 8006be6:	60a3      	str	r3, [r4, #8]
 8006be8:	6823      	ldr	r3, [r4, #0]
 8006bea:	441e      	add	r6, r3
 8006bec:	6026      	str	r6, [r4, #0]
 8006bee:	2000      	movs	r0, #0
 8006bf0:	e7dc      	b.n	8006bac <__ssputs_r+0x58>
 8006bf2:	462a      	mov	r2, r5
 8006bf4:	f000 f93d 	bl	8006e72 <_realloc_r>
 8006bf8:	4606      	mov	r6, r0
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	d1e2      	bne.n	8006bc4 <__ssputs_r+0x70>
 8006bfe:	6921      	ldr	r1, [r4, #16]
 8006c00:	4650      	mov	r0, sl
 8006c02:	f7ff feff 	bl	8006a04 <_free_r>
 8006c06:	e7c8      	b.n	8006b9a <__ssputs_r+0x46>

08006c08 <_svfiprintf_r>:
 8006c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c0c:	461d      	mov	r5, r3
 8006c0e:	898b      	ldrh	r3, [r1, #12]
 8006c10:	061f      	lsls	r7, r3, #24
 8006c12:	b09d      	sub	sp, #116	; 0x74
 8006c14:	4680      	mov	r8, r0
 8006c16:	460c      	mov	r4, r1
 8006c18:	4616      	mov	r6, r2
 8006c1a:	d50f      	bpl.n	8006c3c <_svfiprintf_r+0x34>
 8006c1c:	690b      	ldr	r3, [r1, #16]
 8006c1e:	b96b      	cbnz	r3, 8006c3c <_svfiprintf_r+0x34>
 8006c20:	2140      	movs	r1, #64	; 0x40
 8006c22:	f7ff ff3d 	bl	8006aa0 <_malloc_r>
 8006c26:	6020      	str	r0, [r4, #0]
 8006c28:	6120      	str	r0, [r4, #16]
 8006c2a:	b928      	cbnz	r0, 8006c38 <_svfiprintf_r+0x30>
 8006c2c:	230c      	movs	r3, #12
 8006c2e:	f8c8 3000 	str.w	r3, [r8]
 8006c32:	f04f 30ff 	mov.w	r0, #4294967295
 8006c36:	e0c8      	b.n	8006dca <_svfiprintf_r+0x1c2>
 8006c38:	2340      	movs	r3, #64	; 0x40
 8006c3a:	6163      	str	r3, [r4, #20]
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	9309      	str	r3, [sp, #36]	; 0x24
 8006c40:	2320      	movs	r3, #32
 8006c42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c46:	2330      	movs	r3, #48	; 0x30
 8006c48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c4c:	9503      	str	r5, [sp, #12]
 8006c4e:	f04f 0b01 	mov.w	fp, #1
 8006c52:	4637      	mov	r7, r6
 8006c54:	463d      	mov	r5, r7
 8006c56:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006c5a:	b10b      	cbz	r3, 8006c60 <_svfiprintf_r+0x58>
 8006c5c:	2b25      	cmp	r3, #37	; 0x25
 8006c5e:	d13e      	bne.n	8006cde <_svfiprintf_r+0xd6>
 8006c60:	ebb7 0a06 	subs.w	sl, r7, r6
 8006c64:	d00b      	beq.n	8006c7e <_svfiprintf_r+0x76>
 8006c66:	4653      	mov	r3, sl
 8006c68:	4632      	mov	r2, r6
 8006c6a:	4621      	mov	r1, r4
 8006c6c:	4640      	mov	r0, r8
 8006c6e:	f7ff ff71 	bl	8006b54 <__ssputs_r>
 8006c72:	3001      	adds	r0, #1
 8006c74:	f000 80a4 	beq.w	8006dc0 <_svfiprintf_r+0x1b8>
 8006c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c7a:	4453      	add	r3, sl
 8006c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c7e:	783b      	ldrb	r3, [r7, #0]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f000 809d 	beq.w	8006dc0 <_svfiprintf_r+0x1b8>
 8006c86:	2300      	movs	r3, #0
 8006c88:	f04f 32ff 	mov.w	r2, #4294967295
 8006c8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c90:	9304      	str	r3, [sp, #16]
 8006c92:	9307      	str	r3, [sp, #28]
 8006c94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c98:	931a      	str	r3, [sp, #104]	; 0x68
 8006c9a:	462f      	mov	r7, r5
 8006c9c:	2205      	movs	r2, #5
 8006c9e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006ca2:	4850      	ldr	r0, [pc, #320]	; (8006de4 <_svfiprintf_r+0x1dc>)
 8006ca4:	f7f9 faa4 	bl	80001f0 <memchr>
 8006ca8:	9b04      	ldr	r3, [sp, #16]
 8006caa:	b9d0      	cbnz	r0, 8006ce2 <_svfiprintf_r+0xda>
 8006cac:	06d9      	lsls	r1, r3, #27
 8006cae:	bf44      	itt	mi
 8006cb0:	2220      	movmi	r2, #32
 8006cb2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006cb6:	071a      	lsls	r2, r3, #28
 8006cb8:	bf44      	itt	mi
 8006cba:	222b      	movmi	r2, #43	; 0x2b
 8006cbc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006cc0:	782a      	ldrb	r2, [r5, #0]
 8006cc2:	2a2a      	cmp	r2, #42	; 0x2a
 8006cc4:	d015      	beq.n	8006cf2 <_svfiprintf_r+0xea>
 8006cc6:	9a07      	ldr	r2, [sp, #28]
 8006cc8:	462f      	mov	r7, r5
 8006cca:	2000      	movs	r0, #0
 8006ccc:	250a      	movs	r5, #10
 8006cce:	4639      	mov	r1, r7
 8006cd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cd4:	3b30      	subs	r3, #48	; 0x30
 8006cd6:	2b09      	cmp	r3, #9
 8006cd8:	d94d      	bls.n	8006d76 <_svfiprintf_r+0x16e>
 8006cda:	b1b8      	cbz	r0, 8006d0c <_svfiprintf_r+0x104>
 8006cdc:	e00f      	b.n	8006cfe <_svfiprintf_r+0xf6>
 8006cde:	462f      	mov	r7, r5
 8006ce0:	e7b8      	b.n	8006c54 <_svfiprintf_r+0x4c>
 8006ce2:	4a40      	ldr	r2, [pc, #256]	; (8006de4 <_svfiprintf_r+0x1dc>)
 8006ce4:	1a80      	subs	r0, r0, r2
 8006ce6:	fa0b f000 	lsl.w	r0, fp, r0
 8006cea:	4318      	orrs	r0, r3
 8006cec:	9004      	str	r0, [sp, #16]
 8006cee:	463d      	mov	r5, r7
 8006cf0:	e7d3      	b.n	8006c9a <_svfiprintf_r+0x92>
 8006cf2:	9a03      	ldr	r2, [sp, #12]
 8006cf4:	1d11      	adds	r1, r2, #4
 8006cf6:	6812      	ldr	r2, [r2, #0]
 8006cf8:	9103      	str	r1, [sp, #12]
 8006cfa:	2a00      	cmp	r2, #0
 8006cfc:	db01      	blt.n	8006d02 <_svfiprintf_r+0xfa>
 8006cfe:	9207      	str	r2, [sp, #28]
 8006d00:	e004      	b.n	8006d0c <_svfiprintf_r+0x104>
 8006d02:	4252      	negs	r2, r2
 8006d04:	f043 0302 	orr.w	r3, r3, #2
 8006d08:	9207      	str	r2, [sp, #28]
 8006d0a:	9304      	str	r3, [sp, #16]
 8006d0c:	783b      	ldrb	r3, [r7, #0]
 8006d0e:	2b2e      	cmp	r3, #46	; 0x2e
 8006d10:	d10c      	bne.n	8006d2c <_svfiprintf_r+0x124>
 8006d12:	787b      	ldrb	r3, [r7, #1]
 8006d14:	2b2a      	cmp	r3, #42	; 0x2a
 8006d16:	d133      	bne.n	8006d80 <_svfiprintf_r+0x178>
 8006d18:	9b03      	ldr	r3, [sp, #12]
 8006d1a:	1d1a      	adds	r2, r3, #4
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	9203      	str	r2, [sp, #12]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	bfb8      	it	lt
 8006d24:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d28:	3702      	adds	r7, #2
 8006d2a:	9305      	str	r3, [sp, #20]
 8006d2c:	4d2e      	ldr	r5, [pc, #184]	; (8006de8 <_svfiprintf_r+0x1e0>)
 8006d2e:	7839      	ldrb	r1, [r7, #0]
 8006d30:	2203      	movs	r2, #3
 8006d32:	4628      	mov	r0, r5
 8006d34:	f7f9 fa5c 	bl	80001f0 <memchr>
 8006d38:	b138      	cbz	r0, 8006d4a <_svfiprintf_r+0x142>
 8006d3a:	2340      	movs	r3, #64	; 0x40
 8006d3c:	1b40      	subs	r0, r0, r5
 8006d3e:	fa03 f000 	lsl.w	r0, r3, r0
 8006d42:	9b04      	ldr	r3, [sp, #16]
 8006d44:	4303      	orrs	r3, r0
 8006d46:	3701      	adds	r7, #1
 8006d48:	9304      	str	r3, [sp, #16]
 8006d4a:	7839      	ldrb	r1, [r7, #0]
 8006d4c:	4827      	ldr	r0, [pc, #156]	; (8006dec <_svfiprintf_r+0x1e4>)
 8006d4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d52:	2206      	movs	r2, #6
 8006d54:	1c7e      	adds	r6, r7, #1
 8006d56:	f7f9 fa4b 	bl	80001f0 <memchr>
 8006d5a:	2800      	cmp	r0, #0
 8006d5c:	d038      	beq.n	8006dd0 <_svfiprintf_r+0x1c8>
 8006d5e:	4b24      	ldr	r3, [pc, #144]	; (8006df0 <_svfiprintf_r+0x1e8>)
 8006d60:	bb13      	cbnz	r3, 8006da8 <_svfiprintf_r+0x1a0>
 8006d62:	9b03      	ldr	r3, [sp, #12]
 8006d64:	3307      	adds	r3, #7
 8006d66:	f023 0307 	bic.w	r3, r3, #7
 8006d6a:	3308      	adds	r3, #8
 8006d6c:	9303      	str	r3, [sp, #12]
 8006d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d70:	444b      	add	r3, r9
 8006d72:	9309      	str	r3, [sp, #36]	; 0x24
 8006d74:	e76d      	b.n	8006c52 <_svfiprintf_r+0x4a>
 8006d76:	fb05 3202 	mla	r2, r5, r2, r3
 8006d7a:	2001      	movs	r0, #1
 8006d7c:	460f      	mov	r7, r1
 8006d7e:	e7a6      	b.n	8006cce <_svfiprintf_r+0xc6>
 8006d80:	2300      	movs	r3, #0
 8006d82:	3701      	adds	r7, #1
 8006d84:	9305      	str	r3, [sp, #20]
 8006d86:	4619      	mov	r1, r3
 8006d88:	250a      	movs	r5, #10
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d90:	3a30      	subs	r2, #48	; 0x30
 8006d92:	2a09      	cmp	r2, #9
 8006d94:	d903      	bls.n	8006d9e <_svfiprintf_r+0x196>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d0c8      	beq.n	8006d2c <_svfiprintf_r+0x124>
 8006d9a:	9105      	str	r1, [sp, #20]
 8006d9c:	e7c6      	b.n	8006d2c <_svfiprintf_r+0x124>
 8006d9e:	fb05 2101 	mla	r1, r5, r1, r2
 8006da2:	2301      	movs	r3, #1
 8006da4:	4607      	mov	r7, r0
 8006da6:	e7f0      	b.n	8006d8a <_svfiprintf_r+0x182>
 8006da8:	ab03      	add	r3, sp, #12
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	4622      	mov	r2, r4
 8006dae:	4b11      	ldr	r3, [pc, #68]	; (8006df4 <_svfiprintf_r+0x1ec>)
 8006db0:	a904      	add	r1, sp, #16
 8006db2:	4640      	mov	r0, r8
 8006db4:	f7fe f8f0 	bl	8004f98 <_printf_float>
 8006db8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006dbc:	4681      	mov	r9, r0
 8006dbe:	d1d6      	bne.n	8006d6e <_svfiprintf_r+0x166>
 8006dc0:	89a3      	ldrh	r3, [r4, #12]
 8006dc2:	065b      	lsls	r3, r3, #25
 8006dc4:	f53f af35 	bmi.w	8006c32 <_svfiprintf_r+0x2a>
 8006dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dca:	b01d      	add	sp, #116	; 0x74
 8006dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dd0:	ab03      	add	r3, sp, #12
 8006dd2:	9300      	str	r3, [sp, #0]
 8006dd4:	4622      	mov	r2, r4
 8006dd6:	4b07      	ldr	r3, [pc, #28]	; (8006df4 <_svfiprintf_r+0x1ec>)
 8006dd8:	a904      	add	r1, sp, #16
 8006dda:	4640      	mov	r0, r8
 8006ddc:	f7fe fb92 	bl	8005504 <_printf_i>
 8006de0:	e7ea      	b.n	8006db8 <_svfiprintf_r+0x1b0>
 8006de2:	bf00      	nop
 8006de4:	08007084 	.word	0x08007084
 8006de8:	0800708a 	.word	0x0800708a
 8006dec:	0800708e 	.word	0x0800708e
 8006df0:	08004f99 	.word	0x08004f99
 8006df4:	08006b55 	.word	0x08006b55

08006df8 <_sbrk_r>:
 8006df8:	b538      	push	{r3, r4, r5, lr}
 8006dfa:	4c06      	ldr	r4, [pc, #24]	; (8006e14 <_sbrk_r+0x1c>)
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	4605      	mov	r5, r0
 8006e00:	4608      	mov	r0, r1
 8006e02:	6023      	str	r3, [r4, #0]
 8006e04:	f7fa fe76 	bl	8001af4 <_sbrk>
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	d102      	bne.n	8006e12 <_sbrk_r+0x1a>
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	b103      	cbz	r3, 8006e12 <_sbrk_r+0x1a>
 8006e10:	602b      	str	r3, [r5, #0]
 8006e12:	bd38      	pop	{r3, r4, r5, pc}
 8006e14:	200003dc 	.word	0x200003dc

08006e18 <__ascii_mbtowc>:
 8006e18:	b082      	sub	sp, #8
 8006e1a:	b901      	cbnz	r1, 8006e1e <__ascii_mbtowc+0x6>
 8006e1c:	a901      	add	r1, sp, #4
 8006e1e:	b142      	cbz	r2, 8006e32 <__ascii_mbtowc+0x1a>
 8006e20:	b14b      	cbz	r3, 8006e36 <__ascii_mbtowc+0x1e>
 8006e22:	7813      	ldrb	r3, [r2, #0]
 8006e24:	600b      	str	r3, [r1, #0]
 8006e26:	7812      	ldrb	r2, [r2, #0]
 8006e28:	1c10      	adds	r0, r2, #0
 8006e2a:	bf18      	it	ne
 8006e2c:	2001      	movne	r0, #1
 8006e2e:	b002      	add	sp, #8
 8006e30:	4770      	bx	lr
 8006e32:	4610      	mov	r0, r2
 8006e34:	e7fb      	b.n	8006e2e <__ascii_mbtowc+0x16>
 8006e36:	f06f 0001 	mvn.w	r0, #1
 8006e3a:	e7f8      	b.n	8006e2e <__ascii_mbtowc+0x16>

08006e3c <memmove>:
 8006e3c:	4288      	cmp	r0, r1
 8006e3e:	b510      	push	{r4, lr}
 8006e40:	eb01 0302 	add.w	r3, r1, r2
 8006e44:	d807      	bhi.n	8006e56 <memmove+0x1a>
 8006e46:	1e42      	subs	r2, r0, #1
 8006e48:	4299      	cmp	r1, r3
 8006e4a:	d00a      	beq.n	8006e62 <memmove+0x26>
 8006e4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e50:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006e54:	e7f8      	b.n	8006e48 <memmove+0xc>
 8006e56:	4283      	cmp	r3, r0
 8006e58:	d9f5      	bls.n	8006e46 <memmove+0xa>
 8006e5a:	1881      	adds	r1, r0, r2
 8006e5c:	1ad2      	subs	r2, r2, r3
 8006e5e:	42d3      	cmn	r3, r2
 8006e60:	d100      	bne.n	8006e64 <memmove+0x28>
 8006e62:	bd10      	pop	{r4, pc}
 8006e64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e68:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006e6c:	e7f7      	b.n	8006e5e <memmove+0x22>

08006e6e <__malloc_lock>:
 8006e6e:	4770      	bx	lr

08006e70 <__malloc_unlock>:
 8006e70:	4770      	bx	lr

08006e72 <_realloc_r>:
 8006e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e74:	4607      	mov	r7, r0
 8006e76:	4614      	mov	r4, r2
 8006e78:	460e      	mov	r6, r1
 8006e7a:	b921      	cbnz	r1, 8006e86 <_realloc_r+0x14>
 8006e7c:	4611      	mov	r1, r2
 8006e7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006e82:	f7ff be0d 	b.w	8006aa0 <_malloc_r>
 8006e86:	b922      	cbnz	r2, 8006e92 <_realloc_r+0x20>
 8006e88:	f7ff fdbc 	bl	8006a04 <_free_r>
 8006e8c:	4625      	mov	r5, r4
 8006e8e:	4628      	mov	r0, r5
 8006e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e92:	f000 f821 	bl	8006ed8 <_malloc_usable_size_r>
 8006e96:	42a0      	cmp	r0, r4
 8006e98:	d20f      	bcs.n	8006eba <_realloc_r+0x48>
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	4638      	mov	r0, r7
 8006e9e:	f7ff fdff 	bl	8006aa0 <_malloc_r>
 8006ea2:	4605      	mov	r5, r0
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	d0f2      	beq.n	8006e8e <_realloc_r+0x1c>
 8006ea8:	4631      	mov	r1, r6
 8006eaa:	4622      	mov	r2, r4
 8006eac:	f7ff fab6 	bl	800641c <memcpy>
 8006eb0:	4631      	mov	r1, r6
 8006eb2:	4638      	mov	r0, r7
 8006eb4:	f7ff fda6 	bl	8006a04 <_free_r>
 8006eb8:	e7e9      	b.n	8006e8e <_realloc_r+0x1c>
 8006eba:	4635      	mov	r5, r6
 8006ebc:	e7e7      	b.n	8006e8e <_realloc_r+0x1c>

08006ebe <__ascii_wctomb>:
 8006ebe:	b149      	cbz	r1, 8006ed4 <__ascii_wctomb+0x16>
 8006ec0:	2aff      	cmp	r2, #255	; 0xff
 8006ec2:	bf85      	ittet	hi
 8006ec4:	238a      	movhi	r3, #138	; 0x8a
 8006ec6:	6003      	strhi	r3, [r0, #0]
 8006ec8:	700a      	strbls	r2, [r1, #0]
 8006eca:	f04f 30ff 	movhi.w	r0, #4294967295
 8006ece:	bf98      	it	ls
 8006ed0:	2001      	movls	r0, #1
 8006ed2:	4770      	bx	lr
 8006ed4:	4608      	mov	r0, r1
 8006ed6:	4770      	bx	lr

08006ed8 <_malloc_usable_size_r>:
 8006ed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006edc:	1f18      	subs	r0, r3, #4
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	bfbc      	itt	lt
 8006ee2:	580b      	ldrlt	r3, [r1, r0]
 8006ee4:	18c0      	addlt	r0, r0, r3
 8006ee6:	4770      	bx	lr

08006ee8 <_init>:
 8006ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eea:	bf00      	nop
 8006eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eee:	bc08      	pop	{r3}
 8006ef0:	469e      	mov	lr, r3
 8006ef2:	4770      	bx	lr

08006ef4 <_fini>:
 8006ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ef6:	bf00      	nop
 8006ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006efa:	bc08      	pop	{r3}
 8006efc:	469e      	mov	lr, r3
 8006efe:	4770      	bx	lr
