Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 25 14:30:12 2021
| Host         : Jianning-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: audio_capture/sclk_reg/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: clk20kHz/new_clk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk381Hz/new_clk_reg/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: clk50Hz/new_clk_reg/Q (HIGH)

 There are 117 register/latch pins with no clock driven by root clock pin: clk6p25mHz/new_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selection/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.483        0.000                      0                 4251        0.058        0.000                      0                 4251        4.500        0.000                       0                  2391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.483        0.000                      0                 4251        0.058        0.000                      0                 4251        4.500        0.000                       0                  2391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 3.770ns (44.298%)  route 4.741ns (55.702%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.614     5.135    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  snake_game/logic/randX_reg[0]/Q
                         net (fo=24, routed)          0.764     6.355    snake_game/logic/randX[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.149     6.504 r  snake_game/logic/randX[6]_i_34/O
                         net (fo=2, routed)           0.311     6.815    snake_game/logic/randX[6]_i_34_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.147 r  snake_game/logic/randX[6]_i_24/O
                         net (fo=1, routed)           0.000     7.147    snake_game/logic/randX[6]_i_24_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.548 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.548    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.763     8.533    snake_game_n_366
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.299     8.832 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.832    randX[5]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.412 r  randX_reg[5]_i_13/O[2]
                         net (fo=1, routed)           0.662    10.074    snake_game/logic/randX_reg[6]_0[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.302    10.376 r  snake_game/logic/randX[5]_i_10/O
                         net (fo=1, routed)           0.000    10.376    snake_game/logic/randX[5]_i_10_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.626 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.967    11.592    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.329    11.921 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.667    12.588    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.326    12.914 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.607    13.521    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.124    13.645 r  snake_game/logic/randX[1]_i_1/O
                         net (fo=1, routed)           0.000    13.645    snake_game/logic/randX0[1]
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.498    14.839    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[1]/C
                         clock pessimism              0.296    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.029    15.129    snake_game/logic/randX_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 3.770ns (44.702%)  route 4.664ns (55.298%))
  Logic Levels:           11  (CARRY4=4 LUT2=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.614     5.135    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  snake_game/logic/randX_reg[0]/Q
                         net (fo=24, routed)          0.764     6.355    snake_game/logic/randX[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.149     6.504 r  snake_game/logic/randX[6]_i_34/O
                         net (fo=2, routed)           0.311     6.815    snake_game/logic/randX[6]_i_34_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.147 r  snake_game/logic/randX[6]_i_24/O
                         net (fo=1, routed)           0.000     7.147    snake_game/logic/randX[6]_i_24_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.548 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.548    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.763     8.533    snake_game_n_366
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.299     8.832 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.832    randX[5]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.412 r  randX_reg[5]_i_13/O[2]
                         net (fo=1, routed)           0.662    10.074    snake_game/logic/randX_reg[6]_0[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.302    10.376 r  snake_game/logic/randX[5]_i_10/O
                         net (fo=1, routed)           0.000    10.376    snake_game/logic/randX[5]_i_10_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.626 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.967    11.592    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.329    11.921 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.667    12.588    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.326    12.914 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.530    13.445    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.124    13.569 r  snake_game/logic/randX[0]_i_1/O
                         net (fo=1, routed)           0.000    13.569    snake_game/logic/randX1[0]
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.498    14.839    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/C
                         clock pessimism              0.296    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.031    15.131    snake_game/logic/randX_reg[0]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 3.770ns (45.036%)  route 4.601ns (54.964%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.614     5.135    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  snake_game/logic/randX_reg[0]/Q
                         net (fo=24, routed)          0.764     6.355    snake_game/logic/randX[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.149     6.504 r  snake_game/logic/randX[6]_i_34/O
                         net (fo=2, routed)           0.311     6.815    snake_game/logic/randX[6]_i_34_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.147 r  snake_game/logic/randX[6]_i_24/O
                         net (fo=1, routed)           0.000     7.147    snake_game/logic/randX[6]_i_24_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.548 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.548    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.763     8.533    snake_game_n_366
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.299     8.832 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.832    randX[5]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.412 r  randX_reg[5]_i_13/O[2]
                         net (fo=1, routed)           0.662    10.074    snake_game/logic/randX_reg[6]_0[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.302    10.376 r  snake_game/logic/randX[5]_i_10/O
                         net (fo=1, routed)           0.000    10.376    snake_game/logic/randX[5]_i_10_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.626 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.967    11.592    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.329    11.921 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.667    12.588    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.326    12.914 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.468    13.382    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.124    13.506 r  snake_game/logic/randX[5]_i_1/O
                         net (fo=1, routed)           0.000    13.506    snake_game/logic/randX0[5]
    SLICE_X0Y81          FDRE                                         r  snake_game/logic/randX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.499    14.840    snake_game/logic/CLK
    SLICE_X0Y81          FDRE                                         r  snake_game/logic/randX_reg[5]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.029    15.106    snake_game/logic/randX_reg[5]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 snake_game/logic/snake_show_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 1.396ns (17.217%)  route 6.712ns (82.783%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.730     5.251    snake_game/logic/CLK
    SLICE_X40Y136        FDRE                                         r  snake_game/logic/snake_show_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 r  snake_game/logic/snake_show_reg[64]/Q
                         net (fo=1, routed)           1.275     6.982    snake_game/logic/snake_show[64]
    SLICE_X33Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.106 r  snake_game/logic/oled_data[10]_i_56/O
                         net (fo=1, routed)           1.882     8.988    snake_game/logic/oled_data[10]_i_56_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  snake_game/logic/oled_data[10]_i_34/O
                         net (fo=1, routed)           0.984    10.096    snake_game/logic/oled_data[10]_i_34_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.220 r  snake_game/logic/oled_data[10]_i_21/O
                         net (fo=1, routed)           1.128    11.348    snake_game/logic/oled_data[10]_i_21_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.118    11.466 r  snake_game/logic/oled_data[10]_i_10/O
                         net (fo=4, routed)           1.010    12.476    snake_game/logic/oled_snake[0]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.326    12.802 r  snake_game/logic/oled_data[7]_i_2/O
                         net (fo=1, routed)           0.433    13.236    xy/FSM_sequential_TASK_reg[1]
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124    13.360 r  xy/oled_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.360    xy_n_97
    SLICE_X0Y75          FDRE                                         r  oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.492    14.833    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  oled_data_reg[7]/C
                         clock pessimism              0.187    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.032    15.016    oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 3.770ns (45.122%)  route 4.585ns (54.878%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.614     5.135    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  snake_game/logic/randX_reg[0]/Q
                         net (fo=24, routed)          0.764     6.355    snake_game/logic/randX[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.149     6.504 r  snake_game/logic/randX[6]_i_34/O
                         net (fo=2, routed)           0.311     6.815    snake_game/logic/randX[6]_i_34_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.147 r  snake_game/logic/randX[6]_i_24/O
                         net (fo=1, routed)           0.000     7.147    snake_game/logic/randX[6]_i_24_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.548 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.548    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.763     8.533    snake_game_n_366
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.299     8.832 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.832    randX[5]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.412 r  randX_reg[5]_i_13/O[2]
                         net (fo=1, routed)           0.662    10.074    snake_game/logic/randX_reg[6]_0[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.302    10.376 r  snake_game/logic/randX[5]_i_10/O
                         net (fo=1, routed)           0.000    10.376    snake_game/logic/randX[5]_i_10_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.626 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.967    11.592    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.329    11.921 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.667    12.588    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.326    12.914 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.452    13.366    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I0_O)        0.124    13.490 r  snake_game/logic/randX[4]_i_1/O
                         net (fo=1, routed)           0.000    13.490    snake_game/logic/randX0[4]
    SLICE_X2Y81          FDRE                                         r  snake_game/logic/randX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.499    14.840    snake_game/logic/CLK
    SLICE_X2Y81          FDRE                                         r  snake_game/logic/randX_reg[4]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.081    15.158    snake_game/logic/randX_reg[4]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 3.770ns (45.181%)  route 4.574ns (54.819%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.614     5.135    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  snake_game/logic/randX_reg[0]/Q
                         net (fo=24, routed)          0.764     6.355    snake_game/logic/randX[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.149     6.504 r  snake_game/logic/randX[6]_i_34/O
                         net (fo=2, routed)           0.311     6.815    snake_game/logic/randX[6]_i_34_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.147 r  snake_game/logic/randX[6]_i_24/O
                         net (fo=1, routed)           0.000     7.147    snake_game/logic/randX[6]_i_24_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.548 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.548    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.763     8.533    snake_game_n_366
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.299     8.832 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.832    randX[5]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.412 r  randX_reg[5]_i_13/O[2]
                         net (fo=1, routed)           0.662    10.074    snake_game/logic/randX_reg[6]_0[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.302    10.376 r  snake_game/logic/randX[5]_i_10/O
                         net (fo=1, routed)           0.000    10.376    snake_game/logic/randX[5]_i_10_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.626 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.967    11.592    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.329    11.921 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.667    12.588    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.326    12.914 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.441    13.355    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I3_O)        0.124    13.479 r  snake_game/logic/randX[2]_i_1/O
                         net (fo=1, routed)           0.000    13.479    snake_game/logic/randX0[2]
    SLICE_X2Y81          FDRE                                         r  snake_game/logic/randX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.499    14.840    snake_game/logic/CLK
    SLICE_X2Y81          FDRE                                         r  snake_game/logic/randX_reg[2]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.077    15.154    snake_game/logic/randX_reg[2]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 3.770ns (45.451%)  route 4.525ns (54.549%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.614     5.135    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  snake_game/logic/randX_reg[0]/Q
                         net (fo=24, routed)          0.764     6.355    snake_game/logic/randX[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.149     6.504 r  snake_game/logic/randX[6]_i_34/O
                         net (fo=2, routed)           0.311     6.815    snake_game/logic/randX[6]_i_34_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.147 r  snake_game/logic/randX[6]_i_24/O
                         net (fo=1, routed)           0.000     7.147    snake_game/logic/randX[6]_i_24_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.548 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.548    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.763     8.533    snake_game_n_366
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.299     8.832 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.832    randX[5]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.412 r  randX_reg[5]_i_13/O[2]
                         net (fo=1, routed)           0.662    10.074    snake_game/logic/randX_reg[6]_0[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.302    10.376 r  snake_game/logic/randX[5]_i_10/O
                         net (fo=1, routed)           0.000    10.376    snake_game/logic/randX[5]_i_10_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.626 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.967    11.592    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.329    11.921 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.614    12.536    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.326    12.862 r  snake_game/logic/randX[6]_i_3/O
                         net (fo=1, routed)           0.444    13.306    snake_game/logic/randX[6]_i_3_n_0
    SLICE_X0Y82          LUT6 (Prop_lut6_I1_O)        0.124    13.430 r  snake_game/logic/randX[6]_i_1/O
                         net (fo=1, routed)           0.000    13.430    snake_game/logic/randX0[6]
    SLICE_X0Y82          FDRE                                         r  snake_game/logic/randX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.501    14.842    snake_game/logic/CLK
    SLICE_X0Y82          FDRE                                         r  snake_game/logic/randX_reg[6]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.029    15.108    snake_game/logic/randX_reg[6]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 snake_game/logic/randX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/randX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 3.762ns (45.129%)  route 4.574ns (54.871%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.614     5.135    snake_game/logic/CLK
    SLICE_X0Y80          FDRE                                         r  snake_game/logic/randX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  snake_game/logic/randX_reg[0]/Q
                         net (fo=24, routed)          0.764     6.355    snake_game/logic/randX[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.149     6.504 r  snake_game/logic/randX[6]_i_34/O
                         net (fo=2, routed)           0.311     6.815    snake_game/logic/randX[6]_i_34_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I3_O)        0.332     7.147 r  snake_game/logic/randX[6]_i_24/O
                         net (fo=1, routed)           0.000     7.147    snake_game/logic/randX[6]_i_24_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.548 r  snake_game/logic/randX_reg[6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.548    snake_game/logic/randX_reg[6]_i_18_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.770 r  snake_game/logic/randX_reg[6]_i_16/O[0]
                         net (fo=6, routed)           0.763     8.533    snake_game_n_366
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.299     8.832 r  randX[5]_i_14/O
                         net (fo=1, routed)           0.000     8.832    randX[5]_i_14_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.412 r  randX_reg[5]_i_13/O[2]
                         net (fo=1, routed)           0.662    10.074    snake_game/logic/randX_reg[6]_0[2]
    SLICE_X2Y79          LUT4 (Prop_lut4_I3_O)        0.302    10.376 r  snake_game/logic/randX[5]_i_10/O
                         net (fo=1, routed)           0.000    10.376    snake_game/logic/randX[5]_i_10_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.626 r  snake_game/logic/randX_reg[5]_i_3/O[2]
                         net (fo=6, routed)           0.967    11.592    snake_game/logic/randX_reg[5]_i_3_n_5
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.329    11.921 r  snake_game/logic/randX[5]_i_4/O
                         net (fo=5, routed)           0.667    12.588    snake_game/logic/randX[5]_i_4_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I2_O)        0.326    12.914 r  snake_game/logic/randX[5]_i_2/O
                         net (fo=6, routed)           0.441    13.355    snake_game/logic/randX[5]_i_2_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I1_O)        0.116    13.471 r  snake_game/logic/randX[3]_i_1/O
                         net (fo=1, routed)           0.000    13.471    snake_game/logic/randX0[3]
    SLICE_X2Y81          FDRE                                         r  snake_game/logic/randX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.499    14.840    snake_game/logic/CLK
    SLICE_X2Y81          FDRE                                         r  snake_game/logic/randX_reg[3]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.118    15.195    snake_game/logic/randX_reg[3]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -13.471    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 snake_game/logic/snake_show_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 1.396ns (17.367%)  route 6.642ns (82.633%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.730     5.251    snake_game/logic/CLK
    SLICE_X40Y136        FDRE                                         r  snake_game/logic/snake_show_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 r  snake_game/logic/snake_show_reg[64]/Q
                         net (fo=1, routed)           1.275     6.982    snake_game/logic/snake_show[64]
    SLICE_X33Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.106 r  snake_game/logic/oled_data[10]_i_56/O
                         net (fo=1, routed)           1.882     8.988    snake_game/logic/oled_data[10]_i_56_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  snake_game/logic/oled_data[10]_i_34/O
                         net (fo=1, routed)           0.984    10.096    snake_game/logic/oled_data[10]_i_34_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.220 r  snake_game/logic/oled_data[10]_i_21/O
                         net (fo=1, routed)           1.128    11.348    snake_game/logic/oled_data[10]_i_21_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.118    11.466 r  snake_game/logic/oled_data[10]_i_10/O
                         net (fo=4, routed)           0.839    12.305    snake_game/logic/oled_snake[0]
    SLICE_X2Y75          LUT4 (Prop_lut4_I0_O)        0.326    12.631 r  snake_game/logic/oled_data[8]_i_2/O
                         net (fo=2, routed)           0.534    13.166    oled_volume_intensity/peak_value/FSM_sequential_TASK_reg[1]
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.124    13.290 r  oled_volume_intensity/peak_value/oled_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.290    oled_volume_intensity_n_13
    SLICE_X2Y73          FDRE                                         r  oled_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.494    14.835    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  oled_data_reg[8]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.081    15.067    oled_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 snake_game/logic/snake_show_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 1.396ns (17.414%)  route 6.621ns (82.586%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.730     5.251    snake_game/logic/CLK
    SLICE_X40Y136        FDRE                                         r  snake_game/logic/snake_show_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.456     5.707 r  snake_game/logic/snake_show_reg[64]/Q
                         net (fo=1, routed)           1.275     6.982    snake_game/logic/snake_show[64]
    SLICE_X33Y138        LUT6 (Prop_lut6_I2_O)        0.124     7.106 r  snake_game/logic/oled_data[10]_i_56/O
                         net (fo=1, routed)           1.882     8.988    snake_game/logic/oled_data[10]_i_56_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  snake_game/logic/oled_data[10]_i_34/O
                         net (fo=1, routed)           0.984    10.096    snake_game/logic/oled_data[10]_i_34_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I1_O)        0.124    10.220 r  snake_game/logic/oled_data[10]_i_21/O
                         net (fo=1, routed)           1.128    11.348    snake_game/logic/oled_data[10]_i_21_n_0
    SLICE_X4Y85          LUT4 (Prop_lut4_I0_O)        0.118    11.466 r  snake_game/logic/oled_data[10]_i_10/O
                         net (fo=4, routed)           0.830    12.297    game_2048_game/oled_snake[0]
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.326    12.623 r  game_2048_game/oled_data[9]_i_3/O
                         net (fo=1, routed)           0.521    13.144    oled_volume_intensity/peak_value/oled_data_reg[9]_1
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.124    13.268 r  oled_volume_intensity/peak_value/oled_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000    13.268    oled_volume_intensity_n_12
    SLICE_X2Y73          FDRE                                         r  oled_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        1.494    14.835    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  oled_data_reg[9]/C
                         clock pessimism              0.187    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.079    15.065    oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  1.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 game_2048_game/logic/four_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_2048_game/logic/grid_array_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.042%)  route 0.227ns (54.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.557     1.440    game_2048_game/logic/CLK
    SLICE_X33Y85         FDRE                                         r  game_2048_game/logic/four_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  game_2048_game/logic/four_reg[12]/Q
                         net (fo=1, routed)           0.227     1.808    game_2048_game/logic/four_reg[12]__0
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  game_2048_game/logic/grid_array[12]_i_1/O
                         net (fo=1, routed)           0.000     1.853    game_2048_game/logic/grid_array[12]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  game_2048_game/logic/grid_array_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.826     1.953    game_2048_game/logic/CLK
    SLICE_X40Y85         FDRE                                         r  game_2048_game/logic/grid_array_reg[12]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.091     1.795    game_2048_game/logic/grid_array_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[84][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[85][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.160%)  route 0.216ns (56.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.638     1.522    snake_game/logic/CLK
    SLICE_X34Y115        FDSE                                         r  snake_game/logic/snakeY_reg[84][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDSE (Prop_fdse_C_Q)         0.164     1.686 r  snake_game/logic/snakeY_reg[84][0]/Q
                         net (fo=27, routed)          0.216     1.902    snake_game/logic/snakeY_reg[84]_23[0]
    SLICE_X38Y115        FDSE                                         r  snake_game/logic/snakeY_reg[85][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.910     2.038    snake_game/logic/CLK
    SLICE_X38Y115        FDSE                                         r  snake_game/logic/snakeY_reg[85][0]/C
                         clock pessimism             -0.253     1.784    
    SLICE_X38Y115        FDSE (Hold_fdse_C_D)         0.059     1.843    snake_game/logic/snakeY_reg[85][0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeX_reg[28][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeX_reg[29][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.612%)  route 0.266ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.636     1.520    snake_game/logic/CLK
    SLICE_X36Y117        FDSE                                         r  snake_game/logic/snakeX_reg[28][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDSE (Prop_fdse_C_Q)         0.141     1.661 r  snake_game/logic/snakeX_reg[28][2]/Q
                         net (fo=10, routed)          0.266     1.927    snake_game/logic/snakeX_reg[28]__0[2]
    SLICE_X33Y114        FDSE                                         r  snake_game/logic/snakeX_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.911     2.039    snake_game/logic/CLK
    SLICE_X33Y114        FDSE                                         r  snake_game/logic/snakeX_reg[29][2]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X33Y114        FDSE (Hold_fdse_C_D)         0.070     1.855    snake_game/logic/snakeX_reg[29][2]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[65][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[66][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.273%)  route 0.259ns (64.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.639     1.523    snake_game/logic/CLK
    SLICE_X36Y137        FDSE                                         r  snake_game/logic/snakeY_reg[65][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y137        FDSE (Prop_fdse_C_Q)         0.141     1.664 r  snake_game/logic/snakeY_reg[65][4]/Q
                         net (fo=21, routed)          0.259     1.922    snake_game/logic/snakeY_reg[66][5]_0[1]
    SLICE_X34Y139        FDSE                                         r  snake_game/logic/snakeY_reg[66][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.914     2.042    snake_game/logic/CLK
    SLICE_X34Y139        FDSE                                         r  snake_game/logic/snakeY_reg[66][4]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X34Y139        FDSE (Hold_fdse_C_D)         0.059     1.847    snake_game/logic/snakeY_reg[66][4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeX_reg[106][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeX_reg[107][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.364%)  route 0.343ns (67.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.564     1.447    snake_game/logic/CLK
    SLICE_X14Y94         FDSE                                         r  snake_game/logic/snakeX_reg[106][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDSE (Prop_fdse_C_Q)         0.164     1.611 r  snake_game/logic/snakeX_reg[106][6]/Q
                         net (fo=18, routed)          0.343     1.954    snake_game/logic/snakeX_reg[106]_31[6]
    SLICE_X24Y100        FDSE                                         r  snake_game/logic/snakeX_reg[107][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.919     2.047    snake_game/logic/CLK
    SLICE_X24Y100        FDSE                                         r  snake_game/logic/snakeX_reg[107][6]/C
                         clock pessimism             -0.249     1.798    
    SLICE_X24Y100        FDSE (Hold_fdse_C_D)         0.066     1.864    snake_game/logic/snakeX_reg[107][6]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeX_reg[65][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeX_reg[66][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.156%)  route 0.266ns (61.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.638     1.522    snake_game/logic/CLK
    SLICE_X38Y136        FDSE                                         r  snake_game/logic/snakeX_reg[65][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y136        FDSE (Prop_fdse_C_Q)         0.164     1.686 r  snake_game/logic/snakeX_reg[65][4]/Q
                         net (fo=8, routed)           0.266     1.951    snake_game/logic/snakeX_reg[65]__0[4]
    SLICE_X33Y137        FDSE                                         r  snake_game/logic/snakeX_reg[66][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.912     2.040    snake_game/logic/CLK
    SLICE_X33Y137        FDSE                                         r  snake_game/logic/snakeX_reg[66][4]/C
                         clock pessimism             -0.253     1.786    
    SLICE_X33Y137        FDSE (Hold_fdse_C_D)         0.070     1.856    snake_game/logic/snakeX_reg[66][4]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeX_reg[84][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeX_reg[85][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.728%)  route 0.265ns (65.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.634     1.518    snake_game/logic/CLK
    SLICE_X33Y120        FDSE                                         r  snake_game/logic/snakeX_reg[84][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDSE (Prop_fdse_C_Q)         0.141     1.659 r  snake_game/logic/snakeX_reg[84][1]/Q
                         net (fo=14, routed)          0.265     1.924    snake_game/logic/snakeX_reg[85][1]_0[1]
    SLICE_X37Y119        FDSE                                         r  snake_game/logic/snakeX_reg[85][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.906     2.034    snake_game/logic/CLK
    SLICE_X37Y119        FDSE                                         r  snake_game/logic/snakeX_reg[85][1]/C
                         clock pessimism             -0.253     1.780    
    SLICE_X37Y119        FDSE (Hold_fdse_C_D)         0.047     1.827    snake_game/logic/snakeX_reg[85][1]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 game_2048_game/logic/two_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_2048_game/logic/grid_array_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.955%)  route 0.268ns (59.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.557     1.440    game_2048_game/logic/CLK
    SLICE_X33Y84         FDRE                                         r  game_2048_game/logic/two_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  game_2048_game/logic/two_reg[15]/Q
                         net (fo=1, routed)           0.268     1.849    game_2048_game/logic/two_reg[15]__0
    SLICE_X36Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.894 r  game_2048_game/logic/grid_array[15]_i_1/O
                         net (fo=1, routed)           0.000     1.894    game_2048_game/logic/grid_array[15]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  game_2048_game/logic/grid_array_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.824     1.952    game_2048_game/logic/CLK
    SLICE_X36Y86         FDRE                                         r  game_2048_game/logic/grid_array_reg[15]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y86         FDRE (Hold_fdre_C_D)         0.091     1.794    game_2048_game/logic/grid_array_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[33][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[34][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.562     1.445    snake_game/logic/CLK
    SLICE_X33Y98         FDSE                                         r  snake_game/logic/snakeY_reg[33][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  snake_game/logic/snakeY_reg[33][2]/Q
                         net (fo=23, routed)          0.295     1.881    snake_game/logic/snakeY_reg[33]_39[2]
    SLICE_X36Y96         FDSE                                         r  snake_game/logic/snakeY_reg[34][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.829     1.957    snake_game/logic/CLK
    SLICE_X36Y96         FDSE                                         r  snake_game/logic/snakeY_reg[34][2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y96         FDSE (Hold_fdse_C_D)         0.070     1.778    snake_game/logic/snakeY_reg[34][2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 snake_game/logic/snakeY_reg[95][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_game/logic/snakeY_reg[96][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.608%)  route 0.261ns (61.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.560     1.443    snake_game/logic/CLK
    SLICE_X38Y90         FDSE                                         r  snake_game/logic/snakeY_reg[95][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  snake_game/logic/snakeY_reg[95][3]/Q
                         net (fo=23, routed)          0.261     1.868    snake_game/logic/snakeY_reg[96][5]_0[0]
    SLICE_X35Y91         FDSE                                         r  snake_game/logic/snakeY_reg[96][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2390, routed)        0.827     1.955    snake_game/logic/CLK
    SLICE_X35Y91         FDSE                                         r  snake_game/logic/snakeY_reg[96][3]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y91         FDSE (Hold_fdse_C_D)         0.055     1.761    snake_game/logic/snakeY_reg[96][3]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   an_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y32   an_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   an_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y31   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y122   audio_capture/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y124   audio_capture/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y124   audio_capture/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y122   audio_capture/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y122   audio_capture/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y119  snake_game/logic/snake_show_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  snake_game/logic/snakeY_reg[30][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y120  snake_game/logic/snake_show_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y119  snake_game/logic/snake_show_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X47Y138  snake_game/logic/snakeY_reg[61][0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X46Y138  snake_game/logic/snakeY_reg[61][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X46Y138  snake_game/logic/snakeY_reg[61][3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y138  snake_game/logic/snakeY_reg[62][0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y138  snake_game/logic/snakeY_reg[62][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y138  snake_game/logic/snakeY_reg[62][4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   an_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   an_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   an_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124   audio_capture/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124   audio_capture/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75    oled_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75    oled_data_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y125  snake_game/logic/snakeY_reg[23][3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y125  snake_game/logic/snakeY_reg[23][4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y125  snake_game/logic/snakeY_reg[23][5]/C



