{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79269,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7973,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00730916,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00746558,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00270539,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00746558,
	"finish__design__instance__count__class:fill_cell": 44864,
	"finish__design__instance__area__class:fill_cell": 307524,
	"finish__design__instance__count__class:tap_cell": 5710,
	"finish__design__instance__area__class:tap_cell": 7144.35,
	"finish__design__instance__count__class:antenna_cell": 327,
	"finish__design__instance__area__class:antenna_cell": 818.285,
	"finish__design__instance__count__class:clock_buffer": 93,
	"finish__design__instance__area__class:clock_buffer": 2250.91,
	"finish__design__instance__count__class:timing_repair_buffer": 1087,
	"finish__design__instance__area__class:timing_repair_buffer": 9302.67,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__area__class:inverter": 2158.32,
	"finish__design__instance__count__class:clock_inverter": 73,
	"finish__design__instance__area__class:clock_inverter": 1206.16,
	"finish__design__instance__count__class:sequential_cell": 562,
	"finish__design__instance__area__class:sequential_cell": 12538.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 10713,
	"finish__design__instance__area__class:multi_input_combinational_cell": 88559.9,
	"finish__design__instance__count": 63539,
	"finish__design__instance__area": 431503,
	"finish__timing__setup__tns": -1.78948,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.385081,
	"finish__timing__hold__ws": 0.211536,
	"finish__clock__skew__setup": 0.269808,
	"finish__clock__skew__hold": 0.269808,
	"finish__timing__drv__max_slew_limit": -0.114154,
	"finish__timing__drv__max_slew": 9,
	"finish__timing__drv__max_cap_limit": -0.106328,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 7,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.145448,
	"finish__power__switching__total": 0.278419,
	"finish__power__leakage__total": 3.97366e-08,
	"finish__power__total": 0.423867,
	"finish__design__io": 388,
	"finish__design__die__area": 439330,
	"finish__design__core__area": 431503,
	"finish__design__instance__count": 18675,
	"finish__design__instance__area": 123979,
	"finish__design__instance__count__stdcell": 18675,
	"finish__design__instance__area__stdcell": 123979,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.287319,
	"finish__design__instance__utilization__stdcell": 0.287319,
	"finish__design__rows": 241,
	"finish__design__rows:unithd": 241,
	"finish__design__sites": 344871,
	"finish__design__sites:unithd": 344871,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}