
-- VHDL Instantiation Created from source file roCounter_ben.vhd -- 02:15:32 07/09/2015
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT roCounter_ben
	PORT(       
		);
	END COMPONENT;

	Inst_roCounter_ben: roCounter_ben PORT MAP(
	);


