{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749962575634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749962575634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 14 22:42:55 2025 " "Processing started: Sat Jun 14 22:42:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749962575634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749962575634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NPU -c NPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off NPU -c NPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749962575634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749962576055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749962576055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbeches/systolic_array_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbeches/systolic_array_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Systolic_Array_tb " "Found entity 1: Systolic_Array_tb" {  } { { "testbeches/Systolic_Array_tb.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/testbeches/Systolic_Array_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbeches/result_ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbeches/result_ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 result_ram_tb " "Found entity 1: result_ram_tb" {  } { { "testbeches/result_ram_tb.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/testbeches/result_ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbeches/pe_with_ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbeches/pe_with_ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pe_with_ram_tb " "Found entity 1: pe_with_ram_tb" {  } { { "testbeches/pe_with_ram_tb.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/testbeches/pe_with_ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbeches/pe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbeches/pe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PE_tb " "Found entity 1: PE_tb" {  } { { "testbeches/PE_tb.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/testbeches/PE_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_vjtag/synthesis/u_vjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file u_vjtag/synthesis/u_vjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 u_vjtag " "Found entity 1: u_vjtag" {  } { { "u_vjtag/synthesis/u_vjtag.v" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/u_vjtag/synthesis/u_vjtag.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vjtag_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vjtag_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vjtag_interface " "Found entity 1: vjtag_interface" {  } { { "vjtag_interface.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/vjtag_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/PE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file result_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 result_ram " "Found entity 1: result_ram" {  } { { "result_ram.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/result_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "npu.sv 1 1 " "Found 1 design units, including 1 entities, in source file npu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NPU " "Found entity 1: NPU" {  } { { "NPU.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/NPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/systolic_array.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749962584706 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "buffer buffer.sv(12) " "Verilog HDL Parameter Declaration warning at buffer.sv(12): Parameter Declaration in module \"buffer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "buffer.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/buffer.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1749962584706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systolic_array " "Elaborating entity \"systolic_array\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749962584736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 systolic_array.sv(61) " "Verilog HDL assignment warning at systolic_array.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "systolic_array.sv" "" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/systolic_array.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749962584736 "|systolic_array"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749962584736 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_south " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_south\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749962584736 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_east " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_east\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749962584736 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749962584736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE PE:rows\[0\].cols\[0\].pe_inst " "Elaborating entity \"PE\" for hierarchy \"PE:rows\[0\].cols\[0\].pe_inst\"" {  } { { "systolic_array.sv" "rows\[0\].cols\[0\].pe_inst" { Text "C:/Users/steph/OneDrive/Documentos/GitHub/P2_arqui_NPU/systolic_array.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749962584751 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1749962584842 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "u_vjtag 16 " "Ignored 16 assignments for entity \"u_vjtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1749962584842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749962584872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 14 22:43:04 2025 " "Processing ended: Sat Jun 14 22:43:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749962584872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749962584872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749962584872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749962584872 ""}
