# Day 2 - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles 

## ðŸ“Œ Topics Covered
1. **Timing Libraries (`.lib`)**
   - Introduction to timing `.lib` files  
   - Understanding characterization data  
   - Interpreting delays, setup/hold, and power data  

2. **Hierarchical vs Flat Synthesis**
   - Pros and cons of hierarchical synthesis  
   - When to use flat synthesis  
   - Practical examples in Yosys  

3. **Flop Coding Styles and Optimization**
   - Different flip-flop coding styles in Verilog  
   - Synthesis impact of coding styles  
   - Flop optimizations during synthesis  

---
## Lab work
**Introduction to timing .libs



