

================================================================
== Vitis HLS Report for 'depthwise'
================================================================
* Date:           Thu Jun 23 14:56:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        depthwise
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10597|    10597|  0.106 ms|  0.106 ms|  10598|  10598|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SaveDWKernelNLOOP_SaveDWKernelYLOOP_SaveDWKernelXLOOP  |       28|       28|         3|          1|          1|    27|       yes|
        |- SaveMapYLOOP                                           |      126|      126|        42|          -|          -|     3|        no|
        | + SaveMapXLOOP                                          |       40|       40|         8|          -|          -|     5|        no|
        |  ++ SaveMapNLOOP                                        |        5|        5|         4|          1|          1|     3|       yes|
        |- DWOutYLOOP                                             |    10438|    10438|       614|          -|          -|    17|        no|
        | + DWOutXLOOP                                            |      612|      612|        36|          -|          -|    17|        no|
        |  ++ DWChannelLOOP                                       |       33|       33|        16|          9|          9|     3|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   11|       -|      -|    -|
|Expression       |        -|    -|       0|   2279|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    1815|    568|    -|
|Memory           |       68|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    550|    -|
|Register         |        -|    -|    1952|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       68|   11|    3767|   3493|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       24|    5|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_2ns_18s_18_1_1_U2   |mul_2ns_18s_18_1_1  |        0|   0|    0|   6|    0|
    |mul_2ns_18s_18_1_1_U3   |mul_2ns_18s_18_1_1  |        0|   0|    0|   6|    0|
    |mul_2ns_18s_18_1_1_U4   |mul_2ns_18s_18_1_1  |        0|   0|    0|   6|    0|
    |mul_32s_32s_32_2_1_U1   |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    |mul_32s_32s_32_2_1_U14  |mul_32s_32s_32_2_1  |        0|   0|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   0| 1815| 568|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    +--------------------------------------------+----------------------------------------+---------------------+
    |                  Instance                  |                 Module                 |      Expression     |
    +--------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_18ns_2ns_18s_18ns_18_4_1_U15  |ama_addmuladd_18ns_2ns_18s_18ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_18ns_2ns_18s_18ns_18_4_1_U20  |ama_addmuladd_18ns_2ns_18s_18ns_18_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_4s_4s_8ns_8_4_1_U16              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mac_muladd_4s_4s_8ns_8_4_1_U17              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mac_muladd_4s_4s_8ns_8_4_1_U18              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mac_muladd_4s_4s_8ns_8_4_1_U19              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mac_muladd_4s_4s_8ns_8_4_1_U21              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mac_muladd_4s_4s_8ns_8_4_1_U22              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mac_muladd_4s_4s_8ns_8_4_1_U23              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mac_muladd_4s_4s_8ns_8_4_1_U24              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    |mac_muladd_4s_4s_8ns_8_4_1_U25              |mac_muladd_4s_4s_8ns_8_4_1              |         i0 * i1 + i2|
    +--------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    +----------------+--------------+---------+---+----+-----+--------+-----+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------------+--------------+---------+---+----+-----+--------+-----+------+-------------+
    |featureMap_V_U  |featureMap_V  |       64|  0|   0|    0|  258048|    4|     1|      1032192|
    |filter_V_U      |filter_V      |        4|  0|   0|    0|   13824|    4|     1|        55296|
    +----------------+--------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total           |              |       68|  0|   0|    0|  271872|    8|     2|      1087488|
    +----------------+--------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add98_fu_1063_p2                   |         +|   0|  0|  10|           2|           2|
    |add_ln102_10_fu_1603_p2            |         +|   0|  0|  16|          18|           1|
    |add_ln102_11_fu_1608_p2            |         +|   0|  0|  16|          18|          18|
    |add_ln102_12_fu_1688_p2            |         +|   0|  0|  16|          18|           2|
    |add_ln102_13_fu_1693_p2            |         +|   0|  0|  16|          18|          18|
    |add_ln102_14_fu_1707_p2            |         +|   0|  0|  16|          18|          18|
    |add_ln102_15_fu_1711_p2            |         +|   0|  0|  16|          18|          18|
    |add_ln102_16_fu_1725_p2            |         +|   0|  0|  25|          18|          18|
    |add_ln102_17_fu_1791_p2            |         +|   0|  0|  16|          18|           1|
    |add_ln102_18_fu_1796_p2            |         +|   0|  0|  16|          18|          18|
    |add_ln102_19_fu_1838_p2            |         +|   0|  0|  16|          18|           2|
    |add_ln102_1_fu_1335_p2             |         +|   0|  0|  16|          18|          18|
    |add_ln102_20_fu_1843_p2            |         +|   0|  0|  16|          18|          18|
    |add_ln102_2_fu_1350_p2             |         +|   0|  0|  25|          18|          18|
    |add_ln102_3_fu_1457_p2             |         +|   0|  0|  16|          18|           1|
    |add_ln102_4_fu_1462_p2             |         +|   0|  0|  16|          18|          18|
    |add_ln102_5_fu_1472_p2             |         +|   0|  0|  16|          18|           2|
    |add_ln102_6_fu_1477_p2             |         +|   0|  0|  16|          18|          18|
    |add_ln102_7_fu_1589_p2             |         +|   0|  0|  16|          18|          18|
    |add_ln102_8_fu_1593_p2             |         +|   0|  0|  16|          18|          18|
    |add_ln102_9_fu_1499_p2             |         +|   0|  0|  25|          18|          18|
    |add_ln102_fu_1331_p2               |         +|   0|  0|  16|          18|          18|
    |add_ln126_fu_1666_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln215_10_fu_1427_p2            |         +|   0|  0|  16|          14|           3|
    |add_ln215_11_fu_1522_p2            |         +|   0|  0|  16|          14|          14|
    |add_ln215_12_fu_1527_p2            |         +|   0|  0|  16|          14|           3|
    |add_ln215_13_fu_1561_p2            |         +|   0|  0|  16|          14|          14|
    |add_ln215_14_fu_1567_p2            |         +|   0|  0|  16|          14|           3|
    |add_ln215_15_fu_1747_p2            |         +|   0|  0|  16|          14|          14|
    |add_ln215_16_fu_1753_p2            |         +|   0|  0|  16|          14|           4|
    |add_ln215_1_fu_1200_p2             |         +|   0|  0|  16|          14|          14|
    |add_ln215_2_fu_1206_p2             |         +|   0|  0|  16|          14|           1|
    |add_ln215_3_fu_1255_p2             |         +|   0|  0|  16|          14|          14|
    |add_ln215_4_fu_1260_p2             |         +|   0|  0|  16|          14|           2|
    |add_ln215_5_fu_1294_p2             |         +|   0|  0|  16|          14|          14|
    |add_ln215_6_fu_1300_p2             |         +|   0|  0|  16|          14|           2|
    |add_ln215_7_fu_1382_p2             |         +|   0|  0|  16|          14|          14|
    |add_ln215_8_fu_1387_p2             |         +|   0|  0|  16|          14|           3|
    |add_ln215_9_fu_1421_p2             |         +|   0|  0|  16|          14|          14|
    |add_ln215_fu_1160_p2               |         +|   0|  0|  17|          14|          14|
    |add_ln47_1_fu_682_p2               |         +|   0|  0|  43|          36|           1|
    |add_ln47_fu_708_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln49_1_fu_788_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln49_fu_754_p2                 |         +|   0|  0|  10|           2|           1|
    |add_ln50_fu_782_p2                 |         +|   0|  0|  10|           2|           1|
    |add_ln54_1_fu_904_p2               |         +|   0|  0|  16|          14|          14|
    |add_ln54_fu_834_p2                 |         +|   0|  0|  43|          36|          36|
    |add_ln67_fu_997_p2                 |         +|   0|  0|  25|          18|          18|
    |bound4_fu_670_p2                   |         +|   0|  0|  43|          36|          36|
    |n_2_fu_977_p2                      |         +|   0|  0|  38|          31|           1|
    |outMapXSize_fu_961_p2              |         +|   0|  0|  16|          16|           1|
    |outMapYSize_fu_951_p2              |         +|   0|  0|  16|          16|           1|
    |sub91_fu_1029_p2                   |         +|   0|  0|  24|          17|           2|
    |sub_fu_920_p2                      |         +|   0|  0|  39|          32|           2|
    |x_4_fu_1014_p2                     |         +|   0|  0|  39|          32|           1|
    |x_6_fu_2033_p2                     |         +|   0|  0|  39|          32|           1|
    |y_3_fu_931_p2                      |         +|   0|  0|  10|           2|           1|
    |y_4_cast_fu_1082_p2                |         +|   0|  0|  10|           2|           1|
    |y_4_fu_1035_p2                     |         +|   0|  0|  20|          15|           1|
    |sub_ln54_1_fu_896_p2               |         -|   0|  0|  16|          14|          14|
    |sub_ln54_fu_816_p2                 |         -|   0|  0|  42|          35|          35|
    |sub_ln77_fu_947_p2                 |         -|   0|  0|  16|          16|          16|
    |sub_ln78_fu_957_p2                 |         -|   0|  0|  16|          16|          16|
    |and_ln100_fu_1763_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln101_1_fu_1853_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln101_2_fu_1885_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln101_3_fu_1912_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln101_4_fu_1936_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln101_5_fu_1959_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln101_6_fu_1975_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln101_fu_1810_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln113_fu_2010_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln47_fu_748_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp2_stage8_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state30_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2060                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_454                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op169_read_state8     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op477_read_state24    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op545_write_state30   |       and|   0|  0|   2|           1|           1|
    |cmp22_not_mid113_fu_676_p2         |      icmp|   0|  0|  18|          32|           1|
    |cmp92_fu_1058_p2                   |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln100_fu_1326_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln105_fu_1638_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln122_fu_1647_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln47_fu_703_p2                |      icmp|   0|  0|  19|          36|          36|
    |icmp_ln49_fu_714_p2                |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln50_fu_742_p2                |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln52_fu_872_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln61_fu_937_p2                |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln62_fu_971_p2                |      icmp|   0|  0|  18|          32|           6|
    |icmp_ln64_fu_987_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln67_fu_992_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln80_fu_1045_p2               |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln83_fu_1122_p2               |      icmp|   0|  0|  14|          22|           1|
    |icmp_ln86_fu_1128_p2               |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln99_1_fu_1179_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_2_fu_1240_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_3_fu_1273_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_4_fu_1367_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_5_fu_1400_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_6_fu_1507_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_7_fu_1540_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_8_fu_1634_p2             |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln99_fu_1134_p2               |      icmp|   0|  0|  18|          32|          32|
    |slt108_fu_851_p2                   |      icmp|   0|  0|  18|          32|          32|
    |slt_fu_692_p2                      |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln49_fu_760_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_883_p2                  |        or|   0|  0|   2|           1|           1|
    |accum_V_10_fu_1863_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_12_fu_1889_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_13_fu_1895_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_15_fu_1916_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_16_fu_1922_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_18_fu_1940_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_19_fu_1946_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_21_fu_1963_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_22_fu_1969_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_24_fu_1979_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_25_fu_1985_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_27_fu_1996_p3              |    select|   0|  0|   8|           1|           8|
    |accum_V_29_fu_2015_p3              |    select|   0|  0|   8|           1|           1|
    |accum_V_3_fu_1767_p3               |    select|   0|  0|   8|           1|           8|
    |accum_V_4_fu_1773_p3               |    select|   0|  0|   8|           1|           8|
    |accum_V_6_fu_1814_p3               |    select|   0|  0|   8|           1|           8|
    |accum_V_7_fu_1820_p3               |    select|   0|  0|   8|           1|           8|
    |accum_V_9_fu_1857_p3               |    select|   0|  0|   8|           1|           8|
    |grp_fu_2047_p2                     |    select|   0|  0|   8|           1|           8|
    |kn_1_fu_1171_p3                    |    select|   0|  0|  32|           1|          32|
    |kn_2_fu_1212_p3                    |    select|   0|  0|  32|           1|          32|
    |kn_3_fu_1266_p3                    |    select|   0|  0|  32|           1|          32|
    |kn_4_fu_1306_p3                    |    select|   0|  0|  32|           1|          32|
    |kn_5_fu_1393_p3                    |    select|   0|  0|  32|           1|          32|
    |kn_6_fu_1433_p3                    |    select|   0|  0|  32|           1|          32|
    |kn_7_fu_1533_p3                    |    select|   0|  0|  32|           1|          32|
    |kn_8_fu_1573_p3                    |    select|   0|  0|  32|           1|          32|
    |select_ln47_1_fu_728_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln47_2_fu_826_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln47_fu_720_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln49_1_fu_774_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln49_2_fu_862_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln49_3_fu_794_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln49_fu_766_p3              |    select|   0|  0|   2|           1|           1|
    |x_8_fu_1658_p3                     |    select|   0|  0|  32|           1|          11|
    |add74_2_fu_1097_p2                 |       xor|   0|  0|   3|           2|           3|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |rev107_fu_697_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev109_fu_856_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_fu_1652_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln47_fu_736_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_877_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|2279|        1923|        1772|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |accum_V_fu_192                     |   14|          3|    8|         24|
    |ap_NS_fsm                          |  106|         21|    1|         21|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |    9|          2|    1|          2|
    |ap_phi_mux_kn_phi_fu_569_p4        |    9|          2|   32|         64|
    |ap_phi_mux_n_phi_fu_433_p4         |    9|          2|   32|         64|
    |ap_phi_mux_x_3_phi_fu_510_p4       |    9|          2|   32|         64|
    |ap_phi_mux_x_5_phi_fu_580_p4       |    9|          2|   32|         64|
    |ap_phi_mux_y_1_phi_fu_455_p4       |    9|          2|    2|          4|
    |ap_phi_reg_pp2_iter0_kn_9_reg_600  |    9|          2|   32|         64|
    |ap_phi_reg_pp2_iter0_x_9_reg_588   |    9|          2|   32|         64|
    |ap_sig_allocacmp_accum_V_load      |   14|          3|    8|         24|
    |featureMap_V_address0              |   48|          9|   18|        162|
    |featureMap_V_address1              |   20|          4|   18|         72|
    |featureMap_V_d0                    |   14|          3|    4|         12|
    |filter_V_address0                  |   59|         11|   14|        154|
    |indvar_flatten17_reg_418           |    9|          2|   36|         72|
    |indvar_flatten_reg_440             |    9|          2|    4|          8|
    |kn_reg_565                         |    9|          2|   32|         64|
    |n_1_reg_496                        |    9|          2|   31|         62|
    |n_reg_429                          |    9|          2|   32|         64|
    |phi_mul_reg_518                    |    9|          2|   18|         36|
    |reg_629                            |    9|          2|    4|          8|
    |strm_in_TDATA_blk_n                |    9|          2|    1|          2|
    |strm_out_TDATA_blk_n               |    9|          2|    1|          2|
    |x_1_reg_462                        |    9|          2|    2|          4|
    |x_2_reg_553                        |    9|          2|   32|         64|
    |x_3_reg_507                        |    9|          2|   32|         64|
    |x_5_reg_577                        |    9|          2|   32|         64|
    |x_7_reg_529                        |   14|          3|   32|         96|
    |x_reg_484                          |    9|          2|   32|         64|
    |y_1_reg_451                        |    9|          2|    2|          4|
    |y_2_reg_542                        |    9|          2|   15|         30|
    |y_reg_473                          |    9|          2|    2|          4|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  550|        115|  610|       1579|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |accum_V_10_reg_2882                 |   8|   0|    8|          0|
    |accum_V_13_reg_2909                 |   8|   0|    8|          0|
    |accum_V_16_reg_2931                 |   8|   0|    8|          0|
    |accum_V_19_reg_2948                 |   8|   0|    8|          0|
    |accum_V_22_reg_2965                 |   8|   0|    8|          0|
    |accum_V_25_reg_2972                 |   8|   0|    8|          0|
    |accum_V_4_reg_2818                  |   8|   0|    8|          0|
    |accum_V_7_reg_2855                  |   8|   0|    8|          0|
    |accum_V_fu_192                      |   8|   0|    8|          0|
    |accum_V_load_reg_2761               |   8|   0|    8|          0|
    |add_ln102_16_reg_2802               |  18|   0|   18|          0|
    |add_ln102_2_reg_2570                |  18|   0|   18|          0|
    |add_ln102_9_reg_2665                |  18|   0|   18|          0|
    |add_ln215_10_reg_2608               |  14|   0|   14|          0|
    |add_ln215_12_reg_2677               |  14|   0|   14|          0|
    |add_ln215_14_reg_2693               |  14|   0|   14|          0|
    |add_ln215_16_reg_2808               |  14|   0|   14|          0|
    |add_ln215_2_reg_2461                |  14|   0|   14|          0|
    |add_ln215_4_reg_2499                |  14|   0|   14|          0|
    |add_ln215_6_reg_2515                |  14|   0|   14|          0|
    |add_ln215_8_reg_2592                |  14|   0|   14|          0|
    |add_ln49_reg_2239                   |   2|   0|    2|          0|
    |and99_cast_reg_2408                 |   2|   0|   18|         16|
    |and_ln47_reg_2234                   |   1|   0|    1|          0|
    |ap_CS_fsm                           |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter0_kn_9_reg_600   |  32|   0|   32|          0|
    |ap_phi_reg_pp2_iter0_x_9_reg_588    |  32|   0|   32|          0|
    |bias_V_reg_2193                     |   4|   0|    4|          0|
    |bound4_reg_2198                     |  36|   0|   36|          0|
    |cmp22_not_mid113_reg_2203           |   1|   0|    1|          0|
    |cmp92_reg_2404                      |   1|   0|    1|          0|
    |conv69_reg_2368                     |  32|   0|   32|          0|
    |conv_i38_reg_2373                   |   8|   0|    8|          0|
    |empty_16_reg_2182                   |  16|   0|   16|          0|
    |empty_17_reg_2188                   |  16|   0|   16|          0|
    |empty_20_reg_2290                   |  18|   0|   18|          0|
    |empty_23_reg_2813                   |  18|   0|   18|          0|
    |empty_reg_2177                      |  16|   0|   16|          0|
    |icmp_ln100_reg_2546                 |   1|   0|    1|          0|
    |icmp_ln100_reg_2546_pp2_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln105_reg_2747                 |   1|   0|    1|          0|
    |icmp_ln105_reg_2747_pp2_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln47_reg_2218                  |   1|   0|    1|          0|
    |icmp_ln49_reg_2222                  |   1|   0|    1|          0|
    |icmp_ln64_reg_2340                  |   1|   0|    1|          0|
    |icmp_ln67_reg_2344                  |   1|   0|    1|          0|
    |icmp_ln86_reg_2435                  |   1|   0|    1|          0|
    |icmp_ln86_reg_2435_pp2_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln99_1_reg_2455                |   1|   0|    1|          0|
    |icmp_ln99_2_reg_2493                |   1|   0|    1|          0|
    |icmp_ln99_3_reg_2509                |   1|   0|    1|          0|
    |icmp_ln99_4_reg_2586                |   1|   0|    1|          0|
    |icmp_ln99_5_reg_2602                |   1|   0|    1|          0|
    |icmp_ln99_6_reg_2671                |   1|   0|    1|          0|
    |icmp_ln99_7_reg_2687                |   1|   0|    1|          0|
    |icmp_ln99_7_reg_2687_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln99_8_reg_2743                |   1|   0|    1|          0|
    |icmp_ln99_8_reg_2743_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln99_reg_2439                  |   1|   0|    1|          0|
    |indvar_flatten17_reg_418            |  36|   0|   36|          0|
    |indvar_flatten_reg_440              |   4|   0|    4|          0|
    |kn_1_reg_2450                       |  32|   0|   32|          0|
    |kn_2_reg_2466                       |  32|   0|   32|          0|
    |kn_3_reg_2504                       |  32|   0|   32|          0|
    |kn_4_reg_2520                       |  32|   0|   32|          0|
    |kn_5_reg_2597                       |  32|   0|   32|          0|
    |kn_6_reg_2613                       |  32|   0|   32|          0|
    |kn_7_reg_2682                       |  32|   0|   32|          0|
    |kn_8_reg_2698                       |  32|   0|   32|          0|
    |kn_9_reg_600                        |  32|   0|   32|          0|
    |kn_reg_565                          |  32|   0|   32|          0|
    |lhs_6_reg_2840                      |   4|   0|    4|          0|
    |mul75_1_cast_reg_2419               |  18|   0|   18|          0|
    |mul75_cast_reg_2413                 |  18|   0|   18|          0|
    |mul_ln102_reg_2383                  |  32|   0|   32|          0|
    |mul_ln83_reg_2425                   |  18|   0|   18|          0|
    |n_1_reg_496                         |  31|   0|   31|          0|
    |n_reg_429                           |  32|   0|   32|          0|
    |or_ln52_reg_2276                    |   1|   0|    1|          0|
    |outMapXSize_reg_2326                |  16|   0|   16|          0|
    |outMapYSize_reg_2320                |  16|   0|   16|          0|
    |phi_mul_reg_518                     |  18|   0|   18|          0|
    |reg_621                             |   4|   0|    4|          0|
    |reg_625                             |   4|   0|    4|          0|
    |reg_629                             |   4|   0|    4|          0|
    |reg_634                             |   4|   0|    4|          0|
    |rev107_reg_2213                     |   1|   0|    1|          0|
    |rhs_8_reg_2926                      |   4|   0|    4|          0|
    |select_ln47_1_reg_2227              |  32|   0|   32|          0|
    |select_ln49_1_reg_2250              |   2|   0|    2|          0|
    |select_ln49_reg_2244                |   2|   0|    2|          0|
    |select_ln49_reg_2244_pp0_iter1_reg  |   2|   0|    2|          0|
    |sub91_reg_2378                      |  17|   0|   17|          0|
    |sub_reg_2280                        |  32|   0|   32|          0|
    |trunc_ln102_1_reg_2565              |  18|   0|   18|          0|
    |trunc_ln102_2_reg_2576              |  18|   0|   18|          0|
    |trunc_ln102_3_reg_2650              |  18|   0|   18|          0|
    |trunc_ln102_4_reg_2660              |  18|   0|   18|          0|
    |trunc_ln102_5_reg_2733              |  18|   0|   18|          0|
    |trunc_ln102_6_reg_2738              |  18|   0|   18|          0|
    |trunc_ln102_7_reg_2797              |  18|   0|   18|          0|
    |trunc_ln102_8_reg_2850              |  18|   0|   18|          0|
    |trunc_ln102_reg_2483                |  18|   0|   18|          0|
    |trunc_ln215_12_reg_2620             |  14|   0|   14|          0|
    |trunc_ln215_13_reg_2625             |  11|   0|   11|          0|
    |trunc_ln215_4_reg_2473              |  14|   0|   14|          0|
    |trunc_ln215_5_reg_2478              |  11|   0|   11|          0|
    |trunc_ln215_8_reg_2527              |  14|   0|   14|          0|
    |trunc_ln215_9_reg_2532              |  11|   0|   11|          0|
    |trunc_ln36_reg_2537                 |  18|   0|   18|          0|
    |trunc_ln54_1_reg_2271               |  12|   0|   12|          0|
    |trunc_ln54_reg_2266                 |  14|   0|   14|          0|
    |trunc_ln64_reg_2358                 |  18|   0|   18|          0|
    |trunc_ln69_1_reg_2353               |   4|   0|    4|          0|
    |trunc_ln69_2_reg_2904               |   4|   0|    4|          0|
    |trunc_ln70_reg_2285                 |  18|   0|   18|          0|
    |x_1_reg_462                         |   2|   0|    2|          0|
    |x_2_reg_553                         |  32|   0|   32|          0|
    |x_3_reg_507                         |  32|   0|   32|          0|
    |x_5_reg_577                         |  32|   0|   32|          0|
    |x_7_reg_529                         |  32|   0|   32|          0|
    |x_9_reg_588                         |  32|   0|   32|          0|
    |x_reg_484                           |  32|   0|   32|          0|
    |y_1_reg_451                         |   2|   0|    2|          0|
    |y_2_reg_542                         |  15|   0|   15|          0|
    |y_3_reg_2299                        |   2|   0|    2|          0|
    |y_4_reg_2396                        |  15|   0|   15|          0|
    |y_reg_473                           |   2|   0|    2|          0|
    |zext_ln61_reg_2307                  |   2|   0|   18|         16|
    |icmp_ln64_reg_2340                  |  64|  32|    1|          0|
    |icmp_ln67_reg_2344                  |  64|  32|    1|          0|
    |trunc_ln69_1_reg_2353               |  64|  32|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1952|  96| 1798|         32|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------+-----+-----+------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|          depthwise|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|          depthwise|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|          depthwise|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|          depthwise|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|          depthwise|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|          depthwise|  return value|
|strm_in_TDATA    |   in|   32|        axis|   strm_in_V_data_V|       pointer|
|strm_in_TVALID   |   in|    1|        axis|   strm_in_V_last_V|       pointer|
|strm_in_TREADY   |  out|    1|        axis|   strm_in_V_last_V|       pointer|
|strm_in_TLAST    |   in|    1|        axis|   strm_in_V_last_V|       pointer|
|strm_in_TKEEP    |   in|    4|        axis|   strm_in_V_keep_V|       pointer|
|strm_in_TSTRB    |   in|    4|        axis|   strm_in_V_strb_V|       pointer|
|strm_out_TDATA   |  out|   32|        axis|  strm_out_V_data_V|       pointer|
|strm_out_TVALID  |  out|    1|        axis|  strm_out_V_last_V|       pointer|
|strm_out_TREADY  |   in|    1|        axis|  strm_out_V_last_V|       pointer|
|strm_out_TLAST   |  out|    1|        axis|  strm_out_V_last_V|       pointer|
|strm_out_TKEEP   |  out|    4|        axis|  strm_out_V_keep_V|       pointer|
|strm_out_TSTRB   |  out|    4|        axis|  strm_out_V_strb_V|       pointer|
|kernelN          |   in|   32|     ap_none|            kernelN|        scalar|
|kernelSize       |   in|   32|     ap_none|         kernelSize|        scalar|
|mapSizeX         |   in|   32|     ap_none|           mapSizeX|        scalar|
|mapSizeY         |   in|   32|     ap_none|           mapSizeY|        scalar|
|relu             |   in|    1|     ap_none|               relu|        scalar|
+-----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 9, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 8 9 10 11 }
  Pipeline-2 : II = 9, D = 16, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 13 7 
7 --> 8 6 
8 --> 12 9 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 7 
13 --> 14 
14 --> 15 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 32 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 16 
32 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%relu_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %relu"   --->   Operation 33 'read' 'relu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mapSizeY_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeY"   --->   Operation 34 'read' 'mapSizeY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mapSizeX_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapSizeX"   --->   Operation 35 'read' 'mapSizeX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernelSize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelSize"   --->   Operation 36 'read' 'kernelSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernelN_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernelN"   --->   Operation 37 'read' 'kernelN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = trunc i32 %mapSizeX_read"   --->   Operation 38 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %kernelSize_read"   --->   Operation 39 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %mapSizeY_read"   --->   Operation 40 'trunc' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 41 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_in_V_data_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_keep_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_in_V_strb_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %strm_out_V_data_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_keep_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %strm_out_V_strb_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelN"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelN, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernelSize"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernelSize, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeX"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeX, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mapSizeY"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapSizeY, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %relu"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %relu, void @empty_0, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.25ns)   --->   "%filter_V = alloca i64 1" [../Sources/depthwise/depthwise.cpp:32]   --->   Operation 62 'alloca' 'filter_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%featureMap_V = alloca i64 1" [../Sources/depthwise/depthwise.cpp:34]   --->   Operation 63 'alloca' 'featureMap_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_18 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 64 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i41 %empty_18"   --->   Operation 65 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_V = trunc i32 %tmp_data_V"   --->   Operation 66 'trunc' 'bias_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %kernelN_read"   --->   Operation 67 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %kernelN_read, i3 0"   --->   Operation 68 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = zext i35 %tmp_1"   --->   Operation 69 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.67ns)   --->   "%bound4 = add i36 %p_shl, i36 %cast2"   --->   Operation 70 'add' 'bound4' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (2.47ns)   --->   "%cmp22_not_mid113 = icmp_slt  i32 %kernelSize_read, i32 1"   --->   Operation 71 'icmp' 'cmp22_not_mid113' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln47 = br void" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 72 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.85>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i36 0, void %.lr.ph241, i36 %add_ln47_1, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 73 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%n = phi i32 0, void %.lr.ph241, i32 %select_ln47_1, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 74 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %.lr.ph241, i4 %select_ln49_3, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 75 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%y_1 = phi i2 0, void %.lr.ph241, i2 %select_ln49_1, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 76 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%x_1 = phi i2 0, void %.lr.ph241, i2 %add_ln50, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 77 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.71ns)   --->   "%add_ln47_1 = add i36 %indvar_flatten17, i36 1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 78 'add' 'add_ln47_1' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i2 %y_1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 79 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.47ns)   --->   "%slt = icmp_slt  i32 %zext_ln49, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 80 'icmp' 'slt' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.97ns)   --->   "%rev107 = xor i1 %slt, i1 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 81 'xor' 'rev107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.50ns)   --->   "%icmp_ln47 = icmp_eq  i36 %indvar_flatten17, i36 %bound4" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 82 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split10, void %._crit_edge242.loopexit" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 83 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln47 = add i32 %n, i32 1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 84 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.30ns)   --->   "%icmp_ln49 = icmp_eq  i4 %indvar_flatten, i4 9" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 85 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns)   --->   "%select_ln47 = select i1 %icmp_ln49, i2 0, i2 %y_1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 86 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln47_1 = select i1 %icmp_ln49, i32 %add_ln47, i32 %n" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 87 'select' 'select_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln47 = xor i1 %icmp_ln49, i1 1" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 88 'xor' 'xor_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.95ns)   --->   "%icmp_ln50 = icmp_eq  i2 %x_1, i2 3" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 89 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %icmp_ln50, i1 %xor_ln47" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 90 'and' 'and_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.56ns)   --->   "%add_ln49 = add i2 %select_ln47, i2 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 91 'add' 'add_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %and_ln47, i1 %icmp_ln49" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 92 'or' 'or_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %or_ln49, i2 0, i2 %x_1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 93 'select' 'select_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.99ns)   --->   "%select_ln49_1 = select i1 %and_ln47, i2 %add_ln49, i2 %select_ln47" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 94 'select' 'select_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.56ns)   --->   "%add_ln50 = add i2 %select_ln49, i2 1" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 95 'add' 'add_ln50' <Predicate = (!icmp_ln47)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln49_1 = add i4 %indvar_flatten, i4 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 96 'add' 'add_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.02ns)   --->   "%select_ln49_3 = select i1 %icmp_ln49, i4 1, i4 %add_ln49_1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 97 'select' 'select_ln49_3' <Predicate = (!icmp_ln47)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.30>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %select_ln47_1" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 99 'zext' 'zext_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln47_1, i2 0" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 100 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i34 %tmp_3" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 101 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.63ns)   --->   "%sub_ln54 = sub i35 %zext_ln54_1, i35 %zext_ln54" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 102 'sub' 'sub_ln54' <Predicate = (!icmp_ln47)> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i35 %sub_ln54" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 103 'sext' 'sext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%select_ln47_2 = select i1 %icmp_ln49, i1 %cmp22_not_mid113, i1 %rev107" [../Sources/depthwise/depthwise.cpp:47]   --->   Operation 104 'select' 'select_ln47_2' <Predicate = (!icmp_ln47 & !and_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i2 %select_ln49_1" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 105 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.67ns)   --->   "%add_ln54 = add i36 %sext_ln47, i36 %zext_ln54_2" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 106 'add' 'add_ln54' <Predicate = (!icmp_ln47)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i36 %add_ln54" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 107 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i36 %add_ln54" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 108 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i2 %add_ln49" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 109 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln47 & and_ln47)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.47ns)   --->   "%slt108 = icmp_slt  i32 %zext_ln49_1, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 110 'icmp' 'slt108' <Predicate = (!icmp_ln47 & and_ln47)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%rev109 = xor i1 %slt108, i1 1" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 111 'xor' 'rev109' <Predicate = (!icmp_ln47 & and_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%select_ln49_2 = select i1 %and_ln47, i1 %rev109, i1 %select_ln47_2" [../Sources/depthwise/depthwise.cpp:49]   --->   Operation 112 'select' 'select_ln49_2' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i2 %select_ln49" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 113 'zext' 'zext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_slt  i32 %zext_ln50, i32 %kernelSize_read" [../Sources/depthwise/depthwise.cpp:52]   --->   Operation 114 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln47)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln52)   --->   "%xor_ln52 = xor i1 %icmp_ln52, i1 1" [../Sources/depthwise/depthwise.cpp:52]   --->   Operation 115 'xor' 'xor_ln52' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln52 = or i1 %xor_ln52, i1 %select_ln49_2" [../Sources/depthwise/depthwise.cpp:52]   --->   Operation 116 'or' 'or_ln52' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %or_ln52, void, void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:52]   --->   Operation 117 'br' 'br_ln52' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SaveDWKernelNLOOP_SaveDWKernelYLOOP_SaveDWKernelXLOOP_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SaveDWKernelYLOOP_SaveDWKernelXLOOP_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %trunc_ln54_1, i2 0" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 121 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln54_1 = sub i14 %p_shl1_cast, i14 %trunc_ln54" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 122 'sub' 'sub_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i2 %select_ln49" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 123 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln54_1 = add i14 %sub_ln54_1, i14 %zext_ln54_3" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 124 'add' 'add_ln54_1' <Predicate = (!icmp_ln47)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i14 %add_ln54_1" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 125 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%filter_V_addr = getelementptr i4 %filter_V, i64 0, i64 %zext_ln54_4" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 126 'getelementptr' 'filter_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 127 'specpipeline' 'specpipeline_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../Sources/depthwise/depthwise.cpp:50]   --->   Operation 128 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%empty_19 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 129 'read' 'empty_19' <Predicate = (!or_ln52)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i41 %empty_19"   --->   Operation 130 'extractvalue' 'tmp_data_V_1' <Predicate = (!or_ln52)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %tmp_data_V_1"   --->   Operation 131 'trunc' 'trunc_ln69' <Predicate = (!or_ln52)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln54 = store i4 %trunc_ln69, i14 %filter_V_addr" [../Sources/depthwise/depthwise.cpp:54]   --->   Operation 132 'store' 'store_ln54' <Predicate = (!or_ln52)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln55 = br void %.split6._crit_edge" [../Sources/depthwise/depthwise.cpp:55]   --->   Operation 133 'br' 'br_ln55' <Predicate = (!or_ln52)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.55>
ST_5 : Operation 134 [1/1] (2.55ns)   --->   "%sub = add i32 %mapSizeX_read, i32 4294967295"   --->   Operation 134 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 135 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %mapSizeX_read"   --->   Operation 136 'trunc' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln61 = br void" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 137 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>

State 6 <SV = 3> <Delay = 6.91>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%y = phi i2 0, void %._crit_edge242.loopexit, i2 %y_3, void"   --->   Operation 138 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.56ns)   --->   "%y_3 = add i2 %y, i2 1" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 139 'add' 'y_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.95ns)   --->   "%icmp_ln61 = icmp_eq  i2 %y, i2 3" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 140 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split4, void %.lr.ph" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 142 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %y" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 143 'zext' 'zext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../Sources/depthwise/depthwise.cpp:61]   --->   Operation 144 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 145 'br' 'br_ln62' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%accum_V = alloca i32 1"   --->   Operation 146 'alloca' 'accum_V' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln77 = sub i16 %empty_17, i16 %empty_16" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 147 'sub' 'sub_ln77' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 148 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%outMapYSize = add i16 %sub_ln77, i16 1" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 148 'add' 'outMapYSize' <Predicate = (icmp_ln61)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln78 = sub i16 %empty, i16 %empty_16" [../Sources/depthwise/depthwise.cpp:78]   --->   Operation 149 'sub' 'sub_ln78' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 150 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%outMapXSize = add i16 %sub_ln78, i16 1" [../Sources/depthwise/depthwise.cpp:78]   --->   Operation 150 'add' 'outMapXSize' <Predicate = (icmp_ln61)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 151 [2/2] (6.91ns)   --->   "%mul_ln102 = mul i32 %mapSizeY_read, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 151 'mul' 'mul_ln102' <Predicate = (icmp_ln61)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.47>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%x = phi i32 0, void %.split4, i32 %x_4, void %._crit_edge234.loopexit"   --->   Operation 152 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_slt  i32 %x, i32 42" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 153 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void, void %.lr.ph233" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 154 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 156 'specloopname' 'specloopname_ln64' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (1.58ns)   --->   "%br_ln64 = br void" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 157 'br' 'br_ln64' <Predicate = (icmp_ln62)> <Delay = 1.58>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.06>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%n_1 = phi i31 0, void %.lr.ph233, i31 %n_2, void %.split2._crit_edge"   --->   Operation 159 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%x_3 = phi i32 %x, void %.lr.ph233, i32 %x_7, void %.split2._crit_edge"   --->   Operation 160 'phi' 'x_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%phi_mul = phi i18 0, void %.lr.ph233, i18 %add_ln67, void %.split2._crit_edge" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 161 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.52ns)   --->   "%n_2 = add i31 %n_1, i31 1" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 162 'add' 'n_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %n_1" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 163 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (2.47ns)   --->   "%icmp_ln64 = icmp_slt  i32 %zext_ln64, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 164 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %._crit_edge234.loopexit, void %.split2" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 165 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln67 = icmp_sgt  i32 %x_3, i32 %sub" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 166 'icmp' 'icmp_ln67' <Predicate = (icmp_ln64)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (2.13ns)   --->   "%add_ln67 = add i18 %phi_mul, i18 %trunc_ln70" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 167 'add' 'add_ln67' <Predicate = (icmp_ln64)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (1.58ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void, void %.split2._crit_edge" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 168 'br' 'br_ln67' <Predicate = (icmp_ln64)> <Delay = 1.58>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%empty_21 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 169 'read' 'empty_21' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i41 %empty_21"   --->   Operation 170 'extractvalue' 'tmp_data_V_2' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %tmp_data_V_2"   --->   Operation 171 'trunc' 'trunc_ln69_1' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (1.65ns) (grouped into DSP with root node add_ln70)   --->   "%tmp = add i18 %phi_mul, i18 %zext_ln61" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 172 'add' 'tmp' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 173 [3/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%tmp19_cast = mul i18 %tmp, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 173 'mul' 'tmp19_cast' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split2._crit_edge"   --->   Operation 174 'br' 'br_ln0' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 1.58>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%x_7 = phi i32 %x_3, void, i32 42, void %.split2"   --->   Operation 175 'phi' 'x_7' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.05>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %x_3" [../Sources/depthwise/depthwise.cpp:64]   --->   Operation 177 'trunc' 'trunc_ln64' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 178 'specpipeline' 'specpipeline_ln62' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 180 'specloopname' 'specloopname_ln62' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 181 [2/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%tmp19_cast = mul i18 %tmp, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 181 'mul' 'tmp19_cast' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 7> <Delay = 2.10>
ST_10 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln70)   --->   "%tmp19_cast = mul i18 %tmp, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:67]   --->   Operation 182 'mul' 'tmp19_cast' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 183 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i18 %tmp19_cast, i18 %trunc_ln64" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 183 'add' 'add_ln70' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 8> <Delay = 5.35>
ST_11 : Operation 184 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i18 %tmp19_cast, i18 %trunc_ln64" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 184 'add' 'add_ln70' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i18 %add_ln70" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 185 'zext' 'zext_ln70' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%featureMap_V_addr = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln70" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 186 'getelementptr' 'featureMap_V_addr' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln70 = store i4 %trunc_ln69_1, i18 %featureMap_V_addr" [../Sources/depthwise/depthwise.cpp:70]   --->   Operation 187 'store' 'store_ln70' <Predicate = (icmp_ln64 & !icmp_ln67)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>

State 12 <SV = 6> <Delay = 2.55>
ST_12 : Operation 188 [1/1] (2.55ns)   --->   "%x_4 = add i32 %x_3, i32 1" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 188 'add' 'x_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln62 = br void" [../Sources/depthwise/depthwise.cpp:62]   --->   Operation 189 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 6.91>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%outMapYSize_cast = sext i16 %outMapYSize" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 190 'sext' 'outMapYSize_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%conv69 = sext i16 %outMapXSize" [../Sources/depthwise/depthwise.cpp:78]   --->   Operation 191 'sext' 'conv69' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%conv_i38 = sext i4 %bias_V"   --->   Operation 192 'sext' 'conv_i38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (2.07ns)   --->   "%sub91 = add i17 %outMapYSize_cast, i17 131071" [../Sources/depthwise/depthwise.cpp:77]   --->   Operation 193 'add' 'sub91' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/2] (6.91ns)   --->   "%mul_ln102 = mul i32 %mapSizeY_read, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 194 'mul' 'mul_ln102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 195 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 14 <SV = 5> <Delay = 7.15>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%y_2 = phi i15 0, void %.lr.ph, i15 %y_4, void"   --->   Operation 196 'phi' 'y_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (1.94ns)   --->   "%y_4 = add i15 %y_2, i15 1"   --->   Operation 197 'add' 'y_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i15 %y_2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 198 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (2.42ns)   --->   "%icmp_ln80 = icmp_slt  i16 %zext_ln80_1, i16 %outMapYSize" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 199 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %._crit_edge.loopexit, void %.split" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 200 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i15 %y_2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 201 'trunc' 'trunc_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i15 %y_2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 202 'zext' 'zext_ln80' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 204 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (2.43ns)   --->   "%cmp92 = icmp_slt  i17 %zext_ln80, i17 %sub91" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 205 'icmp' 'cmp92' <Predicate = (icmp_ln80)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (1.56ns)   --->   "%add98 = add i2 %trunc_ln80, i2 3" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 206 'add' 'add98' <Predicate = (icmp_ln80)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%and99_cast = zext i2 %add98" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 207 'zext' 'and99_cast' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln1_cast = zext i2 %trunc_ln80" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 208 'zext' 'trunc_ln1_cast' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (5.59ns)   --->   "%mul75_cast = mul i18 %trunc_ln1_cast, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 209 'mul' 'mul75_cast' <Predicate = (icmp_ln80)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (1.56ns)   --->   "%y_4_cast = add i2 %trunc_ln80, i2 1" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 210 'add' 'y_4_cast' <Predicate = (icmp_ln80)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%y_4_cast_cast = zext i2 %y_4_cast" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 211 'zext' 'y_4_cast_cast' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (5.59ns)   --->   "%mul75_1_cast = mul i18 %y_4_cast_cast, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 212 'mul' 'mul75_1_cast' <Predicate = (icmp_ln80)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.97ns)   --->   "%add74_2 = xor i2 %trunc_ln80, i2 2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 213 'xor' 'add74_2' <Predicate = (icmp_ln80)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%add74_2_cast = zext i2 %add74_2" [../Sources/depthwise/depthwise.cpp:80]   --->   Operation 214 'zext' 'add74_2_cast' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (5.59ns)   --->   "%mul_ln83 = mul i18 %add74_2_cast, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 215 'mul' 'mul_ln83' <Predicate = (icmp_ln80)> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln83 = br void" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 216 'br' 'br_ln83' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln132 = ret" [../Sources/depthwise/depthwise.cpp:132]   --->   Operation 217 'ret' 'ret_ln132' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 2.44>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%x_2 = phi i32 0, void %.split, i32 %x_6, void"   --->   Operation 218 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_2, i32 10, i32 31" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 219 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (2.44ns)   --->   "%icmp_ln83 = icmp_slt  i22 %tmp_2, i22 1" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 220 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void, void" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 221 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 222 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 223 'specloopname' 'specloopname_ln86' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln86 = br void" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 224 'br' 'br_ln86' <Predicate = (icmp_ln83)> <Delay = 1.58>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 225 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 7.01>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%kn = phi i32 0, void, i32 %kn_9, void %._crit_edge31"   --->   Operation 226 'phi' 'kn' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_slt  i32 %kn, i32 1536" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 227 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void %_ifconv" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 228 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln99 = icmp_slt  i32 %kn, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 229 'icmp' 'icmp_ln99' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [2/2] (6.91ns)   --->   "%mul_ln102_1 = mul i32 %kn, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 230 'mul' 'mul_ln102_1' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i32 %kn"   --->   Operation 231 'trunc' 'trunc_ln215' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i32 %kn"   --->   Operation 232 'trunc' 'trunc_ln215_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_1, i3 0"   --->   Operation 233 'bitconcatenate' 'tmp_5_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (1.81ns)   --->   "%add_ln215 = add i14 %tmp_5_cast, i14 %trunc_ln215"   --->   Operation 234 'add' 'add_ln215' <Predicate = (icmp_ln86)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i14 %add_ln215"   --->   Operation 235 'zext' 'zext_ln215' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%filter_V_addr_1 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215"   --->   Operation 236 'getelementptr' 'filter_V_addr_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 237 [2/2] (3.25ns)   --->   "%rhs = load i14 %filter_V_addr_1"   --->   Operation 237 'load' 'rhs' <Predicate = (icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_16 : Operation 238 [1/1] (0.69ns)   --->   "%kn_1 = select i1 %icmp_ln99, i32 %kn, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 238 'select' 'kn_1' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln99_1 = icmp_slt  i32 %kn_1, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 239 'icmp' 'icmp_ln99_1' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i32 %kn_1"   --->   Operation 240 'trunc' 'trunc_ln215_2' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln215_3 = trunc i32 %kn_1"   --->   Operation 241 'trunc' 'trunc_ln215_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_3, i3 0"   --->   Operation 242 'bitconcatenate' 'tmp_6_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_1 = add i14 %tmp_6_cast, i14 %trunc_ln215_2"   --->   Operation 243 'add' 'add_ln215_1' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 244 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_2 = add i14 %add_ln215_1, i14 1"   --->   Operation 244 'add' 'add_ln215_2' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 245 [1/1] (0.69ns)   --->   "%kn_2 = select i1 %icmp_ln99_1, i32 %kn_1, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 245 'select' 'kn_2' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln215_4 = trunc i32 %kn_2"   --->   Operation 246 'trunc' 'trunc_ln215_4' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln215_5 = trunc i32 %kn_2"   --->   Operation 247 'trunc' 'trunc_ln215_5' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 7.01>
ST_17 : Operation 248 [1/2] (6.91ns)   --->   "%mul_ln102_1 = mul i32 %kn, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 248 'mul' 'mul_ln102_1' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %mul_ln102_1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 249 'trunc' 'trunc_ln102' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_17 : Operation 250 [1/2] (3.25ns)   --->   "%rhs = load i14 %filter_V_addr_1"   --->   Operation 250 'load' 'rhs' <Predicate = (icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_17 : Operation 251 [2/2] (6.91ns)   --->   "%mul_ln102_2 = mul i32 %kn_1, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 251 'mul' 'mul_ln102_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i14 %add_ln215_2"   --->   Operation 252 'zext' 'zext_ln215_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%filter_V_addr_2 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_1"   --->   Operation 253 'getelementptr' 'filter_V_addr_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_17 : Operation 254 [2/2] (3.25ns)   --->   "%rhs_1 = load i14 %filter_V_addr_2"   --->   Operation 254 'load' 'rhs_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_17 : Operation 255 [1/1] (2.47ns)   --->   "%icmp_ln99_2 = icmp_slt  i32 %kn_2, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 255 'icmp' 'icmp_ln99_2' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [2/2] (6.91ns)   --->   "%mul_ln102_3 = mul i32 %kn_2, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 256 'mul' 'mul_ln102_3' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_5, i3 0"   --->   Operation 257 'bitconcatenate' 'tmp_7_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_3 = add i14 %tmp_7_cast, i14 %trunc_ln215_4"   --->   Operation 258 'add' 'add_ln215_3' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 259 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_4 = add i14 %add_ln215_3, i14 2"   --->   Operation 259 'add' 'add_ln215_4' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 260 [1/1] (0.69ns)   --->   "%kn_3 = select i1 %icmp_ln99_2, i32 %kn_2, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 260 'select' 'kn_3' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (2.47ns)   --->   "%icmp_ln99_3 = icmp_slt  i32 %kn_3, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 261 'icmp' 'icmp_ln99_3' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln215_6 = trunc i32 %kn_3"   --->   Operation 262 'trunc' 'trunc_ln215_6' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln215_7 = trunc i32 %kn_3"   --->   Operation 263 'trunc' 'trunc_ln215_7' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_7, i3 0"   --->   Operation 264 'bitconcatenate' 'tmp_8_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_5 = add i14 %tmp_8_cast, i14 %trunc_ln215_6"   --->   Operation 265 'add' 'add_ln215_5' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 266 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_6 = add i14 %add_ln215_5, i14 3"   --->   Operation 266 'add' 'add_ln215_6' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 267 [1/1] (0.69ns)   --->   "%kn_4 = select i1 %icmp_ln99_3, i32 %kn_3, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 267 'select' 'kn_4' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln215_8 = trunc i32 %kn_4"   --->   Operation 268 'trunc' 'trunc_ln215_8' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln215_9 = trunc i32 %kn_4"   --->   Operation 269 'trunc' 'trunc_ln215_9' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 7.21>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%x_5 = phi i32 %x_2, void, i32 %x_9, void %._crit_edge31"   --->   Operation 270 'phi' 'x_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %x_5" [../Sources/depthwise/depthwise.cpp:36]   --->   Operation 271 'trunc' 'trunc_ln36' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_slt  i32 %x_5, i32 %conv69" [../Sources/depthwise/depthwise.cpp:100]   --->   Operation 272 'icmp' 'icmp_ln100' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i18 %mul75_cast, i18 %trunc_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 273 'add' 'add_ln102' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 274 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i18 %add_ln102, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 274 'add' 'add_ln102_1' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i18 %add_ln102_1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 275 'zext' 'zext_ln102' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%featureMap_V_addr_1 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102"   --->   Operation 276 'getelementptr' 'featureMap_V_addr_1' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_18 : Operation 277 [2/2] (3.25ns)   --->   "%lhs = load i18 %featureMap_V_addr_1"   --->   Operation 277 'load' 'lhs' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_18 : Operation 278 [1/2] (6.91ns)   --->   "%mul_ln102_2 = mul i32 %kn_1, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 278 'mul' 'mul_ln102_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i32 %mul_ln102_2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 279 'trunc' 'trunc_ln102_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (2.13ns)   --->   "%add_ln102_2 = add i18 %mul75_cast, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 280 'add' 'add_ln102_2' <Predicate = (icmp_ln86)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/2] (3.25ns)   --->   "%rhs_1 = load i14 %filter_V_addr_2"   --->   Operation 281 'load' 'rhs_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_18 : Operation 282 [1/2] (6.91ns)   --->   "%mul_ln102_3 = mul i32 %kn_2, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 282 'mul' 'mul_ln102_3' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i32 %mul_ln102_3" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 283 'trunc' 'trunc_ln102_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i14 %add_ln215_4"   --->   Operation 284 'zext' 'zext_ln215_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%filter_V_addr_3 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_2"   --->   Operation 285 'getelementptr' 'filter_V_addr_3' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_18 : Operation 286 [2/2] (3.25ns)   --->   "%rhs_2 = load i14 %filter_V_addr_3"   --->   Operation 286 'load' 'rhs_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_18 : Operation 287 [2/2] (6.91ns)   --->   "%mul_ln102_4 = mul i32 %kn_3, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 287 'mul' 'mul_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/1] (2.47ns)   --->   "%icmp_ln99_4 = icmp_slt  i32 %kn_4, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 288 'icmp' 'icmp_ln99_4' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [2/2] (6.91ns)   --->   "%mul_ln102_5 = mul i32 %kn_4, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 289 'mul' 'mul_ln102_5' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_9, i3 0"   --->   Operation 290 'bitconcatenate' 'tmp_9_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_7 = add i14 %tmp_9_cast, i14 %trunc_ln215_8"   --->   Operation 291 'add' 'add_ln215_7' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 292 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_8 = add i14 %add_ln215_7, i14 4"   --->   Operation 292 'add' 'add_ln215_8' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 293 [1/1] (0.69ns)   --->   "%kn_5 = select i1 %icmp_ln99_4, i32 %kn_4, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 293 'select' 'kn_5' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (2.47ns)   --->   "%icmp_ln99_5 = icmp_slt  i32 %kn_5, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 294 'icmp' 'icmp_ln99_5' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln215_10 = trunc i32 %kn_5"   --->   Operation 295 'trunc' 'trunc_ln215_10' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln215_11 = trunc i32 %kn_5"   --->   Operation 296 'trunc' 'trunc_ln215_11' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_11, i3 0"   --->   Operation 297 'bitconcatenate' 'tmp_10_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_9 = add i14 %tmp_10_cast, i14 %trunc_ln215_10"   --->   Operation 298 'add' 'add_ln215_9' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 299 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_10 = add i14 %add_ln215_9, i14 5"   --->   Operation 299 'add' 'add_ln215_10' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 300 [1/1] (0.69ns)   --->   "%kn_6 = select i1 %icmp_ln99_5, i32 %kn_5, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 300 'select' 'kn_6' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln215_12 = trunc i32 %kn_6"   --->   Operation 301 'trunc' 'trunc_ln215_12' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln215_13 = trunc i32 %kn_6"   --->   Operation 302 'trunc' 'trunc_ln215_13' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 7.21>
ST_19 : Operation 303 [1/2] (3.25ns)   --->   "%lhs = load i18 %featureMap_V_addr_1"   --->   Operation 303 'load' 'lhs' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i4 %lhs"   --->   Operation 304 'sext' 'sext_ln215' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i4 %rhs"   --->   Operation 305 'sext' 'sext_ln215_1' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00>
ST_19 : Operation 306 [3/3] (1.05ns) (grouped into DSP with root node accum_V_2)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 306 'mul' 'ret' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_3 = add i18 %trunc_ln102_1, i18 1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 307 'add' 'add_ln102_3' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 308 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_4 = add i18 %add_ln102_3, i18 %add_ln102_2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 308 'add' 'add_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i18 %add_ln102_4" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 309 'zext' 'zext_ln102_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%featureMap_V_addr_2 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_1"   --->   Operation 310 'getelementptr' 'featureMap_V_addr_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_19 : Operation 311 [2/2] (3.25ns)   --->   "%lhs_1 = load i18 %featureMap_V_addr_2"   --->   Operation 311 'load' 'lhs_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_19 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_5 = add i18 %trunc_ln102_2, i18 2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 312 'add' 'add_ln102_5' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 313 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_6 = add i18 %add_ln102_5, i18 %add_ln102_2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 313 'add' 'add_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i18 %add_ln102_6" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 314 'zext' 'zext_ln102_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%featureMap_V_addr_3 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_2"   --->   Operation 315 'getelementptr' 'featureMap_V_addr_3' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_19 : Operation 316 [2/2] (3.25ns)   --->   "%lhs_2 = load i18 %featureMap_V_addr_3"   --->   Operation 316 'load' 'lhs_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_19 : Operation 317 [1/2] (3.25ns)   --->   "%rhs_2 = load i14 %filter_V_addr_3"   --->   Operation 317 'load' 'rhs_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_19 : Operation 318 [1/2] (6.91ns)   --->   "%mul_ln102_4 = mul i32 %kn_3, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 318 'mul' 'mul_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = trunc i32 %mul_ln102_4" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 319 'trunc' 'trunc_ln102_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i14 %add_ln215_6"   --->   Operation 320 'zext' 'zext_ln215_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%filter_V_addr_4 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_3"   --->   Operation 321 'getelementptr' 'filter_V_addr_4' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_19 : Operation 322 [2/2] (3.25ns)   --->   "%rhs_3 = load i14 %filter_V_addr_4"   --->   Operation 322 'load' 'rhs_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_19 : Operation 323 [1/2] (6.91ns)   --->   "%mul_ln102_5 = mul i32 %kn_4, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 323 'mul' 'mul_ln102_5' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln102_4 = trunc i32 %mul_ln102_5" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 324 'trunc' 'trunc_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (2.13ns)   --->   "%add_ln102_9 = add i18 %mul75_1_cast, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 325 'add' 'add_ln102_9' <Predicate = (icmp_ln86)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [2/2] (6.91ns)   --->   "%mul_ln102_6 = mul i32 %kn_5, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 326 'mul' 'mul_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 327 [1/1] (2.47ns)   --->   "%icmp_ln99_6 = icmp_slt  i32 %kn_6, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 327 'icmp' 'icmp_ln99_6' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [2/2] (6.91ns)   --->   "%mul_ln102_7 = mul i32 %kn_6, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 328 'mul' 'mul_ln102_7' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_13, i3 0"   --->   Operation 329 'bitconcatenate' 'tmp_11_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_11 = add i14 %tmp_11_cast, i14 %trunc_ln215_12"   --->   Operation 330 'add' 'add_ln215_11' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 331 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_12 = add i14 %add_ln215_11, i14 6"   --->   Operation 331 'add' 'add_ln215_12' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 332 [1/1] (0.69ns)   --->   "%kn_7 = select i1 %icmp_ln99_6, i32 %kn_6, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 332 'select' 'kn_7' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 333 [1/1] (2.47ns)   --->   "%icmp_ln99_7 = icmp_slt  i32 %kn_7, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 333 'icmp' 'icmp_ln99_7' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln215_14 = trunc i32 %kn_7"   --->   Operation 334 'trunc' 'trunc_ln215_14' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln215_15 = trunc i32 %kn_7"   --->   Operation 335 'trunc' 'trunc_ln215_15' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_15, i3 0"   --->   Operation 336 'bitconcatenate' 'tmp_12_cast' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_13 = add i14 %tmp_12_cast, i14 %trunc_ln215_14"   --->   Operation 337 'add' 'add_ln215_13' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 338 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_14 = add i14 %add_ln215_13, i14 7"   --->   Operation 338 'add' 'add_ln215_14' <Predicate = (icmp_ln86)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 339 [1/1] (0.69ns)   --->   "%kn_8 = select i1 %icmp_ln99_7, i32 %kn_7, i32 1536" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 339 'select' 'kn_8' <Predicate = (icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.21>
ST_20 : Operation 340 [2/3] (1.05ns) (grouped into DSP with root node accum_V_2)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 340 'mul' 'ret' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 341 [1/2] (3.25ns)   --->   "%lhs_1 = load i18 %featureMap_V_addr_2"   --->   Operation 341 'load' 'lhs_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i4 %lhs_1"   --->   Operation 342 'sext' 'sext_ln215_2' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i4 %rhs_1"   --->   Operation 343 'sext' 'sext_ln215_3' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00>
ST_20 : Operation 344 [3/3] (1.05ns) (grouped into DSP with root node accum_V_5)   --->   "%ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2"   --->   Operation 344 'mul' 'ret_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 345 [1/2] (3.25ns)   --->   "%lhs_2 = load i18 %featureMap_V_addr_3"   --->   Operation 345 'load' 'lhs_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_20 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_7 = add i18 %mul75_1_cast, i18 %trunc_ln102_3" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 346 'add' 'add_ln102_7' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 347 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_8 = add i18 %add_ln102_7, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 347 'add' 'add_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i18 %add_ln102_8" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 348 'zext' 'zext_ln102_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%featureMap_V_addr_4 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_3"   --->   Operation 349 'getelementptr' 'featureMap_V_addr_4' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_20 : Operation 350 [2/2] (3.25ns)   --->   "%lhs_3 = load i18 %featureMap_V_addr_4"   --->   Operation 350 'load' 'lhs_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_20 : Operation 351 [1/2] (3.25ns)   --->   "%rhs_3 = load i14 %filter_V_addr_4"   --->   Operation 351 'load' 'rhs_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_20 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_10 = add i18 %trunc_ln102_4, i18 1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 352 'add' 'add_ln102_10' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 353 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_11 = add i18 %add_ln102_10, i18 %add_ln102_9" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 353 'add' 'add_ln102_11' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln102_4 = zext i18 %add_ln102_11" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 354 'zext' 'zext_ln102_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i14 %add_ln215_8"   --->   Operation 355 'zext' 'zext_ln215_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_20 : Operation 356 [1/1] (0.00ns)   --->   "%filter_V_addr_5 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_4"   --->   Operation 356 'getelementptr' 'filter_V_addr_5' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "%featureMap_V_addr_5 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_4"   --->   Operation 357 'getelementptr' 'featureMap_V_addr_5' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_20 : Operation 358 [2/2] (3.25ns)   --->   "%lhs_4 = load i18 %featureMap_V_addr_5"   --->   Operation 358 'load' 'lhs_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_20 : Operation 359 [2/2] (3.25ns)   --->   "%rhs_4 = load i14 %filter_V_addr_5"   --->   Operation 359 'load' 'rhs_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_20 : Operation 360 [1/2] (6.91ns)   --->   "%mul_ln102_6 = mul i32 %kn_5, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 360 'mul' 'mul_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln102_5 = trunc i32 %mul_ln102_6" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 361 'trunc' 'trunc_ln102_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_20 : Operation 362 [1/2] (6.91ns)   --->   "%mul_ln102_7 = mul i32 %kn_6, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 362 'mul' 'mul_ln102_7' <Predicate = (icmp_ln86)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln102_6 = trunc i32 %mul_ln102_7" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 363 'trunc' 'trunc_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_20 : Operation 364 [2/2] (6.91ns)   --->   "%mul_ln102_8 = mul i32 %kn_7, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 364 'mul' 'mul_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [1/1] (2.47ns)   --->   "%icmp_ln99_8 = icmp_slt  i32 %kn_8, i32 %kernelN_read" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 365 'icmp' 'icmp_ln99_8' <Predicate = (icmp_ln86)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99_8, void %_ifconv.._crit_edge31_crit_edge, void %_ifconv64" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 366 'br' 'br_ln99' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_20 : Operation 367 [1/1] (1.58ns)   --->   "%br_ln99 = br void %._crit_edge31" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 367 'br' 'br_ln99' <Predicate = (icmp_ln86 & !icmp_ln99_8)> <Delay = 1.58>
ST_20 : Operation 368 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp_slt  i32 %x_5, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 368 'icmp' 'icmp_ln105' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %_ifconv64.._crit_edge33_crit_edge, void" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 369 'br' 'br_ln105' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 0.00>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %cmp92, void %._crit_edge34, void" [../Sources/depthwise/depthwise.cpp:106]   --->   Operation 370 'br' 'br_ln106' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105)> <Delay = 0.00>
ST_20 : Operation 371 [2/2] (6.91ns)   --->   "%mul_ln109 = mul i32 %kn_8, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 371 'mul' 'mul_ln109' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln100, void %._crit_edge34.._crit_edge33_crit_edge, void" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 372 'br' 'br_ln112' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105)> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (2.47ns)   --->   "%icmp_ln122 = icmp_slt  i32 %x_5, i32 %mapSizeX_read" [../Sources/depthwise/depthwise.cpp:122]   --->   Operation 373 'icmp' 'icmp_ln122' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node x_8)   --->   "%xor_ln122 = xor i1 %icmp_ln122, i1 1" [../Sources/depthwise/depthwise.cpp:122]   --->   Operation 374 'xor' 'xor_ln122' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_8 = select i1 %xor_ln122, i32 1024, i32 %x_5" [../Sources/depthwise/depthwise.cpp:122]   --->   Operation 375 'select' 'x_8' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 376 [1/1] (2.55ns)   --->   "%add_ln126 = add i32 %kn_8, i32 1" [../Sources/depthwise/depthwise.cpp:126]   --->   Operation 376 'add' 'add_ln126' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (1.58ns)   --->   "%br_ln126 = br void %._crit_edge31" [../Sources/depthwise/depthwise.cpp:126]   --->   Operation 377 'br' 'br_ln126' <Predicate = (icmp_ln86 & icmp_ln99_8)> <Delay = 1.58>

State 21 <SV = 12> <Delay = 7.21>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "%accum_V_load = load i8 %accum_V" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 378 'load' 'accum_V_load' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 379 [1/1] (1.24ns)   --->   "%accum_V_1 = select i1 %icmp_ln100, i8 %conv_i38, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:100]   --->   Operation 379 'select' 'accum_V_1' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node accum_V_2)   --->   "%ret = mul i8 %sext_ln215_1, i8 %sext_ln215"   --->   Operation 380 'mul' 'ret' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 381 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_2 = add i8 %ret, i8 %accum_V_1"   --->   Operation 381 'add' 'accum_V_2' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 382 [2/3] (1.05ns) (grouped into DSP with root node accum_V_5)   --->   "%ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2"   --->   Operation 382 'mul' 'ret_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i4 %lhs_2"   --->   Operation 383 'sext' 'sext_ln215_4' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i4 %rhs_2"   --->   Operation 384 'sext' 'sext_ln215_5' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00>
ST_21 : Operation 385 [3/3] (1.05ns) (grouped into DSP with root node accum_V_8)   --->   "%ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4"   --->   Operation 385 'mul' 'ret_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 386 [1/2] (3.25ns)   --->   "%lhs_3 = load i18 %featureMap_V_addr_4"   --->   Operation 386 'load' 'lhs_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_21 : Operation 387 [1/2] (3.25ns)   --->   "%lhs_4 = load i18 %featureMap_V_addr_5"   --->   Operation 387 'load' 'lhs_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_21 : Operation 388 [1/2] (3.25ns)   --->   "%rhs_4 = load i14 %filter_V_addr_5"   --->   Operation 388 'load' 'rhs_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_21 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_12 = add i18 %trunc_ln102_5, i18 2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 389 'add' 'add_ln102_12' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 390 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_13 = add i18 %add_ln102_12, i18 %add_ln102_9" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 390 'add' 'add_ln102_13' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln102_5 = zext i18 %add_ln102_13" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 391 'zext' 'zext_ln102_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i14 %add_ln215_10"   --->   Operation 392 'zext' 'zext_ln215_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_21 : Operation 393 [1/1] (0.00ns)   --->   "%filter_V_addr_6 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_5"   --->   Operation 393 'getelementptr' 'filter_V_addr_6' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "%featureMap_V_addr_6 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_5"   --->   Operation 394 'getelementptr' 'featureMap_V_addr_6' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_21 : Operation 395 [2/2] (3.25ns)   --->   "%lhs_5 = load i18 %featureMap_V_addr_6"   --->   Operation 395 'load' 'lhs_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_21 : Operation 396 [2/2] (3.25ns)   --->   "%rhs_5 = load i14 %filter_V_addr_6"   --->   Operation 396 'load' 'rhs_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_21 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_14 = add i18 %mul_ln83, i18 %trunc_ln102_6" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 397 'add' 'add_ln102_14' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 398 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_15 = add i18 %add_ln102_14, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 398 'add' 'add_ln102_15' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln102_6 = zext i18 %add_ln102_15" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 399 'zext' 'zext_ln102_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (0.00ns)   --->   "%featureMap_V_addr_7 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_6"   --->   Operation 400 'getelementptr' 'featureMap_V_addr_7' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_21 : Operation 401 [2/2] (3.25ns)   --->   "%lhs_6 = load i18 %featureMap_V_addr_7"   --->   Operation 401 'load' 'lhs_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_21 : Operation 402 [1/2] (6.91ns)   --->   "%mul_ln102_8 = mul i32 %kn_7, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 402 'mul' 'mul_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln102_7 = trunc i32 %mul_ln102_8" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 403 'trunc' 'trunc_ln102_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_21 : Operation 404 [1/1] (2.13ns)   --->   "%add_ln102_16 = add i18 %mul_ln83, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 404 'add' 'add_ln102_16' <Predicate = (icmp_ln86)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 405 [2/2] (6.91ns)   --->   "%mul_ln102_9 = mul i32 %kn_8, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 405 'mul' 'mul_ln102_9' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln215_16 = trunc i32 %kn_8"   --->   Operation 406 'trunc' 'trunc_ln215_16' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln215_17 = trunc i32 %kn_8"   --->   Operation 407 'trunc' 'trunc_ln215_17' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln215_17, i3 0"   --->   Operation 408 'bitconcatenate' 'tmp_13_cast' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215_15 = add i14 %tmp_13_cast, i14 %trunc_ln215_16"   --->   Operation 409 'add' 'add_ln215_15' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 410 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln215_16 = add i14 %add_ln215_15, i14 8"   --->   Operation 410 'add' 'add_ln215_16' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 411 [1/2] (6.91ns)   --->   "%mul_ln109 = mul i32 %kn_8, i32 %mapSizeY_read" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 411 'mul' 'mul_ln109' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %mul_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 412 'trunc' 'empty_23' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%x_9 = phi i32 %x_8, void %._crit_edge33, i32 %x_5, void %_ifconv.._crit_edge31_crit_edge"   --->   Operation 413 'phi' 'x_9' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 414 [1/1] (0.00ns)   --->   "%kn_9 = phi i32 %add_ln126, void %._crit_edge33, i32 1537, void %_ifconv.._crit_edge31_crit_edge" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 414 'phi' 'kn_9' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_21 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [../Sources/depthwise/depthwise.cpp:86]   --->   Operation 415 'br' 'br_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 22 <SV = 13> <Delay = 7.21>
ST_22 : Operation 416 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_2 = add i8 %ret, i8 %accum_V_1"   --->   Operation 416 'add' 'accum_V_2' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node accum_V_4)   --->   "%and_ln100 = and i1 %icmp_ln99, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:100]   --->   Operation 417 'and' 'and_ln100' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node accum_V_4)   --->   "%accum_V_3 = select i1 %and_ln100, i8 %accum_V_2, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:100]   --->   Operation 418 'select' 'accum_V_3' <Predicate = (icmp_ln86 & icmp_ln99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 419 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_4 = select i1 %icmp_ln99, i8 %accum_V_3, i8 %accum_V_load" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 419 'select' 'accum_V_4' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 420 [1/3] (0.00ns) (grouped into DSP with root node accum_V_5)   --->   "%ret_1 = mul i8 %sext_ln215_3, i8 %sext_ln215_2"   --->   Operation 420 'mul' 'ret_1' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 421 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_5 = add i8 %ret_1, i8 %accum_V_4"   --->   Operation 421 'add' 'accum_V_5' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 422 [2/3] (1.05ns) (grouped into DSP with root node accum_V_8)   --->   "%ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4"   --->   Operation 422 'mul' 'ret_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i4 %lhs_3"   --->   Operation 423 'sext' 'sext_ln215_6' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i4 %rhs_3"   --->   Operation 424 'sext' 'sext_ln215_7' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00>
ST_22 : Operation 425 [3/3] (1.05ns) (grouped into DSP with root node accum_V_11)   --->   "%ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6"   --->   Operation 425 'mul' 'ret_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 426 [1/2] (3.25ns)   --->   "%lhs_5 = load i18 %featureMap_V_addr_6"   --->   Operation 426 'load' 'lhs_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_22 : Operation 427 [1/2] (3.25ns)   --->   "%rhs_5 = load i14 %filter_V_addr_6"   --->   Operation 427 'load' 'rhs_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i14 %add_ln215_12"   --->   Operation 428 'zext' 'zext_ln215_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_22 : Operation 429 [1/1] (0.00ns)   --->   "%filter_V_addr_7 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_6"   --->   Operation 429 'getelementptr' 'filter_V_addr_7' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_22 : Operation 430 [1/2] (3.25ns)   --->   "%lhs_6 = load i18 %featureMap_V_addr_7"   --->   Operation 430 'load' 'lhs_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_22 : Operation 431 [2/2] (3.25ns)   --->   "%rhs_6 = load i14 %filter_V_addr_7"   --->   Operation 431 'load' 'rhs_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_22 : Operation 432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_17 = add i18 %trunc_ln102_7, i18 1" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 432 'add' 'add_ln102_17' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 433 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_18 = add i18 %add_ln102_17, i18 %add_ln102_16" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 433 'add' 'add_ln102_18' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln102_7 = zext i18 %add_ln102_18" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 434 'zext' 'zext_ln102_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_22 : Operation 435 [1/1] (0.00ns)   --->   "%featureMap_V_addr_8 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_7"   --->   Operation 435 'getelementptr' 'featureMap_V_addr_8' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_22 : Operation 436 [2/2] (3.25ns)   --->   "%lhs_7 = load i18 %featureMap_V_addr_8"   --->   Operation 436 'load' 'lhs_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_22 : Operation 437 [1/2] (6.91ns)   --->   "%mul_ln102_9 = mul i32 %kn_8, i32 %mul_ln102" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 437 'mul' 'mul_ln102_9' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln102_8 = trunc i32 %mul_ln102_9" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 438 'trunc' 'trunc_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_22 : Operation 439 [1/1] (1.65ns) (grouped into DSP with root node add_ln109)   --->   "%tmp20 = add i18 %empty_23, i18 %and99_cast" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 439 'add' 'tmp20' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 440 [3/3] (1.05ns) (grouped into DSP with root node add_ln109)   --->   "%tmp21_cast = mul i18 %tmp20, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 440 'mul' 'tmp21_cast' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 14> <Delay = 7.21>
ST_23 : Operation 441 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_5 = add i8 %ret_1, i8 %accum_V_4"   --->   Operation 441 'add' 'accum_V_5' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node accum_V_7)   --->   "%and_ln101 = and i1 %icmp_ln99_1, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 442 'and' 'and_ln101' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node accum_V_7)   --->   "%accum_V_6 = select i1 %and_ln101, i8 %accum_V_5, i8 %accum_V_4" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 443 'select' 'accum_V_6' <Predicate = (icmp_ln86 & icmp_ln99_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 444 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_7 = select i1 %icmp_ln99_1, i8 %accum_V_6, i8 %accum_V_4" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 444 'select' 'accum_V_7' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 445 [1/3] (0.00ns) (grouped into DSP with root node accum_V_8)   --->   "%ret_2 = mul i8 %sext_ln215_5, i8 %sext_ln215_4"   --->   Operation 445 'mul' 'ret_2' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 446 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_8 = add i8 %ret_2, i8 %accum_V_7"   --->   Operation 446 'add' 'accum_V_8' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 447 [2/3] (1.05ns) (grouped into DSP with root node accum_V_11)   --->   "%ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6"   --->   Operation 447 'mul' 'ret_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i4 %lhs_4"   --->   Operation 448 'sext' 'sext_ln215_8' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i4 %rhs_4"   --->   Operation 449 'sext' 'sext_ln215_9' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00>
ST_23 : Operation 450 [3/3] (1.05ns) (grouped into DSP with root node accum_V_14)   --->   "%ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8"   --->   Operation 450 'mul' 'ret_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 451 [1/2] (3.25ns)   --->   "%rhs_6 = load i14 %filter_V_addr_7"   --->   Operation 451 'load' 'rhs_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i14 %add_ln215_14"   --->   Operation 452 'zext' 'zext_ln215_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%filter_V_addr_8 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_7"   --->   Operation 453 'getelementptr' 'filter_V_addr_8' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_23 : Operation 454 [1/2] (3.25ns)   --->   "%lhs_7 = load i18 %featureMap_V_addr_8"   --->   Operation 454 'load' 'lhs_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_23 : Operation 455 [2/2] (3.25ns)   --->   "%rhs_7 = load i14 %filter_V_addr_8"   --->   Operation 455 'load' 'rhs_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_23 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_19 = add i18 %trunc_ln102_8, i18 2" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 456 'add' 'add_ln102_19' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 457 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln102_20 = add i18 %add_ln102_19, i18 %add_ln102_16" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 457 'add' 'add_ln102_20' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln102_8 = zext i18 %add_ln102_20" [../Sources/depthwise/depthwise.cpp:102]   --->   Operation 458 'zext' 'zext_ln102_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_23 : Operation 459 [1/1] (0.00ns)   --->   "%featureMap_V_addr_9 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln102_8"   --->   Operation 459 'getelementptr' 'featureMap_V_addr_9' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_23 : Operation 460 [2/2] (3.25ns)   --->   "%lhs_8 = load i18 %featureMap_V_addr_9"   --->   Operation 460 'load' 'lhs_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_23 : Operation 461 [2/3] (1.05ns) (grouped into DSP with root node add_ln109)   --->   "%tmp21_cast = mul i18 %tmp20, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 461 'mul' 'tmp21_cast' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 15> <Delay = 5.44>
ST_24 : Operation 462 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_8 = add i8 %ret_2, i8 %accum_V_7"   --->   Operation 462 'add' 'accum_V_8' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node accum_V_10)   --->   "%and_ln101_1 = and i1 %icmp_ln99_2, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 463 'and' 'and_ln101_1' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node accum_V_10)   --->   "%accum_V_9 = select i1 %and_ln101_1, i8 %accum_V_8, i8 %accum_V_7" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 464 'select' 'accum_V_9' <Predicate = (icmp_ln86 & icmp_ln99_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 465 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_10 = select i1 %icmp_ln99_2, i8 %accum_V_9, i8 %accum_V_7" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 465 'select' 'accum_V_10' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 466 [1/3] (0.00ns) (grouped into DSP with root node accum_V_11)   --->   "%ret_3 = mul i8 %sext_ln215_7, i8 %sext_ln215_6"   --->   Operation 466 'mul' 'ret_3' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 467 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_11 = add i8 %ret_3, i8 %accum_V_10"   --->   Operation 467 'add' 'accum_V_11' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 468 [2/3] (1.05ns) (grouped into DSP with root node accum_V_14)   --->   "%ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8"   --->   Operation 468 'mul' 'ret_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i4 %lhs_5"   --->   Operation 469 'sext' 'sext_ln215_10' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i4 %rhs_5"   --->   Operation 470 'sext' 'sext_ln215_11' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00>
ST_24 : Operation 471 [3/3] (1.05ns) (grouped into DSP with root node accum_V_17)   --->   "%ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10"   --->   Operation 471 'mul' 'ret_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 472 [1/2] (3.25ns)   --->   "%rhs_7 = load i14 %filter_V_addr_8"   --->   Operation 472 'load' 'rhs_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_24 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i14 %add_ln215_16"   --->   Operation 473 'zext' 'zext_ln215_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_24 : Operation 474 [1/1] (0.00ns)   --->   "%filter_V_addr_9 = getelementptr i4 %filter_V, i64 0, i64 %zext_ln215_8"   --->   Operation 474 'getelementptr' 'filter_V_addr_9' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_24 : Operation 475 [1/2] (3.25ns)   --->   "%lhs_8 = load i18 %featureMap_V_addr_9"   --->   Operation 475 'load' 'lhs_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_24 : Operation 476 [2/2] (3.25ns)   --->   "%rhs_8 = load i14 %filter_V_addr_9"   --->   Operation 476 'load' 'rhs_8' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%empty_22 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_in_V_data_V, i4 %strm_in_V_keep_V, i4 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 477 'read' 'empty_22' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i41 %empty_22"   --->   Operation 478 'extractvalue' 'tmp_data_V_3' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i32 %tmp_data_V_3"   --->   Operation 479 'trunc' 'trunc_ln69_2' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_24 : Operation 480 [1/3] (0.00ns) (grouped into DSP with root node add_ln109)   --->   "%tmp21_cast = mul i18 %tmp20, i18 %empty_20" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 480 'mul' 'tmp21_cast' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 481 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109 = add i18 %tmp21_cast, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 481 'add' 'add_ln109' <Predicate = (icmp_ln86 & icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 16> <Delay = 5.44>
ST_25 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_11 = add i8 %ret_3, i8 %accum_V_10"   --->   Operation 482 'add' 'accum_V_11' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node accum_V_13)   --->   "%and_ln101_2 = and i1 %icmp_ln99_3, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 483 'and' 'and_ln101_2' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node accum_V_13)   --->   "%accum_V_12 = select i1 %and_ln101_2, i8 %accum_V_11, i8 %accum_V_10" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 484 'select' 'accum_V_12' <Predicate = (icmp_ln86 & icmp_ln99_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 485 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_13 = select i1 %icmp_ln99_3, i8 %accum_V_12, i8 %accum_V_10" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 485 'select' 'accum_V_13' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 486 [1/3] (0.00ns) (grouped into DSP with root node accum_V_14)   --->   "%ret_4 = mul i8 %sext_ln215_9, i8 %sext_ln215_8"   --->   Operation 486 'mul' 'ret_4' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 487 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_14 = add i8 %ret_4, i8 %accum_V_13"   --->   Operation 487 'add' 'accum_V_14' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 488 [2/3] (1.05ns) (grouped into DSP with root node accum_V_17)   --->   "%ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10"   --->   Operation 488 'mul' 'ret_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i4 %lhs_6"   --->   Operation 489 'sext' 'sext_ln215_12' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i4 %rhs_6"   --->   Operation 490 'sext' 'sext_ln215_13' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00>
ST_25 : Operation 491 [3/3] (1.05ns) (grouped into DSP with root node accum_V_20)   --->   "%ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12"   --->   Operation 491 'mul' 'ret_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 492 [1/2] (3.25ns)   --->   "%rhs_8 = load i14 %filter_V_addr_9"   --->   Operation 492 'load' 'rhs_8' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 13824> <RAM>
ST_25 : Operation 493 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln109 = add i18 %tmp21_cast, i18 %trunc_ln36" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 493 'add' 'add_ln109' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i18 %add_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 494 'zext' 'zext_ln109' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_25 : Operation 495 [1/1] (0.00ns)   --->   "%featureMap_V_addr_10 = getelementptr i4 %featureMap_V, i64 0, i64 %zext_ln109" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 495 'getelementptr' 'featureMap_V_addr_10' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>
ST_25 : Operation 496 [1/1] (3.25ns)   --->   "%store_ln109 = store i4 %trunc_ln69_2, i18 %featureMap_V_addr_10" [../Sources/depthwise/depthwise.cpp:109]   --->   Operation 496 'store' 'store_ln109' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 4> <Depth = 258048> <RAM>
ST_25 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln110 = br void %._crit_edge34" [../Sources/depthwise/depthwise.cpp:110]   --->   Operation 497 'br' 'br_ln110' <Predicate = (icmp_ln99_8 & icmp_ln105 & cmp92)> <Delay = 0.00>

State 26 <SV = 17> <Delay = 5.44>
ST_26 : Operation 498 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_14 = add i8 %ret_4, i8 %accum_V_13"   --->   Operation 498 'add' 'accum_V_14' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node accum_V_16)   --->   "%and_ln101_3 = and i1 %icmp_ln99_4, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 499 'and' 'and_ln101_3' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node accum_V_16)   --->   "%accum_V_15 = select i1 %and_ln101_3, i8 %accum_V_14, i8 %accum_V_13" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 500 'select' 'accum_V_15' <Predicate = (icmp_ln86 & icmp_ln99_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 501 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_16 = select i1 %icmp_ln99_4, i8 %accum_V_15, i8 %accum_V_13" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 501 'select' 'accum_V_16' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 502 [1/3] (0.00ns) (grouped into DSP with root node accum_V_17)   --->   "%ret_5 = mul i8 %sext_ln215_11, i8 %sext_ln215_10"   --->   Operation 502 'mul' 'ret_5' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 503 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_17 = add i8 %ret_5, i8 %accum_V_16"   --->   Operation 503 'add' 'accum_V_17' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 504 [2/3] (1.05ns) (grouped into DSP with root node accum_V_20)   --->   "%ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12"   --->   Operation 504 'mul' 'ret_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i4 %lhs_7"   --->   Operation 505 'sext' 'sext_ln215_14' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_26 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i4 %rhs_7"   --->   Operation 506 'sext' 'sext_ln215_15' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00>
ST_26 : Operation 507 [3/3] (1.05ns) (grouped into DSP with root node accum_V_23)   --->   "%ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14"   --->   Operation 507 'mul' 'ret_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 18> <Delay = 5.44>
ST_27 : Operation 508 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_17 = add i8 %ret_5, i8 %accum_V_16"   --->   Operation 508 'add' 'accum_V_17' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node accum_V_19)   --->   "%and_ln101_4 = and i1 %icmp_ln99_5, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 509 'and' 'and_ln101_4' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node accum_V_19)   --->   "%accum_V_18 = select i1 %and_ln101_4, i8 %accum_V_17, i8 %accum_V_16" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 510 'select' 'accum_V_18' <Predicate = (icmp_ln86 & icmp_ln99_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 511 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_19 = select i1 %icmp_ln99_5, i8 %accum_V_18, i8 %accum_V_16" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 511 'select' 'accum_V_19' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 512 [1/3] (0.00ns) (grouped into DSP with root node accum_V_20)   --->   "%ret_6 = mul i8 %sext_ln215_13, i8 %sext_ln215_12"   --->   Operation 512 'mul' 'ret_6' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 513 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_20 = add i8 %ret_6, i8 %accum_V_19"   --->   Operation 513 'add' 'accum_V_20' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 514 [2/3] (1.05ns) (grouped into DSP with root node accum_V_23)   --->   "%ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14"   --->   Operation 514 'mul' 'ret_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln215_16 = sext i4 %lhs_8"   --->   Operation 515 'sext' 'sext_ln215_16' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_27 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln215_17 = sext i4 %rhs_8"   --->   Operation 516 'sext' 'sext_ln215_17' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 0.00>
ST_27 : Operation 517 [3/3] (1.05ns) (grouped into DSP with root node accum_V_26)   --->   "%ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16"   --->   Operation 517 'mul' 'ret_8' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 19> <Delay = 5.44>
ST_28 : Operation 518 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_20 = add i8 %ret_6, i8 %accum_V_19"   --->   Operation 518 'add' 'accum_V_20' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node accum_V_22)   --->   "%and_ln101_5 = and i1 %icmp_ln99_6, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 519 'and' 'and_ln101_5' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node accum_V_22)   --->   "%accum_V_21 = select i1 %and_ln101_5, i8 %accum_V_20, i8 %accum_V_19" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 520 'select' 'accum_V_21' <Predicate = (icmp_ln86 & icmp_ln99_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 521 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_22 = select i1 %icmp_ln99_6, i8 %accum_V_21, i8 %accum_V_19" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 521 'select' 'accum_V_22' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 522 [1/3] (0.00ns) (grouped into DSP with root node accum_V_23)   --->   "%ret_7 = mul i8 %sext_ln215_15, i8 %sext_ln215_14"   --->   Operation 522 'mul' 'ret_7' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 523 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_23 = add i8 %ret_7, i8 %accum_V_22"   --->   Operation 523 'add' 'accum_V_23' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 524 [2/3] (1.05ns) (grouped into DSP with root node accum_V_26)   --->   "%ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16"   --->   Operation 524 'mul' 'ret_8' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 20> <Delay = 5.44>
ST_29 : Operation 525 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_9" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 525 'specpipeline' 'specpipeline_ln89' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_29 : Operation 526 [1/1] (0.00ns)   --->   "%speclooptripcount_ln89 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 526 'speclooptripcount' 'speclooptripcount_ln89' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_29 : Operation 527 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../Sources/depthwise/depthwise.cpp:89]   --->   Operation 527 'specloopname' 'specloopname_ln89' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_29 : Operation 528 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_23 = add i8 %ret_7, i8 %accum_V_22"   --->   Operation 528 'add' 'accum_V_23' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node accum_V_25)   --->   "%and_ln101_6 = and i1 %icmp_ln99_7, i1 %icmp_ln100" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 529 'and' 'and_ln101_6' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node accum_V_25)   --->   "%accum_V_24 = select i1 %and_ln101_6, i8 %accum_V_23, i8 %accum_V_22" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 530 'select' 'accum_V_24' <Predicate = (icmp_ln86 & icmp_ln99_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 531 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_25 = select i1 %icmp_ln99_7, i8 %accum_V_24, i8 %accum_V_22" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 531 'select' 'accum_V_25' <Predicate = (icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 532 [1/1] (1.70ns)   --->   "%store_ln99 = store i8 %accum_V_25, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:99]   --->   Operation 532 'store' 'store_ln99' <Predicate = (icmp_ln86 & !icmp_ln99_8)> <Delay = 1.70>
ST_29 : Operation 533 [1/3] (0.00ns) (grouped into DSP with root node accum_V_26)   --->   "%ret_8 = mul i8 %sext_ln215_17, i8 %sext_ln215_16"   --->   Operation 533 'mul' 'ret_8' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 534 [2/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_26 = add i8 %ret_8, i8 %accum_V_25"   --->   Operation 534 'add' 'accum_V_26' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 21> <Delay = 6.30>
ST_30 : Operation 535 [1/2] (2.10ns) (root node of the DSP)   --->   "%accum_V_26 = add i8 %ret_8, i8 %accum_V_25"   --->   Operation 535 'add' 'accum_V_26' <Predicate = (icmp_ln99_8 & icmp_ln100)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 536 [1/1] (1.24ns)   --->   "%accum_V_27 = select i1 %icmp_ln100, i8 %accum_V_26, i8 %accum_V_25" [../Sources/depthwise/depthwise.cpp:101]   --->   Operation 536 'select' 'accum_V_27' <Predicate = (icmp_ln99_8)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 537 [1/1] (1.70ns)   --->   "%store_ln105 = store i8 %accum_V_27, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 537 'store' 'store_ln105' <Predicate = (icmp_ln99_8 & !icmp_ln105)> <Delay = 1.70>
ST_30 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln105 = br void %._crit_edge33" [../Sources/depthwise/depthwise.cpp:105]   --->   Operation 538 'br' 'br_ln105' <Predicate = (icmp_ln99_8 & !icmp_ln105)> <Delay = 0.00>
ST_30 : Operation 539 [1/1] (1.70ns)   --->   "%store_ln112 = store i8 %accum_V_27, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 539 'store' 'store_ln112' <Predicate = (icmp_ln99_8 & icmp_ln105 & !icmp_ln100)> <Delay = 1.70>
ST_30 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln112 = br void %._crit_edge33" [../Sources/depthwise/depthwise.cpp:112]   --->   Operation 540 'br' 'br_ln112' <Predicate = (icmp_ln99_8 & icmp_ln105 & !icmp_ln100)> <Delay = 0.00>
ST_30 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node accum_V_29)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %accum_V_27, i32 7"   --->   Operation 541 'bitselect' 'tmp_4' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00>
ST_30 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node accum_V_29)   --->   "%and_ln113 = and i1 %tmp_4, i1 %relu_read" [../Sources/depthwise/depthwise.cpp:113]   --->   Operation 542 'and' 'and_ln113' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 543 [1/1] (1.24ns) (out node of the LUT)   --->   "%accum_V_29 = select i1 %and_ln113, i8 0, i8 %accum_V_27" [../Sources/depthwise/depthwise.cpp:113]   --->   Operation 543 'select' 'accum_V_29' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i8 %accum_V_29"   --->   Operation 544 'sext' 'sext_ln69' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00>
ST_30 : Operation 545 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0"   --->   Operation 545 'write' 'write_ln304' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 546 [1/1] (1.70ns)   --->   "%store_ln119 = store i8 %accum_V_29, i8 %accum_V" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 546 'store' 'store_ln119' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 1.70>

State 31 <SV = 22> <Delay = 0.00>
ST_31 : Operation 547 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_last_V, i32 %sext_ln69, i4 15, i4 15, i1 0"   --->   Operation 547 'write' 'write_ln304' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln119 = br void %._crit_edge33" [../Sources/depthwise/depthwise.cpp:119]   --->   Operation 548 'br' 'br_ln119' <Predicate = (icmp_ln99_8 & icmp_ln105 & icmp_ln100)> <Delay = 0.00>

State 32 <SV = 10> <Delay = 2.55>
ST_32 : Operation 549 [1/1] (2.55ns)   --->   "%x_6 = add i32 %x_5, i32 1" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 549 'add' 'x_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [../Sources/depthwise/depthwise.cpp:83]   --->   Operation 550 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernelN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernelSize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapSizeX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapSizeY]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
relu_read              (read             ) [ 001111111111111111111111111111111]
mapSizeY_read          (read             ) [ 001111111111111111111111111111111]
mapSizeX_read          (read             ) [ 001111111111111111111111111111111]
kernelSize_read        (read             ) [ 001110000000000000000000000000000]
kernelN_read           (read             ) [ 001111111111111111111111111111111]
empty                  (trunc            ) [ 001111111111100000000000000000000]
empty_16               (trunc            ) [ 001111111111100000000000000000000]
empty_17               (trunc            ) [ 001111111111100000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000000]
filter_V               (alloca           ) [ 001111111111111111111111111111111]
featureMap_V           (alloca           ) [ 001111111111111111111111111111111]
empty_18               (read             ) [ 000000000000000000000000000000000]
tmp_data_V             (extractvalue     ) [ 000000000000000000000000000000000]
bias_V                 (trunc            ) [ 001111111111110000000000000000000]
cast2                  (zext             ) [ 000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000000000000000000000000]
p_shl                  (zext             ) [ 000000000000000000000000000000000]
bound4                 (add              ) [ 001110000000000000000000000000000]
cmp22_not_mid113       (icmp             ) [ 001110000000000000000000000000000]
br_ln47                (br               ) [ 011110000000000000000000000000000]
indvar_flatten17       (phi              ) [ 001110000000000000000000000000000]
n                      (phi              ) [ 001110000000000000000000000000000]
indvar_flatten         (phi              ) [ 001110000000000000000000000000000]
y_1                    (phi              ) [ 001110000000000000000000000000000]
x_1                    (phi              ) [ 001110000000000000000000000000000]
add_ln47_1             (add              ) [ 011110000000000000000000000000000]
zext_ln49              (zext             ) [ 000000000000000000000000000000000]
slt                    (icmp             ) [ 000000000000000000000000000000000]
rev107                 (xor              ) [ 001100000000000000000000000000000]
icmp_ln47              (icmp             ) [ 001110000000000000000000000000000]
br_ln47                (br               ) [ 000000000000000000000000000000000]
add_ln47               (add              ) [ 000000000000000000000000000000000]
icmp_ln49              (icmp             ) [ 001100000000000000000000000000000]
select_ln47            (select           ) [ 000000000000000000000000000000000]
select_ln47_1          (select           ) [ 011110000000000000000000000000000]
xor_ln47               (xor              ) [ 000000000000000000000000000000000]
icmp_ln50              (icmp             ) [ 000000000000000000000000000000000]
and_ln47               (and              ) [ 001100000000000000000000000000000]
add_ln49               (add              ) [ 001100000000000000000000000000000]
or_ln49                (or               ) [ 000000000000000000000000000000000]
select_ln49            (select           ) [ 001110000000000000000000000000000]
select_ln49_1          (select           ) [ 011110000000000000000000000000000]
add_ln50               (add              ) [ 011110000000000000000000000000000]
add_ln49_1             (add              ) [ 000000000000000000000000000000000]
select_ln49_3          (select           ) [ 011110000000000000000000000000000]
br_ln0                 (br               ) [ 011110000000000000000000000000000]
zext_ln54              (zext             ) [ 000000000000000000000000000000000]
tmp_3                  (bitconcatenate   ) [ 000000000000000000000000000000000]
zext_ln54_1            (zext             ) [ 000000000000000000000000000000000]
sub_ln54               (sub              ) [ 000000000000000000000000000000000]
sext_ln47              (sext             ) [ 000000000000000000000000000000000]
select_ln47_2          (select           ) [ 000000000000000000000000000000000]
zext_ln54_2            (zext             ) [ 000000000000000000000000000000000]
add_ln54               (add              ) [ 000000000000000000000000000000000]
trunc_ln54             (trunc            ) [ 001010000000000000000000000000000]
trunc_ln54_1           (trunc            ) [ 001010000000000000000000000000000]
zext_ln49_1            (zext             ) [ 000000000000000000000000000000000]
slt108                 (icmp             ) [ 000000000000000000000000000000000]
rev109                 (xor              ) [ 000000000000000000000000000000000]
select_ln49_2          (select           ) [ 000000000000000000000000000000000]
zext_ln50              (zext             ) [ 000000000000000000000000000000000]
icmp_ln52              (icmp             ) [ 000000000000000000000000000000000]
xor_ln52               (xor              ) [ 000000000000000000000000000000000]
or_ln52                (or               ) [ 001010000000000000000000000000000]
br_ln52                (br               ) [ 000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000000]
p_shl1_cast            (bitconcatenate   ) [ 000000000000000000000000000000000]
sub_ln54_1             (sub              ) [ 000000000000000000000000000000000]
zext_ln54_3            (zext             ) [ 000000000000000000000000000000000]
add_ln54_1             (add              ) [ 000000000000000000000000000000000]
zext_ln54_4            (zext             ) [ 000000000000000000000000000000000]
filter_V_addr          (getelementptr    ) [ 000000000000000000000000000000000]
specpipeline_ln50      (specpipeline     ) [ 000000000000000000000000000000000]
specloopname_ln50      (specloopname     ) [ 000000000000000000000000000000000]
empty_19               (read             ) [ 000000000000000000000000000000000]
tmp_data_V_1           (extractvalue     ) [ 000000000000000000000000000000000]
trunc_ln69             (trunc            ) [ 000000000000000000000000000000000]
store_ln54             (store            ) [ 000000000000000000000000000000000]
br_ln55                (br               ) [ 000000000000000000000000000000000]
sub                    (add              ) [ 000000111111100000000000000000000]
trunc_ln70             (trunc            ) [ 000000111111100000000000000000000]
empty_20               (trunc            ) [ 000000111111111111111111111111111]
br_ln61                (br               ) [ 000001111111100000000000000000000]
y                      (phi              ) [ 000000100000000000000000000000000]
y_3                    (add              ) [ 000001111111100000000000000000000]
icmp_ln61              (icmp             ) [ 000000111111100000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000000000000000]
br_ln61                (br               ) [ 000000000000000000000000000000000]
zext_ln61              (zext             ) [ 000000011111100000000000000000000]
specloopname_ln61      (specloopname     ) [ 000000000000000000000000000000000]
br_ln62                (br               ) [ 000000111111100000000000000000000]
accum_V                (alloca           ) [ 000000000000011111111111111111111]
sub_ln77               (sub              ) [ 000000000000000000000000000000000]
outMapYSize            (add              ) [ 000000000000011111111111111111111]
sub_ln78               (sub              ) [ 000000000000000000000000000000000]
outMapXSize            (add              ) [ 000000000000010000000000000000000]
x                      (phi              ) [ 000000011111000000000000000000000]
icmp_ln62              (icmp             ) [ 000000111111100000000000000000000]
br_ln62                (br               ) [ 000000000000000000000000000000000]
speclooptripcount_ln64 (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln64      (specloopname     ) [ 000000000000000000000000000000000]
br_ln64                (br               ) [ 000000111111100000000000000000000]
br_ln0                 (br               ) [ 000001111111100000000000000000000]
n_1                    (phi              ) [ 000000001111000000000000000000000]
x_3                    (phi              ) [ 000000001111100000000000000000000]
phi_mul                (phi              ) [ 000000001111000000000000000000000]
n_2                    (add              ) [ 000000111111100000000000000000000]
zext_ln64              (zext             ) [ 000000000000000000000000000000000]
icmp_ln64              (icmp             ) [ 000000111111100000000000000000000]
br_ln64                (br               ) [ 000000000000000000000000000000000]
icmp_ln67              (icmp             ) [ 000000111111100000000000000000000]
add_ln67               (add              ) [ 000000111111100000000000000000000]
br_ln67                (br               ) [ 000000000000000000000000000000000]
empty_21               (read             ) [ 000000000000000000000000000000000]
tmp_data_V_2           (extractvalue     ) [ 000000000000000000000000000000000]
trunc_ln69_1           (trunc            ) [ 000000001111000000000000000000000]
tmp                    (add              ) [ 000000001110000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000000]
x_7                    (phi              ) [ 000000111111100000000000000000000]
br_ln0                 (br               ) [ 000000111111100000000000000000000]
trunc_ln64             (trunc            ) [ 000000001011000000000000000000000]
specpipeline_ln62      (specpipeline     ) [ 000000000000000000000000000000000]
speclooptripcount_ln62 (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln62      (specloopname     ) [ 000000000000000000000000000000000]
tmp19_cast             (mul              ) [ 000000001001000000000000000000000]
add_ln70               (add              ) [ 000000000000000000000000000000000]
zext_ln70              (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr      (getelementptr    ) [ 000000000000000000000000000000000]
store_ln70             (store            ) [ 000000000000000000000000000000000]
x_4                    (add              ) [ 000000111111100000000000000000000]
br_ln62                (br               ) [ 000000111111100000000000000000000]
outMapYSize_cast       (sext             ) [ 000000000000000000000000000000000]
conv69                 (sext             ) [ 000000000000001111111111111111111]
conv_i38               (sext             ) [ 000000000000001111111111111111111]
sub91                  (add              ) [ 000000000000001111111111111111111]
mul_ln102              (mul              ) [ 000000000000001111111111111111111]
br_ln80                (br               ) [ 000000000000011111111111111111111]
y_2                    (phi              ) [ 000000000000001000000000000000000]
y_4                    (add              ) [ 000000000000011111111111111111111]
zext_ln80_1            (zext             ) [ 000000000000000000000000000000000]
icmp_ln80              (icmp             ) [ 000000000000001111111111111111111]
br_ln80                (br               ) [ 000000000000000000000000000000000]
trunc_ln80             (trunc            ) [ 000000000000000000000000000000000]
zext_ln80              (zext             ) [ 000000000000000000000000000000000]
speclooptripcount_ln36 (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln36      (specloopname     ) [ 000000000000000000000000000000000]
cmp92                  (icmp             ) [ 000000000000000111111111111111111]
add98                  (add              ) [ 000000000000000000000000000000000]
and99_cast             (zext             ) [ 000000000000000111111111111111111]
trunc_ln1_cast         (zext             ) [ 000000000000000000000000000000000]
mul75_cast             (mul              ) [ 000000000000000111111111111111111]
y_4_cast               (add              ) [ 000000000000000000000000000000000]
y_4_cast_cast          (zext             ) [ 000000000000000000000000000000000]
mul75_1_cast           (mul              ) [ 000000000000000111111111111111111]
add74_2                (xor              ) [ 000000000000000000000000000000000]
add74_2_cast           (zext             ) [ 000000000000000000000000000000000]
mul_ln83               (mul              ) [ 000000000000000111111111111111111]
br_ln83                (br               ) [ 000000000000001111111111111111111]
ret_ln132              (ret              ) [ 000000000000000000000000000000000]
x_2                    (phi              ) [ 000000000000000111111111111111110]
tmp_2                  (partselect       ) [ 000000000000000000000000000000000]
icmp_ln83              (icmp             ) [ 000000000000001111111111111111111]
br_ln83                (br               ) [ 000000000000000000000000000000000]
speclooptripcount_ln86 (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln86      (specloopname     ) [ 000000000000000000000000000000000]
br_ln86                (br               ) [ 000000000000001111111111111111111]
br_ln0                 (br               ) [ 000000000000011111111111111111111]
kn                     (phi              ) [ 000000000000000011111111111111110]
icmp_ln86              (icmp             ) [ 000000000000001111111111111111111]
br_ln86                (br               ) [ 000000000000000000000000000000000]
icmp_ln99              (icmp             ) [ 000000000000000001111110000000000]
trunc_ln215            (trunc            ) [ 000000000000000000000000000000000]
trunc_ln215_1          (trunc            ) [ 000000000000000000000000000000000]
tmp_5_cast             (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215              (add              ) [ 000000000000000000000000000000000]
zext_ln215             (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_1        (getelementptr    ) [ 000000000000000001000000000000000]
kn_1                   (select           ) [ 000000000000000001100000000000000]
icmp_ln99_1            (icmp             ) [ 000000000000000001111111000000000]
trunc_ln215_2          (trunc            ) [ 000000000000000000000000000000000]
trunc_ln215_3          (trunc            ) [ 000000000000000000000000000000000]
tmp_6_cast             (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215_1            (add              ) [ 000000000000000000000000000000000]
add_ln215_2            (add              ) [ 000000000000000001000000000000000]
kn_2                   (select           ) [ 000000000000000001100000000000000]
trunc_ln215_4          (trunc            ) [ 000000000000000001000000000000000]
trunc_ln215_5          (trunc            ) [ 000000000000000001000000000000000]
mul_ln102_1            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102            (trunc            ) [ 000000000000000000100000000000000]
rhs                    (load             ) [ 000000000000000000110000000000000]
zext_ln215_1           (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_2        (getelementptr    ) [ 000000000000000000100000000000000]
icmp_ln99_2            (icmp             ) [ 000000000000000000111111100000000]
tmp_7_cast             (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215_3            (add              ) [ 000000000000000000000000000000000]
add_ln215_4            (add              ) [ 000000000000000000100000000000000]
kn_3                   (select           ) [ 000000000000000000110000000000000]
icmp_ln99_3            (icmp             ) [ 000000000000000010111111110000000]
trunc_ln215_6          (trunc            ) [ 000000000000000000000000000000000]
trunc_ln215_7          (trunc            ) [ 000000000000000000000000000000000]
tmp_8_cast             (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215_5            (add              ) [ 000000000000000000000000000000000]
add_ln215_6            (add              ) [ 000000000000000000110000000000000]
kn_4                   (select           ) [ 000000000000000000110000000000000]
trunc_ln215_8          (trunc            ) [ 000000000000000000100000000000000]
trunc_ln215_9          (trunc            ) [ 000000000000000000100000000000000]
x_5                    (phi              ) [ 000000000000000011111111111111111]
trunc_ln36             (trunc            ) [ 000000000000000010011111110000000]
icmp_ln100             (icmp             ) [ 000000000000000011111111111111110]
add_ln102              (add              ) [ 000000000000000000000000000000000]
add_ln102_1            (add              ) [ 000000000000000000000000000000000]
zext_ln102             (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr_1    (getelementptr    ) [ 000000000000000000010000000000000]
mul_ln102_2            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102_1          (trunc            ) [ 000000000000000000010000000000000]
add_ln102_2            (add              ) [ 000000000000000000010000000000000]
rhs_1                  (load             ) [ 000000000000000000011000000000000]
mul_ln102_3            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102_2          (trunc            ) [ 000000000000000000010000000000000]
zext_ln215_2           (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_3        (getelementptr    ) [ 000000000000000000010000000000000]
icmp_ln99_4            (icmp             ) [ 000000000000000011011111111000000]
tmp_9_cast             (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215_7            (add              ) [ 000000000000000000000000000000000]
add_ln215_8            (add              ) [ 000000000000000000011000000000000]
kn_5                   (select           ) [ 000000000000000000011000000000000]
icmp_ln99_5            (icmp             ) [ 000000000000000011111111111100000]
trunc_ln215_10         (trunc            ) [ 000000000000000000000000000000000]
trunc_ln215_11         (trunc            ) [ 000000000000000000000000000000000]
tmp_10_cast            (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215_9            (add              ) [ 000000000000000000000000000000000]
add_ln215_10           (add              ) [ 000000000000000000011100000000000]
kn_6                   (select           ) [ 000000000000000000011000000000000]
trunc_ln215_12         (trunc            ) [ 000000000000000000010000000000000]
trunc_ln215_13         (trunc            ) [ 000000000000000000010000000000000]
lhs                    (load             ) [ 000000000000000000000000000000000]
sext_ln215             (sext             ) [ 000000000000000000001100000000000]
sext_ln215_1           (sext             ) [ 000000000000000000001100000000000]
add_ln102_3            (add              ) [ 000000000000000000000000000000000]
add_ln102_4            (add              ) [ 000000000000000000000000000000000]
zext_ln102_1           (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr_2    (getelementptr    ) [ 000000000000000000001000000000000]
add_ln102_5            (add              ) [ 000000000000000000000000000000000]
add_ln102_6            (add              ) [ 000000000000000000000000000000000]
zext_ln102_2           (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr_3    (getelementptr    ) [ 000000000000000000001000000000000]
rhs_2                  (load             ) [ 000000000000000000001100000000000]
mul_ln102_4            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102_3          (trunc            ) [ 000000000000000000001000000000000]
zext_ln215_3           (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_4        (getelementptr    ) [ 000000000000000000001000000000000]
mul_ln102_5            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102_4          (trunc            ) [ 000000000000000000001000000000000]
add_ln102_9            (add              ) [ 000000000000000000001100000000000]
icmp_ln99_6            (icmp             ) [ 000000000000000011111111111110000]
tmp_11_cast            (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215_11           (add              ) [ 000000000000000000000000000000000]
add_ln215_12           (add              ) [ 000000000000000000001110000000000]
kn_7                   (select           ) [ 000000000000000000001100000000000]
icmp_ln99_7            (icmp             ) [ 000000000000000011111111111111000]
trunc_ln215_14         (trunc            ) [ 000000000000000000000000000000000]
trunc_ln215_15         (trunc            ) [ 000000000000000000000000000000000]
tmp_12_cast            (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215_13           (add              ) [ 000000000000000000000000000000000]
add_ln215_14           (add              ) [ 000000000000000000001111000000000]
kn_8                   (select           ) [ 000000000000000000001110000000000]
lhs_1                  (load             ) [ 000000000000000000000000000000000]
sext_ln215_2           (sext             ) [ 000000000000000000000110000000000]
sext_ln215_3           (sext             ) [ 000000000000000000000110000000000]
lhs_2                  (load             ) [ 000000000000000000000100000000000]
add_ln102_7            (add              ) [ 000000000000000000000000000000000]
add_ln102_8            (add              ) [ 000000000000000000000000000000000]
zext_ln102_3           (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr_4    (getelementptr    ) [ 000000000000000000000100000000000]
rhs_3                  (load             ) [ 000000000000000000000110000000000]
add_ln102_10           (add              ) [ 000000000000000000000000000000000]
add_ln102_11           (add              ) [ 000000000000000000000000000000000]
zext_ln102_4           (zext             ) [ 000000000000000000000000000000000]
zext_ln215_4           (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_5        (getelementptr    ) [ 000000000000000000000100000000000]
featureMap_V_addr_5    (getelementptr    ) [ 000000000000000000000100000000000]
mul_ln102_6            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102_5          (trunc            ) [ 000000000000000000000100000000000]
mul_ln102_7            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102_6          (trunc            ) [ 000000000000000000000100000000000]
icmp_ln99_8            (icmp             ) [ 000000000000001111111111111111111]
br_ln99                (br               ) [ 000000000000000000000000000000000]
br_ln99                (br               ) [ 000000000000001111111111111111111]
icmp_ln105             (icmp             ) [ 000000000000001111111111111111111]
br_ln105               (br               ) [ 000000000000000000000000000000000]
br_ln106               (br               ) [ 000000000000000000000000000000000]
br_ln112               (br               ) [ 000000000000000000000000000000000]
icmp_ln122             (icmp             ) [ 000000000000000000000000000000000]
xor_ln122              (xor              ) [ 000000000000000000000000000000000]
x_8                    (select           ) [ 000000000000001111111111111111111]
add_ln126              (add              ) [ 000000000000001111111111111111111]
br_ln126               (br               ) [ 000000000000001111111111111111111]
accum_V_load           (load             ) [ 000000000000000000000010000000000]
accum_V_1              (select           ) [ 000000000000000000000010000000000]
ret                    (mul              ) [ 000000000000000000000010000000000]
sext_ln215_4           (sext             ) [ 000000000000000000000011000000000]
sext_ln215_5           (sext             ) [ 000000000000000000000011000000000]
lhs_3                  (load             ) [ 000000000000000000000010000000000]
lhs_4                  (load             ) [ 000000000000000000000011000000000]
rhs_4                  (load             ) [ 000000000000000000000011000000000]
add_ln102_12           (add              ) [ 000000000000000000000000000000000]
add_ln102_13           (add              ) [ 000000000000000000000000000000000]
zext_ln102_5           (zext             ) [ 000000000000000000000000000000000]
zext_ln215_5           (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_6        (getelementptr    ) [ 000000000000000000000010000000000]
featureMap_V_addr_6    (getelementptr    ) [ 000000000000000000000010000000000]
add_ln102_14           (add              ) [ 000000000000000000000000000000000]
add_ln102_15           (add              ) [ 000000000000000000000000000000000]
zext_ln102_6           (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr_7    (getelementptr    ) [ 000000000000000000000010000000000]
mul_ln102_8            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102_7          (trunc            ) [ 000000000000000000000010000000000]
add_ln102_16           (add              ) [ 000000000000000000000011000000000]
trunc_ln215_16         (trunc            ) [ 000000000000000000000000000000000]
trunc_ln215_17         (trunc            ) [ 000000000000000000000000000000000]
tmp_13_cast            (bitconcatenate   ) [ 000000000000000000000000000000000]
add_ln215_15           (add              ) [ 000000000000000000000000000000000]
add_ln215_16           (add              ) [ 000000000000000000000011100000000]
mul_ln109              (mul              ) [ 000000000000000000000000000000000]
empty_23               (trunc            ) [ 000000000000000000000010000000000]
x_9                    (phi              ) [ 000000000000001111111111111111111]
kn_9                   (phi              ) [ 000000000000001111111111111111111]
br_ln86                (br               ) [ 000000000000001111111111111111111]
accum_V_2              (add              ) [ 000000000000000000000000000000000]
and_ln100              (and              ) [ 000000000000000000000000000000000]
accum_V_3              (select           ) [ 000000000000000000000000000000000]
accum_V_4              (select           ) [ 000000000000000000000001000000000]
ret_1                  (mul              ) [ 000000000000000000000001000000000]
sext_ln215_6           (sext             ) [ 000000000000000000000001100000000]
sext_ln215_7           (sext             ) [ 000000000000000000000001100000000]
lhs_5                  (load             ) [ 000000000000000000000001100000000]
rhs_5                  (load             ) [ 000000000000000000000001100000000]
zext_ln215_6           (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_7        (getelementptr    ) [ 000000000000000000000001000000000]
lhs_6                  (load             ) [ 000000000000000010000001110000000]
add_ln102_17           (add              ) [ 000000000000000000000000000000000]
add_ln102_18           (add              ) [ 000000000000000000000000000000000]
zext_ln102_7           (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr_8    (getelementptr    ) [ 000000000000000000000001000000000]
mul_ln102_9            (mul              ) [ 000000000000000000000000000000000]
trunc_ln102_8          (trunc            ) [ 000000000000000000000001000000000]
tmp20                  (add              ) [ 000000000000000000000001100000000]
accum_V_5              (add              ) [ 000000000000000000000000000000000]
and_ln101              (and              ) [ 000000000000000000000000000000000]
accum_V_6              (select           ) [ 000000000000000000000000000000000]
accum_V_7              (select           ) [ 000000000000000000000000100000000]
ret_2                  (mul              ) [ 000000000000000000000000100000000]
sext_ln215_8           (sext             ) [ 000000000000000010000000110000000]
sext_ln215_9           (sext             ) [ 000000000000000010000000110000000]
rhs_6                  (load             ) [ 000000000000000010000000110000000]
zext_ln215_7           (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_8        (getelementptr    ) [ 000000000000000000000000100000000]
lhs_7                  (load             ) [ 000000000000000011000000111000000]
add_ln102_19           (add              ) [ 000000000000000000000000000000000]
add_ln102_20           (add              ) [ 000000000000000000000000000000000]
zext_ln102_8           (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr_9    (getelementptr    ) [ 000000000000000000000000100000000]
accum_V_8              (add              ) [ 000000000000000000000000000000000]
and_ln101_1            (and              ) [ 000000000000000000000000000000000]
accum_V_9              (select           ) [ 000000000000000000000000000000000]
accum_V_10             (select           ) [ 000000000000000010000000010000000]
ret_3                  (mul              ) [ 000000000000000010000000010000000]
sext_ln215_10          (sext             ) [ 000000000000000011000000011000000]
sext_ln215_11          (sext             ) [ 000000000000000011000000011000000]
rhs_7                  (load             ) [ 000000000000000011000000011000000]
zext_ln215_8           (zext             ) [ 000000000000000000000000000000000]
filter_V_addr_9        (getelementptr    ) [ 000000000000000010000000010000000]
lhs_8                  (load             ) [ 000000000000000011100000011100000]
empty_22               (read             ) [ 000000000000000000000000000000000]
tmp_data_V_3           (extractvalue     ) [ 000000000000000000000000000000000]
trunc_ln69_2           (trunc            ) [ 000000000000000010000000010000000]
tmp21_cast             (mul              ) [ 000000000000000010000000010000000]
accum_V_11             (add              ) [ 000000000000000000000000000000000]
and_ln101_2            (and              ) [ 000000000000000000000000000000000]
accum_V_12             (select           ) [ 000000000000000000000000000000000]
accum_V_13             (select           ) [ 000000000000000001000000001000000]
ret_4                  (mul              ) [ 000000000000000001000000001000000]
sext_ln215_12          (sext             ) [ 000000000000000001100000001100000]
sext_ln215_13          (sext             ) [ 000000000000000001100000001100000]
rhs_8                  (load             ) [ 000000000000000001100000001100000]
add_ln109              (add              ) [ 000000000000000000000000000000000]
zext_ln109             (zext             ) [ 000000000000000000000000000000000]
featureMap_V_addr_10   (getelementptr    ) [ 000000000000000000000000000000000]
store_ln109            (store            ) [ 000000000000000000000000000000000]
br_ln110               (br               ) [ 000000000000000000000000000000000]
accum_V_14             (add              ) [ 000000000000000000000000000000000]
and_ln101_3            (and              ) [ 000000000000000000000000000000000]
accum_V_15             (select           ) [ 000000000000000000000000000000000]
accum_V_16             (select           ) [ 000000000000000000100000000100000]
ret_5                  (mul              ) [ 000000000000000000100000000100000]
sext_ln215_14          (sext             ) [ 000000000000000000110000000110000]
sext_ln215_15          (sext             ) [ 000000000000000000110000000110000]
accum_V_17             (add              ) [ 000000000000000000000000000000000]
and_ln101_4            (and              ) [ 000000000000000000000000000000000]
accum_V_18             (select           ) [ 000000000000000000000000000000000]
accum_V_19             (select           ) [ 000000000000000000010000000010000]
ret_6                  (mul              ) [ 000000000000000000010000000010000]
sext_ln215_16          (sext             ) [ 000000000000000000011000000011000]
sext_ln215_17          (sext             ) [ 000000000000000000011000000011000]
accum_V_20             (add              ) [ 000000000000000000000000000000000]
and_ln101_5            (and              ) [ 000000000000000000000000000000000]
accum_V_21             (select           ) [ 000000000000000000000000000000000]
accum_V_22             (select           ) [ 000000000000000000001000000001000]
ret_7                  (mul              ) [ 000000000000000000001000000001000]
specpipeline_ln89      (specpipeline     ) [ 000000000000000000000000000000000]
speclooptripcount_ln89 (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln89      (specloopname     ) [ 000000000000000000000000000000000]
accum_V_23             (add              ) [ 000000000000000000000000000000000]
and_ln101_6            (and              ) [ 000000000000000000000000000000000]
accum_V_24             (select           ) [ 000000000000000000000000000000000]
accum_V_25             (select           ) [ 000000000000000000000100000000100]
store_ln99             (store            ) [ 000000000000000000000000000000000]
ret_8                  (mul              ) [ 000000000000000000000100000000100]
accum_V_26             (add              ) [ 000000000000000000000000000000000]
accum_V_27             (select           ) [ 000000000000000000000000000000000]
store_ln105            (store            ) [ 000000000000000000000000000000000]
br_ln105               (br               ) [ 000000000000000000000000000000000]
store_ln112            (store            ) [ 000000000000000000000000000000000]
br_ln112               (br               ) [ 000000000000000000000000000000000]
tmp_4                  (bitselect        ) [ 000000000000000000000000000000000]
and_ln113              (and              ) [ 000000000000000000000000000000000]
accum_V_29             (select           ) [ 000000000000000000000000000000000]
sext_ln69              (sext             ) [ 000000000000000000000010000000010]
store_ln119            (store            ) [ 000000000000000000000000000000000]
write_ln304            (write            ) [ 000000000000000000000000000000000]
br_ln119               (br               ) [ 000000000000000000000000000000000]
x_6                    (add              ) [ 000000000000001111111111111111111]
br_ln83                (br               ) [ 000000000000001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="strm_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="strm_out_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="strm_out_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="strm_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernelN">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelN"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernelSize">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelSize"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mapSizeX">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapSizeX"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mapSizeY">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapSizeY"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="relu">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaveDWKernelNLOOP_SaveDWKernelYLOOP_SaveDWKernelXLOOP_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaveDWKernelYLOOP_SaveDWKernelXLOOP_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="filter_V_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="featureMap_V_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="featureMap_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="accum_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_V/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="relu_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mapSizeY_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapSizeY_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mapSizeX_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapSizeX_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="kernelSize_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelSize_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="kernelN_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernelN_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="41" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="0" index="4" bw="1" slack="0"/>
<pin id="232" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_18/1 empty_19/4 empty_21/8 empty_22/24 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="4" slack="0"/>
<pin id="243" dir="0" index="4" bw="1" slack="0"/>
<pin id="244" dir="0" index="5" bw="8" slack="0"/>
<pin id="245" dir="0" index="6" bw="1" slack="0"/>
<pin id="246" dir="0" index="7" bw="1" slack="0"/>
<pin id="247" dir="0" index="8" bw="1" slack="0"/>
<pin id="248" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/30 "/>
</bind>
</comp>

<comp id="257" class="1004" name="filter_V_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="14" slack="0"/>
<pin id="261" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln54/4 rhs/16 rhs_1/17 rhs_2/18 rhs_3/19 rhs_4/20 rhs_5/21 rhs_6/22 rhs_7/23 rhs_8/24 "/>
</bind>
</comp>

<comp id="269" class="1004" name="featureMap_V_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="18" slack="0"/>
<pin id="273" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="18" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="1"/>
<pin id="278" dir="0" index="2" bw="0" slack="0"/>
<pin id="315" dir="0" index="4" bw="18" slack="2147483647"/>
<pin id="316" dir="0" index="5" bw="4" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
<pin id="318" dir="1" index="7" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln70/11 lhs/18 lhs_1/19 lhs_2/19 lhs_3/20 lhs_4/20 lhs_5/21 lhs_6/21 lhs_7/22 lhs_8/23 store_ln109/25 "/>
</bind>
</comp>

<comp id="281" class="1004" name="filter_V_addr_1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="14" slack="0"/>
<pin id="285" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_1/16 "/>
</bind>
</comp>

<comp id="288" class="1004" name="filter_V_addr_2_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="14" slack="0"/>
<pin id="292" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_2/17 "/>
</bind>
</comp>

<comp id="295" class="1004" name="featureMap_V_addr_1_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="18" slack="0"/>
<pin id="299" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_1/18 "/>
</bind>
</comp>

<comp id="302" class="1004" name="filter_V_addr_3_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="14" slack="0"/>
<pin id="306" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_3/18 "/>
</bind>
</comp>

<comp id="309" class="1004" name="featureMap_V_addr_2_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="18" slack="0"/>
<pin id="313" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_2/19 "/>
</bind>
</comp>

<comp id="320" class="1004" name="featureMap_V_addr_3_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="18" slack="0"/>
<pin id="324" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_3/19 "/>
</bind>
</comp>

<comp id="327" class="1004" name="filter_V_addr_4_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="14" slack="0"/>
<pin id="331" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_4/19 "/>
</bind>
</comp>

<comp id="334" class="1004" name="featureMap_V_addr_4_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="18" slack="0"/>
<pin id="338" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_4/20 "/>
</bind>
</comp>

<comp id="341" class="1004" name="filter_V_addr_5_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="14" slack="0"/>
<pin id="345" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_5/20 "/>
</bind>
</comp>

<comp id="347" class="1004" name="featureMap_V_addr_5_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="18" slack="0"/>
<pin id="351" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_5/20 "/>
</bind>
</comp>

<comp id="355" class="1004" name="filter_V_addr_6_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="14" slack="0"/>
<pin id="359" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_6/21 "/>
</bind>
</comp>

<comp id="361" class="1004" name="featureMap_V_addr_6_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="18" slack="0"/>
<pin id="365" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_6/21 "/>
</bind>
</comp>

<comp id="369" class="1004" name="featureMap_V_addr_7_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="18" slack="0"/>
<pin id="373" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_7/21 "/>
</bind>
</comp>

<comp id="376" class="1004" name="filter_V_addr_7_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="14" slack="0"/>
<pin id="380" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_7/22 "/>
</bind>
</comp>

<comp id="383" class="1004" name="featureMap_V_addr_8_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="18" slack="0"/>
<pin id="387" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_8/22 "/>
</bind>
</comp>

<comp id="390" class="1004" name="filter_V_addr_8_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="14" slack="0"/>
<pin id="394" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_8/23 "/>
</bind>
</comp>

<comp id="397" class="1004" name="featureMap_V_addr_9_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="18" slack="0"/>
<pin id="401" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_9/23 "/>
</bind>
</comp>

<comp id="404" class="1004" name="filter_V_addr_9_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="14" slack="0"/>
<pin id="408" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_V_addr_9/24 "/>
</bind>
</comp>

<comp id="411" class="1004" name="featureMap_V_addr_10_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="18" slack="0"/>
<pin id="415" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureMap_V_addr_10/25 "/>
</bind>
</comp>

<comp id="418" class="1005" name="indvar_flatten17_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="36" slack="1"/>
<pin id="420" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="indvar_flatten17_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="36" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="n_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="n_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="32" slack="0"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="indvar_flatten_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="indvar_flatten_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="4" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="y_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="y_1_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="2" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="x_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="1"/>
<pin id="464" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="x_1_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="2" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="473" class="1005" name="y_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="1"/>
<pin id="475" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="y_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="2" slack="0"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="484" class="1005" name="x_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="x_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="32" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/7 "/>
</bind>
</comp>

<comp id="496" class="1005" name="n_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="1"/>
<pin id="498" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n_1 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="n_1_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="31" slack="0"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_1/8 "/>
</bind>
</comp>

<comp id="507" class="1005" name="x_3_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_3 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="x_3_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="32" slack="0"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="518" class="1005" name="phi_mul_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="18" slack="1"/>
<pin id="520" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="phi_mul_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="18" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/8 "/>
</bind>
</comp>

<comp id="529" class="1005" name="x_7_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_7 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="x_7_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="7" slack="0"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_7/8 "/>
</bind>
</comp>

<comp id="542" class="1005" name="y_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="15" slack="1"/>
<pin id="544" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="y_2 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="y_2_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="15" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_2/14 "/>
</bind>
</comp>

<comp id="553" class="1005" name="x_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 (phireg) "/>
</bind>
</comp>

<comp id="557" class="1004" name="x_2_phi_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="32" slack="1"/>
<pin id="561" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_2/15 "/>
</bind>
</comp>

<comp id="565" class="1005" name="kn_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="kn_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="32" slack="1"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kn/16 "/>
</bind>
</comp>

<comp id="577" class="1005" name="x_5_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_5 (phireg) "/>
</bind>
</comp>

<comp id="580" class="1004" name="x_5_phi_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="3"/>
<pin id="582" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="32" slack="1"/>
<pin id="584" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_5/18 "/>
</bind>
</comp>

<comp id="588" class="1005" name="x_9_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_9 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="x_9_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="32" slack="3"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_9/21 "/>
</bind>
</comp>

<comp id="600" class="1005" name="kn_9_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_9 (phireg) "/>
</bind>
</comp>

<comp id="605" class="1004" name="kn_9_phi_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="608" dir="0" index="2" bw="12" slack="1"/>
<pin id="609" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="610" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kn_9/21 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="41" slack="0"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 tmp_data_V_1/4 tmp_data_V_2/8 tmp_data_V_3/24 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="18"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/30 store_ln112/30 "/>
</bind>
</comp>

<comp id="621" class="1005" name="reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="2"/>
<pin id="623" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="rhs rhs_2 rhs_4 rhs_6 "/>
</bind>
</comp>

<comp id="625" class="1005" name="reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="2"/>
<pin id="627" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="rhs_1 rhs_3 rhs_5 rhs_7 "/>
</bind>
</comp>

<comp id="629" class="1005" name="reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="1"/>
<pin id="631" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lhs_2 lhs_3 lhs_5 lhs_8 "/>
</bind>
</comp>

<comp id="634" class="1005" name="reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="2"/>
<pin id="636" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="lhs_4 lhs_7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="empty_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="empty_16_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="empty_17_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="bias_V_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bias_V/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="cast2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="35" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="1" slack="0"/>
<pin id="662" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_shl_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="35" slack="0"/>
<pin id="668" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="bound4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="35" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bound4/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="cmp22_not_mid113_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp22_not_mid113/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln47_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="36" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln49_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="slt_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="rev107_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev107/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln47_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="36" slack="0"/>
<pin id="705" dir="0" index="1" bw="36" slack="1"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln47_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln49_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="0" index="1" bw="4" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln47_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="2" slack="0"/>
<pin id="723" dir="0" index="2" bw="2" slack="0"/>
<pin id="724" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln47_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="xor_ln47_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln50_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="0"/>
<pin id="744" dir="0" index="1" bw="2" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="and_ln47_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln49_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln49_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="select_ln49_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="2" slack="0"/>
<pin id="769" dir="0" index="2" bw="2" slack="0"/>
<pin id="770" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln49_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="2" slack="0"/>
<pin id="777" dir="0" index="2" bw="2" slack="0"/>
<pin id="778" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln50_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln49_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="select_ln49_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="4" slack="0"/>
<pin id="797" dir="0" index="2" bw="4" slack="0"/>
<pin id="798" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_3/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln54_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="34" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="1"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln54_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="34" slack="0"/>
<pin id="814" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sub_ln54_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="34" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln47_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="35" slack="0"/>
<pin id="824" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/3 "/>
</bind>
</comp>

<comp id="826" class="1004" name="select_ln47_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="0" index="1" bw="1" slack="2"/>
<pin id="829" dir="0" index="2" bw="1" slack="1"/>
<pin id="830" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_2/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln54_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="1"/>
<pin id="833" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_2/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add_ln54_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="35" slack="0"/>
<pin id="836" dir="0" index="1" bw="2" slack="0"/>
<pin id="837" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="trunc_ln54_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="36" slack="0"/>
<pin id="842" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="trunc_ln54_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="36" slack="0"/>
<pin id="846" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln49_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="slt108_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="2"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt108/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="rev109_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev109/3 "/>
</bind>
</comp>

<comp id="862" class="1004" name="select_ln49_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="0" index="2" bw="1" slack="0"/>
<pin id="866" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_2/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln50_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/3 "/>
</bind>
</comp>

<comp id="872" class="1004" name="icmp_ln52_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="2"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="xor_ln52_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/3 "/>
</bind>
</comp>

<comp id="883" class="1004" name="or_ln52_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="p_shl1_cast_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="0"/>
<pin id="891" dir="0" index="1" bw="12" slack="1"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sub_ln54_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="14" slack="0"/>
<pin id="898" dir="0" index="1" bw="14" slack="1"/>
<pin id="899" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54_1/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln54_3_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="2" slack="2"/>
<pin id="903" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_3/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln54_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="14" slack="0"/>
<pin id="906" dir="0" index="1" bw="2" slack="0"/>
<pin id="907" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln54_4_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="14" slack="0"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_4/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="trunc_ln69_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sub_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="2"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln70_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="2"/>
<pin id="927" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/5 "/>
</bind>
</comp>

<comp id="928" class="1004" name="empty_20_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="2"/>
<pin id="930" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="y_3_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_3/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="icmp_ln61_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="0" index="1" bw="2" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln61_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="2" slack="0"/>
<pin id="945" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sub_ln77_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="3"/>
<pin id="949" dir="0" index="1" bw="16" slack="3"/>
<pin id="950" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="outMapYSize_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outMapYSize/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="sub_ln78_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="16" slack="3"/>
<pin id="959" dir="0" index="1" bw="16" slack="3"/>
<pin id="960" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln78/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="outMapXSize_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outMapXSize/6 "/>
</bind>
</comp>

<comp id="967" class="1004" name="grp_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="3"/>
<pin id="969" dir="0" index="1" bw="32" slack="3"/>
<pin id="970" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp_ln62_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="n_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="31" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/8 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln64_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="31" slack="0"/>
<pin id="985" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/8 "/>
</bind>
</comp>

<comp id="987" class="1004" name="icmp_ln64_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="5"/>
<pin id="990" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/8 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln67_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="3"/>
<pin id="995" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/8 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln67_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="18" slack="0"/>
<pin id="999" dir="0" index="1" bw="18" slack="3"/>
<pin id="1000" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/8 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln69_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69_1/8 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln64_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="1"/>
<pin id="1008" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/9 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln70_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="18" slack="0"/>
<pin id="1012" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/11 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="x_4_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/12 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="outMapYSize_cast_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="1"/>
<pin id="1022" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="outMapYSize_cast/13 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="conv69_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv69/13 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="conv_i38_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="4" slack="4"/>
<pin id="1028" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i38/13 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sub91_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub91/13 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="y_4_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="15" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="zext_ln80_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="15" slack="0"/>
<pin id="1043" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/14 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="icmp_ln80_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="0"/>
<pin id="1047" dir="0" index="1" bw="16" slack="2"/>
<pin id="1048" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/14 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="trunc_ln80_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="15" slack="0"/>
<pin id="1052" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/14 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln80_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="15" slack="0"/>
<pin id="1056" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/14 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="cmp92_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="17" slack="0"/>
<pin id="1060" dir="0" index="1" bw="17" slack="1"/>
<pin id="1061" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp92/14 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="add98_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="2" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add98/14 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="and99_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="2" slack="0"/>
<pin id="1071" dir="1" index="1" bw="18" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="and99_cast/14 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="trunc_ln1_cast_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="2" slack="0"/>
<pin id="1075" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln1_cast/14 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="mul75_cast_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="2" slack="0"/>
<pin id="1079" dir="0" index="1" bw="18" slack="3"/>
<pin id="1080" dir="1" index="2" bw="18" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul75_cast/14 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="y_4_cast_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="2" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4_cast/14 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="y_4_cast_cast_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="2" slack="0"/>
<pin id="1090" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_4_cast_cast/14 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="mul75_1_cast_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="2" slack="0"/>
<pin id="1094" dir="0" index="1" bw="18" slack="3"/>
<pin id="1095" dir="1" index="2" bw="18" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul75_1_cast/14 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add74_2_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="2" slack="0"/>
<pin id="1099" dir="0" index="1" bw="2" slack="0"/>
<pin id="1100" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="add74_2/14 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="add74_2_cast_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="2" slack="0"/>
<pin id="1105" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add74_2_cast/14 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="mul_ln83_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="2" slack="0"/>
<pin id="1109" dir="0" index="1" bw="18" slack="3"/>
<pin id="1110" dir="1" index="2" bw="18" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln83/14 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp_2_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="22" slack="0"/>
<pin id="1114" dir="0" index="1" bw="32" slack="0"/>
<pin id="1115" dir="0" index="2" bw="5" slack="0"/>
<pin id="1116" dir="0" index="3" bw="6" slack="0"/>
<pin id="1117" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="icmp_ln83_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="22" slack="0"/>
<pin id="1124" dir="0" index="1" bw="22" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/15 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="icmp_ln86_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="0" index="1" bw="32" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/16 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="icmp_ln99_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="0" index="1" bw="32" slack="7"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/16 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="grp_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="32" slack="3"/>
<pin id="1142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_1/16 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="trunc_ln215_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/16 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="trunc_ln215_1_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_1/16 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_5_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="14" slack="0"/>
<pin id="1154" dir="0" index="1" bw="11" slack="0"/>
<pin id="1155" dir="0" index="2" bw="1" slack="0"/>
<pin id="1156" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/16 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="add_ln215_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="14" slack="0"/>
<pin id="1162" dir="0" index="1" bw="14" slack="0"/>
<pin id="1163" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/16 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="zext_ln215_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="14" slack="0"/>
<pin id="1168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/16 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="kn_1_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="32" slack="0"/>
<pin id="1174" dir="0" index="2" bw="32" slack="0"/>
<pin id="1175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kn_1/16 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="icmp_ln99_1_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="0"/>
<pin id="1181" dir="0" index="1" bw="32" slack="7"/>
<pin id="1182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_1/16 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="trunc_ln215_2_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_2/16 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="trunc_ln215_3_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="0"/>
<pin id="1190" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_3/16 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="tmp_6_cast_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="14" slack="0"/>
<pin id="1194" dir="0" index="1" bw="11" slack="0"/>
<pin id="1195" dir="0" index="2" bw="1" slack="0"/>
<pin id="1196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_cast/16 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="add_ln215_1_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="14" slack="0"/>
<pin id="1202" dir="0" index="1" bw="14" slack="0"/>
<pin id="1203" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/16 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="add_ln215_2_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="14" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/16 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="kn_2_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="0"/>
<pin id="1214" dir="0" index="1" bw="32" slack="0"/>
<pin id="1215" dir="0" index="2" bw="32" slack="0"/>
<pin id="1216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kn_2/16 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="trunc_ln215_4_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_4/16 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="trunc_ln215_5_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_5/16 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="trunc_ln102_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="0"/>
<pin id="1230" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/17 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="grp_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="0" index="1" bw="32" slack="4"/>
<pin id="1235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_2/17 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="zext_ln215_1_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="14" slack="1"/>
<pin id="1238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/17 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="icmp_ln99_2_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="0" index="1" bw="32" slack="8"/>
<pin id="1243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_2/17 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="grp_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="0" index="1" bw="32" slack="4"/>
<pin id="1247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_3/17 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="tmp_7_cast_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="14" slack="0"/>
<pin id="1250" dir="0" index="1" bw="11" slack="1"/>
<pin id="1251" dir="0" index="2" bw="1" slack="0"/>
<pin id="1252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/17 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="add_ln215_3_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="14" slack="0"/>
<pin id="1257" dir="0" index="1" bw="14" slack="1"/>
<pin id="1258" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_3/17 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="add_ln215_4_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="14" slack="0"/>
<pin id="1262" dir="0" index="1" bw="3" slack="0"/>
<pin id="1263" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_4/17 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="kn_3_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="0"/>
<pin id="1268" dir="0" index="1" bw="32" slack="1"/>
<pin id="1269" dir="0" index="2" bw="32" slack="0"/>
<pin id="1270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kn_3/17 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="icmp_ln99_3_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="8"/>
<pin id="1276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_3/17 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="trunc_ln215_6_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="32" slack="0"/>
<pin id="1280" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_6/17 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="trunc_ln215_7_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="0"/>
<pin id="1284" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_7/17 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="tmp_8_cast_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="14" slack="0"/>
<pin id="1288" dir="0" index="1" bw="11" slack="0"/>
<pin id="1289" dir="0" index="2" bw="1" slack="0"/>
<pin id="1290" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/17 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="add_ln215_5_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="14" slack="0"/>
<pin id="1296" dir="0" index="1" bw="14" slack="0"/>
<pin id="1297" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_5/17 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="add_ln215_6_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="14" slack="0"/>
<pin id="1302" dir="0" index="1" bw="3" slack="0"/>
<pin id="1303" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_6/17 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="kn_4_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="32" slack="0"/>
<pin id="1309" dir="0" index="2" bw="32" slack="0"/>
<pin id="1310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kn_4/17 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="trunc_ln215_8_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="0"/>
<pin id="1316" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_8/17 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="trunc_ln215_9_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="0"/>
<pin id="1320" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_9/17 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="trunc_ln36_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/18 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="icmp_ln100_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="0" index="1" bw="32" slack="5"/>
<pin id="1329" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/18 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="add_ln102_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="18" slack="4"/>
<pin id="1333" dir="0" index="1" bw="18" slack="1"/>
<pin id="1334" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/18 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="add_ln102_1_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="18" slack="0"/>
<pin id="1337" dir="0" index="1" bw="18" slack="0"/>
<pin id="1338" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/18 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="zext_ln102_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="18" slack="0"/>
<pin id="1343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/18 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="trunc_ln102_1_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="0"/>
<pin id="1348" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_1/18 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="add_ln102_2_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="18" slack="4"/>
<pin id="1352" dir="0" index="1" bw="18" slack="0"/>
<pin id="1353" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_2/18 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="trunc_ln102_2_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="0"/>
<pin id="1357" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_2/18 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="zext_ln215_2_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="14" slack="1"/>
<pin id="1361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/18 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="grp_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="1"/>
<pin id="1365" dir="0" index="1" bw="32" slack="5"/>
<pin id="1366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_4/18 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="icmp_ln99_4_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="1"/>
<pin id="1369" dir="0" index="1" bw="32" slack="9"/>
<pin id="1370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_4/18 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="grp_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="0" index="1" bw="32" slack="5"/>
<pin id="1374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_5/18 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="tmp_9_cast_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="14" slack="0"/>
<pin id="1377" dir="0" index="1" bw="11" slack="1"/>
<pin id="1378" dir="0" index="2" bw="1" slack="0"/>
<pin id="1379" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/18 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="add_ln215_7_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="14" slack="0"/>
<pin id="1384" dir="0" index="1" bw="14" slack="1"/>
<pin id="1385" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_7/18 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="add_ln215_8_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="14" slack="0"/>
<pin id="1389" dir="0" index="1" bw="4" slack="0"/>
<pin id="1390" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_8/18 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="kn_5_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="0"/>
<pin id="1395" dir="0" index="1" bw="32" slack="1"/>
<pin id="1396" dir="0" index="2" bw="32" slack="0"/>
<pin id="1397" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kn_5/18 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="icmp_ln99_5_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="0"/>
<pin id="1402" dir="0" index="1" bw="32" slack="9"/>
<pin id="1403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_5/18 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="trunc_ln215_10_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="0"/>
<pin id="1407" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_10/18 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="trunc_ln215_11_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="0"/>
<pin id="1411" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_11/18 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="tmp_10_cast_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="14" slack="0"/>
<pin id="1415" dir="0" index="1" bw="11" slack="0"/>
<pin id="1416" dir="0" index="2" bw="1" slack="0"/>
<pin id="1417" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/18 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="add_ln215_9_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="14" slack="0"/>
<pin id="1423" dir="0" index="1" bw="14" slack="0"/>
<pin id="1424" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_9/18 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="add_ln215_10_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="14" slack="0"/>
<pin id="1429" dir="0" index="1" bw="4" slack="0"/>
<pin id="1430" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_10/18 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="kn_6_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="0"/>
<pin id="1435" dir="0" index="1" bw="32" slack="0"/>
<pin id="1436" dir="0" index="2" bw="32" slack="0"/>
<pin id="1437" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kn_6/18 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="trunc_ln215_12_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="0"/>
<pin id="1443" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_12/18 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="trunc_ln215_13_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="0"/>
<pin id="1447" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_13/18 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="sext_ln215_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="4" slack="0"/>
<pin id="1451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/19 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="sext_ln215_1_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="4" slack="2"/>
<pin id="1455" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_1/19 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="add_ln102_3_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="18" slack="1"/>
<pin id="1459" dir="0" index="1" bw="1" slack="0"/>
<pin id="1460" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_3/19 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="add_ln102_4_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="18" slack="0"/>
<pin id="1464" dir="0" index="1" bw="18" slack="1"/>
<pin id="1465" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_4/19 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="zext_ln102_1_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="18" slack="0"/>
<pin id="1469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/19 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="add_ln102_5_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="18" slack="1"/>
<pin id="1474" dir="0" index="1" bw="3" slack="0"/>
<pin id="1475" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_5/19 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="add_ln102_6_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="18" slack="0"/>
<pin id="1479" dir="0" index="1" bw="18" slack="1"/>
<pin id="1480" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_6/19 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="zext_ln102_2_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="18" slack="0"/>
<pin id="1484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_2/19 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="trunc_ln102_3_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="0"/>
<pin id="1489" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_3/19 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="zext_ln215_3_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="14" slack="2"/>
<pin id="1493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/19 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="trunc_ln102_4_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="0"/>
<pin id="1497" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_4/19 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="add_ln102_9_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="18" slack="5"/>
<pin id="1501" dir="0" index="1" bw="18" slack="1"/>
<pin id="1502" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_9/19 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="grp_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="1"/>
<pin id="1505" dir="0" index="1" bw="32" slack="6"/>
<pin id="1506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_6/19 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="icmp_ln99_6_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="1"/>
<pin id="1509" dir="0" index="1" bw="32" slack="10"/>
<pin id="1510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_6/19 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="grp_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="0" index="1" bw="32" slack="6"/>
<pin id="1514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_7/19 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="tmp_11_cast_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="14" slack="0"/>
<pin id="1517" dir="0" index="1" bw="11" slack="1"/>
<pin id="1518" dir="0" index="2" bw="1" slack="0"/>
<pin id="1519" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/19 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="add_ln215_11_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="14" slack="0"/>
<pin id="1524" dir="0" index="1" bw="14" slack="1"/>
<pin id="1525" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_11/19 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="add_ln215_12_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="14" slack="0"/>
<pin id="1529" dir="0" index="1" bw="4" slack="0"/>
<pin id="1530" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_12/19 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="kn_7_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="0"/>
<pin id="1535" dir="0" index="1" bw="32" slack="1"/>
<pin id="1536" dir="0" index="2" bw="32" slack="0"/>
<pin id="1537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kn_7/19 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="icmp_ln99_7_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="0"/>
<pin id="1542" dir="0" index="1" bw="32" slack="10"/>
<pin id="1543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_7/19 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="trunc_ln215_14_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="0"/>
<pin id="1547" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_14/19 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="trunc_ln215_15_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="0"/>
<pin id="1551" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_15/19 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="tmp_12_cast_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="14" slack="0"/>
<pin id="1555" dir="0" index="1" bw="11" slack="0"/>
<pin id="1556" dir="0" index="2" bw="1" slack="0"/>
<pin id="1557" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/19 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="add_ln215_13_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="14" slack="0"/>
<pin id="1563" dir="0" index="1" bw="14" slack="0"/>
<pin id="1564" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_13/19 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="add_ln215_14_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="14" slack="0"/>
<pin id="1569" dir="0" index="1" bw="4" slack="0"/>
<pin id="1570" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_14/19 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="kn_8_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="0"/>
<pin id="1575" dir="0" index="1" bw="32" slack="0"/>
<pin id="1576" dir="0" index="2" bw="32" slack="0"/>
<pin id="1577" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kn_8/19 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="sext_ln215_2_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="4" slack="0"/>
<pin id="1583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_2/20 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="sext_ln215_3_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="4" slack="2"/>
<pin id="1587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_3/20 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="add_ln102_7_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="18" slack="6"/>
<pin id="1591" dir="0" index="1" bw="18" slack="1"/>
<pin id="1592" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_7/20 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="add_ln102_8_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="18" slack="0"/>
<pin id="1595" dir="0" index="1" bw="18" slack="2"/>
<pin id="1596" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_8/20 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="zext_ln102_3_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="18" slack="0"/>
<pin id="1600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_3/20 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="add_ln102_10_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="18" slack="1"/>
<pin id="1605" dir="0" index="1" bw="1" slack="0"/>
<pin id="1606" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_10/20 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="add_ln102_11_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="18" slack="0"/>
<pin id="1610" dir="0" index="1" bw="18" slack="1"/>
<pin id="1611" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_11/20 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="zext_ln102_4_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="18" slack="0"/>
<pin id="1615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_4/20 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="zext_ln215_4_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="14" slack="2"/>
<pin id="1620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/20 "/>
</bind>
</comp>

<comp id="1622" class="1004" name="trunc_ln102_5_fu_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="0"/>
<pin id="1624" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_5/20 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="trunc_ln102_6_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="0"/>
<pin id="1628" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_6/20 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="grp_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="1"/>
<pin id="1632" dir="0" index="1" bw="32" slack="7"/>
<pin id="1633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_8/20 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="icmp_ln99_8_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="1"/>
<pin id="1636" dir="0" index="1" bw="32" slack="11"/>
<pin id="1637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99_8/20 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="icmp_ln105_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="2"/>
<pin id="1640" dir="0" index="1" bw="32" slack="11"/>
<pin id="1641" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/20 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="grp_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="1"/>
<pin id="1645" dir="0" index="1" bw="32" slack="11"/>
<pin id="1646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/20 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="icmp_ln122_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="2"/>
<pin id="1649" dir="0" index="1" bw="32" slack="11"/>
<pin id="1650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/20 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="xor_ln122_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="0"/>
<pin id="1654" dir="0" index="1" bw="1" slack="0"/>
<pin id="1655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln122/20 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="x_8_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="0"/>
<pin id="1660" dir="0" index="1" bw="32" slack="0"/>
<pin id="1661" dir="0" index="2" bw="32" slack="2"/>
<pin id="1662" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_8/20 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="add_ln126_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="32" slack="1"/>
<pin id="1668" dir="0" index="1" bw="1" slack="0"/>
<pin id="1669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/20 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="accum_V_load_load_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="8" slack="9"/>
<pin id="1673" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_load/21 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="accum_V_1_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="1" slack="3"/>
<pin id="1676" dir="0" index="1" bw="8" slack="8"/>
<pin id="1677" dir="0" index="2" bw="8" slack="0"/>
<pin id="1678" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_1/21 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="sext_ln215_4_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="4" slack="1"/>
<pin id="1682" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_4/21 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="sext_ln215_5_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="4" slack="2"/>
<pin id="1686" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_5/21 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="add_ln102_12_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="18" slack="1"/>
<pin id="1690" dir="0" index="1" bw="3" slack="0"/>
<pin id="1691" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_12/21 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="add_ln102_13_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="18" slack="0"/>
<pin id="1695" dir="0" index="1" bw="18" slack="2"/>
<pin id="1696" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_13/21 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="zext_ln102_5_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="18" slack="0"/>
<pin id="1700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_5/21 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="zext_ln215_5_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="14" slack="3"/>
<pin id="1705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/21 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="add_ln102_14_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="18" slack="7"/>
<pin id="1709" dir="0" index="1" bw="18" slack="1"/>
<pin id="1710" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_14/21 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="add_ln102_15_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="18" slack="0"/>
<pin id="1713" dir="0" index="1" bw="18" slack="3"/>
<pin id="1714" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_15/21 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="zext_ln102_6_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="18" slack="0"/>
<pin id="1718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_6/21 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="trunc_ln102_7_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="32" slack="0"/>
<pin id="1723" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_7/21 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="add_ln102_16_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="18" slack="7"/>
<pin id="1727" dir="0" index="1" bw="18" slack="3"/>
<pin id="1728" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_16/21 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="grp_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="2"/>
<pin id="1731" dir="0" index="1" bw="32" slack="8"/>
<pin id="1732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102_9/21 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="trunc_ln215_16_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="2"/>
<pin id="1735" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_16/21 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="trunc_ln215_17_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="32" slack="2"/>
<pin id="1738" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_17/21 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="tmp_13_cast_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="14" slack="0"/>
<pin id="1741" dir="0" index="1" bw="11" slack="0"/>
<pin id="1742" dir="0" index="2" bw="1" slack="0"/>
<pin id="1743" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/21 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="add_ln215_15_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="14" slack="0"/>
<pin id="1749" dir="0" index="1" bw="14" slack="0"/>
<pin id="1750" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_15/21 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="add_ln215_16_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="14" slack="0"/>
<pin id="1755" dir="0" index="1" bw="5" slack="0"/>
<pin id="1756" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_16/21 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="empty_23_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="32" slack="0"/>
<pin id="1761" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/21 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="and_ln100_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="6"/>
<pin id="1765" dir="0" index="1" bw="1" slack="4"/>
<pin id="1766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100/22 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="accum_V_3_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="0"/>
<pin id="1769" dir="0" index="1" bw="8" slack="0"/>
<pin id="1770" dir="0" index="2" bw="8" slack="1"/>
<pin id="1771" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_3/22 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="accum_V_4_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="1" slack="6"/>
<pin id="1775" dir="0" index="1" bw="8" slack="0"/>
<pin id="1776" dir="0" index="2" bw="8" slack="1"/>
<pin id="1777" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_4/22 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="sext_ln215_6_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="4" slack="1"/>
<pin id="1781" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_6/22 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="sext_ln215_7_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="4" slack="2"/>
<pin id="1785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_7/22 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="zext_ln215_6_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="14" slack="3"/>
<pin id="1789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/22 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="add_ln102_17_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="18" slack="1"/>
<pin id="1793" dir="0" index="1" bw="1" slack="0"/>
<pin id="1794" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_17/22 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="add_ln102_18_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="18" slack="0"/>
<pin id="1798" dir="0" index="1" bw="18" slack="1"/>
<pin id="1799" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_18/22 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="zext_ln102_7_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="18" slack="0"/>
<pin id="1803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_7/22 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="trunc_ln102_8_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="32" slack="0"/>
<pin id="1808" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102_8/22 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="and_ln101_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="1" slack="7"/>
<pin id="1812" dir="0" index="1" bw="1" slack="5"/>
<pin id="1813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101/23 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="accum_V_6_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="1" slack="0"/>
<pin id="1816" dir="0" index="1" bw="8" slack="0"/>
<pin id="1817" dir="0" index="2" bw="8" slack="1"/>
<pin id="1818" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_6/23 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="accum_V_7_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="1" slack="7"/>
<pin id="1822" dir="0" index="1" bw="8" slack="0"/>
<pin id="1823" dir="0" index="2" bw="8" slack="1"/>
<pin id="1824" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_7/23 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="sext_ln215_8_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="4" slack="2"/>
<pin id="1828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_8/23 "/>
</bind>
</comp>

<comp id="1830" class="1004" name="sext_ln215_9_fu_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="4" slack="2"/>
<pin id="1832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_9/23 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="zext_ln215_7_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="14" slack="4"/>
<pin id="1836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/23 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="add_ln102_19_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="18" slack="1"/>
<pin id="1840" dir="0" index="1" bw="3" slack="0"/>
<pin id="1841" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_19/23 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="add_ln102_20_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="18" slack="0"/>
<pin id="1845" dir="0" index="1" bw="18" slack="2"/>
<pin id="1846" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_20/23 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="zext_ln102_8_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="18" slack="0"/>
<pin id="1850" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_8/23 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="and_ln101_1_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="1" slack="7"/>
<pin id="1855" dir="0" index="1" bw="1" slack="6"/>
<pin id="1856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_1/24 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="accum_V_9_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="1" slack="0"/>
<pin id="1859" dir="0" index="1" bw="8" slack="0"/>
<pin id="1860" dir="0" index="2" bw="8" slack="1"/>
<pin id="1861" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_9/24 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="accum_V_10_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="1" slack="7"/>
<pin id="1865" dir="0" index="1" bw="8" slack="0"/>
<pin id="1866" dir="0" index="2" bw="8" slack="1"/>
<pin id="1867" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_10/24 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="sext_ln215_10_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="4" slack="2"/>
<pin id="1871" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_10/24 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="sext_ln215_11_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="4" slack="2"/>
<pin id="1875" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_11/24 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="zext_ln215_8_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="14" slack="3"/>
<pin id="1879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_8/24 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="trunc_ln69_2_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="32" slack="0"/>
<pin id="1883" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69_2/24 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="and_ln101_2_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="1" slack="8"/>
<pin id="1887" dir="0" index="1" bw="1" slack="7"/>
<pin id="1888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_2/25 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="accum_V_12_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="0"/>
<pin id="1891" dir="0" index="1" bw="8" slack="0"/>
<pin id="1892" dir="0" index="2" bw="8" slack="1"/>
<pin id="1893" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_12/25 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="accum_V_13_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="1" slack="8"/>
<pin id="1897" dir="0" index="1" bw="8" slack="0"/>
<pin id="1898" dir="0" index="2" bw="8" slack="1"/>
<pin id="1899" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_13/25 "/>
</bind>
</comp>

<comp id="1901" class="1004" name="sext_ln215_12_fu_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="4" slack="3"/>
<pin id="1903" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_12/25 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="sext_ln215_13_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="4" slack="2"/>
<pin id="1906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_13/25 "/>
</bind>
</comp>

<comp id="1908" class="1004" name="zext_ln109_fu_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="18" slack="0"/>
<pin id="1910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/25 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="and_ln101_3_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="1" slack="8"/>
<pin id="1914" dir="0" index="1" bw="1" slack="8"/>
<pin id="1915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_3/26 "/>
</bind>
</comp>

<comp id="1916" class="1004" name="accum_V_15_fu_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="1" slack="0"/>
<pin id="1918" dir="0" index="1" bw="8" slack="0"/>
<pin id="1919" dir="0" index="2" bw="8" slack="1"/>
<pin id="1920" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_15/26 "/>
</bind>
</comp>

<comp id="1922" class="1004" name="accum_V_16_fu_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="1" slack="8"/>
<pin id="1924" dir="0" index="1" bw="8" slack="0"/>
<pin id="1925" dir="0" index="2" bw="8" slack="1"/>
<pin id="1926" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_16/26 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="sext_ln215_14_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="4" slack="3"/>
<pin id="1930" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_14/26 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="sext_ln215_15_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="4" slack="2"/>
<pin id="1934" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_15/26 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="and_ln101_4_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="1" slack="9"/>
<pin id="1938" dir="0" index="1" bw="1" slack="9"/>
<pin id="1939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_4/27 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="accum_V_18_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="1" slack="0"/>
<pin id="1942" dir="0" index="1" bw="8" slack="0"/>
<pin id="1943" dir="0" index="2" bw="8" slack="1"/>
<pin id="1944" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_18/27 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="accum_V_19_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="1" slack="9"/>
<pin id="1948" dir="0" index="1" bw="8" slack="0"/>
<pin id="1949" dir="0" index="2" bw="8" slack="1"/>
<pin id="1950" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_19/27 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="sext_ln215_16_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="4" slack="3"/>
<pin id="1954" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_16/27 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="sext_ln215_17_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="4" slack="2"/>
<pin id="1958" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215_17/27 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="and_ln101_5_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="1" slack="9"/>
<pin id="1961" dir="0" index="1" bw="1" slack="10"/>
<pin id="1962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_5/28 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="accum_V_21_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="1" slack="0"/>
<pin id="1965" dir="0" index="1" bw="8" slack="0"/>
<pin id="1966" dir="0" index="2" bw="8" slack="1"/>
<pin id="1967" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_21/28 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="accum_V_22_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="1" slack="9"/>
<pin id="1971" dir="0" index="1" bw="8" slack="0"/>
<pin id="1972" dir="0" index="2" bw="8" slack="1"/>
<pin id="1973" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_22/28 "/>
</bind>
</comp>

<comp id="1975" class="1004" name="and_ln101_6_fu_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="1" slack="10"/>
<pin id="1977" dir="0" index="1" bw="1" slack="11"/>
<pin id="1978" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_6/29 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="accum_V_24_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="1" slack="0"/>
<pin id="1981" dir="0" index="1" bw="8" slack="0"/>
<pin id="1982" dir="0" index="2" bw="8" slack="1"/>
<pin id="1983" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_24/29 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="accum_V_25_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="10"/>
<pin id="1987" dir="0" index="1" bw="8" slack="0"/>
<pin id="1988" dir="0" index="2" bw="8" slack="1"/>
<pin id="1989" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_25/29 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="store_ln99_store_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="8" slack="0"/>
<pin id="1993" dir="0" index="1" bw="8" slack="17"/>
<pin id="1994" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/29 "/>
</bind>
</comp>

<comp id="1996" class="1004" name="accum_V_27_fu_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="1" slack="12"/>
<pin id="1998" dir="0" index="1" bw="8" slack="0"/>
<pin id="1999" dir="0" index="2" bw="8" slack="1"/>
<pin id="2000" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_27/30 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="tmp_4_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="1" slack="0"/>
<pin id="2004" dir="0" index="1" bw="8" slack="0"/>
<pin id="2005" dir="0" index="2" bw="4" slack="0"/>
<pin id="2006" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/30 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="and_ln113_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="1" slack="0"/>
<pin id="2012" dir="0" index="1" bw="1" slack="21"/>
<pin id="2013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln113/30 "/>
</bind>
</comp>

<comp id="2015" class="1004" name="accum_V_29_fu_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="1" slack="0"/>
<pin id="2017" dir="0" index="1" bw="8" slack="0"/>
<pin id="2018" dir="0" index="2" bw="8" slack="0"/>
<pin id="2019" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_V_29/30 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="sext_ln69_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="8" slack="0"/>
<pin id="2025" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/30 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="store_ln119_store_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="8" slack="0"/>
<pin id="2030" dir="0" index="1" bw="8" slack="18"/>
<pin id="2031" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/30 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="x_6_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="32" slack="1"/>
<pin id="2035" dir="0" index="1" bw="1" slack="0"/>
<pin id="2036" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_6/32 "/>
</bind>
</comp>

<comp id="2039" class="1007" name="grp_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="18" slack="0"/>
<pin id="2041" dir="0" index="1" bw="2" slack="1"/>
<pin id="2042" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="2043" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="2044" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp/8 tmp19_cast/8 add_ln70/10 "/>
</bind>
</comp>

<comp id="2047" class="1007" name="grp_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="4" slack="0"/>
<pin id="2049" dir="0" index="1" bw="4" slack="0"/>
<pin id="2050" dir="0" index="2" bw="8" slack="0"/>
<pin id="2051" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret/19 accum_V_2/21 "/>
</bind>
</comp>

<comp id="2056" class="1007" name="grp_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="4" slack="0"/>
<pin id="2058" dir="0" index="1" bw="4" slack="0"/>
<pin id="2059" dir="0" index="2" bw="8" slack="0"/>
<pin id="2060" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_1/20 accum_V_5/22 "/>
</bind>
</comp>

<comp id="2065" class="1007" name="grp_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="4" slack="0"/>
<pin id="2067" dir="0" index="1" bw="4" slack="0"/>
<pin id="2068" dir="0" index="2" bw="8" slack="0"/>
<pin id="2069" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_2/21 accum_V_8/23 "/>
</bind>
</comp>

<comp id="2074" class="1007" name="grp_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="4" slack="0"/>
<pin id="2076" dir="0" index="1" bw="4" slack="0"/>
<pin id="2077" dir="0" index="2" bw="8" slack="0"/>
<pin id="2078" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_3/22 accum_V_11/24 "/>
</bind>
</comp>

<comp id="2083" class="1007" name="grp_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="18" slack="1"/>
<pin id="2085" dir="0" index="1" bw="2" slack="6"/>
<pin id="2086" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="2087" dir="0" index="3" bw="18" slack="2147483647"/>
<pin id="2088" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp20/22 tmp21_cast/22 add_ln109/24 "/>
</bind>
</comp>

<comp id="2090" class="1007" name="grp_fu_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="4" slack="0"/>
<pin id="2092" dir="0" index="1" bw="4" slack="0"/>
<pin id="2093" dir="0" index="2" bw="8" slack="0"/>
<pin id="2094" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_4/23 accum_V_14/25 "/>
</bind>
</comp>

<comp id="2099" class="1007" name="grp_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="4" slack="0"/>
<pin id="2101" dir="0" index="1" bw="4" slack="0"/>
<pin id="2102" dir="0" index="2" bw="8" slack="0"/>
<pin id="2103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_5/24 accum_V_17/26 "/>
</bind>
</comp>

<comp id="2108" class="1007" name="grp_fu_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="4" slack="0"/>
<pin id="2110" dir="0" index="1" bw="4" slack="0"/>
<pin id="2111" dir="0" index="2" bw="8" slack="0"/>
<pin id="2112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_6/25 accum_V_20/27 "/>
</bind>
</comp>

<comp id="2117" class="1007" name="grp_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="4" slack="0"/>
<pin id="2119" dir="0" index="1" bw="4" slack="0"/>
<pin id="2120" dir="0" index="2" bw="8" slack="0"/>
<pin id="2121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_7/26 accum_V_23/28 "/>
</bind>
</comp>

<comp id="2126" class="1007" name="grp_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="4" slack="0"/>
<pin id="2128" dir="0" index="1" bw="4" slack="0"/>
<pin id="2129" dir="0" index="2" bw="8" slack="0"/>
<pin id="2130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_8/27 accum_V_26/29 "/>
</bind>
</comp>

<comp id="2135" class="1005" name="relu_read_reg_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="1" slack="21"/>
<pin id="2137" dir="1" index="1" bw="1" slack="21"/>
</pin_list>
<bind>
<opset="relu_read "/>
</bind>
</comp>

<comp id="2140" class="1005" name="mapSizeY_read_reg_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="32" slack="2"/>
<pin id="2142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mapSizeY_read "/>
</bind>
</comp>

<comp id="2147" class="1005" name="mapSizeX_read_reg_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="32" slack="2"/>
<pin id="2149" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mapSizeX_read "/>
</bind>
</comp>

<comp id="2156" class="1005" name="kernelSize_read_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="32" slack="1"/>
<pin id="2158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernelSize_read "/>
</bind>
</comp>

<comp id="2163" class="1005" name="kernelN_read_reg_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="32" slack="5"/>
<pin id="2165" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="kernelN_read "/>
</bind>
</comp>

<comp id="2177" class="1005" name="empty_reg_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="16" slack="3"/>
<pin id="2179" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="2182" class="1005" name="empty_16_reg_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="16" slack="3"/>
<pin id="2184" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="2188" class="1005" name="empty_17_reg_2188">
<pin_list>
<pin id="2189" dir="0" index="0" bw="16" slack="3"/>
<pin id="2190" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="2193" class="1005" name="bias_V_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="4" slack="4"/>
<pin id="2195" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="bias_V "/>
</bind>
</comp>

<comp id="2198" class="1005" name="bound4_reg_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="36" slack="1"/>
<pin id="2200" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="2203" class="1005" name="cmp22_not_mid113_reg_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="1" slack="2"/>
<pin id="2205" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp22_not_mid113 "/>
</bind>
</comp>

<comp id="2208" class="1005" name="add_ln47_1_reg_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="36" slack="0"/>
<pin id="2210" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="2213" class="1005" name="rev107_reg_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="1" slack="1"/>
<pin id="2215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rev107 "/>
</bind>
</comp>

<comp id="2218" class="1005" name="icmp_ln47_reg_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="1" slack="1"/>
<pin id="2220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="2222" class="1005" name="icmp_ln49_reg_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="1" slack="1"/>
<pin id="2224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="2227" class="1005" name="select_ln47_1_reg_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="32" slack="0"/>
<pin id="2229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln47_1 "/>
</bind>
</comp>

<comp id="2234" class="1005" name="and_ln47_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="1" slack="1"/>
<pin id="2236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln47 "/>
</bind>
</comp>

<comp id="2239" class="1005" name="add_ln49_reg_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="2" slack="1"/>
<pin id="2241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="2244" class="1005" name="select_ln49_reg_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="2" slack="1"/>
<pin id="2246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49 "/>
</bind>
</comp>

<comp id="2250" class="1005" name="select_ln49_1_reg_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="2" slack="0"/>
<pin id="2252" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln49_1 "/>
</bind>
</comp>

<comp id="2256" class="1005" name="add_ln50_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="2" slack="0"/>
<pin id="2258" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="2261" class="1005" name="select_ln49_3_reg_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="4" slack="0"/>
<pin id="2263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln49_3 "/>
</bind>
</comp>

<comp id="2266" class="1005" name="trunc_ln54_reg_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="14" slack="1"/>
<pin id="2268" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="2271" class="1005" name="trunc_ln54_1_reg_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="12" slack="1"/>
<pin id="2273" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54_1 "/>
</bind>
</comp>

<comp id="2276" class="1005" name="or_ln52_reg_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="1" slack="1"/>
<pin id="2278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln52 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="sub_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="32" slack="3"/>
<pin id="2282" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="2285" class="1005" name="trunc_ln70_reg_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="18" slack="3"/>
<pin id="2287" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="2290" class="1005" name="empty_20_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="18" slack="3"/>
<pin id="2292" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="2299" class="1005" name="y_3_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="2" slack="0"/>
<pin id="2301" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="2307" class="1005" name="zext_ln61_reg_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="18" slack="2"/>
<pin id="2309" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="accum_V_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="8" slack="9"/>
<pin id="2314" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="accum_V "/>
</bind>
</comp>

<comp id="2320" class="1005" name="outMapYSize_reg_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="16" slack="1"/>
<pin id="2322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outMapYSize "/>
</bind>
</comp>

<comp id="2326" class="1005" name="outMapXSize_reg_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="16" slack="1"/>
<pin id="2328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outMapXSize "/>
</bind>
</comp>

<comp id="2331" class="1005" name="icmp_ln62_reg_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="1" slack="1"/>
<pin id="2333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="2335" class="1005" name="n_2_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="31" slack="0"/>
<pin id="2337" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="icmp_ln64_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="1" slack="1"/>
<pin id="2342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="icmp_ln67_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="1" slack="1"/>
<pin id="2346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="2348" class="1005" name="add_ln67_reg_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="18" slack="0"/>
<pin id="2350" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="2353" class="1005" name="trunc_ln69_1_reg_2353">
<pin_list>
<pin id="2354" dir="0" index="0" bw="4" slack="3"/>
<pin id="2355" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln69_1 "/>
</bind>
</comp>

<comp id="2358" class="1005" name="trunc_ln64_reg_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="18" slack="1"/>
<pin id="2360" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="2363" class="1005" name="x_4_reg_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="32" slack="1"/>
<pin id="2365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="2368" class="1005" name="conv69_reg_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="32" slack="5"/>
<pin id="2370" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv69 "/>
</bind>
</comp>

<comp id="2373" class="1005" name="conv_i38_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="8" slack="8"/>
<pin id="2375" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="conv_i38 "/>
</bind>
</comp>

<comp id="2378" class="1005" name="sub91_reg_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="17" slack="1"/>
<pin id="2380" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub91 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="mul_ln102_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="32" slack="3"/>
<pin id="2385" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln102 "/>
</bind>
</comp>

<comp id="2396" class="1005" name="y_4_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="15" slack="0"/>
<pin id="2398" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="y_4 "/>
</bind>
</comp>

<comp id="2404" class="1005" name="cmp92_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="1" slack="6"/>
<pin id="2406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp92 "/>
</bind>
</comp>

<comp id="2408" class="1005" name="and99_cast_reg_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="18" slack="8"/>
<pin id="2410" dir="1" index="1" bw="18" slack="8"/>
</pin_list>
<bind>
<opset="and99_cast "/>
</bind>
</comp>

<comp id="2413" class="1005" name="mul75_cast_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="18" slack="4"/>
<pin id="2415" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="mul75_cast "/>
</bind>
</comp>

<comp id="2419" class="1005" name="mul75_1_cast_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="18" slack="5"/>
<pin id="2421" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="mul75_1_cast "/>
</bind>
</comp>

<comp id="2425" class="1005" name="mul_ln83_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="18" slack="7"/>
<pin id="2427" dir="1" index="1" bw="18" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln83 "/>
</bind>
</comp>

<comp id="2431" class="1005" name="icmp_ln83_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="1" slack="1"/>
<pin id="2433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="icmp_ln86_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="1" slack="1"/>
<pin id="2437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="icmp_ln99_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="1" slack="1"/>
<pin id="2441" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="filter_V_addr_1_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="14" slack="1"/>
<pin id="2447" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_1 "/>
</bind>
</comp>

<comp id="2450" class="1005" name="kn_1_reg_2450">
<pin_list>
<pin id="2451" dir="0" index="0" bw="32" slack="1"/>
<pin id="2452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_1 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="icmp_ln99_1_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="1" slack="1"/>
<pin id="2457" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln99_1 "/>
</bind>
</comp>

<comp id="2461" class="1005" name="add_ln215_2_reg_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="14" slack="1"/>
<pin id="2463" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln215_2 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="kn_2_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="32" slack="1"/>
<pin id="2468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_2 "/>
</bind>
</comp>

<comp id="2473" class="1005" name="trunc_ln215_4_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="14" slack="1"/>
<pin id="2475" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_4 "/>
</bind>
</comp>

<comp id="2478" class="1005" name="trunc_ln215_5_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="11" slack="1"/>
<pin id="2480" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_5 "/>
</bind>
</comp>

<comp id="2483" class="1005" name="trunc_ln102_reg_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="18" slack="1"/>
<pin id="2485" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102 "/>
</bind>
</comp>

<comp id="2488" class="1005" name="filter_V_addr_2_reg_2488">
<pin_list>
<pin id="2489" dir="0" index="0" bw="14" slack="1"/>
<pin id="2490" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_2 "/>
</bind>
</comp>

<comp id="2493" class="1005" name="icmp_ln99_2_reg_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="1" slack="1"/>
<pin id="2495" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln99_2 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="add_ln215_4_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="14" slack="1"/>
<pin id="2501" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln215_4 "/>
</bind>
</comp>

<comp id="2504" class="1005" name="kn_3_reg_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="32" slack="1"/>
<pin id="2506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_3 "/>
</bind>
</comp>

<comp id="2509" class="1005" name="icmp_ln99_3_reg_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="1" slack="1"/>
<pin id="2511" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln99_3 "/>
</bind>
</comp>

<comp id="2515" class="1005" name="add_ln215_6_reg_2515">
<pin_list>
<pin id="2516" dir="0" index="0" bw="14" slack="2"/>
<pin id="2517" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln215_6 "/>
</bind>
</comp>

<comp id="2520" class="1005" name="kn_4_reg_2520">
<pin_list>
<pin id="2521" dir="0" index="0" bw="32" slack="1"/>
<pin id="2522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_4 "/>
</bind>
</comp>

<comp id="2527" class="1005" name="trunc_ln215_8_reg_2527">
<pin_list>
<pin id="2528" dir="0" index="0" bw="14" slack="1"/>
<pin id="2529" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_8 "/>
</bind>
</comp>

<comp id="2532" class="1005" name="trunc_ln215_9_reg_2532">
<pin_list>
<pin id="2533" dir="0" index="0" bw="11" slack="1"/>
<pin id="2534" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_9 "/>
</bind>
</comp>

<comp id="2537" class="1005" name="trunc_ln36_reg_2537">
<pin_list>
<pin id="2538" dir="0" index="0" bw="18" slack="1"/>
<pin id="2539" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="2546" class="1005" name="icmp_ln100_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="1" slack="2"/>
<pin id="2548" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="2560" class="1005" name="featureMap_V_addr_1_reg_2560">
<pin_list>
<pin id="2561" dir="0" index="0" bw="18" slack="1"/>
<pin id="2562" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_1 "/>
</bind>
</comp>

<comp id="2565" class="1005" name="trunc_ln102_1_reg_2565">
<pin_list>
<pin id="2566" dir="0" index="0" bw="18" slack="1"/>
<pin id="2567" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_1 "/>
</bind>
</comp>

<comp id="2570" class="1005" name="add_ln102_2_reg_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="18" slack="1"/>
<pin id="2572" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102_2 "/>
</bind>
</comp>

<comp id="2576" class="1005" name="trunc_ln102_2_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="18" slack="1"/>
<pin id="2578" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_2 "/>
</bind>
</comp>

<comp id="2581" class="1005" name="filter_V_addr_3_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="14" slack="1"/>
<pin id="2583" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_3 "/>
</bind>
</comp>

<comp id="2586" class="1005" name="icmp_ln99_4_reg_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="1" slack="1"/>
<pin id="2588" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln99_4 "/>
</bind>
</comp>

<comp id="2592" class="1005" name="add_ln215_8_reg_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="14" slack="2"/>
<pin id="2594" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln215_8 "/>
</bind>
</comp>

<comp id="2597" class="1005" name="kn_5_reg_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="32" slack="1"/>
<pin id="2599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_5 "/>
</bind>
</comp>

<comp id="2602" class="1005" name="icmp_ln99_5_reg_2602">
<pin_list>
<pin id="2603" dir="0" index="0" bw="1" slack="1"/>
<pin id="2604" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln99_5 "/>
</bind>
</comp>

<comp id="2608" class="1005" name="add_ln215_10_reg_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="14" slack="3"/>
<pin id="2610" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln215_10 "/>
</bind>
</comp>

<comp id="2613" class="1005" name="kn_6_reg_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="32" slack="1"/>
<pin id="2615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_6 "/>
</bind>
</comp>

<comp id="2620" class="1005" name="trunc_ln215_12_reg_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="14" slack="1"/>
<pin id="2622" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_12 "/>
</bind>
</comp>

<comp id="2625" class="1005" name="trunc_ln215_13_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="11" slack="1"/>
<pin id="2627" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_13 "/>
</bind>
</comp>

<comp id="2630" class="1005" name="sext_ln215_reg_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="8" slack="1"/>
<pin id="2632" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215 "/>
</bind>
</comp>

<comp id="2635" class="1005" name="sext_ln215_1_reg_2635">
<pin_list>
<pin id="2636" dir="0" index="0" bw="8" slack="1"/>
<pin id="2637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_1 "/>
</bind>
</comp>

<comp id="2640" class="1005" name="featureMap_V_addr_2_reg_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="18" slack="1"/>
<pin id="2642" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_2 "/>
</bind>
</comp>

<comp id="2645" class="1005" name="featureMap_V_addr_3_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="18" slack="1"/>
<pin id="2647" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_3 "/>
</bind>
</comp>

<comp id="2650" class="1005" name="trunc_ln102_3_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="18" slack="1"/>
<pin id="2652" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_3 "/>
</bind>
</comp>

<comp id="2655" class="1005" name="filter_V_addr_4_reg_2655">
<pin_list>
<pin id="2656" dir="0" index="0" bw="14" slack="1"/>
<pin id="2657" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_4 "/>
</bind>
</comp>

<comp id="2660" class="1005" name="trunc_ln102_4_reg_2660">
<pin_list>
<pin id="2661" dir="0" index="0" bw="18" slack="1"/>
<pin id="2662" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_4 "/>
</bind>
</comp>

<comp id="2665" class="1005" name="add_ln102_9_reg_2665">
<pin_list>
<pin id="2666" dir="0" index="0" bw="18" slack="1"/>
<pin id="2667" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102_9 "/>
</bind>
</comp>

<comp id="2671" class="1005" name="icmp_ln99_6_reg_2671">
<pin_list>
<pin id="2672" dir="0" index="0" bw="1" slack="1"/>
<pin id="2673" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln99_6 "/>
</bind>
</comp>

<comp id="2677" class="1005" name="add_ln215_12_reg_2677">
<pin_list>
<pin id="2678" dir="0" index="0" bw="14" slack="3"/>
<pin id="2679" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln215_12 "/>
</bind>
</comp>

<comp id="2682" class="1005" name="kn_7_reg_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="32" slack="1"/>
<pin id="2684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_7 "/>
</bind>
</comp>

<comp id="2687" class="1005" name="icmp_ln99_7_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="1" slack="1"/>
<pin id="2689" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln99_7 "/>
</bind>
</comp>

<comp id="2693" class="1005" name="add_ln215_14_reg_2693">
<pin_list>
<pin id="2694" dir="0" index="0" bw="14" slack="4"/>
<pin id="2695" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="add_ln215_14 "/>
</bind>
</comp>

<comp id="2698" class="1005" name="kn_8_reg_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="32" slack="1"/>
<pin id="2700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kn_8 "/>
</bind>
</comp>

<comp id="2708" class="1005" name="sext_ln215_2_reg_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="8" slack="1"/>
<pin id="2710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_2 "/>
</bind>
</comp>

<comp id="2713" class="1005" name="sext_ln215_3_reg_2713">
<pin_list>
<pin id="2714" dir="0" index="0" bw="8" slack="1"/>
<pin id="2715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_3 "/>
</bind>
</comp>

<comp id="2718" class="1005" name="featureMap_V_addr_4_reg_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="18" slack="1"/>
<pin id="2720" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_4 "/>
</bind>
</comp>

<comp id="2723" class="1005" name="filter_V_addr_5_reg_2723">
<pin_list>
<pin id="2724" dir="0" index="0" bw="14" slack="1"/>
<pin id="2725" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_5 "/>
</bind>
</comp>

<comp id="2728" class="1005" name="featureMap_V_addr_5_reg_2728">
<pin_list>
<pin id="2729" dir="0" index="0" bw="18" slack="1"/>
<pin id="2730" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_5 "/>
</bind>
</comp>

<comp id="2733" class="1005" name="trunc_ln102_5_reg_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="18" slack="1"/>
<pin id="2735" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_5 "/>
</bind>
</comp>

<comp id="2738" class="1005" name="trunc_ln102_6_reg_2738">
<pin_list>
<pin id="2739" dir="0" index="0" bw="18" slack="1"/>
<pin id="2740" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_6 "/>
</bind>
</comp>

<comp id="2743" class="1005" name="icmp_ln99_8_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="1" slack="1"/>
<pin id="2745" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99_8 "/>
</bind>
</comp>

<comp id="2747" class="1005" name="icmp_ln105_reg_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="1" slack="1"/>
<pin id="2749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="2751" class="1005" name="x_8_reg_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="32" slack="1"/>
<pin id="2753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_8 "/>
</bind>
</comp>

<comp id="2756" class="1005" name="add_ln126_reg_2756">
<pin_list>
<pin id="2757" dir="0" index="0" bw="32" slack="1"/>
<pin id="2758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="2761" class="1005" name="accum_V_load_reg_2761">
<pin_list>
<pin id="2762" dir="0" index="0" bw="8" slack="1"/>
<pin id="2763" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_load "/>
</bind>
</comp>

<comp id="2767" class="1005" name="accum_V_1_reg_2767">
<pin_list>
<pin id="2768" dir="0" index="0" bw="8" slack="1"/>
<pin id="2769" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_1 "/>
</bind>
</comp>

<comp id="2772" class="1005" name="sext_ln215_4_reg_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="8" slack="1"/>
<pin id="2774" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_4 "/>
</bind>
</comp>

<comp id="2777" class="1005" name="sext_ln215_5_reg_2777">
<pin_list>
<pin id="2778" dir="0" index="0" bw="8" slack="1"/>
<pin id="2779" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_5 "/>
</bind>
</comp>

<comp id="2782" class="1005" name="filter_V_addr_6_reg_2782">
<pin_list>
<pin id="2783" dir="0" index="0" bw="14" slack="1"/>
<pin id="2784" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_6 "/>
</bind>
</comp>

<comp id="2787" class="1005" name="featureMap_V_addr_6_reg_2787">
<pin_list>
<pin id="2788" dir="0" index="0" bw="18" slack="1"/>
<pin id="2789" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_6 "/>
</bind>
</comp>

<comp id="2792" class="1005" name="featureMap_V_addr_7_reg_2792">
<pin_list>
<pin id="2793" dir="0" index="0" bw="18" slack="1"/>
<pin id="2794" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_7 "/>
</bind>
</comp>

<comp id="2797" class="1005" name="trunc_ln102_7_reg_2797">
<pin_list>
<pin id="2798" dir="0" index="0" bw="18" slack="1"/>
<pin id="2799" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_7 "/>
</bind>
</comp>

<comp id="2802" class="1005" name="add_ln102_16_reg_2802">
<pin_list>
<pin id="2803" dir="0" index="0" bw="18" slack="1"/>
<pin id="2804" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102_16 "/>
</bind>
</comp>

<comp id="2808" class="1005" name="add_ln215_16_reg_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="14" slack="3"/>
<pin id="2810" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln215_16 "/>
</bind>
</comp>

<comp id="2813" class="1005" name="empty_23_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="18" slack="1"/>
<pin id="2815" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="2818" class="1005" name="accum_V_4_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="8" slack="1"/>
<pin id="2820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_4 "/>
</bind>
</comp>

<comp id="2825" class="1005" name="sext_ln215_6_reg_2825">
<pin_list>
<pin id="2826" dir="0" index="0" bw="8" slack="1"/>
<pin id="2827" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_6 "/>
</bind>
</comp>

<comp id="2830" class="1005" name="sext_ln215_7_reg_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="8" slack="1"/>
<pin id="2832" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_7 "/>
</bind>
</comp>

<comp id="2835" class="1005" name="filter_V_addr_7_reg_2835">
<pin_list>
<pin id="2836" dir="0" index="0" bw="14" slack="1"/>
<pin id="2837" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_7 "/>
</bind>
</comp>

<comp id="2840" class="1005" name="lhs_6_reg_2840">
<pin_list>
<pin id="2841" dir="0" index="0" bw="4" slack="3"/>
<pin id="2842" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="lhs_6 "/>
</bind>
</comp>

<comp id="2845" class="1005" name="featureMap_V_addr_8_reg_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="18" slack="1"/>
<pin id="2847" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_8 "/>
</bind>
</comp>

<comp id="2850" class="1005" name="trunc_ln102_8_reg_2850">
<pin_list>
<pin id="2851" dir="0" index="0" bw="18" slack="1"/>
<pin id="2852" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln102_8 "/>
</bind>
</comp>

<comp id="2855" class="1005" name="accum_V_7_reg_2855">
<pin_list>
<pin id="2856" dir="0" index="0" bw="8" slack="1"/>
<pin id="2857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_7 "/>
</bind>
</comp>

<comp id="2862" class="1005" name="sext_ln215_8_reg_2862">
<pin_list>
<pin id="2863" dir="0" index="0" bw="8" slack="1"/>
<pin id="2864" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_8 "/>
</bind>
</comp>

<comp id="2867" class="1005" name="sext_ln215_9_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="8" slack="1"/>
<pin id="2869" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_9 "/>
</bind>
</comp>

<comp id="2872" class="1005" name="filter_V_addr_8_reg_2872">
<pin_list>
<pin id="2873" dir="0" index="0" bw="14" slack="1"/>
<pin id="2874" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_8 "/>
</bind>
</comp>

<comp id="2877" class="1005" name="featureMap_V_addr_9_reg_2877">
<pin_list>
<pin id="2878" dir="0" index="0" bw="18" slack="1"/>
<pin id="2879" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="featureMap_V_addr_9 "/>
</bind>
</comp>

<comp id="2882" class="1005" name="accum_V_10_reg_2882">
<pin_list>
<pin id="2883" dir="0" index="0" bw="8" slack="1"/>
<pin id="2884" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_10 "/>
</bind>
</comp>

<comp id="2889" class="1005" name="sext_ln215_10_reg_2889">
<pin_list>
<pin id="2890" dir="0" index="0" bw="8" slack="1"/>
<pin id="2891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_10 "/>
</bind>
</comp>

<comp id="2894" class="1005" name="sext_ln215_11_reg_2894">
<pin_list>
<pin id="2895" dir="0" index="0" bw="8" slack="1"/>
<pin id="2896" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_11 "/>
</bind>
</comp>

<comp id="2899" class="1005" name="filter_V_addr_9_reg_2899">
<pin_list>
<pin id="2900" dir="0" index="0" bw="14" slack="1"/>
<pin id="2901" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="filter_V_addr_9 "/>
</bind>
</comp>

<comp id="2904" class="1005" name="trunc_ln69_2_reg_2904">
<pin_list>
<pin id="2905" dir="0" index="0" bw="4" slack="1"/>
<pin id="2906" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln69_2 "/>
</bind>
</comp>

<comp id="2909" class="1005" name="accum_V_13_reg_2909">
<pin_list>
<pin id="2910" dir="0" index="0" bw="8" slack="1"/>
<pin id="2911" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_13 "/>
</bind>
</comp>

<comp id="2916" class="1005" name="sext_ln215_12_reg_2916">
<pin_list>
<pin id="2917" dir="0" index="0" bw="8" slack="1"/>
<pin id="2918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_12 "/>
</bind>
</comp>

<comp id="2921" class="1005" name="sext_ln215_13_reg_2921">
<pin_list>
<pin id="2922" dir="0" index="0" bw="8" slack="1"/>
<pin id="2923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_13 "/>
</bind>
</comp>

<comp id="2926" class="1005" name="rhs_8_reg_2926">
<pin_list>
<pin id="2927" dir="0" index="0" bw="4" slack="2"/>
<pin id="2928" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="rhs_8 "/>
</bind>
</comp>

<comp id="2931" class="1005" name="accum_V_16_reg_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="8" slack="1"/>
<pin id="2933" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_16 "/>
</bind>
</comp>

<comp id="2938" class="1005" name="sext_ln215_14_reg_2938">
<pin_list>
<pin id="2939" dir="0" index="0" bw="8" slack="1"/>
<pin id="2940" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_14 "/>
</bind>
</comp>

<comp id="2943" class="1005" name="sext_ln215_15_reg_2943">
<pin_list>
<pin id="2944" dir="0" index="0" bw="8" slack="1"/>
<pin id="2945" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_15 "/>
</bind>
</comp>

<comp id="2948" class="1005" name="accum_V_19_reg_2948">
<pin_list>
<pin id="2949" dir="0" index="0" bw="8" slack="1"/>
<pin id="2950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_19 "/>
</bind>
</comp>

<comp id="2955" class="1005" name="sext_ln215_16_reg_2955">
<pin_list>
<pin id="2956" dir="0" index="0" bw="8" slack="1"/>
<pin id="2957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_16 "/>
</bind>
</comp>

<comp id="2960" class="1005" name="sext_ln215_17_reg_2960">
<pin_list>
<pin id="2961" dir="0" index="0" bw="8" slack="1"/>
<pin id="2962" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln215_17 "/>
</bind>
</comp>

<comp id="2965" class="1005" name="accum_V_22_reg_2965">
<pin_list>
<pin id="2966" dir="0" index="0" bw="8" slack="1"/>
<pin id="2967" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_22 "/>
</bind>
</comp>

<comp id="2972" class="1005" name="accum_V_25_reg_2972">
<pin_list>
<pin id="2973" dir="0" index="0" bw="8" slack="1"/>
<pin id="2974" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_25 "/>
</bind>
</comp>

<comp id="2978" class="1005" name="sext_ln69_reg_2978">
<pin_list>
<pin id="2979" dir="0" index="0" bw="32" slack="1"/>
<pin id="2980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln69 "/>
</bind>
</comp>

<comp id="2983" class="1005" name="x_6_reg_2983">
<pin_list>
<pin id="2984" dir="0" index="0" bw="32" slack="1"/>
<pin id="2985" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="249"><net_src comp="178" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="254"><net_src comp="180" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="255"><net_src comp="180" pin="0"/><net_sink comp="238" pin=7"/></net>

<net id="256"><net_src comp="182" pin="0"/><net_sink comp="238" pin=8"/></net>

<net id="262"><net_src comp="90" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="90" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="293"><net_src comp="90" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="300"><net_src comp="90" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="295" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="307"><net_src comp="90" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="302" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="314"><net_src comp="90" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="325"><net_src comp="90" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="332"><net_src comp="90" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="90" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="354"><net_src comp="341" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="360"><net_src comp="90" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="90" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="368"><net_src comp="355" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="381"><net_src comp="90" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="388"><net_src comp="90" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="395"><net_src comp="90" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="390" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="402"><net_src comp="90" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="397" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="409"><net_src comp="90" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="416"><net_src comp="90" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="62" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="488" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="499"><net_src comp="110" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="516"><net_src comp="484" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="510" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="521"><net_src comp="112" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="539"><net_src comp="510" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="104" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="533" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="545"><net_src comp="120" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="42" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="557" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="568"><net_src comp="42" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="569" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="586"><net_src comp="553" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="580" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="591"><net_src comp="588" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="598"><net_src comp="577" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="599"><net_src comp="592" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="603"><net_src comp="166" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="611"><net_src comp="600" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="612"><net_src comp="605" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="616"><net_src comp="226" pin="5"/><net_sink comp="613" pin=0"/></net>

<net id="624"><net_src comp="263" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="263" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="275" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="275" pin="7"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="275" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="208" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="214" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="202" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="613" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="220" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="54" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="220" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="56" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="654" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="214" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="38" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="422" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="64" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="455" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="66" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="422" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="433" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="38" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="444" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="68" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="62" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="455" pin="4"/><net_sink comp="720" pin=2"/></net>

<net id="733"><net_src comp="714" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="708" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="433" pin="4"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="714" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="66" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="466" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="70" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="736" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="720" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="72" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="748" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="714" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="62" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="466" pin="4"/><net_sink comp="766" pin=2"/></net>

<net id="779"><net_src comp="748" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="754" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="720" pin="3"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="766" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="72" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="444" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="74" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="714" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="74" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="788" pin="2"/><net_sink comp="794" pin=2"/></net>

<net id="810"><net_src comp="76" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="62" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="815"><net_src comp="805" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="802" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="838"><net_src comp="822" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="834" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="834" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="860"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="66" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="867"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="826" pin="3"/><net_sink comp="862" pin=2"/></net>

<net id="876"><net_src comp="869" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="881"><net_src comp="872" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="66" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="862" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="894"><net_src comp="88" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="62" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="900"><net_src comp="889" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="908"><net_src comp="896" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="913"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="918"><net_src comp="613" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="924"><net_src comp="94" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="935"><net_src comp="477" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="72" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="477" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="70" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="477" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="955"><net_src comp="947" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="102" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="965"><net_src comp="957" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="102" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="975"><net_src comp="488" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="104" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="500" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="114" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="986"><net_src comp="500" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="510" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="1001"><net_src comp="522" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="613" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="507" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="1010" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1018"><net_src comp="507" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="38" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1033"><net_src comp="1020" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="118" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="546" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="122" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="546" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1041" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1053"><net_src comp="546" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="546" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="1054" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1067"><net_src comp="1050" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="70" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1072"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="1050" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="1073" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1086"><net_src comp="1050" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="72" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1096"><net_src comp="1088" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="1050" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="128" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1111"><net_src comp="1103" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1118"><net_src comp="130" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="557" pin="4"/><net_sink comp="1112" pin=1"/></net>

<net id="1120"><net_src comp="132" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1121"><net_src comp="134" pin="0"/><net_sink comp="1112" pin=3"/></net>

<net id="1126"><net_src comp="1112" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="136" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="569" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="140" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="569" pin="4"/><net_sink comp="1134" pin=0"/></net>

<net id="1143"><net_src comp="569" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1147"><net_src comp="569" pin="4"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="569" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1157"><net_src comp="142" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1148" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="56" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1164"><net_src comp="1152" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1144" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1169"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1176"><net_src comp="1134" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="569" pin="4"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="140" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1183"><net_src comp="1171" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="1171" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="1171" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1197"><net_src comp="142" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="1188" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1199"><net_src comp="56" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1204"><net_src comp="1192" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="1184" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1210"><net_src comp="1200" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="144" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1217"><net_src comp="1179" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1218"><net_src comp="1171" pin="3"/><net_sink comp="1212" pin=1"/></net>

<net id="1219"><net_src comp="140" pin="0"/><net_sink comp="1212" pin=2"/></net>

<net id="1223"><net_src comp="1212" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="1212" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1139" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1239"><net_src comp="1236" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1253"><net_src comp="142" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="56" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1259"><net_src comp="1248" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1264"><net_src comp="1255" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="146" pin="0"/><net_sink comp="1260" pin=1"/></net>

<net id="1271"><net_src comp="1240" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1272"><net_src comp="140" pin="0"/><net_sink comp="1266" pin=2"/></net>

<net id="1277"><net_src comp="1266" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1281"><net_src comp="1266" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="1266" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1291"><net_src comp="142" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="1282" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="56" pin="0"/><net_sink comp="1286" pin=2"/></net>

<net id="1298"><net_src comp="1286" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="1278" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1304"><net_src comp="1294" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="148" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1311"><net_src comp="1273" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="1266" pin="3"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="140" pin="0"/><net_sink comp="1306" pin=2"/></net>

<net id="1317"><net_src comp="1306" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="1306" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1325"><net_src comp="580" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1330"><net_src comp="580" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1339"><net_src comp="1331" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1322" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="1335" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1349"><net_src comp="1232" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1354"><net_src comp="1322" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1358"><net_src comp="1244" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1362"><net_src comp="1359" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1380"><net_src comp="142" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="56" pin="0"/><net_sink comp="1375" pin=2"/></net>

<net id="1386"><net_src comp="1375" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1391"><net_src comp="1382" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="150" pin="0"/><net_sink comp="1387" pin=1"/></net>

<net id="1398"><net_src comp="1367" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="140" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1404"><net_src comp="1393" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1408"><net_src comp="1393" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="1393" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1418"><net_src comp="142" pin="0"/><net_sink comp="1413" pin=0"/></net>

<net id="1419"><net_src comp="1409" pin="1"/><net_sink comp="1413" pin=1"/></net>

<net id="1420"><net_src comp="56" pin="0"/><net_sink comp="1413" pin=2"/></net>

<net id="1425"><net_src comp="1413" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="1405" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1431"><net_src comp="1421" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1432"><net_src comp="152" pin="0"/><net_sink comp="1427" pin=1"/></net>

<net id="1438"><net_src comp="1400" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1439"><net_src comp="1393" pin="3"/><net_sink comp="1433" pin=1"/></net>

<net id="1440"><net_src comp="140" pin="0"/><net_sink comp="1433" pin=2"/></net>

<net id="1444"><net_src comp="1433" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1448"><net_src comp="1433" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1452"><net_src comp="275" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1456"><net_src comp="621" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1461"><net_src comp="154" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1466"><net_src comp="1457" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1470"><net_src comp="1462" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1476"><net_src comp="156" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1481"><net_src comp="1472" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1485"><net_src comp="1477" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1490"><net_src comp="1363" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1494"><net_src comp="1491" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1498"><net_src comp="1371" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1520"><net_src comp="142" pin="0"/><net_sink comp="1515" pin=0"/></net>

<net id="1521"><net_src comp="56" pin="0"/><net_sink comp="1515" pin=2"/></net>

<net id="1526"><net_src comp="1515" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1531"><net_src comp="1522" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1532"><net_src comp="158" pin="0"/><net_sink comp="1527" pin=1"/></net>

<net id="1538"><net_src comp="1507" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1539"><net_src comp="140" pin="0"/><net_sink comp="1533" pin=2"/></net>

<net id="1544"><net_src comp="1533" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1548"><net_src comp="1533" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1552"><net_src comp="1533" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1558"><net_src comp="142" pin="0"/><net_sink comp="1553" pin=0"/></net>

<net id="1559"><net_src comp="1549" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="1560"><net_src comp="56" pin="0"/><net_sink comp="1553" pin=2"/></net>

<net id="1565"><net_src comp="1553" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1566"><net_src comp="1545" pin="1"/><net_sink comp="1561" pin=1"/></net>

<net id="1571"><net_src comp="1561" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1572"><net_src comp="160" pin="0"/><net_sink comp="1567" pin=1"/></net>

<net id="1578"><net_src comp="1540" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1579"><net_src comp="1533" pin="3"/><net_sink comp="1573" pin=1"/></net>

<net id="1580"><net_src comp="140" pin="0"/><net_sink comp="1573" pin=2"/></net>

<net id="1584"><net_src comp="275" pin="7"/><net_sink comp="1581" pin=0"/></net>

<net id="1588"><net_src comp="625" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1597"><net_src comp="1589" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1601"><net_src comp="1593" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1607"><net_src comp="154" pin="0"/><net_sink comp="1603" pin=1"/></net>

<net id="1612"><net_src comp="1603" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1616"><net_src comp="1608" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1621"><net_src comp="1618" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1625"><net_src comp="1503" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1629"><net_src comp="1511" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1642"><net_src comp="577" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1651"><net_src comp="577" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1656"><net_src comp="1647" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1657"><net_src comp="66" pin="0"/><net_sink comp="1652" pin=1"/></net>

<net id="1663"><net_src comp="1652" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1664"><net_src comp="162" pin="0"/><net_sink comp="1658" pin=1"/></net>

<net id="1665"><net_src comp="577" pin="1"/><net_sink comp="1658" pin=2"/></net>

<net id="1670"><net_src comp="38" pin="0"/><net_sink comp="1666" pin=1"/></net>

<net id="1679"><net_src comp="1671" pin="1"/><net_sink comp="1674" pin=2"/></net>

<net id="1683"><net_src comp="629" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1687"><net_src comp="621" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="1692"><net_src comp="156" pin="0"/><net_sink comp="1688" pin=1"/></net>

<net id="1697"><net_src comp="1688" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1701"><net_src comp="1693" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1706"><net_src comp="1703" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1715"><net_src comp="1707" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1719"><net_src comp="1711" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1724"><net_src comp="1630" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1744"><net_src comp="142" pin="0"/><net_sink comp="1739" pin=0"/></net>

<net id="1745"><net_src comp="1736" pin="1"/><net_sink comp="1739" pin=1"/></net>

<net id="1746"><net_src comp="56" pin="0"/><net_sink comp="1739" pin=2"/></net>

<net id="1751"><net_src comp="1739" pin="3"/><net_sink comp="1747" pin=0"/></net>

<net id="1752"><net_src comp="1733" pin="1"/><net_sink comp="1747" pin=1"/></net>

<net id="1757"><net_src comp="1747" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1758"><net_src comp="164" pin="0"/><net_sink comp="1753" pin=1"/></net>

<net id="1762"><net_src comp="1643" pin="2"/><net_sink comp="1759" pin=0"/></net>

<net id="1772"><net_src comp="1763" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1778"><net_src comp="1767" pin="3"/><net_sink comp="1773" pin=1"/></net>

<net id="1782"><net_src comp="629" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1786"><net_src comp="625" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="1790"><net_src comp="1787" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1795"><net_src comp="154" pin="0"/><net_sink comp="1791" pin=1"/></net>

<net id="1800"><net_src comp="1791" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1804"><net_src comp="1796" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1809"><net_src comp="1729" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1819"><net_src comp="1810" pin="2"/><net_sink comp="1814" pin=0"/></net>

<net id="1825"><net_src comp="1814" pin="3"/><net_sink comp="1820" pin=1"/></net>

<net id="1829"><net_src comp="634" pin="1"/><net_sink comp="1826" pin=0"/></net>

<net id="1833"><net_src comp="621" pin="1"/><net_sink comp="1830" pin=0"/></net>

<net id="1837"><net_src comp="1834" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1842"><net_src comp="156" pin="0"/><net_sink comp="1838" pin=1"/></net>

<net id="1847"><net_src comp="1838" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1851"><net_src comp="1843" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1862"><net_src comp="1853" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1868"><net_src comp="1857" pin="3"/><net_sink comp="1863" pin=1"/></net>

<net id="1872"><net_src comp="629" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="1876"><net_src comp="625" pin="1"/><net_sink comp="1873" pin=0"/></net>

<net id="1880"><net_src comp="1877" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1884"><net_src comp="613" pin="1"/><net_sink comp="1881" pin=0"/></net>

<net id="1894"><net_src comp="1885" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1900"><net_src comp="1889" pin="3"/><net_sink comp="1895" pin=1"/></net>

<net id="1907"><net_src comp="621" pin="1"/><net_sink comp="1904" pin=0"/></net>

<net id="1911"><net_src comp="1908" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1921"><net_src comp="1912" pin="2"/><net_sink comp="1916" pin=0"/></net>

<net id="1927"><net_src comp="1916" pin="3"/><net_sink comp="1922" pin=1"/></net>

<net id="1931"><net_src comp="634" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="1935"><net_src comp="625" pin="1"/><net_sink comp="1932" pin=0"/></net>

<net id="1945"><net_src comp="1936" pin="2"/><net_sink comp="1940" pin=0"/></net>

<net id="1951"><net_src comp="1940" pin="3"/><net_sink comp="1946" pin=1"/></net>

<net id="1955"><net_src comp="629" pin="1"/><net_sink comp="1952" pin=0"/></net>

<net id="1968"><net_src comp="1959" pin="2"/><net_sink comp="1963" pin=0"/></net>

<net id="1974"><net_src comp="1963" pin="3"/><net_sink comp="1969" pin=1"/></net>

<net id="1984"><net_src comp="1975" pin="2"/><net_sink comp="1979" pin=0"/></net>

<net id="1990"><net_src comp="1979" pin="3"/><net_sink comp="1985" pin=1"/></net>

<net id="1995"><net_src comp="1985" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="2001"><net_src comp="1996" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="2007"><net_src comp="172" pin="0"/><net_sink comp="2002" pin=0"/></net>

<net id="2008"><net_src comp="1996" pin="3"/><net_sink comp="2002" pin=1"/></net>

<net id="2009"><net_src comp="174" pin="0"/><net_sink comp="2002" pin=2"/></net>

<net id="2014"><net_src comp="2002" pin="3"/><net_sink comp="2010" pin=0"/></net>

<net id="2020"><net_src comp="2010" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2021"><net_src comp="176" pin="0"/><net_sink comp="2015" pin=1"/></net>

<net id="2022"><net_src comp="1996" pin="3"/><net_sink comp="2015" pin=2"/></net>

<net id="2026"><net_src comp="2015" pin="3"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="2032"><net_src comp="2015" pin="3"/><net_sink comp="2028" pin=0"/></net>

<net id="2037"><net_src comp="577" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="2038"><net_src comp="38" pin="0"/><net_sink comp="2033" pin=1"/></net>

<net id="2045"><net_src comp="522" pin="4"/><net_sink comp="2039" pin=0"/></net>

<net id="2046"><net_src comp="2039" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="2052"><net_src comp="1453" pin="1"/><net_sink comp="2047" pin=0"/></net>

<net id="2053"><net_src comp="1449" pin="1"/><net_sink comp="2047" pin=1"/></net>

<net id="2054"><net_src comp="1674" pin="3"/><net_sink comp="2047" pin=2"/></net>

<net id="2055"><net_src comp="2047" pin="3"/><net_sink comp="1767" pin=1"/></net>

<net id="2061"><net_src comp="1585" pin="1"/><net_sink comp="2056" pin=0"/></net>

<net id="2062"><net_src comp="1581" pin="1"/><net_sink comp="2056" pin=1"/></net>

<net id="2063"><net_src comp="1773" pin="3"/><net_sink comp="2056" pin=2"/></net>

<net id="2064"><net_src comp="2056" pin="3"/><net_sink comp="1814" pin=1"/></net>

<net id="2070"><net_src comp="1684" pin="1"/><net_sink comp="2065" pin=0"/></net>

<net id="2071"><net_src comp="1680" pin="1"/><net_sink comp="2065" pin=1"/></net>

<net id="2072"><net_src comp="1820" pin="3"/><net_sink comp="2065" pin=2"/></net>

<net id="2073"><net_src comp="2065" pin="3"/><net_sink comp="1857" pin=1"/></net>

<net id="2079"><net_src comp="1783" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2080"><net_src comp="1779" pin="1"/><net_sink comp="2074" pin=1"/></net>

<net id="2081"><net_src comp="1863" pin="3"/><net_sink comp="2074" pin=2"/></net>

<net id="2082"><net_src comp="2074" pin="3"/><net_sink comp="1889" pin=1"/></net>

<net id="2089"><net_src comp="2083" pin="4"/><net_sink comp="1908" pin=0"/></net>

<net id="2095"><net_src comp="1830" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2096"><net_src comp="1826" pin="1"/><net_sink comp="2090" pin=1"/></net>

<net id="2097"><net_src comp="1895" pin="3"/><net_sink comp="2090" pin=2"/></net>

<net id="2098"><net_src comp="2090" pin="3"/><net_sink comp="1916" pin=1"/></net>

<net id="2104"><net_src comp="1873" pin="1"/><net_sink comp="2099" pin=0"/></net>

<net id="2105"><net_src comp="1869" pin="1"/><net_sink comp="2099" pin=1"/></net>

<net id="2106"><net_src comp="1922" pin="3"/><net_sink comp="2099" pin=2"/></net>

<net id="2107"><net_src comp="2099" pin="3"/><net_sink comp="1940" pin=1"/></net>

<net id="2113"><net_src comp="1904" pin="1"/><net_sink comp="2108" pin=0"/></net>

<net id="2114"><net_src comp="1901" pin="1"/><net_sink comp="2108" pin=1"/></net>

<net id="2115"><net_src comp="1946" pin="3"/><net_sink comp="2108" pin=2"/></net>

<net id="2116"><net_src comp="2108" pin="3"/><net_sink comp="1963" pin=1"/></net>

<net id="2122"><net_src comp="1932" pin="1"/><net_sink comp="2117" pin=0"/></net>

<net id="2123"><net_src comp="1928" pin="1"/><net_sink comp="2117" pin=1"/></net>

<net id="2124"><net_src comp="1969" pin="3"/><net_sink comp="2117" pin=2"/></net>

<net id="2125"><net_src comp="2117" pin="3"/><net_sink comp="1979" pin=1"/></net>

<net id="2131"><net_src comp="1956" pin="1"/><net_sink comp="2126" pin=0"/></net>

<net id="2132"><net_src comp="1952" pin="1"/><net_sink comp="2126" pin=1"/></net>

<net id="2133"><net_src comp="1985" pin="3"/><net_sink comp="2126" pin=2"/></net>

<net id="2134"><net_src comp="2126" pin="3"/><net_sink comp="1996" pin=1"/></net>

<net id="2138"><net_src comp="196" pin="2"/><net_sink comp="2135" pin=0"/></net>

<net id="2139"><net_src comp="2135" pin="1"/><net_sink comp="2010" pin=1"/></net>

<net id="2143"><net_src comp="202" pin="2"/><net_sink comp="2140" pin=0"/></net>

<net id="2144"><net_src comp="2140" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="2145"><net_src comp="2140" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="2146"><net_src comp="2140" pin="1"/><net_sink comp="1643" pin=1"/></net>

<net id="2150"><net_src comp="208" pin="2"/><net_sink comp="2147" pin=0"/></net>

<net id="2151"><net_src comp="2147" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="2152"><net_src comp="2147" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="2153"><net_src comp="2147" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="2154"><net_src comp="2147" pin="1"/><net_sink comp="1638" pin=1"/></net>

<net id="2155"><net_src comp="2147" pin="1"/><net_sink comp="1647" pin=1"/></net>

<net id="2159"><net_src comp="214" pin="2"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="2161"><net_src comp="2156" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="2162"><net_src comp="2156" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="2166"><net_src comp="220" pin="2"/><net_sink comp="2163" pin=0"/></net>

<net id="2167"><net_src comp="2163" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="2168"><net_src comp="2163" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="2169"><net_src comp="2163" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="2170"><net_src comp="2163" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="2171"><net_src comp="2163" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="2172"><net_src comp="2163" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="2173"><net_src comp="2163" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="2174"><net_src comp="2163" pin="1"/><net_sink comp="1507" pin=1"/></net>

<net id="2175"><net_src comp="2163" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="2176"><net_src comp="2163" pin="1"/><net_sink comp="1634" pin=1"/></net>

<net id="2180"><net_src comp="638" pin="1"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="2185"><net_src comp="642" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="2186"><net_src comp="2182" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="2187"><net_src comp="2182" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="2191"><net_src comp="646" pin="1"/><net_sink comp="2188" pin=0"/></net>

<net id="2192"><net_src comp="2188" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="2196"><net_src comp="650" pin="1"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="2201"><net_src comp="670" pin="2"/><net_sink comp="2198" pin=0"/></net>

<net id="2202"><net_src comp="2198" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="2206"><net_src comp="676" pin="2"/><net_sink comp="2203" pin=0"/></net>

<net id="2207"><net_src comp="2203" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="2211"><net_src comp="682" pin="2"/><net_sink comp="2208" pin=0"/></net>

<net id="2212"><net_src comp="2208" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="2216"><net_src comp="697" pin="2"/><net_sink comp="2213" pin=0"/></net>

<net id="2217"><net_src comp="2213" pin="1"/><net_sink comp="826" pin=2"/></net>

<net id="2221"><net_src comp="703" pin="2"/><net_sink comp="2218" pin=0"/></net>

<net id="2225"><net_src comp="714" pin="2"/><net_sink comp="2222" pin=0"/></net>

<net id="2226"><net_src comp="2222" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="2230"><net_src comp="728" pin="3"/><net_sink comp="2227" pin=0"/></net>

<net id="2231"><net_src comp="2227" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="2232"><net_src comp="2227" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="2233"><net_src comp="2227" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="2237"><net_src comp="748" pin="2"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="2242"><net_src comp="754" pin="2"/><net_sink comp="2239" pin=0"/></net>

<net id="2243"><net_src comp="2239" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="2247"><net_src comp="766" pin="3"/><net_sink comp="2244" pin=0"/></net>

<net id="2248"><net_src comp="2244" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="2249"><net_src comp="2244" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="2253"><net_src comp="774" pin="3"/><net_sink comp="2250" pin=0"/></net>

<net id="2254"><net_src comp="2250" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="2255"><net_src comp="2250" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="2259"><net_src comp="782" pin="2"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="2264"><net_src comp="794" pin="3"/><net_sink comp="2261" pin=0"/></net>

<net id="2265"><net_src comp="2261" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="2269"><net_src comp="840" pin="1"/><net_sink comp="2266" pin=0"/></net>

<net id="2270"><net_src comp="2266" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="2274"><net_src comp="844" pin="1"/><net_sink comp="2271" pin=0"/></net>

<net id="2275"><net_src comp="2271" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="2279"><net_src comp="883" pin="2"/><net_sink comp="2276" pin=0"/></net>

<net id="2283"><net_src comp="920" pin="2"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="2288"><net_src comp="925" pin="1"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="2293"><net_src comp="928" pin="1"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="2039" pin=1"/></net>

<net id="2295"><net_src comp="2290" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="2296"><net_src comp="2290" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="2297"><net_src comp="2290" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="2298"><net_src comp="2290" pin="1"/><net_sink comp="2083" pin=1"/></net>

<net id="2302"><net_src comp="931" pin="2"/><net_sink comp="2299" pin=0"/></net>

<net id="2303"><net_src comp="2299" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="2310"><net_src comp="943" pin="1"/><net_sink comp="2307" pin=0"/></net>

<net id="2311"><net_src comp="2307" pin="1"/><net_sink comp="2039" pin=1"/></net>

<net id="2315"><net_src comp="192" pin="1"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="2317"><net_src comp="2312" pin="1"/><net_sink comp="1991" pin=1"/></net>

<net id="2318"><net_src comp="2312" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="2319"><net_src comp="2312" pin="1"/><net_sink comp="2028" pin=1"/></net>

<net id="2323"><net_src comp="951" pin="2"/><net_sink comp="2320" pin=0"/></net>

<net id="2324"><net_src comp="2320" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="2325"><net_src comp="2320" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="2329"><net_src comp="961" pin="2"/><net_sink comp="2326" pin=0"/></net>

<net id="2330"><net_src comp="2326" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="2334"><net_src comp="971" pin="2"/><net_sink comp="2331" pin=0"/></net>

<net id="2338"><net_src comp="977" pin="2"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="2343"><net_src comp="987" pin="2"/><net_sink comp="2340" pin=0"/></net>

<net id="2347"><net_src comp="992" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2351"><net_src comp="997" pin="2"/><net_sink comp="2348" pin=0"/></net>

<net id="2352"><net_src comp="2348" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="2356"><net_src comp="1002" pin="1"/><net_sink comp="2353" pin=0"/></net>

<net id="2357"><net_src comp="2353" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="2361"><net_src comp="1006" pin="1"/><net_sink comp="2358" pin=0"/></net>

<net id="2362"><net_src comp="2358" pin="1"/><net_sink comp="2039" pin=1"/></net>

<net id="2366"><net_src comp="1014" pin="2"/><net_sink comp="2363" pin=0"/></net>

<net id="2367"><net_src comp="2363" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="2371"><net_src comp="1023" pin="1"/><net_sink comp="2368" pin=0"/></net>

<net id="2372"><net_src comp="2368" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="2376"><net_src comp="1026" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="1674" pin=1"/></net>

<net id="2381"><net_src comp="1029" pin="2"/><net_sink comp="2378" pin=0"/></net>

<net id="2382"><net_src comp="2378" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="2386"><net_src comp="967" pin="2"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="2388"><net_src comp="2383" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="2389"><net_src comp="2383" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="2390"><net_src comp="2383" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="2391"><net_src comp="2383" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="2392"><net_src comp="2383" pin="1"/><net_sink comp="1503" pin=1"/></net>

<net id="2393"><net_src comp="2383" pin="1"/><net_sink comp="1511" pin=1"/></net>

<net id="2394"><net_src comp="2383" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="2395"><net_src comp="2383" pin="1"/><net_sink comp="1729" pin=1"/></net>

<net id="2399"><net_src comp="1035" pin="2"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="2407"><net_src comp="1058" pin="2"/><net_sink comp="2404" pin=0"/></net>

<net id="2411"><net_src comp="1069" pin="1"/><net_sink comp="2408" pin=0"/></net>

<net id="2412"><net_src comp="2408" pin="1"/><net_sink comp="2083" pin=1"/></net>

<net id="2416"><net_src comp="1077" pin="2"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="2418"><net_src comp="2413" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="2422"><net_src comp="1092" pin="2"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="2424"><net_src comp="2419" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="2428"><net_src comp="1107" pin="2"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="2430"><net_src comp="2425" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="2434"><net_src comp="1122" pin="2"/><net_sink comp="2431" pin=0"/></net>

<net id="2438"><net_src comp="1128" pin="2"/><net_sink comp="2435" pin=0"/></net>

<net id="2442"><net_src comp="1134" pin="2"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="2444"><net_src comp="2439" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="2448"><net_src comp="281" pin="3"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2453"><net_src comp="1171" pin="3"/><net_sink comp="2450" pin=0"/></net>

<net id="2454"><net_src comp="2450" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="2458"><net_src comp="1179" pin="2"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="2460"><net_src comp="2455" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="2464"><net_src comp="1206" pin="2"/><net_sink comp="2461" pin=0"/></net>

<net id="2465"><net_src comp="2461" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="2469"><net_src comp="1212" pin="3"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="2471"><net_src comp="2466" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="2472"><net_src comp="2466" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="2476"><net_src comp="1220" pin="1"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="2481"><net_src comp="1224" pin="1"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="2486"><net_src comp="1228" pin="1"/><net_sink comp="2483" pin=0"/></net>

<net id="2487"><net_src comp="2483" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="2491"><net_src comp="288" pin="3"/><net_sink comp="2488" pin=0"/></net>

<net id="2492"><net_src comp="2488" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2496"><net_src comp="1240" pin="2"/><net_sink comp="2493" pin=0"/></net>

<net id="2497"><net_src comp="2493" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="2498"><net_src comp="2493" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="2502"><net_src comp="1260" pin="2"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="2507"><net_src comp="1266" pin="3"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="2512"><net_src comp="1273" pin="2"/><net_sink comp="2509" pin=0"/></net>

<net id="2513"><net_src comp="2509" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="2514"><net_src comp="2509" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="2518"><net_src comp="1300" pin="2"/><net_sink comp="2515" pin=0"/></net>

<net id="2519"><net_src comp="2515" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="2523"><net_src comp="1306" pin="3"/><net_sink comp="2520" pin=0"/></net>

<net id="2524"><net_src comp="2520" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="2525"><net_src comp="2520" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="2526"><net_src comp="2520" pin="1"/><net_sink comp="1393" pin=1"/></net>

<net id="2530"><net_src comp="1314" pin="1"/><net_sink comp="2527" pin=0"/></net>

<net id="2531"><net_src comp="2527" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="2535"><net_src comp="1318" pin="1"/><net_sink comp="2532" pin=0"/></net>

<net id="2536"><net_src comp="2532" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="2540"><net_src comp="1322" pin="1"/><net_sink comp="2537" pin=0"/></net>

<net id="2541"><net_src comp="2537" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="2542"><net_src comp="2537" pin="1"/><net_sink comp="1593" pin=1"/></net>

<net id="2543"><net_src comp="2537" pin="1"/><net_sink comp="1711" pin=1"/></net>

<net id="2544"><net_src comp="2537" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="2545"><net_src comp="2537" pin="1"/><net_sink comp="2083" pin=1"/></net>

<net id="2549"><net_src comp="1326" pin="2"/><net_sink comp="2546" pin=0"/></net>

<net id="2550"><net_src comp="2546" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="2551"><net_src comp="2546" pin="1"/><net_sink comp="1763" pin=1"/></net>

<net id="2552"><net_src comp="2546" pin="1"/><net_sink comp="1810" pin=1"/></net>

<net id="2553"><net_src comp="2546" pin="1"/><net_sink comp="1853" pin=1"/></net>

<net id="2554"><net_src comp="2546" pin="1"/><net_sink comp="1885" pin=1"/></net>

<net id="2555"><net_src comp="2546" pin="1"/><net_sink comp="1912" pin=1"/></net>

<net id="2556"><net_src comp="2546" pin="1"/><net_sink comp="1936" pin=1"/></net>

<net id="2557"><net_src comp="2546" pin="1"/><net_sink comp="1959" pin=1"/></net>

<net id="2558"><net_src comp="2546" pin="1"/><net_sink comp="1975" pin=1"/></net>

<net id="2559"><net_src comp="2546" pin="1"/><net_sink comp="1996" pin=0"/></net>

<net id="2563"><net_src comp="295" pin="3"/><net_sink comp="2560" pin=0"/></net>

<net id="2564"><net_src comp="2560" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="2568"><net_src comp="1346" pin="1"/><net_sink comp="2565" pin=0"/></net>

<net id="2569"><net_src comp="2565" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="2573"><net_src comp="1350" pin="2"/><net_sink comp="2570" pin=0"/></net>

<net id="2574"><net_src comp="2570" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="2575"><net_src comp="2570" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="2579"><net_src comp="1355" pin="1"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="2584"><net_src comp="302" pin="3"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2589"><net_src comp="1367" pin="2"/><net_sink comp="2586" pin=0"/></net>

<net id="2590"><net_src comp="2586" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="2591"><net_src comp="2586" pin="1"/><net_sink comp="1922" pin=0"/></net>

<net id="2595"><net_src comp="1387" pin="2"/><net_sink comp="2592" pin=0"/></net>

<net id="2596"><net_src comp="2592" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="2600"><net_src comp="1393" pin="3"/><net_sink comp="2597" pin=0"/></net>

<net id="2601"><net_src comp="2597" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="2605"><net_src comp="1400" pin="2"/><net_sink comp="2602" pin=0"/></net>

<net id="2606"><net_src comp="2602" pin="1"/><net_sink comp="1936" pin=0"/></net>

<net id="2607"><net_src comp="2602" pin="1"/><net_sink comp="1946" pin=0"/></net>

<net id="2611"><net_src comp="1427" pin="2"/><net_sink comp="2608" pin=0"/></net>

<net id="2612"><net_src comp="2608" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="2616"><net_src comp="1433" pin="3"/><net_sink comp="2613" pin=0"/></net>

<net id="2617"><net_src comp="2613" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="2618"><net_src comp="2613" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="2619"><net_src comp="2613" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="2623"><net_src comp="1441" pin="1"/><net_sink comp="2620" pin=0"/></net>

<net id="2624"><net_src comp="2620" pin="1"/><net_sink comp="1522" pin=1"/></net>

<net id="2628"><net_src comp="1445" pin="1"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="2633"><net_src comp="1449" pin="1"/><net_sink comp="2630" pin=0"/></net>

<net id="2634"><net_src comp="2630" pin="1"/><net_sink comp="2047" pin=1"/></net>

<net id="2638"><net_src comp="1453" pin="1"/><net_sink comp="2635" pin=0"/></net>

<net id="2639"><net_src comp="2635" pin="1"/><net_sink comp="2047" pin=0"/></net>

<net id="2643"><net_src comp="309" pin="3"/><net_sink comp="2640" pin=0"/></net>

<net id="2644"><net_src comp="2640" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="2648"><net_src comp="320" pin="3"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="2653"><net_src comp="1487" pin="1"/><net_sink comp="2650" pin=0"/></net>

<net id="2654"><net_src comp="2650" pin="1"/><net_sink comp="1589" pin=1"/></net>

<net id="2658"><net_src comp="327" pin="3"/><net_sink comp="2655" pin=0"/></net>

<net id="2659"><net_src comp="2655" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2663"><net_src comp="1495" pin="1"/><net_sink comp="2660" pin=0"/></net>

<net id="2664"><net_src comp="2660" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="2668"><net_src comp="1499" pin="2"/><net_sink comp="2665" pin=0"/></net>

<net id="2669"><net_src comp="2665" pin="1"/><net_sink comp="1608" pin=1"/></net>

<net id="2670"><net_src comp="2665" pin="1"/><net_sink comp="1693" pin=1"/></net>

<net id="2674"><net_src comp="1507" pin="2"/><net_sink comp="2671" pin=0"/></net>

<net id="2675"><net_src comp="2671" pin="1"/><net_sink comp="1959" pin=0"/></net>

<net id="2676"><net_src comp="2671" pin="1"/><net_sink comp="1969" pin=0"/></net>

<net id="2680"><net_src comp="1527" pin="2"/><net_sink comp="2677" pin=0"/></net>

<net id="2681"><net_src comp="2677" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="2685"><net_src comp="1533" pin="3"/><net_sink comp="2682" pin=0"/></net>

<net id="2686"><net_src comp="2682" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="2690"><net_src comp="1540" pin="2"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="1975" pin=0"/></net>

<net id="2692"><net_src comp="2687" pin="1"/><net_sink comp="1985" pin=0"/></net>

<net id="2696"><net_src comp="1567" pin="2"/><net_sink comp="2693" pin=0"/></net>

<net id="2697"><net_src comp="2693" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="2701"><net_src comp="1573" pin="3"/><net_sink comp="2698" pin=0"/></net>

<net id="2702"><net_src comp="2698" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="2703"><net_src comp="2698" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="2704"><net_src comp="2698" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="2705"><net_src comp="2698" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="2706"><net_src comp="2698" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="2707"><net_src comp="2698" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="2711"><net_src comp="1581" pin="1"/><net_sink comp="2708" pin=0"/></net>

<net id="2712"><net_src comp="2708" pin="1"/><net_sink comp="2056" pin=1"/></net>

<net id="2716"><net_src comp="1585" pin="1"/><net_sink comp="2713" pin=0"/></net>

<net id="2717"><net_src comp="2713" pin="1"/><net_sink comp="2056" pin=0"/></net>

<net id="2721"><net_src comp="334" pin="3"/><net_sink comp="2718" pin=0"/></net>

<net id="2722"><net_src comp="2718" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="2726"><net_src comp="341" pin="3"/><net_sink comp="2723" pin=0"/></net>

<net id="2727"><net_src comp="2723" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2731"><net_src comp="347" pin="3"/><net_sink comp="2728" pin=0"/></net>

<net id="2732"><net_src comp="2728" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="2736"><net_src comp="1622" pin="1"/><net_sink comp="2733" pin=0"/></net>

<net id="2737"><net_src comp="2733" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="2741"><net_src comp="1626" pin="1"/><net_sink comp="2738" pin=0"/></net>

<net id="2742"><net_src comp="2738" pin="1"/><net_sink comp="1707" pin=1"/></net>

<net id="2746"><net_src comp="1634" pin="2"/><net_sink comp="2743" pin=0"/></net>

<net id="2750"><net_src comp="1638" pin="2"/><net_sink comp="2747" pin=0"/></net>

<net id="2754"><net_src comp="1658" pin="3"/><net_sink comp="2751" pin=0"/></net>

<net id="2755"><net_src comp="2751" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="2759"><net_src comp="1666" pin="2"/><net_sink comp="2756" pin=0"/></net>

<net id="2760"><net_src comp="2756" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="2764"><net_src comp="1671" pin="1"/><net_sink comp="2761" pin=0"/></net>

<net id="2765"><net_src comp="2761" pin="1"/><net_sink comp="1767" pin=2"/></net>

<net id="2766"><net_src comp="2761" pin="1"/><net_sink comp="1773" pin=2"/></net>

<net id="2770"><net_src comp="1674" pin="3"/><net_sink comp="2767" pin=0"/></net>

<net id="2771"><net_src comp="2767" pin="1"/><net_sink comp="2047" pin=1"/></net>

<net id="2775"><net_src comp="1680" pin="1"/><net_sink comp="2772" pin=0"/></net>

<net id="2776"><net_src comp="2772" pin="1"/><net_sink comp="2065" pin=1"/></net>

<net id="2780"><net_src comp="1684" pin="1"/><net_sink comp="2777" pin=0"/></net>

<net id="2781"><net_src comp="2777" pin="1"/><net_sink comp="2065" pin=0"/></net>

<net id="2785"><net_src comp="355" pin="3"/><net_sink comp="2782" pin=0"/></net>

<net id="2786"><net_src comp="2782" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2790"><net_src comp="361" pin="3"/><net_sink comp="2787" pin=0"/></net>

<net id="2791"><net_src comp="2787" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="2795"><net_src comp="369" pin="3"/><net_sink comp="2792" pin=0"/></net>

<net id="2796"><net_src comp="2792" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="2800"><net_src comp="1721" pin="1"/><net_sink comp="2797" pin=0"/></net>

<net id="2801"><net_src comp="2797" pin="1"/><net_sink comp="1791" pin=0"/></net>

<net id="2805"><net_src comp="1725" pin="2"/><net_sink comp="2802" pin=0"/></net>

<net id="2806"><net_src comp="2802" pin="1"/><net_sink comp="1796" pin=1"/></net>

<net id="2807"><net_src comp="2802" pin="1"/><net_sink comp="1843" pin=1"/></net>

<net id="2811"><net_src comp="1753" pin="2"/><net_sink comp="2808" pin=0"/></net>

<net id="2812"><net_src comp="2808" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="2816"><net_src comp="1759" pin="1"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="2083" pin=0"/></net>

<net id="2821"><net_src comp="1773" pin="3"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="2056" pin=1"/></net>

<net id="2823"><net_src comp="2818" pin="1"/><net_sink comp="1814" pin=2"/></net>

<net id="2824"><net_src comp="2818" pin="1"/><net_sink comp="1820" pin=2"/></net>

<net id="2828"><net_src comp="1779" pin="1"/><net_sink comp="2825" pin=0"/></net>

<net id="2829"><net_src comp="2825" pin="1"/><net_sink comp="2074" pin=1"/></net>

<net id="2833"><net_src comp="1783" pin="1"/><net_sink comp="2830" pin=0"/></net>

<net id="2834"><net_src comp="2830" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2838"><net_src comp="376" pin="3"/><net_sink comp="2835" pin=0"/></net>

<net id="2839"><net_src comp="2835" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2843"><net_src comp="275" pin="3"/><net_sink comp="2840" pin=0"/></net>

<net id="2844"><net_src comp="2840" pin="1"/><net_sink comp="1901" pin=0"/></net>

<net id="2848"><net_src comp="383" pin="3"/><net_sink comp="2845" pin=0"/></net>

<net id="2849"><net_src comp="2845" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="2853"><net_src comp="1806" pin="1"/><net_sink comp="2850" pin=0"/></net>

<net id="2854"><net_src comp="2850" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="2858"><net_src comp="1820" pin="3"/><net_sink comp="2855" pin=0"/></net>

<net id="2859"><net_src comp="2855" pin="1"/><net_sink comp="2065" pin=1"/></net>

<net id="2860"><net_src comp="2855" pin="1"/><net_sink comp="1857" pin=2"/></net>

<net id="2861"><net_src comp="2855" pin="1"/><net_sink comp="1863" pin=2"/></net>

<net id="2865"><net_src comp="1826" pin="1"/><net_sink comp="2862" pin=0"/></net>

<net id="2866"><net_src comp="2862" pin="1"/><net_sink comp="2090" pin=1"/></net>

<net id="2870"><net_src comp="1830" pin="1"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2875"><net_src comp="390" pin="3"/><net_sink comp="2872" pin=0"/></net>

<net id="2876"><net_src comp="2872" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2880"><net_src comp="397" pin="3"/><net_sink comp="2877" pin=0"/></net>

<net id="2881"><net_src comp="2877" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="2885"><net_src comp="1863" pin="3"/><net_sink comp="2882" pin=0"/></net>

<net id="2886"><net_src comp="2882" pin="1"/><net_sink comp="2074" pin=1"/></net>

<net id="2887"><net_src comp="2882" pin="1"/><net_sink comp="1889" pin=2"/></net>

<net id="2888"><net_src comp="2882" pin="1"/><net_sink comp="1895" pin=2"/></net>

<net id="2892"><net_src comp="1869" pin="1"/><net_sink comp="2889" pin=0"/></net>

<net id="2893"><net_src comp="2889" pin="1"/><net_sink comp="2099" pin=1"/></net>

<net id="2897"><net_src comp="1873" pin="1"/><net_sink comp="2894" pin=0"/></net>

<net id="2898"><net_src comp="2894" pin="1"/><net_sink comp="2099" pin=0"/></net>

<net id="2902"><net_src comp="404" pin="3"/><net_sink comp="2899" pin=0"/></net>

<net id="2903"><net_src comp="2899" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="2907"><net_src comp="1881" pin="1"/><net_sink comp="2904" pin=0"/></net>

<net id="2908"><net_src comp="2904" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="2912"><net_src comp="1895" pin="3"/><net_sink comp="2909" pin=0"/></net>

<net id="2913"><net_src comp="2909" pin="1"/><net_sink comp="2090" pin=1"/></net>

<net id="2914"><net_src comp="2909" pin="1"/><net_sink comp="1916" pin=2"/></net>

<net id="2915"><net_src comp="2909" pin="1"/><net_sink comp="1922" pin=2"/></net>

<net id="2919"><net_src comp="1901" pin="1"/><net_sink comp="2916" pin=0"/></net>

<net id="2920"><net_src comp="2916" pin="1"/><net_sink comp="2108" pin=1"/></net>

<net id="2924"><net_src comp="1904" pin="1"/><net_sink comp="2921" pin=0"/></net>

<net id="2925"><net_src comp="2921" pin="1"/><net_sink comp="2108" pin=0"/></net>

<net id="2929"><net_src comp="263" pin="3"/><net_sink comp="2926" pin=0"/></net>

<net id="2930"><net_src comp="2926" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="2934"><net_src comp="1922" pin="3"/><net_sink comp="2931" pin=0"/></net>

<net id="2935"><net_src comp="2931" pin="1"/><net_sink comp="2099" pin=1"/></net>

<net id="2936"><net_src comp="2931" pin="1"/><net_sink comp="1940" pin=2"/></net>

<net id="2937"><net_src comp="2931" pin="1"/><net_sink comp="1946" pin=2"/></net>

<net id="2941"><net_src comp="1928" pin="1"/><net_sink comp="2938" pin=0"/></net>

<net id="2942"><net_src comp="2938" pin="1"/><net_sink comp="2117" pin=1"/></net>

<net id="2946"><net_src comp="1932" pin="1"/><net_sink comp="2943" pin=0"/></net>

<net id="2947"><net_src comp="2943" pin="1"/><net_sink comp="2117" pin=0"/></net>

<net id="2951"><net_src comp="1946" pin="3"/><net_sink comp="2948" pin=0"/></net>

<net id="2952"><net_src comp="2948" pin="1"/><net_sink comp="2108" pin=1"/></net>

<net id="2953"><net_src comp="2948" pin="1"/><net_sink comp="1963" pin=2"/></net>

<net id="2954"><net_src comp="2948" pin="1"/><net_sink comp="1969" pin=2"/></net>

<net id="2958"><net_src comp="1952" pin="1"/><net_sink comp="2955" pin=0"/></net>

<net id="2959"><net_src comp="2955" pin="1"/><net_sink comp="2126" pin=1"/></net>

<net id="2963"><net_src comp="1956" pin="1"/><net_sink comp="2960" pin=0"/></net>

<net id="2964"><net_src comp="2960" pin="1"/><net_sink comp="2126" pin=0"/></net>

<net id="2968"><net_src comp="1969" pin="3"/><net_sink comp="2965" pin=0"/></net>

<net id="2969"><net_src comp="2965" pin="1"/><net_sink comp="2117" pin=1"/></net>

<net id="2970"><net_src comp="2965" pin="1"/><net_sink comp="1979" pin=2"/></net>

<net id="2971"><net_src comp="2965" pin="1"/><net_sink comp="1985" pin=2"/></net>

<net id="2975"><net_src comp="1985" pin="3"/><net_sink comp="2972" pin=0"/></net>

<net id="2976"><net_src comp="2972" pin="1"/><net_sink comp="2126" pin=1"/></net>

<net id="2977"><net_src comp="2972" pin="1"/><net_sink comp="1996" pin=2"/></net>

<net id="2981"><net_src comp="2023" pin="1"/><net_sink comp="2978" pin=0"/></net>

<net id="2982"><net_src comp="2978" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="2986"><net_src comp="2033" pin="2"/><net_sink comp="2983" pin=0"/></net>

<net id="2987"><net_src comp="2983" pin="1"/><net_sink comp="557" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_data_V | {31 }
	Port: strm_out_V_keep_V | {31 }
	Port: strm_out_V_strb_V | {31 }
	Port: strm_out_V_last_V | {31 }
 - Input state : 
	Port: depthwise : strm_in_V_data_V | {1 4 8 24 }
	Port: depthwise : strm_in_V_keep_V | {1 4 8 24 }
	Port: depthwise : strm_in_V_strb_V | {1 4 8 24 }
	Port: depthwise : strm_in_V_last_V | {1 4 8 24 }
	Port: depthwise : kernelN | {1 }
	Port: depthwise : kernelSize | {1 }
	Port: depthwise : mapSizeX | {1 }
	Port: depthwise : mapSizeY | {1 }
	Port: depthwise : relu | {1 }
  - Chain level:
	State 1
		bias_V : 1
		p_shl : 1
		bound4 : 2
	State 2
		add_ln47_1 : 1
		zext_ln49 : 1
		slt : 2
		rev107 : 3
		icmp_ln47 : 1
		br_ln47 : 2
		add_ln47 : 1
		icmp_ln49 : 1
		select_ln47 : 2
		select_ln47_1 : 2
		xor_ln47 : 2
		icmp_ln50 : 1
		and_ln47 : 2
		add_ln49 : 3
		or_ln49 : 2
		select_ln49 : 2
		select_ln49_1 : 2
		add_ln50 : 3
		add_ln49_1 : 1
		select_ln49_3 : 2
	State 3
		zext_ln54_1 : 1
		sub_ln54 : 2
		sext_ln47 : 3
		add_ln54 : 4
		trunc_ln54 : 5
		trunc_ln54_1 : 5
		slt108 : 1
		rev109 : 2
		select_ln49_2 : 2
		icmp_ln52 : 1
		xor_ln52 : 2
		or_ln52 : 3
		br_ln52 : 3
	State 4
		sub_ln54_1 : 1
		add_ln54_1 : 2
		zext_ln54_4 : 3
		filter_V_addr : 4
		trunc_ln69 : 1
		store_ln54 : 5
	State 5
	State 6
		y_3 : 1
		icmp_ln61 : 1
		br_ln61 : 2
		zext_ln61 : 1
		outMapYSize : 1
		outMapXSize : 1
	State 7
		icmp_ln62 : 1
		br_ln62 : 2
	State 8
		n_2 : 1
		zext_ln64 : 1
		icmp_ln64 : 2
		br_ln64 : 3
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		trunc_ln69_1 : 1
		tmp : 1
		tmp19_cast : 2
		x_7 : 3
	State 9
	State 10
		add_ln70 : 1
	State 11
		zext_ln70 : 1
		featureMap_V_addr : 2
		store_ln70 : 3
	State 12
	State 13
		sub91 : 1
	State 14
		y_4 : 1
		zext_ln80_1 : 1
		icmp_ln80 : 2
		br_ln80 : 3
		trunc_ln80 : 1
		zext_ln80 : 1
		cmp92 : 2
		add98 : 2
		and99_cast : 3
		trunc_ln1_cast : 2
		mul75_cast : 3
		y_4_cast : 2
		y_4_cast_cast : 3
		mul75_1_cast : 4
		add74_2 : 2
		add74_2_cast : 2
		mul_ln83 : 3
	State 15
		tmp_2 : 1
		icmp_ln83 : 2
		br_ln83 : 3
	State 16
		icmp_ln86 : 1
		br_ln86 : 2
		icmp_ln99 : 1
		mul_ln102_1 : 1
		trunc_ln215 : 1
		trunc_ln215_1 : 1
		tmp_5_cast : 2
		add_ln215 : 3
		zext_ln215 : 4
		filter_V_addr_1 : 5
		rhs : 6
		kn_1 : 2
		icmp_ln99_1 : 3
		trunc_ln215_2 : 3
		trunc_ln215_3 : 3
		tmp_6_cast : 4
		add_ln215_1 : 5
		add_ln215_2 : 6
		kn_2 : 4
		trunc_ln215_4 : 5
		trunc_ln215_5 : 5
	State 17
		trunc_ln102 : 1
		filter_V_addr_2 : 1
		rhs_1 : 2
		add_ln215_3 : 1
		add_ln215_4 : 2
		kn_3 : 1
		icmp_ln99_3 : 2
		trunc_ln215_6 : 2
		trunc_ln215_7 : 2
		tmp_8_cast : 3
		add_ln215_5 : 4
		add_ln215_6 : 5
		kn_4 : 3
		trunc_ln215_8 : 4
		trunc_ln215_9 : 4
	State 18
		trunc_ln36 : 1
		icmp_ln100 : 1
		add_ln102_1 : 2
		zext_ln102 : 3
		featureMap_V_addr_1 : 4
		lhs : 5
		trunc_ln102_1 : 1
		add_ln102_2 : 2
		trunc_ln102_2 : 1
		filter_V_addr_3 : 1
		rhs_2 : 2
		add_ln215_7 : 1
		add_ln215_8 : 2
		kn_5 : 1
		icmp_ln99_5 : 2
		trunc_ln215_10 : 2
		trunc_ln215_11 : 2
		tmp_10_cast : 3
		add_ln215_9 : 4
		add_ln215_10 : 5
		kn_6 : 3
		trunc_ln215_12 : 4
		trunc_ln215_13 : 4
	State 19
		sext_ln215 : 1
		ret : 2
		add_ln102_4 : 1
		zext_ln102_1 : 2
		featureMap_V_addr_2 : 3
		lhs_1 : 4
		add_ln102_6 : 1
		zext_ln102_2 : 2
		featureMap_V_addr_3 : 3
		lhs_2 : 4
		trunc_ln102_3 : 1
		filter_V_addr_4 : 1
		rhs_3 : 2
		trunc_ln102_4 : 1
		add_ln215_11 : 1
		add_ln215_12 : 2
		kn_7 : 1
		icmp_ln99_7 : 2
		trunc_ln215_14 : 2
		trunc_ln215_15 : 2
		tmp_12_cast : 3
		add_ln215_13 : 4
		add_ln215_14 : 5
		kn_8 : 3
	State 20
		sext_ln215_2 : 1
		ret_1 : 2
		add_ln102_8 : 1
		zext_ln102_3 : 2
		featureMap_V_addr_4 : 3
		lhs_3 : 4
		add_ln102_11 : 1
		zext_ln102_4 : 2
		filter_V_addr_5 : 1
		featureMap_V_addr_5 : 3
		lhs_4 : 4
		rhs_4 : 2
		trunc_ln102_5 : 1
		trunc_ln102_6 : 1
		br_ln99 : 1
		br_ln105 : 1
		xor_ln122 : 1
		x_8 : 1
	State 21
		accum_V_1 : 1
		accum_V_2 : 2
		ret_2 : 1
		add_ln102_13 : 1
		zext_ln102_5 : 2
		filter_V_addr_6 : 1
		featureMap_V_addr_6 : 3
		lhs_5 : 4
		rhs_5 : 2
		add_ln102_15 : 1
		zext_ln102_6 : 2
		featureMap_V_addr_7 : 3
		lhs_6 : 4
		trunc_ln102_7 : 1
		tmp_13_cast : 1
		add_ln215_15 : 2
		add_ln215_16 : 3
		empty_23 : 1
	State 22
		accum_V_4 : 1
		accum_V_5 : 2
		ret_3 : 1
		filter_V_addr_7 : 1
		rhs_6 : 2
		add_ln102_18 : 1
		zext_ln102_7 : 2
		featureMap_V_addr_8 : 3
		lhs_7 : 4
		trunc_ln102_8 : 1
		tmp21_cast : 1
	State 23
		accum_V_7 : 1
		accum_V_8 : 2
		ret_4 : 1
		filter_V_addr_8 : 1
		rhs_7 : 2
		add_ln102_20 : 1
		zext_ln102_8 : 2
		featureMap_V_addr_9 : 3
		lhs_8 : 4
	State 24
		accum_V_10 : 1
		accum_V_11 : 2
		ret_5 : 1
		filter_V_addr_9 : 1
		rhs_8 : 2
		trunc_ln69_2 : 1
		add_ln109 : 1
	State 25
		accum_V_13 : 1
		accum_V_14 : 2
		ret_6 : 1
		zext_ln109 : 1
		featureMap_V_addr_10 : 2
		store_ln109 : 3
	State 26
		accum_V_16 : 1
		accum_V_17 : 2
		ret_7 : 1
	State 27
		accum_V_19 : 1
		accum_V_20 : 2
		ret_8 : 1
	State 28
		accum_V_22 : 1
		accum_V_23 : 2
	State 29
		accum_V_25 : 1
		store_ln99 : 2
		accum_V_26 : 2
	State 30
		accum_V_27 : 1
		store_ln105 : 2
		store_ln112 : 2
		tmp_4 : 2
		and_ln113 : 3
		accum_V_29 : 3
		sext_ln69 : 4
		write_ln304 : 5
		store_ln119 : 4
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_967         |    0    |   165   |    50   |
|          |      mul75_cast_fu_1077     |    0    |    0    |    6    |
|          |     mul75_1_cast_fu_1092    |    0    |    0    |    6    |
|          |       mul_ln83_fu_1107      |    0    |    0    |    6    |
|          |         grp_fu_1139         |    0    |   165   |    50   |
|          |         grp_fu_1232         |    0    |   165   |    50   |
|    mul   |         grp_fu_1244         |    0    |   165   |    50   |
|          |         grp_fu_1363         |    0    |   165   |    50   |
|          |         grp_fu_1371         |    0    |   165   |    50   |
|          |         grp_fu_1503         |    0    |   165   |    50   |
|          |         grp_fu_1511         |    0    |   165   |    50   |
|          |         grp_fu_1630         |    0    |   165   |    50   |
|          |         grp_fu_1643         |    0    |   165   |    50   |
|          |         grp_fu_1729         |    0    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |        bound4_fu_670        |    0    |    0    |    42   |
|          |      add_ln47_1_fu_682      |    0    |    0    |    43   |
|          |       add_ln47_fu_708       |    0    |    0    |    39   |
|          |       add_ln49_fu_754       |    0    |    0    |    10   |
|          |       add_ln50_fu_782       |    0    |    0    |    10   |
|          |      add_ln49_1_fu_788      |    0    |    0    |    13   |
|          |       add_ln54_fu_834       |    0    |    0    |    42   |
|          |      add_ln54_1_fu_904      |    0    |    0    |    16   |
|          |          sub_fu_920         |    0    |    0    |    39   |
|          |          y_3_fu_931         |    0    |    0    |    10   |
|          |      outMapYSize_fu_951     |    0    |    0    |    16   |
|          |      outMapXSize_fu_961     |    0    |    0    |    16   |
|          |          n_2_fu_977         |    0    |    0    |    38   |
|          |       add_ln67_fu_997       |    0    |    0    |    25   |
|          |         x_4_fu_1014         |    0    |    0    |    39   |
|          |        sub91_fu_1029        |    0    |    0    |    23   |
|          |         y_4_fu_1035         |    0    |    0    |    20   |
|          |        add98_fu_1063        |    0    |    0    |    10   |
|          |       y_4_cast_fu_1082      |    0    |    0    |    10   |
|          |      add_ln215_fu_1160      |    0    |    0    |    17   |
|          |     add_ln215_1_fu_1200     |    0    |    0    |    16   |
|          |     add_ln215_2_fu_1206     |    0    |    0    |    16   |
|          |     add_ln215_3_fu_1255     |    0    |    0    |    16   |
|          |     add_ln215_4_fu_1260     |    0    |    0    |    16   |
|          |     add_ln215_5_fu_1294     |    0    |    0    |    16   |
|          |     add_ln215_6_fu_1300     |    0    |    0    |    16   |
|          |      add_ln102_fu_1331      |    0    |    0    |    16   |
|          |     add_ln102_1_fu_1335     |    0    |    0    |    16   |
|          |     add_ln102_2_fu_1350     |    0    |    0    |    25   |
|    add   |     add_ln215_7_fu_1382     |    0    |    0    |    16   |
|          |     add_ln215_8_fu_1387     |    0    |    0    |    16   |
|          |     add_ln215_9_fu_1421     |    0    |    0    |    16   |
|          |     add_ln215_10_fu_1427    |    0    |    0    |    16   |
|          |     add_ln102_3_fu_1457     |    0    |    0    |    16   |
|          |     add_ln102_4_fu_1462     |    0    |    0    |    16   |
|          |     add_ln102_5_fu_1472     |    0    |    0    |    16   |
|          |     add_ln102_6_fu_1477     |    0    |    0    |    16   |
|          |     add_ln102_9_fu_1499     |    0    |    0    |    25   |
|          |     add_ln215_11_fu_1522    |    0    |    0    |    16   |
|          |     add_ln215_12_fu_1527    |    0    |    0    |    16   |
|          |     add_ln215_13_fu_1561    |    0    |    0    |    16   |
|          |     add_ln215_14_fu_1567    |    0    |    0    |    16   |
|          |     add_ln102_7_fu_1589     |    0    |    0    |    16   |
|          |     add_ln102_8_fu_1593     |    0    |    0    |    16   |
|          |     add_ln102_10_fu_1603    |    0    |    0    |    16   |
|          |     add_ln102_11_fu_1608    |    0    |    0    |    16   |
|          |      add_ln126_fu_1666      |    0    |    0    |    39   |
|          |     add_ln102_12_fu_1688    |    0    |    0    |    16   |
|          |     add_ln102_13_fu_1693    |    0    |    0    |    16   |
|          |     add_ln102_14_fu_1707    |    0    |    0    |    16   |
|          |     add_ln102_15_fu_1711    |    0    |    0    |    16   |
|          |     add_ln102_16_fu_1725    |    0    |    0    |    25   |
|          |     add_ln215_15_fu_1747    |    0    |    0    |    16   |
|          |     add_ln215_16_fu_1753    |    0    |    0    |    16   |
|          |     add_ln102_17_fu_1791    |    0    |    0    |    16   |
|          |     add_ln102_18_fu_1796    |    0    |    0    |    16   |
|          |     add_ln102_19_fu_1838    |    0    |    0    |    16   |
|          |     add_ln102_20_fu_1843    |    0    |    0    |    16   |
|          |         x_6_fu_2033         |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln47_fu_720     |    0    |    0    |    2    |
|          |     select_ln47_1_fu_728    |    0    |    0    |    32   |
|          |      select_ln49_fu_766     |    0    |    0    |    2    |
|          |     select_ln49_1_fu_774    |    0    |    0    |    2    |
|          |     select_ln49_3_fu_794    |    0    |    0    |    4    |
|          |     select_ln47_2_fu_826    |    0    |    0    |    2    |
|          |     select_ln49_2_fu_862    |    0    |    0    |    2    |
|          |         kn_1_fu_1171        |    0    |    0    |    32   |
|          |         kn_2_fu_1212        |    0    |    0    |    32   |
|          |         kn_3_fu_1266        |    0    |    0    |    32   |
|          |         kn_4_fu_1306        |    0    |    0    |    32   |
|          |         kn_5_fu_1393        |    0    |    0    |    32   |
|          |         kn_6_fu_1433        |    0    |    0    |    32   |
|          |         kn_7_fu_1533        |    0    |    0    |    32   |
|          |         kn_8_fu_1573        |    0    |    0    |    32   |
|          |         x_8_fu_1658         |    0    |    0    |    32   |
|          |      accum_V_1_fu_1674      |    0    |    0    |    8    |
|  select  |      accum_V_3_fu_1767      |    0    |    0    |    8    |
|          |      accum_V_4_fu_1773      |    0    |    0    |    8    |
|          |      accum_V_6_fu_1814      |    0    |    0    |    8    |
|          |      accum_V_7_fu_1820      |    0    |    0    |    8    |
|          |      accum_V_9_fu_1857      |    0    |    0    |    8    |
|          |      accum_V_10_fu_1863     |    0    |    0    |    8    |
|          |      accum_V_12_fu_1889     |    0    |    0    |    8    |
|          |      accum_V_13_fu_1895     |    0    |    0    |    8    |
|          |      accum_V_15_fu_1916     |    0    |    0    |    8    |
|          |      accum_V_16_fu_1922     |    0    |    0    |    8    |
|          |      accum_V_18_fu_1940     |    0    |    0    |    8    |
|          |      accum_V_19_fu_1946     |    0    |    0    |    8    |
|          |      accum_V_21_fu_1963     |    0    |    0    |    8    |
|          |      accum_V_22_fu_1969     |    0    |    0    |    8    |
|          |      accum_V_24_fu_1979     |    0    |    0    |    8    |
|          |      accum_V_25_fu_1985     |    0    |    0    |    8    |
|          |      accum_V_27_fu_1996     |    0    |    0    |    8    |
|          |      accum_V_29_fu_2015     |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |   cmp22_not_mid113_fu_676   |    0    |    0    |    18   |
|          |          slt_fu_692         |    0    |    0    |    18   |
|          |       icmp_ln47_fu_703      |    0    |    0    |    19   |
|          |       icmp_ln49_fu_714      |    0    |    0    |    9    |
|          |       icmp_ln50_fu_742      |    0    |    0    |    8    |
|          |        slt108_fu_851        |    0    |    0    |    18   |
|          |       icmp_ln52_fu_872      |    0    |    0    |    18   |
|          |       icmp_ln61_fu_937      |    0    |    0    |    8    |
|          |       icmp_ln62_fu_971      |    0    |    0    |    18   |
|          |       icmp_ln64_fu_987      |    0    |    0    |    18   |
|          |       icmp_ln67_fu_992      |    0    |    0    |    18   |
|          |      icmp_ln80_fu_1045      |    0    |    0    |    13   |
|          |        cmp92_fu_1058        |    0    |    0    |    13   |
|   icmp   |      icmp_ln83_fu_1122      |    0    |    0    |    14   |
|          |      icmp_ln86_fu_1128      |    0    |    0    |    18   |
|          |      icmp_ln99_fu_1134      |    0    |    0    |    18   |
|          |     icmp_ln99_1_fu_1179     |    0    |    0    |    18   |
|          |     icmp_ln99_2_fu_1240     |    0    |    0    |    18   |
|          |     icmp_ln99_3_fu_1273     |    0    |    0    |    18   |
|          |      icmp_ln100_fu_1326     |    0    |    0    |    18   |
|          |     icmp_ln99_4_fu_1367     |    0    |    0    |    18   |
|          |     icmp_ln99_5_fu_1400     |    0    |    0    |    18   |
|          |     icmp_ln99_6_fu_1507     |    0    |    0    |    18   |
|          |     icmp_ln99_7_fu_1540     |    0    |    0    |    18   |
|          |     icmp_ln99_8_fu_1634     |    0    |    0    |    18   |
|          |      icmp_ln105_fu_1638     |    0    |    0    |    18   |
|          |      icmp_ln122_fu_1647     |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |       sub_ln54_fu_816       |    0    |    0    |    41   |
|    sub   |      sub_ln54_1_fu_896      |    0    |    0    |    16   |
|          |       sub_ln77_fu_947       |    0    |    0    |    16   |
|          |       sub_ln78_fu_957       |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln47_fu_748       |    0    |    0    |    2    |
|          |      and_ln100_fu_1763      |    0    |    0    |    2    |
|          |      and_ln101_fu_1810      |    0    |    0    |    2    |
|          |     and_ln101_1_fu_1853     |    0    |    0    |    2    |
|    and   |     and_ln101_2_fu_1885     |    0    |    0    |    2    |
|          |     and_ln101_3_fu_1912     |    0    |    0    |    2    |
|          |     and_ln101_4_fu_1936     |    0    |    0    |    2    |
|          |     and_ln101_5_fu_1959     |    0    |    0    |    2    |
|          |     and_ln101_6_fu_1975     |    0    |    0    |    2    |
|          |      and_ln113_fu_2010      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        rev107_fu_697        |    0    |    0    |    2    |
|          |       xor_ln47_fu_736       |    0    |    0    |    2    |
|    xor   |        rev109_fu_856        |    0    |    0    |    2    |
|          |       xor_ln52_fu_877       |    0    |    0    |    2    |
|          |       add74_2_fu_1097       |    0    |    0    |    2    |
|          |      xor_ln122_fu_1652      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         grp_fu_2047         |    1    |    0    |    0    |
|          |         grp_fu_2056         |    1    |    0    |    0    |
|          |         grp_fu_2065         |    1    |    0    |    0    |
|          |         grp_fu_2074         |    1    |    0    |    0    |
|  muladd  |         grp_fu_2090         |    1    |    0    |    0    |
|          |         grp_fu_2099         |    1    |    0    |    0    |
|          |         grp_fu_2108         |    1    |    0    |    0    |
|          |         grp_fu_2117         |    1    |    0    |    0    |
|          |         grp_fu_2126         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln49_fu_760       |    0    |    0    |    2    |
|          |        or_ln52_fu_883       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
| addmuladd|         grp_fu_2039         |    1    |    0    |    0    |
|          |         grp_fu_2083         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    relu_read_read_fu_196    |    0    |    0    |    0    |
|          |  mapSizeY_read_read_fu_202  |    0    |    0    |    0    |
|   read   |  mapSizeX_read_read_fu_208  |    0    |    0    |    0    |
|          | kernelSize_read_read_fu_214 |    0    |    0    |    0    |
|          |   kernelN_read_read_fu_220  |    0    |    0    |    0    |
|          |       grp_read_fu_226       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_238      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|extractvalue|          grp_fu_613         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         empty_fu_638        |    0    |    0    |    0    |
|          |       empty_16_fu_642       |    0    |    0    |    0    |
|          |       empty_17_fu_646       |    0    |    0    |    0    |
|          |        bias_V_fu_650        |    0    |    0    |    0    |
|          |      trunc_ln54_fu_840      |    0    |    0    |    0    |
|          |     trunc_ln54_1_fu_844     |    0    |    0    |    0    |
|          |      trunc_ln69_fu_915      |    0    |    0    |    0    |
|          |      trunc_ln70_fu_925      |    0    |    0    |    0    |
|          |       empty_20_fu_928       |    0    |    0    |    0    |
|          |     trunc_ln69_1_fu_1002    |    0    |    0    |    0    |
|          |      trunc_ln64_fu_1006     |    0    |    0    |    0    |
|          |      trunc_ln80_fu_1050     |    0    |    0    |    0    |
|          |     trunc_ln215_fu_1144     |    0    |    0    |    0    |
|          |    trunc_ln215_1_fu_1148    |    0    |    0    |    0    |
|          |    trunc_ln215_2_fu_1184    |    0    |    0    |    0    |
|          |    trunc_ln215_3_fu_1188    |    0    |    0    |    0    |
|          |    trunc_ln215_4_fu_1220    |    0    |    0    |    0    |
|          |    trunc_ln215_5_fu_1224    |    0    |    0    |    0    |
|          |     trunc_ln102_fu_1228     |    0    |    0    |    0    |
|          |    trunc_ln215_6_fu_1278    |    0    |    0    |    0    |
|   trunc  |    trunc_ln215_7_fu_1282    |    0    |    0    |    0    |
|          |    trunc_ln215_8_fu_1314    |    0    |    0    |    0    |
|          |    trunc_ln215_9_fu_1318    |    0    |    0    |    0    |
|          |      trunc_ln36_fu_1322     |    0    |    0    |    0    |
|          |    trunc_ln102_1_fu_1346    |    0    |    0    |    0    |
|          |    trunc_ln102_2_fu_1355    |    0    |    0    |    0    |
|          |    trunc_ln215_10_fu_1405   |    0    |    0    |    0    |
|          |    trunc_ln215_11_fu_1409   |    0    |    0    |    0    |
|          |    trunc_ln215_12_fu_1441   |    0    |    0    |    0    |
|          |    trunc_ln215_13_fu_1445   |    0    |    0    |    0    |
|          |    trunc_ln102_3_fu_1487    |    0    |    0    |    0    |
|          |    trunc_ln102_4_fu_1495    |    0    |    0    |    0    |
|          |    trunc_ln215_14_fu_1545   |    0    |    0    |    0    |
|          |    trunc_ln215_15_fu_1549   |    0    |    0    |    0    |
|          |    trunc_ln102_5_fu_1622    |    0    |    0    |    0    |
|          |    trunc_ln102_6_fu_1626    |    0    |    0    |    0    |
|          |    trunc_ln102_7_fu_1721    |    0    |    0    |    0    |
|          |    trunc_ln215_16_fu_1733   |    0    |    0    |    0    |
|          |    trunc_ln215_17_fu_1736   |    0    |    0    |    0    |
|          |       empty_23_fu_1759      |    0    |    0    |    0    |
|          |    trunc_ln102_8_fu_1806    |    0    |    0    |    0    |
|          |     trunc_ln69_2_fu_1881    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast2_fu_654        |    0    |    0    |    0    |
|          |         p_shl_fu_666        |    0    |    0    |    0    |
|          |       zext_ln49_fu_688      |    0    |    0    |    0    |
|          |       zext_ln54_fu_802      |    0    |    0    |    0    |
|          |      zext_ln54_1_fu_812     |    0    |    0    |    0    |
|          |      zext_ln54_2_fu_831     |    0    |    0    |    0    |
|          |      zext_ln49_1_fu_848     |    0    |    0    |    0    |
|          |       zext_ln50_fu_869      |    0    |    0    |    0    |
|          |      zext_ln54_3_fu_901     |    0    |    0    |    0    |
|          |      zext_ln54_4_fu_910     |    0    |    0    |    0    |
|          |       zext_ln61_fu_943      |    0    |    0    |    0    |
|          |       zext_ln64_fu_983      |    0    |    0    |    0    |
|          |      zext_ln70_fu_1010      |    0    |    0    |    0    |
|          |     zext_ln80_1_fu_1041     |    0    |    0    |    0    |
|          |      zext_ln80_fu_1054      |    0    |    0    |    0    |
|          |      and99_cast_fu_1069     |    0    |    0    |    0    |
|          |    trunc_ln1_cast_fu_1073   |    0    |    0    |    0    |
|          |    y_4_cast_cast_fu_1088    |    0    |    0    |    0    |
|   zext   |     add74_2_cast_fu_1103    |    0    |    0    |    0    |
|          |      zext_ln215_fu_1166     |    0    |    0    |    0    |
|          |     zext_ln215_1_fu_1236    |    0    |    0    |    0    |
|          |      zext_ln102_fu_1341     |    0    |    0    |    0    |
|          |     zext_ln215_2_fu_1359    |    0    |    0    |    0    |
|          |     zext_ln102_1_fu_1467    |    0    |    0    |    0    |
|          |     zext_ln102_2_fu_1482    |    0    |    0    |    0    |
|          |     zext_ln215_3_fu_1491    |    0    |    0    |    0    |
|          |     zext_ln102_3_fu_1598    |    0    |    0    |    0    |
|          |     zext_ln102_4_fu_1613    |    0    |    0    |    0    |
|          |     zext_ln215_4_fu_1618    |    0    |    0    |    0    |
|          |     zext_ln102_5_fu_1698    |    0    |    0    |    0    |
|          |     zext_ln215_5_fu_1703    |    0    |    0    |    0    |
|          |     zext_ln102_6_fu_1716    |    0    |    0    |    0    |
|          |     zext_ln215_6_fu_1787    |    0    |    0    |    0    |
|          |     zext_ln102_7_fu_1801    |    0    |    0    |    0    |
|          |     zext_ln215_7_fu_1834    |    0    |    0    |    0    |
|          |     zext_ln102_8_fu_1848    |    0    |    0    |    0    |
|          |     zext_ln215_8_fu_1877    |    0    |    0    |    0    |
|          |      zext_ln109_fu_1908     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_658        |    0    |    0    |    0    |
|          |         tmp_3_fu_805        |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_889     |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_1152     |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_1192     |    0    |    0    |    0    |
|bitconcatenate|      tmp_7_cast_fu_1248     |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_1286     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_1375     |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_1413     |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_1515     |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_1553     |    0    |    0    |    0    |
|          |     tmp_13_cast_fu_1739     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln47_fu_822      |    0    |    0    |    0    |
|          |   outMapYSize_cast_fu_1020  |    0    |    0    |    0    |
|          |        conv69_fu_1023       |    0    |    0    |    0    |
|          |       conv_i38_fu_1026      |    0    |    0    |    0    |
|          |      sext_ln215_fu_1449     |    0    |    0    |    0    |
|          |     sext_ln215_1_fu_1453    |    0    |    0    |    0    |
|          |     sext_ln215_2_fu_1581    |    0    |    0    |    0    |
|          |     sext_ln215_3_fu_1585    |    0    |    0    |    0    |
|          |     sext_ln215_4_fu_1680    |    0    |    0    |    0    |
|          |     sext_ln215_5_fu_1684    |    0    |    0    |    0    |
|          |     sext_ln215_6_fu_1779    |    0    |    0    |    0    |
|   sext   |     sext_ln215_7_fu_1783    |    0    |    0    |    0    |
|          |     sext_ln215_8_fu_1826    |    0    |    0    |    0    |
|          |     sext_ln215_9_fu_1830    |    0    |    0    |    0    |
|          |    sext_ln215_10_fu_1869    |    0    |    0    |    0    |
|          |    sext_ln215_11_fu_1873    |    0    |    0    |    0    |
|          |    sext_ln215_12_fu_1901    |    0    |    0    |    0    |
|          |    sext_ln215_13_fu_1904    |    0    |    0    |    0    |
|          |    sext_ln215_14_fu_1928    |    0    |    0    |    0    |
|          |    sext_ln215_15_fu_1932    |    0    |    0    |    0    |
|          |    sext_ln215_16_fu_1952    |    0    |    0    |    0    |
|          |    sext_ln215_17_fu_1956    |    0    |    0    |    0    |
|          |      sext_ln69_fu_2023      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_2_fu_1112        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_4_fu_2002        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    11   |   1815  |   2798  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|featureMap_V|   64   |    0   |    0   |
|  filter_V  |    4   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |   68   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     accum_V_10_reg_2882    |    8   |
|     accum_V_13_reg_2909    |    8   |
|     accum_V_16_reg_2931    |    8   |
|     accum_V_19_reg_2948    |    8   |
|     accum_V_1_reg_2767     |    8   |
|     accum_V_22_reg_2965    |    8   |
|     accum_V_25_reg_2972    |    8   |
|     accum_V_4_reg_2818     |    8   |
|     accum_V_7_reg_2855     |    8   |
|    accum_V_load_reg_2761   |    8   |
|      accum_V_reg_2312      |    8   |
|    add_ln102_16_reg_2802   |   18   |
|    add_ln102_2_reg_2570    |   18   |
|    add_ln102_9_reg_2665    |   18   |
|     add_ln126_reg_2756     |   32   |
|    add_ln215_10_reg_2608   |   14   |
|    add_ln215_12_reg_2677   |   14   |
|    add_ln215_14_reg_2693   |   14   |
|    add_ln215_16_reg_2808   |   14   |
|    add_ln215_2_reg_2461    |   14   |
|    add_ln215_4_reg_2499    |   14   |
|    add_ln215_6_reg_2515    |   14   |
|    add_ln215_8_reg_2592    |   14   |
|     add_ln47_1_reg_2208    |   36   |
|      add_ln49_reg_2239     |    2   |
|      add_ln50_reg_2256     |    2   |
|      add_ln67_reg_2348     |   18   |
|     and99_cast_reg_2408    |   18   |
|      and_ln47_reg_2234     |    1   |
|       bias_V_reg_2193      |    4   |
|       bound4_reg_2198      |   36   |
|  cmp22_not_mid113_reg_2203 |    1   |
|       cmp92_reg_2404       |    1   |
|       conv69_reg_2368      |   32   |
|      conv_i38_reg_2373     |    8   |
|      empty_16_reg_2182     |   16   |
|      empty_17_reg_2188     |   16   |
|      empty_20_reg_2290     |   18   |
|      empty_23_reg_2813     |   18   |
|       empty_reg_2177       |   16   |
|featureMap_V_addr_1_reg_2560|   18   |
|featureMap_V_addr_2_reg_2640|   18   |
|featureMap_V_addr_3_reg_2645|   18   |
|featureMap_V_addr_4_reg_2718|   18   |
|featureMap_V_addr_5_reg_2728|   18   |
|featureMap_V_addr_6_reg_2787|   18   |
|featureMap_V_addr_7_reg_2792|   18   |
|featureMap_V_addr_8_reg_2845|   18   |
|featureMap_V_addr_9_reg_2877|   18   |
|  filter_V_addr_1_reg_2445  |   14   |
|  filter_V_addr_2_reg_2488  |   14   |
|  filter_V_addr_3_reg_2581  |   14   |
|  filter_V_addr_4_reg_2655  |   14   |
|  filter_V_addr_5_reg_2723  |   14   |
|  filter_V_addr_6_reg_2782  |   14   |
|  filter_V_addr_7_reg_2835  |   14   |
|  filter_V_addr_8_reg_2872  |   14   |
|  filter_V_addr_9_reg_2899  |   14   |
|     icmp_ln100_reg_2546    |    1   |
|     icmp_ln105_reg_2747    |    1   |
|     icmp_ln47_reg_2218     |    1   |
|     icmp_ln49_reg_2222     |    1   |
|     icmp_ln62_reg_2331     |    1   |
|     icmp_ln64_reg_2340     |    1   |
|     icmp_ln67_reg_2344     |    1   |
|     icmp_ln83_reg_2431     |    1   |
|     icmp_ln86_reg_2435     |    1   |
|    icmp_ln99_1_reg_2455    |    1   |
|    icmp_ln99_2_reg_2493    |    1   |
|    icmp_ln99_3_reg_2509    |    1   |
|    icmp_ln99_4_reg_2586    |    1   |
|    icmp_ln99_5_reg_2602    |    1   |
|    icmp_ln99_6_reg_2671    |    1   |
|    icmp_ln99_7_reg_2687    |    1   |
|    icmp_ln99_8_reg_2743    |    1   |
|     icmp_ln99_reg_2439     |    1   |
|  indvar_flatten17_reg_418  |   36   |
|   indvar_flatten_reg_440   |    4   |
|    kernelN_read_reg_2163   |   32   |
|  kernelSize_read_reg_2156  |   32   |
|        kn_1_reg_2450       |   32   |
|        kn_2_reg_2466       |   32   |
|        kn_3_reg_2504       |   32   |
|        kn_4_reg_2520       |   32   |
|        kn_5_reg_2597       |   32   |
|        kn_6_reg_2613       |   32   |
|        kn_7_reg_2682       |   32   |
|        kn_8_reg_2698       |   32   |
|        kn_9_reg_600        |   32   |
|         kn_reg_565         |   32   |
|       lhs_6_reg_2840       |    4   |
|   mapSizeX_read_reg_2147   |   32   |
|   mapSizeY_read_reg_2140   |   32   |
|    mul75_1_cast_reg_2419   |   18   |
|     mul75_cast_reg_2413    |   18   |
|     mul_ln102_reg_2383     |   32   |
|      mul_ln83_reg_2425     |   18   |
|         n_1_reg_496        |   31   |
|        n_2_reg_2335        |   31   |
|          n_reg_429         |   32   |
|      or_ln52_reg_2276      |    1   |
|    outMapXSize_reg_2326    |   16   |
|    outMapYSize_reg_2320    |   16   |
|       phi_mul_reg_518      |   18   |
|           reg_621          |    4   |
|           reg_625          |    4   |
|           reg_629          |    4   |
|           reg_634          |    4   |
|     relu_read_reg_2135     |    1   |
|       rev107_reg_2213      |    1   |
|       rhs_8_reg_2926       |    4   |
|   select_ln47_1_reg_2227   |   32   |
|   select_ln49_1_reg_2250   |    2   |
|   select_ln49_3_reg_2261   |    4   |
|    select_ln49_reg_2244    |    2   |
|   sext_ln215_10_reg_2889   |    8   |
|   sext_ln215_11_reg_2894   |    8   |
|   sext_ln215_12_reg_2916   |    8   |
|   sext_ln215_13_reg_2921   |    8   |
|   sext_ln215_14_reg_2938   |    8   |
|   sext_ln215_15_reg_2943   |    8   |
|   sext_ln215_16_reg_2955   |    8   |
|   sext_ln215_17_reg_2960   |    8   |
|    sext_ln215_1_reg_2635   |    8   |
|    sext_ln215_2_reg_2708   |    8   |
|    sext_ln215_3_reg_2713   |    8   |
|    sext_ln215_4_reg_2772   |    8   |
|    sext_ln215_5_reg_2777   |    8   |
|    sext_ln215_6_reg_2825   |    8   |
|    sext_ln215_7_reg_2830   |    8   |
|    sext_ln215_8_reg_2862   |    8   |
|    sext_ln215_9_reg_2867   |    8   |
|     sext_ln215_reg_2630    |    8   |
|     sext_ln69_reg_2978     |   32   |
|       sub91_reg_2378       |   17   |
|        sub_reg_2280        |   32   |
|   trunc_ln102_1_reg_2565   |   18   |
|   trunc_ln102_2_reg_2576   |   18   |
|   trunc_ln102_3_reg_2650   |   18   |
|   trunc_ln102_4_reg_2660   |   18   |
|   trunc_ln102_5_reg_2733   |   18   |
|   trunc_ln102_6_reg_2738   |   18   |
|   trunc_ln102_7_reg_2797   |   18   |
|   trunc_ln102_8_reg_2850   |   18   |
|    trunc_ln102_reg_2483    |   18   |
|   trunc_ln215_12_reg_2620  |   14   |
|   trunc_ln215_13_reg_2625  |   11   |
|   trunc_ln215_4_reg_2473   |   14   |
|   trunc_ln215_5_reg_2478   |   11   |
|   trunc_ln215_8_reg_2527   |   14   |
|   trunc_ln215_9_reg_2532   |   11   |
|     trunc_ln36_reg_2537    |   18   |
|    trunc_ln54_1_reg_2271   |   12   |
|     trunc_ln54_reg_2266    |   14   |
|     trunc_ln64_reg_2358    |   18   |
|    trunc_ln69_1_reg_2353   |    4   |
|    trunc_ln69_2_reg_2904   |    4   |
|     trunc_ln70_reg_2285    |   18   |
|         x_1_reg_462        |    2   |
|         x_2_reg_553        |   32   |
|         x_3_reg_507        |   32   |
|        x_4_reg_2363        |   32   |
|         x_5_reg_577        |   32   |
|        x_6_reg_2983        |   32   |
|         x_7_reg_529        |   32   |
|        x_8_reg_2751        |   32   |
|         x_9_reg_588        |   32   |
|          x_reg_484         |   32   |
|         y_1_reg_451        |    2   |
|         y_2_reg_542        |   15   |
|        y_3_reg_2299        |    2   |
|        y_4_reg_2396        |   15   |
|          y_reg_473         |    2   |
|     zext_ln61_reg_2307     |   18   |
+----------------------------+--------+
|            Total           |  2514  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_238 |  p5  |   2  |   8  |   16   ||    9    |
| grp_access_fu_263 |  p0  |  19  |  14  |   266  ||    93   |
| grp_access_fu_275 |  p0  |  14  |  18  |   252  ||    65   |
| grp_access_fu_275 |  p1  |   2  |   4  |    8   ||    9    |
| grp_access_fu_275 |  p2  |   6  |   0  |    0   ||    31   |
|     x_reg_484     |  p0  |   2  |  32  |   64   ||    9    |
|    x_2_reg_553    |  p0  |   2  |  32  |   64   ||    9    |
|     kn_reg_565    |  p0  |   2  |  32  |   64   ||    9    |
|    kn_9_reg_600   |  p0  |   2  |  32  |   64   ||    9    |
|      reg_629      |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2039    |  p1  |   3  |   2  |    6   ||    14   |
|    grp_fu_2047    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2047    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_2056    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2056    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_2065    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2065    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_2074    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2074    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_2083    |  p1  |   3  |   2  |    6   ||    14   |
|    grp_fu_2090    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2090    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_2099    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2099    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_2108    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2108    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_2117    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2117    |  p1  |   3  |   4  |   12   ||    14   |
|    grp_fu_2126    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_2126    |  p1  |   3  |   4  |   12   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   998  || 51.6068 ||   487   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |  1815  |  2798  |
|   Memory  |   68   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   51   |    -   |   487  |
|  Register |    -   |    -   |    -   |  2514  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   68   |   11   |   51   |  4329  |  3285  |
+-----------+--------+--------+--------+--------+--------+
