simulate {
	network: "bvlc_googlenet"
	model: "Caffe"
	data_type: "Fixed"
	experiment {
        architecture: "BitPragmatic"
        task: "Cycles"
        dataflow: "WindowFirstOutS"

        lanes: 16
        columns: 16
        rows: 16
        tiles: 16
        pe_width: 16
        bits_first_stage: 2
        column_registers: 1
        booth_encoding: true
        diffy: true

        cpu_clock_freq: "1GHz"
        dram_conf: "DDR4_3200"
        dram_size: "16GiB"
        dram_start_act_address: 0x80000000
        dram_start_wgt_address: 0x00000000

        gbuffer_act_levels: 1
        gbuffer_wgt_levels: 1
        gbuffer_act_size: "1GiB"
        gbuffer_wgt_size: "1GiB"
        gbuffer_act_banks: 32
        gbuffer_wgt_banks: 256
        gbuffer_act_bank_width: 256
        gbuffer_wgt_bank_width: 256
        gbuffer_act_read_delay: 2
        gbuffer_act_write_delay: 2
        gbuffer_wgt_read_delay: 2

        abuffer_rows: 2
        abuffer_read_delay: 1
        wbuffer_rows: 2
        wbuffer_read_delay: 1
        obuffer_rows: 2
        obuffer_write_delay: 1

        composer_inputs: 256
        composer_delay: 1
        ppu_inputs: 16
        ppu_delay: 1
	}
}
