<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>shift_right_fractional_len</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>shift_right</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 07 16:19:05 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:edc6071c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:edc6071c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>shift_right_fractional_len</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 07 16:19:05 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:edc6071c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>shift_right</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 07 16:19:05 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2b5d9882</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>shift_right_fractional_len</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Nov 07 16:19:05 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2b5d9882</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>shift_num</spirit:name>
        <spirit:displayName>Shift Num</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.shift_num">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>width</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.width">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/shift_r.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/shift_r_test/shift_r_test.srcs/sources_1/new/shift_r.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/shift_right_fractional_len.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/shift_r.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../tests/shift_r_test/shift_r_test.srcs/sources_1/new/shift_r.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/shift_right_fractional_len.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>shift_right</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>shift_num</spirit:name>
      <spirit:displayName>Shift Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.shift_num">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>width</spirit:name>
      <spirit:displayName>Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.width">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">shift_right_fractional_len</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>shift_right</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f649446_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@347726a5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35ea7d60_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28ace00a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67846231_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c818bd3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5465c117_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ad1568_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c653704_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@141cdf7b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26ece948_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5641e40_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17f7caa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@126a323a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a69c82_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557d19bd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1989815a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@421d64c4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff63d75_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15dcaa4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c2d6ef2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3492d159_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45a32564_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16f85ce8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b828d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/shift_right</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.shift_num" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="74120972"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6a18c7ef"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="771679ae"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="762fcea0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
