#!/usr/bin/env python3
"""
FP16 baseline FFT core/top generator.

Emits a fully-pipelined (II=1) IEEE-754 binary16 FFT core + top for each FFT
size, structurally matched to the NSGA-optimised mixed-precision cores in
generated_cores/ so that FPGA/ASIC results can be compared directly:

  * same streaming AGU (dit_fft_agu_streaming) and bit_reverse front end
  * same dual-bank ping-pong memory organisation and 1-cycle read
  * same TOTAL_LATENCY = 11 datapath alignment and 12-cycle inter-stage stall
    -> identical cycle counts per transform
  * same IDLE/RUN/FLUSH/DONE control FSM and active-low async reset

Differences are exactly the ones the baseline is supposed to have:
  * 32-bit complex FP16 memory word instead of the 24-bit unified FP8+FP4 word
  * no per-stage precision localparams, no precision muxes, no FP4<->FP8
    converters in the datapath

Usage:
    python fp16_template_generator.py                 # all sizes into generated_cores/
    python fp16_template_generator.py --sizes 256 1024
    python fp16_template_generator.py --outdir some/other/dir
"""

import argparse
import os

ALL_SIZES = [2, 4, 8, 16, 32, 64, 128, 256, 512, 1024]

MAX_N = 1024
ADDR_WIDTH = 11
TOTAL_LATENCY = 11
TWIDDLE_LATENCY = 10
STALL_CYCLES = 12


def log2i(n: int) -> int:
    return n.bit_length() - 1


def gen_core(n: int) -> str:
    stages = log2i(n)
    return f"""// =============================================================================
// FP16 Baseline FFT Core - {n}-point FULLY PIPELINED II=1 ARCHITECTURE
//
// IEEE 754 binary16 (E5M10) throughout.  Reference design for benchmarking
// against the NSGA-optimised mixed-precision FP4/FP8 core mixed_fft_{n}_core.
//
// Cycle-for-cycle identical control: same AGU, same TOTAL_LATENCY = {TOTAL_LATENCY},
// same {STALL_CYCLES}-cycle inter-stage pipeline flush, same FSM.
// Active-low asynchronous reset (negedge rst).
//
// Memory word: [31:16] FP16 Real, [15:0] FP16 Imag
// =============================================================================
`timescale 1ns/1ps

module fp16_fft_{n}_core #(
    parameter MAX_N      = {MAX_N},
    parameter ADDR_WIDTH = {ADDR_WIDTH}
)(
    input  wire        clk,
    input  wire        rst,

    input  wire        start,
    output reg         done,

    input  wire                  ext_wr_en,
    input  wire [ADDR_WIDTH-1:0] ext_wr_addr,
    input  wire [31:0]           ext_wr_data,

    input  wire                  ext_reading,
    input  wire [ADDR_WIDTH-1:0] ext_rd_addr,
    output wire [31:0]           ext_rd_data,

    input  wire                  ext_bank_sel
);

    // Single-precision baseline: {stages} stages, all FP16.
    localparam TOTAL_STAGES = {stages};

    reg  start_agu_reg;
    wire streaming_enable;
    wire [ADDR_WIDTH-1:0] idx_a, idx_b, k;
    wire done_stage, done_fft;
    wire [ADDR_WIDTH-1:0] curr_stage;

    reg [5:0] pipeline_stall_cnt;
    wire agu_stall = (pipeline_stall_cnt > 0);

    // GHOST STALL FIX: Prevents the AGU from double-triggering after a flush
    reg just_unstalled;
    always @(posedge clk or negedge rst) begin
        if (!rst) just_unstalled <= 1'b0;
        else if (agu_stall) just_unstalled <= 1'b1;
        else just_unstalled <= 1'b0;
    end

    wire safe_done_stage = done_stage && !just_unstalled;
    wire safe_done_fft   = done_fft   && !just_unstalled;

    always @(posedge clk or negedge rst) begin
        if (!rst) begin
            pipeline_stall_cnt <= 0;
        end else if (safe_done_stage && !safe_done_fft) begin
            pipeline_stall_cnt <= {STALL_CYCLES};
        end else if (pipeline_stall_cnt > 0) begin
            pipeline_stall_cnt <= pipeline_stall_cnt - 1;
        end
    end

    dit_fft_agu_streaming #(
        .MAX_N     (MAX_N),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) agu (
        .clk          (clk),
        .reset        (rst),
        .stall        (agu_stall),
        .start        (start_agu_reg),
        .N            (11'd{n}),
        .stream_en    (streaming_enable),
        .idx_a        (idx_a),
        .idx_b        (idx_b),
        .k            (k),
        .done_stage   (done_stage),
        .done_fft     (done_fft),
        .curr_stage   (curr_stage)
    );

    // -------------------------------------------------------------------------
    // Twiddle ROM (combinational) + latency-matching pipeline
    // -------------------------------------------------------------------------
    wire [31:0] twiddle_comb;
    localparam TWIDDLE_LATENCY = {TWIDDLE_LATENCY};

    twiddle_factor_fp16 #(
        .MAX_N     (MAX_N),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) twiddle_gen (
        .k          (k),
        .n          (11'd{n}),
        .twiddle_out(twiddle_comb)
    );

    (* srl_style = "srl" *) reg [31:0] twiddle_pipe [0:TWIDDLE_LATENCY];
    (* srl_style = "srl" *) reg        v_pipe       [0:TWIDDLE_LATENCY];
    integer t_idx;

    always @(posedge clk or negedge rst) begin
        if (!rst) begin
            for (t_idx = 0; t_idx <= TWIDDLE_LATENCY; t_idx = t_idx + 1) begin
                twiddle_pipe[t_idx] <= 32'd0;
                v_pipe[t_idx]       <= 1'b0;
            end
        end else begin
            twiddle_pipe[0] <= twiddle_comb;
            v_pipe[0]       <= streaming_enable;

            for (t_idx = 1; t_idx <= TWIDDLE_LATENCY; t_idx = t_idx + 1) begin
                twiddle_pipe[t_idx] <= twiddle_pipe[t_idx-1];
                v_pipe[t_idx]       <= v_pipe[t_idx-1];
            end
        end
    end

    wire [31:0] twiddle = v_pipe[TWIDDLE_LATENCY] ? twiddle_pipe[TWIDDLE_LATENCY] : 32'h00000000;

    // -------------------------------------------------------------------------
    // Write-back address / enable pipeline
    // -------------------------------------------------------------------------
    localparam TOTAL_LATENCY = {TOTAL_LATENCY};

    (* srl_style = "srl" *) reg [TOTAL_LATENCY-1:0]  wr_en_pipe;
    (* srl_style = "srl" *) reg [ADDR_WIDTH-1:0]     wr_addr_a_pipe [0:TOTAL_LATENCY-1];
    (* srl_style = "srl" *) reg [ADDR_WIDTH-1:0]     wr_addr_b_pipe [0:TOTAL_LATENCY-1];

    reg fft_bank_sel;

    integer i;
    always @(posedge clk or negedge rst) begin
        if (!rst) begin
            wr_en_pipe <= 0;
            for (i = 0; i < TOTAL_LATENCY; i = i + 1) begin
                wr_addr_a_pipe[i] <= 0;
                wr_addr_b_pipe[i] <= 0;
            end
        end else begin
            wr_en_pipe <= {{wr_en_pipe[TOTAL_LATENCY-2:0], streaming_enable}};

            wr_addr_a_pipe[0] <= idx_a;
            wr_addr_b_pipe[0] <= idx_b;

            for (i = 1; i < TOTAL_LATENCY; i = i + 1) begin
                wr_addr_a_pipe[i] <= wr_addr_a_pipe[i-1];
                wr_addr_b_pipe[i] <= wr_addr_b_pipe[i-1];
            end
        end
    end

    wire                  mem_wr_en     = wr_en_pipe[TOTAL_LATENCY-1];
    wire [ADDR_WIDTH-1:0] mem_wr_addr_a = wr_addr_a_pipe[TOTAL_LATENCY-1];
    wire [ADDR_WIDTH-1:0] mem_wr_addr_b = wr_addr_b_pipe[TOTAL_LATENCY-1];

    // Stalls guarantee writes finish before the next stage starts, so the
    // write bank needs no extra delay.
    wire mem_wr_bank = fft_bank_sel;

    // -------------------------------------------------------------------------
    // Memory
    // -------------------------------------------------------------------------
    wire                  active_rd_bank = ext_reading ? ext_bank_sel : fft_bank_sel;
    wire [ADDR_WIDTH-1:0] mem_rd_addr_a  = ext_reading ? ext_rd_addr  : idx_a;
    wire [ADDR_WIDTH-1:0] mem_rd_addr_b  = ext_reading ? ext_rd_addr  : idx_b;

    wire [31:0] rd_data_a_32, rd_data_b_32;
    wire [31:0] X_wr_32, Y_wr_32;
    assign ext_rd_data = rd_data_a_32;

    fp16_dual_bank_memory_concurrent #(
        .n         ({n}),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) mem (
        .clk          (clk),
        .rst          (rst),

        .bank_pingpong (active_rd_bank),
        .stage_mask    (11'h001),
        .rd_addr_a     (mem_rd_addr_a),
        .rd_addr_b     (mem_rd_addr_b),
        .rd_data_a     (rd_data_a_32),
        .rd_data_b     (rd_data_b_32),

        .wr_en         (ext_wr_en ? 1'b1 : mem_wr_en),
        .wr_addr_a     (ext_wr_en ? ext_wr_addr : mem_wr_addr_a),
        .wr_addr_b     (ext_wr_en ? ext_wr_addr : mem_wr_addr_b),
        .wr_data_a     (ext_wr_en ? ext_wr_data : X_wr_32),
        .wr_data_b     (ext_wr_en ? ext_wr_data : Y_wr_32),

        .bank_pingpong_wr (ext_wr_en ? 1'b0 : mem_wr_bank),
        .stage_mask_wr    (11'h001)
    );

    // -------------------------------------------------------------------------
    // Operand alignment pipeline (memory read latency 1 + 10 = 11 cycles)
    // -------------------------------------------------------------------------
    (* srl_style = "srl" *) reg [31:0] A_32_pipe [0:9];
    (* srl_style = "srl" *) reg [31:0] B_32_pipe [0:9];
    integer j;
    always @(posedge clk) begin
        A_32_pipe[0] <= rd_data_a_32;
        B_32_pipe[0] <= rd_data_b_32;
        for (j = 1; j < 10; j = j + 1) begin
            A_32_pipe[j] <= A_32_pipe[j-1];
            B_32_pipe[j] <= B_32_pipe[j-1];
        end
    end
    wire [31:0] A_32_aligned = A_32_pipe[9];
    wire [31:0] B_32_aligned = B_32_pipe[9];

    // -------------------------------------------------------------------------
    // SINGLE SHARED BUTTERFLY UNIT (FP16)
    // -------------------------------------------------------------------------
    wire [31:0] X_bf, Y_bf;
    fp16_butterfly_wrapper shared_bf (
        .A (A_32_aligned),
        .B (B_32_aligned),
        .W (twiddle),
        .X (X_bf),
        .Y (Y_bf)
    );

    assign X_wr_32 = X_bf;
    assign Y_wr_32 = Y_bf;

    // -------------------------------------------------------------------------
    // Control FSM
    // -------------------------------------------------------------------------
    localparam IDLE_ST  = 2'd0,
               RUN_ST   = 2'd1,
               FLUSH_ST = 2'd2,
               DONE_ST  = 2'd3;

    reg [1:0] state;
    reg [5:0] flush_counter;

    always @(posedge clk or negedge rst) begin
        if (!rst) begin
            state         <= IDLE_ST;
            start_agu_reg <= 1'b0;
            fft_bank_sel  <= 1'b0;
            done          <= 1'b0;
            flush_counter <= 0;
        end else begin
            case (state)
                IDLE_ST: begin
                    done <= 1'b0;
                    if (start) begin
                        fft_bank_sel  <= 1'b1;
                        start_agu_reg <= 1'b1;
                        state         <= RUN_ST;
                    end
                end

                RUN_ST: begin
                    start_agu_reg <= 1'b0;
                    if (pipeline_stall_cnt == 1) begin
                        fft_bank_sel <= ~fft_bank_sel;
                    end
                    if (safe_done_fft) begin
                        state         <= FLUSH_ST;
                        flush_counter <= TOTAL_LATENCY;
                    end
                end

                FLUSH_ST: begin
                    if (flush_counter == 0) begin
                        fft_bank_sel <= 1'b1;
                        done         <= 1'b1;
                        state        <= DONE_ST;
                    end else begin
                        flush_counter <= flush_counter - 1;
                    end
                end

                DONE_ST: begin
                    if (!start) begin
                        done  <= 1'b0;
                        state <= IDLE_ST;
                    end
                end
                default: state <= IDLE_ST;
            endcase
        end
    end
endmodule
"""


def gen_top(n: int) -> str:
    lg = log2i(n)
    aw = max(1, lg)              # width of the user-facing load/unload address
    pad = ADDR_WIDTH - aw
    pad_lit = f"{pad}'b{'0' * pad}"
    return f"""// =============================================================================
// FP16 Baseline FFT TOP - {n}-point PIPELINED CONFIGURATION
//
// Same interface shape as mixed_fft_{n}_top, with 32-bit complex FP16 load /
// unload words in place of the 16-bit mixed-precision words.  No format
// conversion on load: the baseline stores exactly what it is given.
// =============================================================================
`timescale 1ns/1ps

module fp16_fft_{n}_top (
    input  wire        clk,
    input  wire        rst,

    input  wire        start,
    output reg         done,

    input  wire              load_en,
    input  wire [{aw - 1}:0]  load_addr,
    input  wire [31:0]       load_data,

    input  wire              unload_en,
    input  wire [{aw - 1}:0]  unload_addr,
    output wire [31:0]       unload_data
);

    wire [{ADDR_WIDTH - 1}:0] load_addr_rev;

    bit_reverse #(
        .MAX_N({MAX_N}),
        .WIDTH({ADDR_WIDTH})
    ) br (
        .in  ({{{pad_lit}, load_addr}}),
        .N   (11'd{n}),
        .out (load_addr_rev)
    );

    reg bank_sel;
    wire core_done;
    wire [31:0] core_rd_data;

    fp16_fft_{n}_core #(
        .MAX_N     ({MAX_N}),
        .ADDR_WIDTH({ADDR_WIDTH})
    ) core (
        .clk          (clk),
        .rst          (rst),
        .start        (start),
        .done         (core_done),

        .ext_wr_en    (load_en),
        .ext_wr_addr  (load_addr_rev),
        .ext_wr_data  (load_data),

        .ext_reading  (unload_en),
        .ext_rd_addr  ({{{pad_lit}, unload_addr}}),
        .ext_rd_data  (core_rd_data),

        .ext_bank_sel (bank_sel)
    );

    assign unload_data = core_rd_data;

    always @(posedge clk or negedge rst) begin
        if (!rst) begin
            done     <= 1'b0;
            bank_sel <= 1'b1;
        end else begin
            if (load_en && !start)
                bank_sel <= 1'b1;

            if (start) begin
                done     <= 1'b0;
                bank_sel <= 1'b1;
            end else if (core_done) begin
                done     <= 1'b1;
                bank_sel <= 1'b1;
            end else if (!start && done) begin
                done <= 1'b0;
            end
        end
    end
endmodule
"""


def main():
    ap = argparse.ArgumentParser(description="Generate FP16 baseline FFT cores.")
    ap.add_argument("--sizes", type=int, nargs="*", default=ALL_SIZES,
                    help="FFT sizes to generate (default: all powers of two 2..1024)")
    ap.add_argument("--outdir", type=str, default="generated_cores",
                    help="Output directory (default: generated_cores)")
    args = ap.parse_args()

    for n in args.sizes:
        if n & (n - 1) or n < 2 or n > MAX_N:
            raise SystemExit(f"{n} is not a supported power of two in [2, {MAX_N}]")

        d = os.path.join(args.outdir, f"fp16_fft_{n}")
        os.makedirs(d, exist_ok=True)

        core_path = os.path.join(d, f"fp16_fft_{n}_core.v")
        top_path = os.path.join(d, f"fp16_fft_{n}_top.v")

        with open(core_path, "w") as f:
            f.write(gen_core(n))
        with open(top_path, "w") as f:
            f.write(gen_top(n))

        print(f"  {core_path}")
        print(f"  {top_path}")

    print(f"\nGenerated {len(args.sizes)} FP16 baseline core/top pairs in {args.outdir}/")


if __name__ == "__main__":
    main()
