## Lab 6

1. Write behavioral Verilog code for a negative edge triggered T FF with asynchronous active
low reset.


2. Write behavioral Verilog code for a positive edge-triggered JK FF with synchronous active
high reset


3. Design and simulate the following counters

a) 4-bit ring counter.

b) 5 bit Johnson counter.
