// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__239(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8434,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8435,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+9163,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+46811+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+9162,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+9169,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+46815+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+8434,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+9169,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+46817+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69917,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+9169,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+46819+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+8435,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+9169,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+46821+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+7729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+9163,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+9169,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+46823+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_mask", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+69918,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_mask_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+9169,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+46825+i*2,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+69912,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+9169,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+46829+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+9169,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+46814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q value", false,-1);
        vcdp->declBit(c+46813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q value_1", false,-1);
        vcdp->declBit(c+46831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q maybe_full", false,-1);
        vcdp->declBit(c+9170,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q ptr_match", false,-1);
        vcdp->declBit(c+9171,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q empty", false,-1);
        vcdp->declBit(c+9172,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q full", false,-1);
        vcdp->declBit(c+9173,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q do_enq", false,-1);
        vcdp->declBit(c+9174,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceA io_a_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB reset", false,-1);
        vcdp->declBit(c+46455,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_req_ready", false,-1);
        vcdp->declBit(c+8437,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_req_valid", false,-1);
        vcdp->declBus(c+8438,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8439,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8440,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_req_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8441,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_req_bits_clients", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB io_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+46832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB remain", false,-1);
        vcdp->declBit(c+9175,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB remain_set", false,-1);
        vcdp->declBit(c+46832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB busy", false,-1);
        vcdp->declBit(c+9176,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB b_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__240(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+9177,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB todo", false,-1);
        vcdp->declBus(c+9178,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB next", false,-1, 1,0);
        vcdp->declBit(c+9179,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB remain_clr", false,-1);
        vcdp->declBus(c+46833,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB tag_r", false,-1, 12,0);
        vcdp->declBus(c+9180,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB tag", false,-1, 12,0);
        vcdp->declBus(c+46834,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB set_r", false,-1, 9,0);
        vcdp->declBus(c+9181,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB set", false,-1, 9,0);
        vcdp->declBus(c+46835,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB param_r", false,-1, 2,0);
        vcdp->declBus(c+9182,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB param", false,-1, 2,0);
        vcdp->declBus(c+9183,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB b_bits_address_base", false,-1, 28,0);
        vcdp->declBus(c+9184,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB b_bits_address_lo_lo", false,-1, 7,0);
        vcdp->declBus(c+9185,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB b_bits_address_lo", false,-1, 15,0);
        vcdp->declBus(c+9186,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB b_bits_address_hi_lo", false,-1, 7,0);
        vcdp->declBus(c+9187,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceB b_bits_address_hi", false,-1, 15,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC reset", false,-1);
        vcdp->declBit(c+8442,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_ready", false,-1);
        vcdp->declBit(c+8443,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_valid", false,-1);
        vcdp->declBus(c+8444,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8445,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_bits_source", false,-1, 3,0);
        vcdp->declBus(c+8447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8448,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8449,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8450,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_req_bits_dirty", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_c_bits_corrupt", false,-1);
        vcdp->declBit(c+8451,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_bs_adr_ready", false,-1);
        vcdp->declBit(c+8452,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_bs_adr_valid", false,-1);
        vcdp->declBus(c+8453,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_bs_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8454,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_bs_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_bs_adr_bits_beat", false,-1, 2,0);
        vcdp->declQuad(c+46457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_bs_dat_data", false,-1, 63,0);
        vcdp->declBus(c+8455,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_evict_req_set", false,-1, 9,0);
        vcdp->declBus(c+8456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_evict_req_way", false,-1, 2,0);
        vcdp->declBit(c+8457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC io_evict_safe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_reset", false,-1);
        vcdp->declBit(c+9188,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_enq_ready", false,-1);
        vcdp->declBit(c+46836,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_enq_valid", false,-1);
        vcdp->declBus(c+46837,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46838,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46839,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+9189,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_enq_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+46457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+9190,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue_io_count", false,-1, 3,0);
        vcdp->declBus(c+46840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC fill", false,-1, 3,0);
        vcdp->declBit(c+46841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC room", false,-1);
        vcdp->declBit(c+46842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC busy", false,-1);
        vcdp->declBus(c+46456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC beat", false,-1, 2,0);
        vcdp->declBit(c+46843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC last", false,-1);
        vcdp->declBus(c+46844,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC req_r_opcode", false,-1, 2,0);
        vcdp->declBus(c+46845,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC req_r_param", false,-1, 2,0);
        vcdp->declBus(c+46846,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC req_r_source", false,-1, 3,0);
        vcdp->declBus(c+46847,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC req_r_tag", false,-1, 12,0);
        vcdp->declBus(c+46848,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC req_r_set", false,-1, 9,0);
        vcdp->declBus(c+46849,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC req_r_way", false,-1, 2,0);
        vcdp->declBit(c+9191,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC want_data", false,-1);
        vcdp->declBit(c+9192,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s2_latch", false,-1);
        vcdp->declBit(c+46850,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s2_valid", false,-1);
        vcdp->declBus(c+46851,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s2_req_opcode", false,-1, 2,0);
        vcdp->declBus(c+46852,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s2_req_param", false,-1, 2,0);
        vcdp->declBus(c+46853,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s2_req_source", false,-1, 3,0);
        vcdp->declBus(c+46854,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s2_req_tag", false,-1, 12,0);
        vcdp->declBus(c+46855,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s2_req_set", false,-1, 9,0);
        vcdp->declBit(c+46836,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s3_valid", false,-1);
        vcdp->declBus(c+46837,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s3_req_opcode", false,-1, 2,0);
        vcdp->declBus(c+46838,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s3_req_param", false,-1, 2,0);
        vcdp->declBus(c+46839,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s3_req_source", false,-1, 3,0);
        vcdp->declBus(c+46856,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s3_req_tag", false,-1, 12,0);
        vcdp->declBus(c+46857,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC s3_req_set", false,-1, 9,0);
        vcdp->declBus(c+9193,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC c_bits_address_base", false,-1, 28,0);
        vcdp->declBus(c+9194,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC c_bits_address_lo_lo", false,-1, 7,0);
        vcdp->declBus(c+9195,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC c_bits_address_lo", false,-1, 15,0);
        vcdp->declBus(c+9196,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC c_bits_address_hi_lo", false,-1, 7,0);
        vcdp->declBus(c+9197,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC c_bits_address_hi", false,-1, 15,0);
        vcdp->declBit(c+9188,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC c_ready", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue reset", false,-1);
        vcdp->declBit(c+9188,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_enq_ready", false,-1);
        vcdp->declBit(c+46836,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_enq_valid", false,-1);
        vcdp->declBus(c+46837,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46838,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46839,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+9189,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_enq_bits_address", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__241(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+46457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+9190,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue io_count", false,-1, 3,0);
        {int i; for (i=0; i<12; i++) {
                vcdp->declBus(c+46858+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+46870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_opcode_io_deq_bits_MPORT_addr", false,-1, 3,0);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+46837,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+46871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_opcode_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+9198,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<12; i++) {
                vcdp->declBus(c+46872+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+46870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_param_io_deq_bits_MPORT_addr", false,-1, 3,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+46838,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+46871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_param_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+9198,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<12; i++) {
                vcdp->declBus(c+46884+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+46870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_size_io_deq_bits_MPORT_addr", false,-1, 3,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69917,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+46871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_size_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+9198,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<12; i++) {
                vcdp->declBus(c+46896+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+46870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_source_io_deq_bits_MPORT_addr", false,-1, 3,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+46839,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+46871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_source_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+9198,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<12; i++) {
                vcdp->declBus(c+46908+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+46870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_address_io_deq_bits_MPORT_addr", false,-1, 3,0);
        vcdp->declBus(c+7730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+9189,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+46871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_address_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+9198,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<12; i++) {
                vcdp->declQuad(c+46920+i*2,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+46870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_data_io_deq_bits_MPORT_addr", false,-1, 3,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+46457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBus(c+46871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_data_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+9198,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<12; i++) {
                vcdp->declBit(c+46944+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+46870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_corrupt_io_deq_bits_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_corrupt_MPORT_data", false,-1);
        vcdp->declBus(c+46871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_corrupt_MPORT_addr", false,-1, 3,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+9198,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ram_corrupt_MPORT_en", false,-1);
        vcdp->declBus(c+46871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue enq_ptr_value", false,-1, 3,0);
        vcdp->declBus(c+46870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue deq_ptr_value", false,-1, 3,0);
        vcdp->declBit(c+46956,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue maybe_full", false,-1);
        vcdp->declBit(c+9199,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ptr_match", false,-1);
        vcdp->declBit(c+9200,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue empty", false,-1);
        vcdp->declBit(c+9201,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue full", false,-1);
        vcdp->declBit(c+9202,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue do_enq", false,-1);
        vcdp->declBit(c+9203,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue do_deq", false,-1);
        vcdp->declBit(c+46957,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue wrap", false,-1);
        vcdp->declBit(c+46958,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue wrap_1", false,-1);
        vcdp->declBus(c+9204,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceC queue ptr_diff", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD reset", false,-1);
        vcdp->declBit(c+46459,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_ready", false,-1);
        vcdp->declBit(c+8458,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_valid", false,-1);
        vcdp->declBit(c+8459,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_prio_0", false,-1);
        vcdp->declBit(c+8460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_prio_2", false,-1);
        vcdp->declBus(c+8461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8462,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8463,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8464,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_sink", false,-1, 3,0);
        vcdp->declBus(c+8469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_req_bits_bad", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_bits_sink", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__242(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_d_bits_corrupt", false,-1);
        vcdp->declBit(c+8471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_pb_pop_ready", false,-1);
        vcdp->declBit(c+8472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_pb_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_pb_pop_bits_index", false,-1, 5,0);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_pb_pop_bits_last", false,-1);
        vcdp->declArray(c+8473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_pb_beat_data", false,-1, 127,0);
        vcdp->declBus(c+8477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_pb_beat_mask", false,-1, 15,0);
        vcdp->declBit(c+8478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_pb_beat_corrupt", false,-1);
        vcdp->declBit(c+8479,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_rel_pop_ready", false,-1);
        vcdp->declBit(c+8480,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_rel_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_rel_pop_bits_index", false,-1, 5,0);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_rel_pop_bits_last", false,-1);
        vcdp->declArray(c+8481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_rel_beat_data", false,-1, 127,0);
        vcdp->declBit(c+8485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_rel_beat_corrupt", false,-1);
        vcdp->declBit(c+8486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_radr_ready", false,-1);
        vcdp->declBit(c+8487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_radr_valid", false,-1);
        vcdp->declBus(c+8488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_radr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8489,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_radr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8490,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_radr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+8491,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_radr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+8492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_rdat_data", false,-1, 127,0);
        vcdp->declBit(c+8496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_wadr_ready", false,-1);
        vcdp->declBit(c+46462,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_wadr_valid", false,-1);
        vcdp->declBus(c+46463,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_wadr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46464,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_wadr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_wadr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+8497,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_wadr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+8498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_bs_wdat_data", false,-1, 127,0);
        vcdp->declBus(c+8455,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_evict_req_set", false,-1, 9,0);
        vcdp->declBus(c+8456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_evict_req_way", false,-1, 2,0);
        vcdp->declBit(c+8457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_evict_safe", false,-1);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_grant_req_set", false,-1, 9,0);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_grant_req_way", false,-1, 2,0);
        vcdp->declBit(c+8504,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD io_grant_safe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_reset", false,-1);
        vcdp->declBit(c+9205,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_io_enq_ready", false,-1);
        vcdp->declBit(c+46959,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_io_enq_valid", false,-1);
        vcdp->declArray(c+8492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+9206,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_io_deq_ready", false,-1);
        vcdp->declBit(c+9207,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_io_deq_valid", false,-1);
        vcdp->declArray(c+9208,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+46960,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics_io_write", false,-1);
        vcdp->declBus(c+46961,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics_io_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+46962,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics_io_a_param", false,-1, 2,0);
        vcdp->declBus(c+46963,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics_io_a_mask", false,-1, 15,0);
        vcdp->declArray(c+46964,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics_io_a_data", false,-1, 127,0);
        vcdp->declArray(c+46968,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics_io_data_in", false,-1, 127,0);
        vcdp->declArray(c+8498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics_io_data_out", false,-1, 127,0);
        vcdp->declBit(c+46972,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD busy", false,-1);
        vcdp->declBit(c+46973,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_block_r", false,-1);
        vcdp->declBus(c+46974,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_counter", false,-1, 1,0);
        vcdp->declBit(c+46975,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_prio_0", false,-1);
        vcdp->declBit(c+46976,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_prio_2", false,-1);
        vcdp->declBus(c+46977,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_opcode", false,-1, 2,0);
        vcdp->declBus(c+46978,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_param", false,-1, 2,0);
        vcdp->declBus(c+46979,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_size", false,-1, 2,0);
        vcdp->declBus(c+46980,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_source", false,-1, 5,0);
        vcdp->declBus(c+46981,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_offset", false,-1, 5,0);
        vcdp->declBus(c+46982,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_put", false,-1, 5,0);
        vcdp->declBus(c+46983,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_set", false,-1, 9,0);
        vcdp->declBus(c+46984,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_sink", false,-1, 3,0);
        vcdp->declBus(c+46985,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_way", false,-1, 2,0);
        vcdp->declBit(c+46986,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_reg_bad", false,-1);
        vcdp->declBit(c+9212,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_prio_0", false,-1);
        vcdp->declBus(c+9213,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_opcode", false,-1, 2,0);
        vcdp->declBus(c+9214,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_param", false,-1, 2,0);
        vcdp->declBus(c+9215,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_size", false,-1, 2,0);
        vcdp->declBus(c+9216,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_offset", false,-1, 5,0);
        vcdp->declBus(c+9217,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_set", false,-1, 9,0);
        vcdp->declBus(c+9218,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_req_way", false,-1, 2,0);
        vcdp->declBit(c+46987,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_full", false,-1);
        vcdp->declBit(c+46988,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_full", false,-1);
        vcdp->declBit(c+46989,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_retires", false,-1);
        vcdp->declBit(c+46990,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_full", false,-1);
        vcdp->declBit(c+46991,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_need_bs", false,-1);
        vcdp->declBit(c+9219,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_valid_d", false,-1);
        vcdp->declBit(c+9220,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_ready", false,-1);
        vcdp->declBit(c+46992,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_valid_pb", false,-1);
        vcdp->declBit(c+46993,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_prio_0", false,-1);
        vcdp->declBit(c+9221,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pb_ready", false,-1);
        vcdp->declBit(c+9222,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_ready", false,-1);
        vcdp->declBit(c+46994,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_latch_bypass", false,-1);
        vcdp->declBus(c+46995,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_bypass_r", false,-1, 1,0);
        vcdp->declBus(c+46996,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_set", false,-1, 9,0);
        vcdp->declBus(c+46997,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_way", false,-1, 2,0);
        vcdp->declBus(c+46998,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_beat", false,-1, 1,0);
        vcdp->declBus(c+9223,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_beat", false,-1, 1,0);
        vcdp->declBit(c+46999,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_retires", false,-1);
        vcdp->declBit(c+9224,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_2_match", false,-1);
        vcdp->declBus(c+47000,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_size", false,-1, 2,0);
        vcdp->declBus(c+47001,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_offset", false,-1, 5,0);
        vcdp->declBit(c+47002,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_2_bypass_bit", false,-1);
        vcdp->declBit(c+47003,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_2_bypass_acc_1", false,-1);
        vcdp->declBit(c+47004,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_2_bypass_nbit", false,-1);
        vcdp->declBit(c+47005,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_2_bypass_acc", false,-1);
        vcdp->declBus(c+9225,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_2_bypass", false,-1, 1,0);
        vcdp->declBus(c+47006,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_set", false,-1, 9,0);
    }
}

void VTestHarness::traceInitThis__243(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+47007,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_way", false,-1, 2,0);
        vcdp->declBus(c+47008,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_beat", false,-1, 1,0);
        vcdp->declBit(c+9226,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_3_match", false,-1);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_size", false,-1, 2,0);
        vcdp->declBus(c+47009,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_offset", false,-1, 5,0);
        vcdp->declBit(c+47010,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_3_bypass_bit", false,-1);
        vcdp->declBit(c+47011,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_3_bypass_acc_1", false,-1);
        vcdp->declBit(c+47012,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_3_bypass_nbit", false,-1);
        vcdp->declBit(c+47013,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_3_bypass_acc", false,-1);
        vcdp->declBus(c+9227,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_3_bypass", false,-1, 1,0);
        vcdp->declBus(c+46464,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_req_set", false,-1, 9,0);
        vcdp->declBus(c+46463,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_req_way", false,-1, 2,0);
        vcdp->declBus(c+46465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_beat", false,-1, 1,0);
        vcdp->declBit(c+9228,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_4_match", false,-1);
        vcdp->declBus(c+47014,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_req_size", false,-1, 2,0);
        vcdp->declBus(c+47015,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_req_offset", false,-1, 5,0);
        vcdp->declBit(c+47016,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_4_bypass_bit", false,-1);
        vcdp->declBit(c+47017,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_4_bypass_acc_1", false,-1);
        vcdp->declBit(c+47018,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_4_bypass_nbit", false,-1);
        vcdp->declBit(c+47019,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_4_bypass_acc", false,-1);
        vcdp->declBus(c+9229,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_4_bypass", false,-1, 1,0);
        vcdp->declBus(c+9230,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_x_bypass", false,-1, 1,0);
        vcdp->declBit(c+9231,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_mask_bit", false,-1);
        vcdp->declBit(c+9232,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_mask_nbit", false,-1);
        vcdp->declBit(c+9233,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_mask_acc", false,-1);
        vcdp->declBit(c+9234,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_mask_acc_1", false,-1);
        vcdp->declBus(c+9235,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_mask", false,-1, 1,0);
        vcdp->declBit(c+9236,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_grant", false,-1);
        vcdp->declBit(c+9237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_need_r", false,-1);
        vcdp->declBit(c+9238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_valid_r", false,-1);
        vcdp->declBit(c+9239,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_need_pb", false,-1);
        vcdp->declBit(c+9240,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_single", false,-1);
        vcdp->declBit(c+9241,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_retires", false,-1);
        vcdp->declBus(c+9242,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_beats1", false,-1, 1,0);
        vcdp->declBit(c+9243,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_last", false,-1);
        vcdp->declBit(c+47020,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_first", false,-1);
        vcdp->declBit(c+47021,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_io_enq_valid_REG", false,-1);
        vcdp->declBit(c+46959,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue_io_enq_valid_REG_1", false,-1);
        vcdp->declBit(c+9244,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s1_valid", false,-1);
        vcdp->declBus(c+47022,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_bypass", false,-1, 1,0);
        vcdp->declBit(c+47023,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_prio_2", false,-1);
        vcdp->declBus(c+47024,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_opcode", false,-1, 2,0);
        vcdp->declBus(c+47025,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_param", false,-1, 2,0);
        vcdp->declBus(c+47026,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_source", false,-1, 5,0);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_put", false,-1, 5,0);
        vcdp->declBus(c+47027,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_sink", false,-1, 3,0);
        vcdp->declBit(c+47028,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_req_bad", false,-1);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_last", false,-1);
        vcdp->declBit(c+47029,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_need_r", false,-1);
        vcdp->declBit(c+47030,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_need_pb", false,-1);
        vcdp->declBit(c+47031,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_need_d", false,-1);
        vcdp->declArray(c+47032,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_pdata_r_data", false,-1, 127,0);
        vcdp->declBus(c+47036,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_pdata_r_mask", false,-1, 15,0);
        vcdp->declBit(c+47037,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_pdata_r_corrupt", false,-1);
        vcdp->declBit(c+9245,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s2_valid", false,-1);
        vcdp->declBus(c+47038,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_bypass", false,-1, 1,0);
        vcdp->declBit(c+47039,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_prio_0", false,-1);
        vcdp->declBit(c+47040,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_prio_2", false,-1);
        vcdp->declBus(c+47041,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_opcode", false,-1, 2,0);
        vcdp->declBus(c+47042,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_param", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_req_bad", false,-1);
        vcdp->declArray(c+47043,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_pdata_data", false,-1, 127,0);
        vcdp->declBus(c+47047,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_pdata_mask", false,-1, 15,0);
        vcdp->declBit(c+47048,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_pdata_corrupt", false,-1);
        vcdp->declBit(c+47049,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_need_bs", false,-1);
        vcdp->declBit(c+47050,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_need_r", false,-1);
        vcdp->declBit(c+47051,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_acq", false,-1);
        vcdp->declBus(c+47052,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_bypass_data_REG", false,-1, 1,0);
        vcdp->declArray(c+47053,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_bypass_data_REG_1", false,-1, 127,0);
        vcdp->declArray(c+9246,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_bypass_data", false,-1, 127,0);
        vcdp->declArray(c+9250,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_rdata", false,-1, 127,0);
        vcdp->declBus(c+47057,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD grant", false,-1, 2,0);
        vcdp->declBus(c+9254,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD d_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+9255,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s3_valid", false,-1);
        vcdp->declBit(c+9256,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_latch", false,-1);
        vcdp->declBit(c+47058,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_need_pb", false,-1);
        vcdp->declBit(c+46960,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_req_prio_2", false,-1);
        vcdp->declBus(c+46962,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_req_param", false,-1, 2,0);
        vcdp->declBus(c+46961,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_adjusted_opcode", false,-1, 2,0);
        vcdp->declArray(c+46964,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_pdata_data", false,-1, 127,0);
        vcdp->declBus(c+46963,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_pdata_mask", false,-1, 15,0);
        vcdp->declBit(c+47059,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_pdata_corrupt", false,-1);
        vcdp->declArray(c+46968,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s4_rdata", false,-1, 127,0);
        vcdp->declBit(c+9257,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD retire", false,-1);
        vcdp->declBus(c+47060,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s5_req_size", false,-1, 2,0);
        vcdp->declBus(c+47061,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s5_req_offset", false,-1, 5,0);
        vcdp->declBus(c+47062,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s5_req_set", false,-1, 9,0);
        vcdp->declBus(c+47063,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s5_req_way", false,-1, 2,0);
        vcdp->declBus(c+47064,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s5_beat", false,-1, 1,0);
        vcdp->declArray(c+47065,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s5_dat", false,-1, 127,0);
        vcdp->declBus(c+47069,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s6_req_size", false,-1, 2,0);
        vcdp->declBus(c+47070,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s6_req_offset", false,-1, 5,0);
        vcdp->declBus(c+47071,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s6_req_set", false,-1, 9,0);
        vcdp->declBus(c+47072,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s6_req_way", false,-1, 2,0);
        vcdp->declBus(c+47073,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s6_beat", false,-1, 1,0);
        vcdp->declArray(c+47074,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s6_dat", false,-1, 127,0);
        vcdp->declArray(c+47078,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD s7_dat", false,-1, 127,0);
        vcdp->declBit(c+9258,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s4_full", false,-1);
        vcdp->declBit(c+9259,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_4_match", false,-1);
    }
}

void VTestHarness::traceInitThis__244(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+9260,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_5_match", false,-1);
        vcdp->declBit(c+9261,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_6_match", false,-1);
        vcdp->declBit(c+9262,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_4_bypass_bit", false,-1);
        vcdp->declBit(c+9263,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_4_bypass_nbit", false,-1);
        vcdp->declBit(c+9264,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_4_bypass_acc", false,-1);
        vcdp->declBit(c+9265,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_4_bypass_acc_1", false,-1);
        vcdp->declBit(c+9266,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_5_bypass_bit", false,-1);
        vcdp->declBit(c+9267,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_5_bypass_nbit", false,-1);
        vcdp->declBit(c+9268,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_5_bypass_acc", false,-1);
        vcdp->declBit(c+9269,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_5_bypass_acc_1", false,-1);
        vcdp->declBus(c+9270,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_5_bypass", false,-1, 1,0);
        vcdp->declBit(c+9271,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_6_bypass_bit", false,-1);
        vcdp->declBit(c+9272,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_6_bypass_nbit", false,-1);
        vcdp->declBit(c+9273,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_6_bypass_acc", false,-1);
        vcdp->declBit(c+9274,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_6_bypass_acc_1", false,-1);
        vcdp->declBus(c+9275,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD pre_s3_6_bypass", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue reset", false,-1);
        vcdp->declBit(c+9205,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue io_enq_ready", false,-1);
        vcdp->declBit(c+46959,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue io_enq_valid", false,-1);
        vcdp->declArray(c+8492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+9206,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue io_deq_ready", false,-1);
        vcdp->declBit(c+9207,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue io_deq_valid", false,-1);
        vcdp->declArray(c+9208,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue io_deq_bits_data", false,-1, 127,0);
        {int i; for (i=0; i<3; i++) {
                vcdp->declArray(c+47082+i*4,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBus(c+47094,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ram_data_io_deq_bits_MPORT_addr", false,-1, 1,0);
        vcdp->declArray(c+47095,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+8492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBus(c+47099,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ram_data_MPORT_addr", false,-1, 1,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+9276,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ram_data_MPORT_en", false,-1);
        vcdp->declBus(c+47099,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue enq_ptr_value", false,-1, 1,0);
        vcdp->declBus(c+47094,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue deq_ptr_value", false,-1, 1,0);
        vcdp->declBit(c+47100,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue maybe_full", false,-1);
        vcdp->declBit(c+9277,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue ptr_match", false,-1);
        vcdp->declBit(c+9278,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue empty", false,-1);
        vcdp->declBit(c+9279,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue full", false,-1);
        vcdp->declBit(c+47101,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue wrap", false,-1);
        vcdp->declBit(c+9280,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue do_enq", false,-1);
        vcdp->declBit(c+47102,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue wrap_1", false,-1);
        vcdp->declBit(c+9281,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD queue do_deq", false,-1);
        vcdp->declBit(c+46960,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_write", false,-1);
        vcdp->declBus(c+46961,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+46962,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_a_param", false,-1, 2,0);
        vcdp->declBus(c+46963,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_a_mask", false,-1, 15,0);
        vcdp->declArray(c+46964,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_a_data", false,-1, 127,0);
        vcdp->declArray(c+46968,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_data_in", false,-1, 127,0);
        vcdp->declArray(c+8498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_data_out", false,-1, 127,0);
        vcdp->declBit(c+47103,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics adder", false,-1);
        vcdp->declBit(c+47104,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics unsigned_", false,-1);
        vcdp->declBit(c+47105,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics take_max", false,-1);
        vcdp->declBus(c+9282,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics signBit", false,-1, 15,0);
        vcdp->declArray(c+47106,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics inv_d", false,-1, 127,0);
        vcdp->declQuad(c+47110,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics sum_lo", false,-1, 63,0);
        vcdp->declArray(c+9283,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics sum", false,-1, 127,0);
        vcdp->declBus(c+47112,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics sign_a_lo", false,-1, 7,0);
        vcdp->declBit(c+9287,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics sign_a", false,-1);
        vcdp->declBus(c+47113,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics sign_d_lo", false,-1, 7,0);
        vcdp->declBit(c+9288,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics sign_d", false,-1);
        vcdp->declBus(c+9289,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics sign_s_lo", false,-1, 7,0);
        vcdp->declBit(c+9290,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics sign_s", false,-1);
        vcdp->declBit(c+9291,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics a_bigger_uneq", false,-1);
        vcdp->declBit(c+9292,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics a_bigger", false,-1);
        vcdp->declBit(c+9293,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics pick_a", false,-1);
        vcdp->declBus(c+9294,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_lo_lo_lo_lo", false,-1, 7,0);
        vcdp->declBus(c+9295,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_lo_lo_lo", false,-1, 15,0);
        vcdp->declBus(c+9296,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_lo_lo_hi_lo", false,-1, 7,0);
        vcdp->declBus(c+9297,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_lo_lo", false,-1, 31,0);
        vcdp->declBus(c+9298,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_lo_hi_lo_lo", false,-1, 7,0);
        vcdp->declBus(c+9299,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_lo_hi_lo", false,-1, 15,0);
        vcdp->declBus(c+9300,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_lo_hi_hi_lo", false,-1, 7,0);
        vcdp->declBus(c+9301,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_lo_hi", false,-1, 31,0);
        vcdp->declBus(c+9302,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_hi_lo_lo_lo", false,-1, 7,0);
        vcdp->declBus(c+9303,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_hi_lo_lo", false,-1, 15,0);
        vcdp->declBus(c+9304,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_hi_lo_hi_lo", false,-1, 7,0);
        vcdp->declBus(c+9305,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_hi_lo", false,-1, 31,0);
        vcdp->declBus(c+9306,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_hi_hi_lo_lo", false,-1, 7,0);
        vcdp->declBus(c+9307,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_hi_hi_lo", false,-1, 15,0);
        vcdp->declBus(c+9308,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_hi_hi_hi_lo", false,-1, 7,0);
        vcdp->declBus(c+9309,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical_hi_hi", false,-1, 31,0);
        vcdp->declArray(c+9310,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics logical", false,-1, 127,0);
        vcdp->declBus(c+9314,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics select", false,-1, 1,0);
        vcdp->declBus(c+9315,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_0", false,-1, 1,0);
        vcdp->declBus(c+9316,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_1", false,-1, 1,0);
        vcdp->declBus(c+9317,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_2", false,-1, 1,0);
        vcdp->declBus(c+9318,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_3", false,-1, 1,0);
        vcdp->declBus(c+9319,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_4", false,-1, 1,0);
        vcdp->declBus(c+9320,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_5", false,-1, 1,0);
        vcdp->declBus(c+9321,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_6", false,-1, 1,0);
        vcdp->declBus(c+9322,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_7", false,-1, 1,0);
        vcdp->declBus(c+9323,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_8", false,-1, 1,0);
        vcdp->declBus(c+9324,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_9", false,-1, 1,0);
        vcdp->declBus(c+9325,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_10", false,-1, 1,0);
        vcdp->declBus(c+9326,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_11", false,-1, 1,0);
        vcdp->declBus(c+9327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_12", false,-1, 1,0);
        vcdp->declBus(c+9328,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_13", false,-1, 1,0);
        vcdp->declBus(c+9329,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_14", false,-1, 1,0);
        vcdp->declBus(c+9330,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics selects_15", false,-1, 1,0);
        vcdp->declQuad(c+9331,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_data_out_lo", false,-1, 63,0);
        vcdp->declQuad(c+9333,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceD atomics io_data_out_hi", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__245(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE reset", false,-1);
        vcdp->declBit(c+8505,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_req_ready", false,-1);
        vcdp->declBit(c+8506,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_req_valid", false,-1);
        vcdp->declBus(c+8507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_req_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q_reset", false,-1);
        vcdp->declBit(c+8505,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q_io_enq_ready", false,-1);
        vcdp->declBit(c+8506,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q_io_enq_valid", false,-1);
        vcdp->declBus(c+8507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q_io_enq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q_io_deq_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q_io_deq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q reset", false,-1);
        vcdp->declBit(c+8505,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q io_enq_ready", false,-1);
        vcdp->declBit(c+8506,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q io_enq_valid", false,-1);
        vcdp->declBus(c+8507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q io_enq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q io_deq_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q io_deq_bits_sink", false,-1, 2,0);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47114+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ram_sink", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47116,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ram_sink_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+8507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ram_sink_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+47117,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+9335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ram_sink_MPORT_en", false,-1);
        vcdp->declBit(c+47117,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q value", false,-1);
        vcdp->declBit(c+47116,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q value_1", false,-1);
        vcdp->declBit(c+47118,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q maybe_full", false,-1);
        vcdp->declBit(c+9336,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q ptr_match", false,-1);
        vcdp->declBit(c+9337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q empty", false,-1);
        vcdp->declBit(c+9338,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q full", false,-1);
        vcdp->declBit(c+9339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceE io_e_q do_enq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX reset", false,-1);
        vcdp->declBit(c+46466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_req_ready", false,-1);
        vcdp->declBit(c+8508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_req_valid", false,-1);
        vcdp->declBit(c+45842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_ready", false,-1);
        vcdp->declBit(c+45843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_valid", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q_reset", false,-1);
        vcdp->declBit(c+46466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q_io_enq_ready", false,-1);
        vcdp->declBit(c+8508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q_io_enq_valid", false,-1);
        vcdp->declBit(c+45842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q_io_deq_ready", false,-1);
        vcdp->declBit(c+45843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q_io_deq_valid", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q reset", false,-1);
        vcdp->declBit(c+46466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q io_enq_ready", false,-1);
        vcdp->declBit(c+8508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q io_enq_valid", false,-1);
        vcdp->declBit(c+45842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q io_deq_ready", false,-1);
        vcdp->declBit(c+45843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q io_deq_valid", false,-1);
        vcdp->declBit(c+45843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q maybe_full", false,-1);
        vcdp->declBit(c+46466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q empty", false,-1);
        vcdp->declBit(c+9340,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q do_enq", false,-1);
        vcdp->declBit(c+47119,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sourceX io_x_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA reset", false,-1);
        vcdp->declBit(c+8509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_ready", false,-1);
        vcdp->declBit(c+8510,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8511,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8512,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8513,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8514,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_req_bits_set", false,-1, 9,0);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_a_bits_corrupt", false,-1);
        vcdp->declBit(c+8471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_pb_pop_ready", false,-1);
        vcdp->declBit(c+8472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_pb_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_pb_pop_bits_index", false,-1, 5,0);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_pb_pop_bits_last", false,-1);
        vcdp->declArray(c+8473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_pb_beat_data", false,-1, 127,0);
        vcdp->declBus(c+8477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_pb_beat_mask", false,-1, 15,0);
        vcdp->declBit(c+8478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA io_pb_beat_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_reset", false,-1);
        vcdp->declBit(c+47120,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_push_ready", false,-1);
        vcdp->declBit(c+9341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_push_valid", false,-1);
        vcdp->declBus(c+9342,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_push_bits_index", false,-1, 5,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_push_bits_data_data", false,-1, 127,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_push_bits_data_mask", false,-1, 15,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_push_bits_data_corrupt", false,-1);
        vcdp->declQuad(c+47121,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_valid", false,-1, 39,0);
        vcdp->declBit(c+9343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_pop_bits", false,-1, 5,0);
        vcdp->declArray(c+8473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_data_data", false,-1, 127,0);
        vcdp->declBus(c+8477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_data_mask", false,-1, 15,0);
        vcdp->declBit(c+8478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer_io_data_corrupt", false,-1);
    }
}

void VTestHarness::traceInitThis__246(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+47123,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA lists", false,-1, 39,0);
        vcdp->declBus(c+47125,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA first_counter", false,-1, 1,0);
        vcdp->declBit(c+47126,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA first", false,-1);
        vcdp->declBit(c+7853,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA hasData", false,-1);
        vcdp->declBit(c+9344,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA req_block", false,-1);
        vcdp->declBit(c+9345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA buf_block", false,-1);
        vcdp->declQuad(c+9346,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeOH", false,-1, 40,0);
        vcdp->declQuad(c+9348,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA lists_set", false,-1, 39,0);
        vcdp->declQuad(c+9350,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA lists_clr", false,-1, 39,0);
        vcdp->declBit(c+47127,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA free", false,-1);
        vcdp->declBus(c+9352,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_hi", false,-1, 8,0);
        vcdp->declBus(c+9353,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_lo", false,-1, 31,0);
        vcdp->declBus(c+9354,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_hi_1", false,-1, 15,0);
        vcdp->declBus(c+9355,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_lo_1", false,-1, 15,0);
        vcdp->declBus(c+9356,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_hi_2", false,-1, 7,0);
        vcdp->declBus(c+9357,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_lo_2", false,-1, 7,0);
        vcdp->declBus(c+9358,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_hi_3", false,-1, 3,0);
        vcdp->declBus(c+9359,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_lo_3", false,-1, 3,0);
        vcdp->declBus(c+9360,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_hi_4", false,-1, 1,0);
        vcdp->declBus(c+9361,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx_lo_4", false,-1, 1,0);
        vcdp->declBus(c+9362,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA freeIdx", false,-1, 5,0);
        vcdp->declBus(c+7852,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA first_beats1_decode", false,-1, 1,0);
        vcdp->declBus(c+47128,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA first_counter1", false,-1, 1,0);
        vcdp->declBit(c+9363,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA set_block", false,-1);
        vcdp->declBus(c+9364,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA offset_lo_lo", false,-1, 6,0);
        vcdp->declBus(c+9365,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA offset_lo", false,-1, 13,0);
        vcdp->declBus(c+9366,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA offset_hi_lo", false,-1, 6,0);
        vcdp->declBus(c+9367,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA offset", false,-1, 28,0);
        vcdp->declBus(c+9368,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA set", false,-1, 22,0);
        vcdp->declBus(c+47129,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA put_r", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer reset", false,-1);
        vcdp->declBit(c+47120,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_push_ready", false,-1);
        vcdp->declBit(c+9341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_push_valid", false,-1);
        vcdp->declBus(c+9342,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_push_bits_index", false,-1, 5,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_push_bits_data_data", false,-1, 127,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_push_bits_data_mask", false,-1, 15,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_push_bits_data_corrupt", false,-1);
        vcdp->declQuad(c+47121,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_valid", false,-1, 39,0);
        vcdp->declBit(c+9343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_pop_bits", false,-1, 5,0);
        vcdp->declArray(c+8473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_data_data", false,-1, 127,0);
        vcdp->declBus(c+8477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_data_mask", false,-1, 15,0);
        vcdp->declBit(c+8478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer io_data_corrupt", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_pop_head_en", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_pop_head_addr", false,-1, 5,0);
        vcdp->declBus(c+9369,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_pop_head_data", false,-1, 5,0);
        vcdp->declBus(c+9370,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_MPORT_2_data", false,-1, 5,0);
        vcdp->declBus(c+9342,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_MPORT_2_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_MPORT_2_mask", false,-1);
        vcdp->declBit(c+9371,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_MPORT_2_en", false,-1);
        vcdp->declBus(c+9372,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_MPORT_6_data", false,-1, 5,0);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_MPORT_6_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_MPORT_6_mask", false,-1);
        vcdp->declBit(c+9343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer head_MPORT_6_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_push_tail_en", false,-1);
        vcdp->declBus(c+9342,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_push_tail_addr", false,-1, 5,0);
        vcdp->declBus(c+9373,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_push_tail_data", false,-1, 5,0);
        vcdp->declBit(c+9343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_MPORT_4_en", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_MPORT_4_addr", false,-1, 5,0);
        vcdp->declBus(c+47130,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_MPORT_4_data", false,-1, 5,0);
        vcdp->declBus(c+9370,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_MPORT_3_data", false,-1, 5,0);
        vcdp->declBus(c+9342,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_MPORT_3_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_MPORT_3_mask", false,-1);
        vcdp->declBit(c+9374,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer tail_MPORT_3_en", false,-1);
        vcdp->declBit(c+9343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer next_MPORT_5_en", false,-1);
        vcdp->declBus(c+9369,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer next_MPORT_5_addr", false,-1, 5,0);
        vcdp->declBus(c+9375,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer next_MPORT_5_data", false,-1, 5,0);
        vcdp->declBus(c+9370,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer next_MPORT_1_data", false,-1, 5,0);
        vcdp->declBus(c+9373,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer next_MPORT_1_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer next_MPORT_1_mask", false,-1);
        vcdp->declBit(c+9376,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer next_MPORT_1_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_data_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9369,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_data_io_data_MPORT_addr", false,-1, 5,0);
        vcdp->declArray(c+8473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_data_io_data_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_data_MPORT_data", false,-1, 127,0);
        vcdp->declBus(c+9377,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_data_MPORT_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_data_MPORT_mask", false,-1);
        vcdp->declBit(c+9374,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_data_MPORT_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_mask_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9369,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_mask_io_data_MPORT_addr", false,-1, 5,0);
        vcdp->declBus(c+8477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_mask_io_data_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+9378,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_mask_MPORT_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+9374,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_mask_MPORT_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_corrupt_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9369,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_corrupt_io_data_MPORT_addr", false,-1, 5,0);
        vcdp->declBit(c+8478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_corrupt_io_data_MPORT_data", false,-1);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_corrupt_MPORT_data", false,-1);
        vcdp->declBus(c+9379,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_corrupt_MPORT_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+9374,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer data_corrupt_MPORT_en", false,-1);
        vcdp->declQuad(c+47121,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer valid", false,-1, 39,0);
        vcdp->declQuad(c+47131,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer used", false,-1, 39,0);
        vcdp->declQuad(c+9380,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeOH", false,-1, 40,0);
        vcdp->declBus(c+9382,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_hi", false,-1, 8,0);
        vcdp->declBus(c+9383,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_lo", false,-1, 31,0);
        vcdp->declBus(c+9384,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_hi_1", false,-1, 15,0);
        vcdp->declBus(c+9385,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_lo_1", false,-1, 15,0);
        vcdp->declBus(c+9386,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_hi_2", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__247(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+9387,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_lo_2", false,-1, 7,0);
        vcdp->declBus(c+9388,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_hi_3", false,-1, 3,0);
        vcdp->declBus(c+9389,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_lo_3", false,-1, 3,0);
        vcdp->declBus(c+9390,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_hi_4", false,-1, 1,0);
        vcdp->declBus(c+9391,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx_lo_4", false,-1, 1,0);
        vcdp->declBus(c+9392,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer freeIdx", false,-1, 5,0);
        vcdp->declBit(c+9393,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer push_valid", false,-1);
        vcdp->declQuad(c+9394,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer valid_set", false,-1, 39,0);
        vcdp->declBus(c+9369,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer used_clr_shiftAmount", false,-1, 5,0);
        vcdp->declQuad(c+9396,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer used_clr", false,-1, 39,0);
        vcdp->declQuad(c+9398,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer valid_clr", false,-1, 39,0);
        vcdp->declQuad(c+9400,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkA putbuffer used_set", false,-1, 39,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC reset", false,-1);
        vcdp->declBit(c+8515,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_ready", false,-1);
        vcdp->declBit(c+8516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_valid", false,-1);
        vcdp->declBus(c+8517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8522,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8523,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_req_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8525,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_resp_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_resp_bits_last", false,-1);
        vcdp->declBus(c+8524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_resp_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_resp_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_resp_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_resp_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_resp_bits_data", false,-1);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_c_bits_corrupt", false,-1);
        vcdp->declBus(c+8528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_set", false,-1, 9,0);
        vcdp->declBus(c+8529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_way", false,-1, 2,0);
        vcdp->declBit(c+8530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_ready", false,-1);
        vcdp->declBit(c+46467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_valid", false,-1);
        vcdp->declBit(c+46468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_bits_noop", false,-1);
        vcdp->declBus(c+46469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+46472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+46473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_dat_data", false,-1, 127,0);
        vcdp->declBit(c+8479,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_rel_pop_ready", false,-1);
        vcdp->declBit(c+8480,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_rel_pop_valid", false,-1);
        vcdp->declBus(c+46460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_rel_pop_bits_index", false,-1, 5,0);
        vcdp->declBit(c+46461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_rel_pop_bits_last", false,-1);
        vcdp->declArray(c+8481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_rel_beat_data", false,-1, 127,0);
        vcdp->declBit(c+8485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_rel_beat_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_reset", false,-1);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+9402,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_ready", false,-1);
        vcdp->declBit(c+9403,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_valid", false,-1);
        vcdp->declBus(c+8517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+9404,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_bits_address", false,-1, 31,0);
        vcdp->declArray(c+9405,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+47133,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_reset", false,-1);
        vcdp->declBit(c+9409,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_enq_ready", false,-1);
        vcdp->declBit(c+9410,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_enq_valid", false,-1);
        vcdp->declBit(c+9411,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_enq_bits_noop", false,-1);
        vcdp->declBus(c+8529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_enq_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_enq_bits_set", false,-1, 9,0);
        vcdp->declBus(c+9412,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_enq_bits_beat", false,-1, 1,0);
        vcdp->declBit(c+8530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_deq_ready", false,-1);
        vcdp->declBit(c+46467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_deq_valid", false,-1);
        vcdp->declBit(c+46468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_deq_bits_noop", false,-1);
        vcdp->declBus(c+46469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_deq_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_deq_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_deq_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+46472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q_io_deq_bits_mask", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_reset", false,-1);
        vcdp->declBit(c+47134,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_push_ready", false,-1);
        vcdp->declBit(c+9413,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_push_valid", false,-1);
        vcdp->declBit(c+9414,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_push_bits_index", false,-1);
        vcdp->declArray(c+9405,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_push_bits_data_data", false,-1, 127,0);
        vcdp->declBit(c+47133,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_push_bits_data_corrupt", false,-1);
        vcdp->declBus(c+47135,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_valid", false,-1, 1,0);
        vcdp->declBit(c+9415,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_pop_valid", false,-1);
        vcdp->declBit(c+47136,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_pop_bits", false,-1);
    }
}

void VTestHarness::traceInitThis__248(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+8481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_data_data", false,-1, 127,0);
        vcdp->declBit(c+8485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer_io_data_corrupt", false,-1);
        vcdp->declBus(c+9416,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC offset_lo_lo", false,-1, 6,0);
        vcdp->declBus(c+9417,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC offset_lo", false,-1, 13,0);
        vcdp->declBus(c+9418,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC offset_hi_lo", false,-1, 6,0);
        vcdp->declBus(c+9419,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC offset", false,-1, 28,0);
        vcdp->declBus(c+9420,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC set", false,-1, 22,0);
        vcdp->declBus(c+8524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC set_1", false,-1, 9,0);
        vcdp->declBus(c+9421,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC beats1_decode", false,-1, 1,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC beats1_opdata", false,-1);
        vcdp->declBus(c+9422,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC beats1", false,-1, 1,0);
        vcdp->declBus(c+47137,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC counter", false,-1, 1,0);
        vcdp->declBus(c+47138,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC counter1", false,-1, 1,0);
        vcdp->declBit(c+47139,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC first", false,-1);
        vcdp->declBit(c+9423,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC last", false,-1);
        vcdp->declBus(c+9424,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC beat", false,-1, 1,0);
        vcdp->declBit(c+9425,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC raw_resp", false,-1);
        vcdp->declBit(c+47140,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC resp_r", false,-1);
        vcdp->declBus(c+47141,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_set_r", false,-1, 9,0);
        vcdp->declBit(c+9409,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC bs_adr_ready", false,-1);
        vcdp->declBit(c+9426,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC bs_adr_valid", false,-1);
        vcdp->declArray(c+46473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_dat_data_r", false,-1, 127,0);
        vcdp->declBus(c+47142,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC bs_adr_bits_beat_r", false,-1, 1,0);
        vcdp->declBus(c+47143,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC lists", false,-1, 1,0);
        vcdp->declBit(c+9427,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC req_block", false,-1);
        vcdp->declBit(c+9428,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC buf_block", false,-1);
        vcdp->declBus(c+9429,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC freeOH", false,-1, 2,0);
        vcdp->declBus(c+9430,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC lists_set", false,-1, 1,0);
        vcdp->declBit(c+47136,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC lists_clr_shiftAmount", false,-1);
        vcdp->declBus(c+9431,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC lists_clr", false,-1, 1,0);
        vcdp->declBit(c+47144,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC free", false,-1);
        vcdp->declBit(c+9432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC freeIdx_hi", false,-1);
        vcdp->declBus(c+9433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC freeIdx_lo", false,-1, 1,0);
        vcdp->declBus(c+9434,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC freeIdx", false,-1, 1,0);
        vcdp->declBit(c+9435,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC set_block", false,-1);
        vcdp->declBus(c+47145,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC put_r", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c reset", false,-1);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+9402,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_ready", false,-1);
        vcdp->declBit(c+9403,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_valid", false,-1);
        vcdp->declBus(c+8517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+9404,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_bits_address", false,-1, 31,0);
        vcdp->declArray(c+9405,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+47133,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47146+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+8517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+47149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+9436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47150+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+47149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+9436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47152+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+8519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+47149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+9436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47154+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_source", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_source_MPORT_data", false,-1, 5,0);
        vcdp->declBit(c+47149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+9436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47156+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+9404,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+47149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+9436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declArray(c+47158+i*4,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+9405,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_data_MPORT_data", false,-1, 127,0);
    }
}

void VTestHarness::traceInitThis__249(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+47149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+9436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+47166+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+47133,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+47149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+9436,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+47149,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c value", false,-1);
        vcdp->declBit(c+47148,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c value_1", false,-1);
        vcdp->declBit(c+47168,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c maybe_full", false,-1);
        vcdp->declBit(c+9437,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c ptr_match", false,-1);
        vcdp->declBit(c+9411,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c empty", false,-1);
        vcdp->declBit(c+9438,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c full", false,-1);
        vcdp->declBit(c+9439,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c do_enq", false,-1);
        vcdp->declBit(c+9440,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC c do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q reset", false,-1);
        vcdp->declBit(c+9409,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_enq_ready", false,-1);
        vcdp->declBit(c+9410,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_enq_valid", false,-1);
        vcdp->declBit(c+9411,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_enq_bits_noop", false,-1);
        vcdp->declBus(c+8529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_enq_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_enq_bits_set", false,-1, 9,0);
        vcdp->declBus(c+9412,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_enq_bits_beat", false,-1, 1,0);
        vcdp->declBit(c+8530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_deq_ready", false,-1);
        vcdp->declBit(c+46467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_deq_valid", false,-1);
        vcdp->declBit(c+46468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_deq_bits_noop", false,-1);
        vcdp->declBus(c+46469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_deq_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_deq_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_deq_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+46472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q io_deq_bits_mask", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+47169+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_noop", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_noop_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_noop_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+46468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_noop_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+9411,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_noop_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_noop_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_noop_MPORT_mask", false,-1);
        vcdp->declBit(c+9441,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_noop_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47170+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_way", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_way_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_way_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+46469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_way_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+8529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_way_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_way_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_way_MPORT_mask", false,-1);
        vcdp->declBit(c+9441,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_way_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47171+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_set", true,(i+0), 9,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_set_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_set_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+46470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_set_io_deq_bits_MPORT_data", false,-1, 9,0);
        vcdp->declBus(c+8528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_set_MPORT_data", false,-1, 9,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_set_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_set_MPORT_mask", false,-1);
        vcdp->declBit(c+9441,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_set_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47172+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_beat", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_beat_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_beat_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+46471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_beat_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+9412,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_beat_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_beat_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_beat_MPORT_mask", false,-1);
        vcdp->declBit(c+9441,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_beat_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47173+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_mask", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+46472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_mask_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+69919,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_mask_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+9441,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q ram_mask_MPORT_en", false,-1);
        vcdp->declBit(c+46467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q maybe_full", false,-1);
        vcdp->declBit(c+47174,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q empty", false,-1);
        vcdp->declBit(c+9442,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q do_enq", false,-1);
        vcdp->declBit(c+9443,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC io_bs_adr_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer reset", false,-1);
        vcdp->declBit(c+47134,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_push_ready", false,-1);
        vcdp->declBit(c+9413,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_push_valid", false,-1);
        vcdp->declBit(c+9414,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_push_bits_index", false,-1);
        vcdp->declArray(c+9405,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_push_bits_data_data", false,-1, 127,0);
        vcdp->declBit(c+47133,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_push_bits_data_corrupt", false,-1);
        vcdp->declBus(c+47135,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_valid", false,-1, 1,0);
        vcdp->declBit(c+9415,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_pop_valid", false,-1);
        vcdp->declBit(c+47136,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_pop_bits", false,-1);
        vcdp->declArray(c+8481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_data_data", false,-1, 127,0);
        vcdp->declBit(c+8485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer io_data_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47175+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_pop_head_en", false,-1);
        vcdp->declBit(c+47136,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_pop_head_addr", false,-1);
        vcdp->declBus(c+9444,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_pop_head_data", false,-1, 2,0);
        vcdp->declBus(c+9445,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_MPORT_2_data", false,-1, 2,0);
        vcdp->declBit(c+9414,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_MPORT_2_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_MPORT_2_mask", false,-1);
        vcdp->declBit(c+9446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_MPORT_2_en", false,-1);
        vcdp->declBus(c+9447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_MPORT_6_data", false,-1, 2,0);
        vcdp->declBit(c+47136,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_MPORT_6_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_MPORT_6_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__250(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+9415,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer head_MPORT_6_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47177+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_push_tail_en", false,-1);
        vcdp->declBit(c+9414,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_push_tail_addr", false,-1);
        vcdp->declBus(c+9448,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_push_tail_data", false,-1, 2,0);
        vcdp->declBit(c+9415,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_MPORT_4_en", false,-1);
        vcdp->declBit(c+47136,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_MPORT_4_addr", false,-1);
        vcdp->declBus(c+47179,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_MPORT_4_data", false,-1, 2,0);
        vcdp->declBus(c+9445,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_MPORT_3_data", false,-1, 2,0);
        vcdp->declBit(c+9414,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_MPORT_3_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_MPORT_3_mask", false,-1);
        vcdp->declBit(c+9449,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer tail_MPORT_3_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBus(c+47180+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer next", true,(i+0), 2,0);}}
        vcdp->declBit(c+9415,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer next_MPORT_5_en", false,-1);
        vcdp->declBus(c+9444,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer next_MPORT_5_addr", false,-1, 2,0);
        vcdp->declBus(c+9450,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer next_MPORT_5_data", false,-1, 2,0);
        vcdp->declBus(c+9445,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer next_MPORT_1_data", false,-1, 2,0);
        vcdp->declBus(c+9448,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer next_MPORT_1_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer next_MPORT_1_mask", false,-1);
        vcdp->declBit(c+9451,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer next_MPORT_1_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                vcdp->declArray(c+47188+i*4,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_data_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9444,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_data_io_data_MPORT_addr", false,-1, 2,0);
        vcdp->declArray(c+8481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_data_io_data_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+9405,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_data_MPORT_data", false,-1, 127,0);
        vcdp->declBus(c+9445,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_data_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_data_MPORT_mask", false,-1);
        vcdp->declBit(c+9449,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_data_MPORT_en", false,-1);
        {int i; for (i=0; i<8; i++) {
                vcdp->declBit(c+47220+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_corrupt_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9444,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_corrupt_io_data_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+8485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_corrupt_io_data_MPORT_data", false,-1);
        vcdp->declBit(c+47133,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_corrupt_MPORT_data", false,-1);
        vcdp->declBus(c+9445,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_corrupt_MPORT_addr", false,-1, 2,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+9449,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer data_corrupt_MPORT_en", false,-1);
        vcdp->declBus(c+47135,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer valid", false,-1, 1,0);
        vcdp->declBus(c+47228,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer used", false,-1, 7,0);
        vcdp->declBus(c+9452,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer freeOH", false,-1, 8,0);
        vcdp->declBit(c+9453,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer freeIdx_hi", false,-1);
        vcdp->declBus(c+9454,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer freeIdx_lo", false,-1, 7,0);
        vcdp->declBus(c+9455,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer freeIdx_hi_1", false,-1, 3,0);
        vcdp->declBus(c+9456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer freeIdx_lo_1", false,-1, 3,0);
        vcdp->declBus(c+9457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer freeIdx_hi_2", false,-1, 1,0);
        vcdp->declBus(c+9458,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer freeIdx_lo_2", false,-1, 1,0);
        vcdp->declBus(c+9459,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer freeIdx", false,-1, 3,0);
        vcdp->declBit(c+9460,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer push_valid", false,-1);
        vcdp->declBus(c+9461,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer valid_set", false,-1, 1,0);
        vcdp->declBus(c+9444,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer used_clr_shiftAmount", false,-1, 2,0);
        vcdp->declBus(c+9462,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer used_clr", false,-1, 7,0);
        vcdp->declBus(c+9463,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer valid_clr", false,-1, 1,0);
        vcdp->declBus(c+9464,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkC putbuffer used_set", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD reset", false,-1);
        vcdp->declBit(c+8531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_resp_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_resp_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_resp_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_resp_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8535,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_resp_bits_source", false,-1, 3,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_resp_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_resp_bits_denied", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_d_bits_corrupt", false,-1);
        vcdp->declBus(c+8538,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_source", false,-1, 3,0);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_way", false,-1, 2,0);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_set", false,-1, 9,0);
        vcdp->declBit(c+8539,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_bs_adr_ready", false,-1);
        vcdp->declBit(c+8540,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_bs_adr_valid", false,-1);
        vcdp->declBit(c+8541,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_bs_adr_bits_noop", false,-1);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_bs_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_bs_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8542,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_bs_adr_bits_beat", false,-1, 2,0);
        vcdp->declQuad(c+8543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_bs_dat_data", false,-1, 63,0);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_grant_req_set", false,-1, 9,0);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_grant_req_way", false,-1, 2,0);
        vcdp->declBit(c+8504,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_grant_safe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_reset", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+9465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_ready", false,-1);
        vcdp->declBit(c+9466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_valid", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+9467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+9468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_bits_size", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__251(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8535,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+8543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+47229,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d_io_deq_bits_corrupt", false,-1);
        vcdp->declBus(c+9469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+9470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD beats1_opdata", false,-1);
        vcdp->declBus(c+9471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD beats1", false,-1, 2,0);
        vcdp->declBus(c+47230,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD counter", false,-1, 2,0);
        vcdp->declBus(c+47231,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD counter1", false,-1, 2,0);
        vcdp->declBit(c+47232,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD first", false,-1);
        vcdp->declBit(c+9472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD last", false,-1);
        vcdp->declBus(c+9473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD beat", false,-1, 2,0);
        vcdp->declBus(c+47233,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_source_r", false,-1, 3,0);
        vcdp->declBus(c+47234,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD io_bs_adr_bits_beat_r", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d reset", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+9465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_ready", false,-1);
        vcdp->declBit(c+9466,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_valid", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+9467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+9468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8535,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+8543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+47229,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47235+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+9474,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47239+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+9467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+9474,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47241+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+9468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+9474,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47243+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+8535,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+9474,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+47245+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_sink", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_sink_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+9474,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+47247+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+9474,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+47249+i*2,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+8543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+9474,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+47253+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+47229,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+9474,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ram_corrupt_MPORT_en", false,-1);
    }
}

void VTestHarness::traceInitThis__252(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+47238,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d value", false,-1);
        vcdp->declBit(c+47237,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d value_1", false,-1);
        vcdp->declBit(c+47255,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d maybe_full", false,-1);
        vcdp->declBit(c+9475,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d ptr_match", false,-1);
        vcdp->declBit(c+9476,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d empty", false,-1);
        vcdp->declBit(c+9477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d full", false,-1);
        vcdp->declBit(c+9478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d do_enq", false,-1);
        vcdp->declBit(c+9479,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkD d do_deq", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkE io_resp_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkE io_resp_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkE io_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkE io_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX reset", false,-1);
        vcdp->declBit(c+8545,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX io_req_ready", false,-1);
        vcdp->declBit(c+46477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX io_req_valid", false,-1);
        vcdp->declBus(c+8546,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX io_req_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8547,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX io_req_bits_set", false,-1, 9,0);
        vcdp->declBit(c+45840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX io_x_ready", false,-1);
        vcdp->declBit(c+7731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX io_x_valid", false,-1);
        vcdp->declBus(c+45841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX io_x_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x_reset", false,-1);
        vcdp->declBit(c+45840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x_io_enq_ready", false,-1);
        vcdp->declBit(c+7731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x_io_enq_valid", false,-1);
        vcdp->declBus(c+45841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBit(c+8545,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x_io_deq_ready", false,-1);
        vcdp->declBit(c+46477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x_io_deq_valid", false,-1);
        vcdp->declBus(c+47256,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+47257,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX offset_lo_lo", false,-1, 6,0);
        vcdp->declBus(c+47258,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX offset_lo", false,-1, 13,0);
        vcdp->declBus(c+47259,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX offset_hi_lo", false,-1, 6,0);
        vcdp->declBus(c+9480,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX offset", false,-1, 28,0);
        vcdp->declBus(c+9481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX set", false,-1, 22,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x reset", false,-1);
        vcdp->declBit(c+45840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x io_enq_ready", false,-1);
        vcdp->declBit(c+7731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x io_enq_valid", false,-1);
        vcdp->declBus(c+45841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x io_enq_bits_address", false,-1, 31,0);
        vcdp->declBit(c+8545,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x io_deq_ready", false,-1);
        vcdp->declBit(c+46477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x io_deq_valid", false,-1);
        vcdp->declBus(c+47256,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x io_deq_bits_address", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47260+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+47256,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+45841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+9482,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x ram_address_MPORT_en", false,-1);
        vcdp->declBit(c+46477,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x maybe_full", false,-1);
        vcdp->declBit(c+45840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x empty", false,-1);
        vcdp->declBit(c+9483,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x do_enq", false,-1);
        vcdp->declBit(c+9484,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 sinkX x do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory reset", false,-1);
        vcdp->declBit(c+46478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_write_ready", false,-1);
        vcdp->declBit(c+8548,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_write_valid", false,-1);
        vcdp->declBus(c+8433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_write_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8549,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_write_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8550,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_write_bits_data_dirty", false,-1);
        vcdp->declBus(c+8551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_write_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_write_bits_data_clients", false,-1);
        vcdp->declBus(c+8553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_write_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8554,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_read_valid", false,-1);
        vcdp->declBus(c+8555,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_read_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8556,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_read_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46479,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_ready", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_clk", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmode", false,-1);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wdata_0", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wdata_1", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wdata_2", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wdata_3", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wdata_4", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wdata_5", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wdata_6", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wdata_7", false,-1, 16,0);
        vcdp->declBus(c+9489,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_rdata_0", false,-1, 16,0);
        vcdp->declBus(c+9490,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_rdata_1", false,-1, 16,0);
        vcdp->declBus(c+9491,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_rdata_2", false,-1, 16,0);
        vcdp->declBus(c+9492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_rdata_3", false,-1, 16,0);
        vcdp->declBus(c+9493,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_rdata_4", false,-1, 16,0);
        vcdp->declBus(c+9494,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_rdata_5", false,-1, 16,0);
        vcdp->declBus(c+9495,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_rdata_6", false,-1, 16,0);
        vcdp->declBus(c+9496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_rdata_7", false,-1, 16,0);
        vcdp->declBit(c+47261,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmask_0", false,-1);
        vcdp->declBit(c+47262,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmask_1", false,-1);
        vcdp->declBit(c+47263,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmask_2", false,-1);
        vcdp->declBit(c+47264,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmask_3", false,-1);
        vcdp->declBit(c+47265,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmask_4", false,-1);
        vcdp->declBit(c+47266,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmask_5", false,-1);
        vcdp->declBit(c+47267,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmask_6", false,-1);
    }
}

void VTestHarness::traceInitThis__253(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+47268,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir_RW0_wmask_7", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_reset", false,-1);
        vcdp->declBit(c+46478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_enq_ready", false,-1);
        vcdp->declBit(c+8548,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_enq_valid", false,-1);
        vcdp->declBus(c+8433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_enq_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8549,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_enq_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8550,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_enq_bits_data_dirty", false,-1);
        vcdp->declBus(c+8551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_enq_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_enq_bits_data_clients", false,-1);
        vcdp->declBus(c+8553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_enq_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_deq_ready", false,-1);
        vcdp->declBit(c+47269,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_deq_valid", false,-1);
        vcdp->declBus(c+47270,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_deq_bits_set", false,-1, 9,0);
        vcdp->declBus(c+47271,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_deq_bits_way", false,-1, 2,0);
        vcdp->declBit(c+47272,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_deq_bits_data_dirty", false,-1);
        vcdp->declBus(c+47273,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_deq_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+47274,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_deq_bits_data_clients", false,-1);
        vcdp->declBus(c+47275,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write_io_deq_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_reset", false,-1);
        vcdp->declBit(c+8554,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_increment", false,-1);
        vcdp->declBit(c+47276,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_0", false,-1);
        vcdp->declBit(c+47277,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_1", false,-1);
        vcdp->declBit(c+47278,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_2", false,-1);
        vcdp->declBit(c+47279,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_3", false,-1);
        vcdp->declBit(c+47280,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_4", false,-1);
        vcdp->declBit(c+47281,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_5", false,-1);
        vcdp->declBit(c+47282,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_6", false,-1);
        vcdp->declBit(c+47283,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_7", false,-1);
        vcdp->declBit(c+47284,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_8", false,-1);
        vcdp->declBit(c+47285,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_9", false,-1);
        vcdp->declBit(c+47286,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_10", false,-1);
        vcdp->declBit(c+47287,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_11", false,-1);
        vcdp->declBit(c+47288,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_12", false,-1);
        vcdp->declBit(c+47289,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_13", false,-1);
        vcdp->declBit(c+47290,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_14", false,-1);
        vcdp->declBit(c+47291,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng_io_out_15", false,-1);
        vcdp->declBus(c+47292,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory wipeCount", false,-1, 10,0);
        vcdp->declBit(c+47293,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory wipeOff", false,-1);
        vcdp->declBit(c+46479,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory wipeDone", false,-1);
        vcdp->declBus(c+47294,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory wipeSet", false,-1, 9,0);
        vcdp->declBit(c+47295,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory wen", false,-1);
        vcdp->declBus(c+47271,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory shiftAmount", false,-1, 2,0);
        vcdp->declBit(c+47296,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ren1", false,-1);
        vcdp->declBus(c+47297,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory tag", false,-1, 12,0);
        vcdp->declBus(c+47298,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory set", false,-1, 9,0);
        vcdp->declBus(c+47299,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_lo", false,-1, 7,0);
        vcdp->declBus(c+9497,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_lo_1", false,-1, 7,0);
        vcdp->declBus(c+9498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR", false,-1, 9,0);
        vcdp->declBus(c+9499,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLTE", false,-1, 7,0);
        vcdp->declBus(c+9500,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimSimp", false,-1, 8,0);
        vcdp->declBus(c+9501,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimWayOH", false,-1, 7,0);
        vcdp->declBus(c+9502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimWay_hi", false,-1, 3,0);
        vcdp->declBus(c+9503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimWay_lo", false,-1, 3,0);
        vcdp->declBus(c+9504,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimWay_hi_1", false,-1, 1,0);
        vcdp->declBus(c+9505,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimWay_lo_1", false,-1, 1,0);
        vcdp->declBus(c+9506,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimWay", false,-1, 2,0);
        vcdp->declBit(c+9507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory setQuash", false,-1);
        vcdp->declBit(c+9508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory tagMatch", false,-1);
        vcdp->declBit(c+9509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory wayMatch", false,-1);
        vcdp->declBus(c+9510,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_0_tag", false,-1, 12,0);
        vcdp->declBit(c+9511,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_0_clients", false,-1);
        vcdp->declBus(c+9512,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_0_state", false,-1, 1,0);
        vcdp->declBit(c+9513,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_0_dirty", false,-1);
        vcdp->declBus(c+9514,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_1_tag", false,-1, 12,0);
        vcdp->declBit(c+9515,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_1_clients", false,-1);
        vcdp->declBus(c+9516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_1_state", false,-1, 1,0);
        vcdp->declBit(c+9517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_1_dirty", false,-1);
        vcdp->declBus(c+9518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_2_tag", false,-1, 12,0);
        vcdp->declBit(c+9519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_2_clients", false,-1);
        vcdp->declBus(c+9520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_2_state", false,-1, 1,0);
        vcdp->declBit(c+9521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_2_dirty", false,-1);
        vcdp->declBus(c+9522,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_3_tag", false,-1, 12,0);
        vcdp->declBit(c+9523,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_3_clients", false,-1);
        vcdp->declBus(c+9524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_3_state", false,-1, 1,0);
        vcdp->declBit(c+9525,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_3_dirty", false,-1);
        vcdp->declBus(c+9526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_4_tag", false,-1, 12,0);
        vcdp->declBit(c+9527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_4_clients", false,-1);
        vcdp->declBus(c+9528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_4_state", false,-1, 1,0);
        vcdp->declBit(c+9529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_4_dirty", false,-1);
        vcdp->declBus(c+9530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_5_tag", false,-1, 12,0);
        vcdp->declBit(c+9531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_5_clients", false,-1);
        vcdp->declBus(c+9532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_5_state", false,-1, 1,0);
        vcdp->declBit(c+9533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_5_dirty", false,-1);
        vcdp->declBus(c+9534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_6_tag", false,-1, 12,0);
        vcdp->declBit(c+9535,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_6_clients", false,-1);
        vcdp->declBus(c+9536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_6_state", false,-1, 1,0);
        vcdp->declBit(c+9537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_6_dirty", false,-1);
        vcdp->declBus(c+9538,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_7_tag", false,-1, 12,0);
        vcdp->declBit(c+9539,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_7_clients", false,-1);
        vcdp->declBus(c+9540,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_7_state", false,-1, 1,0);
        vcdp->declBit(c+9541,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory ways_7_dirty", false,-1);
        vcdp->declBus(c+9542,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory hits", false,-1, 7,0);
        vcdp->declBit(c+9543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory hit", false,-1);
        vcdp->declBus(c+9544,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_way_hi", false,-1, 3,0);
        vcdp->declBus(c+9545,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_way_lo", false,-1, 3,0);
        vcdp->declBus(c+9546,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_way_hi_1", false,-1, 1,0);
        vcdp->declBus(c+9547,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory io_result_bits_way_lo_1", false,-1, 1,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_en", false,-1);
    }
}

void VTestHarness::traceInitThis__254(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_clk", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmode", false,-1);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wdata_0", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wdata_1", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wdata_2", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wdata_3", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wdata_4", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wdata_5", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wdata_6", false,-1, 16,0);
        vcdp->declBus(c+9488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wdata_7", false,-1, 16,0);
        vcdp->declBus(c+9489,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_rdata_0", false,-1, 16,0);
        vcdp->declBus(c+9490,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_rdata_1", false,-1, 16,0);
        vcdp->declBus(c+9491,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_rdata_2", false,-1, 16,0);
        vcdp->declBus(c+9492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_rdata_3", false,-1, 16,0);
        vcdp->declBus(c+9493,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_rdata_4", false,-1, 16,0);
        vcdp->declBus(c+9494,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_rdata_5", false,-1, 16,0);
        vcdp->declBus(c+9495,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_rdata_6", false,-1, 16,0);
        vcdp->declBus(c+9496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_rdata_7", false,-1, 16,0);
        vcdp->declBit(c+47261,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmask_0", false,-1);
        vcdp->declBit(c+47262,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmask_1", false,-1);
        vcdp->declBit(c+47263,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmask_2", false,-1);
        vcdp->declBit(c+47264,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmask_3", false,-1);
        vcdp->declBit(c+47265,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmask_4", false,-1);
        vcdp->declBit(c+47266,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmask_5", false,-1);
        vcdp->declBit(c+47267,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmask_6", false,-1);
        vcdp->declBit(c+47268,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir RW0_wmask_7", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+9548,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext_RW0_wdata", false,-1, 135,0);
        vcdp->declArray(c+9553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext_RW0_rdata", false,-1, 135,0);
        vcdp->declBus(c+9558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext_RW0_wmask", false,-1, 7,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_clk", false,-1);
        vcdp->declArray(c+9548,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_wdata", false,-1, 135,0);
        vcdp->declArray(c+9553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata", false,-1, 135,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_wmode", false,-1);
        vcdp->declBus(c+9558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_wmask", false,-1, 7,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+9559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0_RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47300,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0_RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+9560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+9561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1_RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47301,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1_RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+9562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+9563,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2_RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47302,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2_RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+9564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+9565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3_RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47303,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3_RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+9566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4_RW0_clk", false,-1);
        vcdp->declBus(c+9567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4_RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47304,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4_RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4_RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4_RW0_wmode", false,-1);
        vcdp->declBit(c+9568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4_RW0_wmask", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5_RW0_clk", false,-1);
        vcdp->declBus(c+9569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5_RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47305,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5_RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5_RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5_RW0_wmode", false,-1);
        vcdp->declBit(c+9570,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5_RW0_wmask", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6_RW0_clk", false,-1);
        vcdp->declBus(c+9571,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6_RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47306,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6_RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6_RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6_RW0_wmode", false,-1);
        vcdp->declBit(c+9572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6_RW0_wmask", false,-1);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7_RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7_RW0_clk", false,-1);
        vcdp->declBus(c+9573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7_RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47307,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7_RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7_RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7_RW0_wmode", false,-1);
        vcdp->declBit(c+9574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7_RW0_wmask", false,-1);
        vcdp->declBus(c+47300,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0_0", false,-1, 16,0);
        vcdp->declBus(c+47301,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0_1", false,-1, 16,0);
        vcdp->declBus(c+47302,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0_2", false,-1, 16,0);
        vcdp->declBus(c+47303,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0_3", false,-1, 16,0);
        vcdp->declBus(c+47304,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0_4", false,-1, 16,0);
    }
}

void VTestHarness::traceInitThis__255(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+47305,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0_5", false,-1, 16,0);
        vcdp->declBus(c+47306,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0_6", false,-1, 16,0);
        vcdp->declBus(c+47307,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0_7", false,-1, 16,0);
        vcdp->declArray(c+47308,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext RW0_rdata_0", false,-1, 135,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+9559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47300,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+9560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+47313,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47314,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_r_addr", false,-1, 9,0);
        vcdp->declBus(c+47300,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_r_data", false,-1, 16,0);
        vcdp->declBus(c+9559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_w_data", false,-1, 16,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_w_addr", false,-1, 9,0);
        vcdp->declBit(c+9560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47313,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47314,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 9,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+9561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47301,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+9562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+47315,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47316,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_r_addr", false,-1, 9,0);
        vcdp->declBus(c+47301,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_r_data", false,-1, 16,0);
        vcdp->declBus(c+9561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_w_data", false,-1, 16,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_w_addr", false,-1, 9,0);
        vcdp->declBit(c+9562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47315,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47316,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 9,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+9563,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47302,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+9564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+47317,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47318,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_r_addr", false,-1, 9,0);
        vcdp->declBus(c+47302,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_r_data", false,-1, 16,0);
        vcdp->declBus(c+9563,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_w_data", false,-1, 16,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_w_addr", false,-1, 9,0);
        vcdp->declBit(c+9564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47317,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47318,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 9,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+9565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47303,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+9566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+47319,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47320,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_r_addr", false,-1, 9,0);
        vcdp->declBus(c+47303,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_r_data", false,-1, 16,0);
        vcdp->declBus(c+9565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_w_data", false,-1, 16,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_w_addr", false,-1, 9,0);
        vcdp->declBit(c+9566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47319,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47320,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 9,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 RW0_clk", false,-1);
        vcdp->declBus(c+9567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47304,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 RW0_wmode", false,-1);
        vcdp->declBit(c+9568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 RW0_wmask", false,-1);
        vcdp->declBit(c+47321,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47322,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_r_addr", false,-1, 9,0);
        vcdp->declBus(c+47304,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_r_data", false,-1, 16,0);
        vcdp->declBus(c+9567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_w_data", false,-1, 16,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_w_addr", false,-1, 9,0);
        vcdp->declBit(c+9568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47321,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47322,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_4 ram_RW_0_r_addr_pipe_0", false,-1, 9,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 RW0_clk", false,-1);
        vcdp->declBus(c+9569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47305,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 RW0_wmode", false,-1);
        vcdp->declBit(c+9570,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 RW0_wmask", false,-1);
        vcdp->declBit(c+47323,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47324,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_r_addr", false,-1, 9,0);
        vcdp->declBus(c+47305,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_r_data", false,-1, 16,0);
        vcdp->declBus(c+9569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_w_data", false,-1, 16,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_w_addr", false,-1, 9,0);
        vcdp->declBit(c+9570,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47323,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47324,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_5 ram_RW_0_r_addr_pipe_0", false,-1, 9,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 RW0_addr", false,-1, 9,0);
    }
}

void VTestHarness::traceInitThis__256(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 RW0_clk", false,-1);
        vcdp->declBus(c+9571,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47306,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 RW0_wmode", false,-1);
        vcdp->declBit(c+9572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 RW0_wmask", false,-1);
        vcdp->declBit(c+47325,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47326,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_r_addr", false,-1, 9,0);
        vcdp->declBus(c+47306,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_r_data", false,-1, 16,0);
        vcdp->declBus(c+9571,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_w_data", false,-1, 16,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_w_addr", false,-1, 9,0);
        vcdp->declBit(c+9572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47325,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47326,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_6 ram_RW_0_r_addr_pipe_0", false,-1, 9,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 RW0_addr", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 RW0_clk", false,-1);
        vcdp->declBus(c+9573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 RW0_wdata", false,-1, 16,0);
        vcdp->declBus(c+47307,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 RW0_rdata", false,-1, 16,0);
        vcdp->declBit(c+9486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 RW0_en", false,-1);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 RW0_wmode", false,-1);
        vcdp->declBit(c+9574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 RW0_wmask", false,-1);
        vcdp->declBit(c+47327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47328,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_r_addr", false,-1, 9,0);
        vcdp->declBus(c+47307,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_r_data", false,-1, 16,0);
        vcdp->declBus(c+9573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_w_data", false,-1, 16,0);
        vcdp->declBus(c+9485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_w_addr", false,-1, 9,0);
        vcdp->declBit(c+9574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47328,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory cc_dir cc_dir_ext mem_0_7 ram_RW_0_r_addr_pipe_0", false,-1, 9,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write reset", false,-1);
        vcdp->declBit(c+46478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_enq_ready", false,-1);
        vcdp->declBit(c+8548,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_enq_valid", false,-1);
        vcdp->declBus(c+8433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_enq_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8549,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_enq_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8550,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_enq_bits_data_dirty", false,-1);
        vcdp->declBus(c+8551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_enq_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_enq_bits_data_clients", false,-1);
        vcdp->declBus(c+8553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_enq_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+9487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_deq_ready", false,-1);
        vcdp->declBit(c+47269,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_deq_valid", false,-1);
        vcdp->declBus(c+47270,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_deq_bits_set", false,-1, 9,0);
        vcdp->declBus(c+47271,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_deq_bits_way", false,-1, 2,0);
        vcdp->declBit(c+47272,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_deq_bits_data_dirty", false,-1);
        vcdp->declBus(c+47273,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_deq_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+47274,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_deq_bits_data_clients", false,-1);
        vcdp->declBus(c+47275,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write io_deq_bits_data_tag", false,-1, 12,0);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47329+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_set", true,(i+0), 9,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_set_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_set_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+47270,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_set_io_deq_bits_MPORT_data", false,-1, 9,0);
        vcdp->declBus(c+8433,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_set_MPORT_data", false,-1, 9,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_set_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_set_MPORT_mask", false,-1);
        vcdp->declBit(c+9576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_set_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47330+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_way", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_way_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_way_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+47271,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_way_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+8549,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_way_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_way_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_way_MPORT_mask", false,-1);
        vcdp->declBit(c+9576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_way_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+47331+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_dirty", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_dirty_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_dirty_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+47272,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_dirty_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+8550,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_dirty_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_dirty_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_dirty_MPORT_mask", false,-1);
        vcdp->declBit(c+9576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_dirty_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47332+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_state", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_state_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_state_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+47273,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_state_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+8551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_state_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_state_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_state_MPORT_mask", false,-1);
        vcdp->declBit(c+9576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_state_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+47333+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_clients", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_clients_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_clients_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+47274,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_clients_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+8552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_clients_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_clients_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_clients_MPORT_mask", false,-1);
        vcdp->declBit(c+9576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_clients_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+47334+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_tag", true,(i+0), 12,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_tag_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_tag_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+47275,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_tag_io_deq_bits_MPORT_data", false,-1, 12,0);
        vcdp->declBus(c+8553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_tag_MPORT_data", false,-1, 12,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_tag_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_tag_MPORT_mask", false,-1);
        vcdp->declBit(c+9576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write ram_data_tag_MPORT_en", false,-1);
        vcdp->declBit(c+47269,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write maybe_full", false,-1);
        vcdp->declBit(c+46478,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write empty", false,-1);
        vcdp->declBit(c+9577,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write do_enq", false,-1);
        vcdp->declBit(c+9578,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory write do_deq", false,-1);
    }
}

void VTestHarness::traceInitThis__257(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng reset", false,-1);
        vcdp->declBit(c+8554,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_increment", false,-1);
        vcdp->declBit(c+47276,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_0", false,-1);
        vcdp->declBit(c+47277,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_1", false,-1);
        vcdp->declBit(c+47278,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_2", false,-1);
        vcdp->declBit(c+47279,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_3", false,-1);
        vcdp->declBit(c+47280,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_4", false,-1);
        vcdp->declBit(c+47281,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_5", false,-1);
        vcdp->declBit(c+47282,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_6", false,-1);
        vcdp->declBit(c+47283,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_7", false,-1);
        vcdp->declBit(c+47284,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_8", false,-1);
        vcdp->declBit(c+47285,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_9", false,-1);
        vcdp->declBit(c+47286,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_10", false,-1);
        vcdp->declBit(c+47287,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_11", false,-1);
        vcdp->declBit(c+47288,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_12", false,-1);
        vcdp->declBit(c+47289,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_13", false,-1);
        vcdp->declBit(c+47290,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_14", false,-1);
        vcdp->declBit(c+47291,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng io_out_15", false,-1);
        vcdp->declBit(c+47276,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_0", false,-1);
        vcdp->declBit(c+47277,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_1", false,-1);
        vcdp->declBit(c+47278,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_2", false,-1);
        vcdp->declBit(c+47279,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_3", false,-1);
        vcdp->declBit(c+47280,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_4", false,-1);
        vcdp->declBit(c+47281,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_5", false,-1);
        vcdp->declBit(c+47282,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_6", false,-1);
        vcdp->declBit(c+47283,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_7", false,-1);
        vcdp->declBit(c+47284,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_8", false,-1);
        vcdp->declBit(c+47285,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_9", false,-1);
        vcdp->declBit(c+47286,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_10", false,-1);
        vcdp->declBit(c+47287,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_11", false,-1);
        vcdp->declBit(c+47288,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_12", false,-1);
        vcdp->declBit(c+47289,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_13", false,-1);
        vcdp->declBit(c+47290,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_14", false,-1);
        vcdp->declBit(c+47291,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 directory victimLFSR_prng state_15", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore clock", false,-1);
        vcdp->declBit(c+8530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkC_adr_ready", false,-1);
        vcdp->declBit(c+46467,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkC_adr_valid", false,-1);
        vcdp->declBit(c+46468,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkC_adr_bits_noop", false,-1);
        vcdp->declBus(c+46469,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkC_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46470,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkC_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46471,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkC_adr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+46472,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkC_adr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+46473,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkC_dat_data", false,-1, 127,0);
        vcdp->declBit(c+8539,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkD_adr_ready", false,-1);
        vcdp->declBit(c+8540,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkD_adr_valid", false,-1);
        vcdp->declBit(c+8541,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkD_adr_bits_noop", false,-1);
        vcdp->declBus(c+8503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkD_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkD_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8542,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkD_adr_bits_beat", false,-1, 2,0);
        vcdp->declQuad(c+8543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sinkD_dat_data", false,-1, 63,0);
        vcdp->declBit(c+8451,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceC_adr_ready", false,-1);
        vcdp->declBit(c+8452,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceC_adr_valid", false,-1);
        vcdp->declBus(c+8453,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceC_adr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8454,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceC_adr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46456,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceC_adr_bits_beat", false,-1, 2,0);
        vcdp->declQuad(c+46457,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceC_dat_data", false,-1, 63,0);
        vcdp->declBit(c+8486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_radr_ready", false,-1);
        vcdp->declBit(c+8487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_radr_valid", false,-1);
        vcdp->declBus(c+8488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_radr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+8489,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_radr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8490,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_radr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+8491,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_radr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+8492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_rdat_data", false,-1, 127,0);
        vcdp->declBit(c+8496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_wadr_ready", false,-1);
        vcdp->declBit(c+46462,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_wadr_valid", false,-1);
        vcdp->declBus(c+46463,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_wadr_bits_way", false,-1, 2,0);
        vcdp->declBus(c+46464,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_wadr_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46465,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_wadr_bits_beat", false,-1, 1,0);
        vcdp->declBus(c+8497,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_wadr_bits_mask", false,-1, 1,0);
        vcdp->declArray(c+8498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore io_sourceD_wdat_data", false,-1, 127,0);
        vcdp->declBus(c+9579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0_RW0_clk", false,-1);
        vcdp->declBit(c+9581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+9582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1_RW0_clk", false,-1);
        vcdp->declBit(c+9586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1_RW0_wmode", false,-1);
        vcdp->declQuad(c+9587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2_RW0_clk", false,-1);
        vcdp->declBit(c+9591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2_RW0_wmode", false,-1);
        vcdp->declQuad(c+9592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3_RW0_clk", false,-1);
        vcdp->declBit(c+9596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3_RW0_wmode", false,-1);
        vcdp->declQuad(c+9597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4_RW0_clk", false,-1);
        vcdp->declBit(c+9601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4_RW0_wmode", false,-1);
        vcdp->declQuad(c+9602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4_RW0_rdata", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__258(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+9604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5_RW0_clk", false,-1);
        vcdp->declBit(c+9606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5_RW0_wmode", false,-1);
        vcdp->declQuad(c+9607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6_RW0_clk", false,-1);
        vcdp->declBit(c+9611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6_RW0_wmode", false,-1);
        vcdp->declQuad(c+9612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7_RW0_clk", false,-1);
        vcdp->declBit(c+9616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7_RW0_wmode", false,-1);
        vcdp->declQuad(c+9617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7_RW0_rdata", false,-1, 63,0);
        vcdp->declQuad(c+47351,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkC_req_words_0", false,-1, 63,0);
        vcdp->declQuad(c+47353,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkC_req_words_1", false,-1, 63,0);
        vcdp->declBus(c+9619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkC_req_a", false,-1, 14,0);
        vcdp->declBus(c+9620,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkC_req_select_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+9621,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkC_req_select", false,-1, 3,0);
        vcdp->declBus(c+9622,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_0_index", false,-1, 12,0);
        vcdp->declBus(c+9623,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_0_bankSel", false,-1, 7,0);
        vcdp->declBus(c+9624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_0_bankEn", false,-1, 7,0);
        vcdp->declBus(c+9625,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkD_req_a", false,-1, 15,0);
        vcdp->declBus(c+9626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkD_req_select_shiftAmount", false,-1, 2,0);
        vcdp->declBus(c+9627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkD_req_select", false,-1, 7,0);
        vcdp->declBus(c+9628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceC_req_a", false,-1, 15,0);
        vcdp->declBus(c+9629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceC_req_select_shiftAmount", false,-1, 2,0);
        vcdp->declBus(c+9630,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceC_req_select", false,-1, 7,0);
        vcdp->declBus(c+9631,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_1_bankSel", false,-1, 7,0);
        vcdp->declBus(c+9632,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_2_bankSum", false,-1, 7,0);
        vcdp->declBus(c+9633,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sinkD_req_ready", false,-1, 7,0);
        vcdp->declBus(c+9634,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_2_index", false,-1, 12,0);
        vcdp->declBus(c+9635,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_2_bankSel", false,-1, 7,0);
        vcdp->declBus(c+9636,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_2_bankEn", false,-1, 7,0);
        vcdp->declBus(c+9637,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceC_req_ready", false,-1, 7,0);
        vcdp->declBus(c+9638,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_1_index", false,-1, 12,0);
        vcdp->declBus(c+9639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_1_bankEn", false,-1, 7,0);
        vcdp->declBus(c+9640,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_rreq_a", false,-1, 14,0);
        vcdp->declBus(c+9641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_rreq_select_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+9642,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_rreq_select", false,-1, 3,0);
        vcdp->declBus(c+9643,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_wreq_a", false,-1, 14,0);
        vcdp->declBus(c+9644,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_wreq_select_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+9645,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_wreq_select", false,-1, 3,0);
        vcdp->declBus(c+9646,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_3_bankSel", false,-1, 7,0);
        vcdp->declBus(c+9647,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_3_bankSum", false,-1, 7,0);
        vcdp->declBus(c+9648,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_4_bankSum", false,-1, 7,0);
        vcdp->declBus(c+9649,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_rreq_ready", false,-1, 3,0);
        vcdp->declBus(c+9650,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_4_index", false,-1, 12,0);
        vcdp->declBus(c+9651,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_4_bankSel", false,-1, 7,0);
        vcdp->declBus(c+9652,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_4_bankEn", false,-1, 7,0);
        vcdp->declQuad(c+9653,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_wreq_words_0", false,-1, 63,0);
        vcdp->declQuad(c+9655,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_wreq_words_1", false,-1, 63,0);
        vcdp->declBus(c+9657,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore sourceD_wreq_ready", false,-1, 3,0);
        vcdp->declBus(c+9658,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_3_index", false,-1, 12,0);
        vcdp->declBus(c+9659,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore reqs_3_bankEn", false,-1, 7,0);
        vcdp->declBit(c+9660,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_en", false,-1);
        vcdp->declBit(c+9661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_1", false,-1);
        vcdp->declBit(c+9662,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_2", false,-1);
        vcdp->declBit(c+9663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_3", false,-1);
        vcdp->declBit(c+9664,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_wen", false,-1);
        vcdp->declBit(c+47355,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_REG", false,-1);
        vcdp->declQuad(c+47356,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_r", false,-1, 63,0);
        vcdp->declBit(c+9665,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_en_1", false,-1);
        vcdp->declBit(c+9666,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_1_1", false,-1);
        vcdp->declBit(c+9667,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_2_1", false,-1);
        vcdp->declBit(c+9668,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_3_1", false,-1);
        vcdp->declBit(c+9669,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_wen_1", false,-1);
        vcdp->declBit(c+47358,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_REG_1", false,-1);
        vcdp->declQuad(c+47359,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_r_1", false,-1, 63,0);
        vcdp->declBit(c+9670,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_en_2", false,-1);
        vcdp->declBit(c+9671,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_1_2", false,-1);
        vcdp->declBit(c+9672,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_2_2", false,-1);
        vcdp->declBit(c+9673,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_3_2", false,-1);
        vcdp->declBit(c+9674,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_wen_2", false,-1);
        vcdp->declBit(c+47361,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_REG_2", false,-1);
        vcdp->declQuad(c+47362,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_r_2", false,-1, 63,0);
        vcdp->declBit(c+9675,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_en_3", false,-1);
        vcdp->declBit(c+9676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_1_3", false,-1);
        vcdp->declBit(c+9677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_2_3", false,-1);
        vcdp->declBit(c+9678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_3_3", false,-1);
        vcdp->declBit(c+9679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_wen_3", false,-1);
        vcdp->declBit(c+47364,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_REG_3", false,-1);
        vcdp->declQuad(c+47365,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_r_3", false,-1, 63,0);
        vcdp->declBit(c+9680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_en_4", false,-1);
        vcdp->declBit(c+9681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_1_4", false,-1);
        vcdp->declBit(c+9682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_2_4", false,-1);
        vcdp->declBit(c+9683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_3_4", false,-1);
        vcdp->declBit(c+9684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_wen_4", false,-1);
        vcdp->declBit(c+47367,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_REG_4", false,-1);
        vcdp->declQuad(c+47368,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_r_4", false,-1, 63,0);
        vcdp->declBit(c+9685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_en_5", false,-1);
        vcdp->declBit(c+9686,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_1_5", false,-1);
        vcdp->declBit(c+9687,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_2_5", false,-1);
        vcdp->declBit(c+9688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_3_5", false,-1);
        vcdp->declBit(c+9689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_wen_5", false,-1);
        vcdp->declBit(c+47370,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_REG_5", false,-1);
        vcdp->declQuad(c+47371,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_r_5", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__259(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+9690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_en_6", false,-1);
        vcdp->declBit(c+9691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_1_6", false,-1);
        vcdp->declBit(c+9692,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_2_6", false,-1);
        vcdp->declBit(c+9693,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_3_6", false,-1);
        vcdp->declBit(c+9694,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_wen_6", false,-1);
        vcdp->declBit(c+47373,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_REG_6", false,-1);
        vcdp->declQuad(c+47374,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_r_6", false,-1, 63,0);
        vcdp->declBit(c+9695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_en_7", false,-1);
        vcdp->declBit(c+9696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_1_7", false,-1);
        vcdp->declBit(c+9697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_2_7", false,-1);
        vcdp->declBit(c+9698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_sel_3_7", false,-1);
        vcdp->declBit(c+9699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_wen_7", false,-1);
        vcdp->declBit(c+47376,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_REG_7", false,-1);
        vcdp->declQuad(c+47377,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regout_r_7", false,-1, 63,0);
        vcdp->declBus(c+47379,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regsel_sourceC_REG", false,-1, 7,0);
        vcdp->declBus(c+47380,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regsel_sourceC", false,-1, 7,0);
        vcdp->declBus(c+47381,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regsel_sourceD_REG", false,-1, 7,0);
        vcdp->declBus(c+47382,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore regsel_sourceD", false,-1, 7,0);
        vcdp->declQuad(c+47383,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore decodeD_0", false,-1, 63,0);
        vcdp->declQuad(c+47385,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore decodeD_1", false,-1, 63,0);
        vcdp->declBus(c+9579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 RW0_clk", false,-1);
        vcdp->declBit(c+9581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 RW0_wmode", false,-1);
        vcdp->declQuad(c+9582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+9582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext RW0_clk", false,-1);
        vcdp->declQuad(c+9582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext RW0_en", false,-1);
        vcdp->declBit(c+9581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+9579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+9582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext RW0_rdata_0_0", false,-1, 63,0);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+9579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+9582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+47387,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47388,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 12,0);
        vcdp->declQuad(c+47335,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 63,0);
        vcdp->declQuad(c+9582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 63,0);
        vcdp->declBus(c+9579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 12,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47387,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47388,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_0 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 12,0);
        vcdp->declBus(c+9584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 RW0_clk", false,-1);
        vcdp->declBit(c+9586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 RW0_wmode", false,-1);
        vcdp->declQuad(c+9587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+9587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext RW0_clk", false,-1);
        vcdp->declQuad(c+9587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext RW0_en", false,-1);
        vcdp->declBit(c+9586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+9584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+9587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext RW0_rdata_0_0", false,-1, 63,0);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+9584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+9587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+47389,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47390,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 12,0);
        vcdp->declQuad(c+47337,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 63,0);
        vcdp->declQuad(c+9587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 63,0);
        vcdp->declBus(c+9584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 12,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47389,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
    }
}

void VTestHarness::traceInitThis__260(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+47390,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_1 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 12,0);
        vcdp->declBus(c+9589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 RW0_clk", false,-1);
        vcdp->declBit(c+9591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 RW0_wmode", false,-1);
        vcdp->declQuad(c+9592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+9592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext RW0_clk", false,-1);
        vcdp->declQuad(c+9592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext RW0_en", false,-1);
        vcdp->declBit(c+9591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+9589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+9592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext RW0_rdata_0_0", false,-1, 63,0);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+9589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+9592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+47391,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47392,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 12,0);
        vcdp->declQuad(c+47339,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 63,0);
        vcdp->declQuad(c+9592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 63,0);
        vcdp->declBus(c+9589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 12,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9702,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47391,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47392,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_2 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 12,0);
        vcdp->declBus(c+9594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 RW0_clk", false,-1);
        vcdp->declBit(c+9596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 RW0_wmode", false,-1);
        vcdp->declQuad(c+9597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+9597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext RW0_clk", false,-1);
        vcdp->declQuad(c+9597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext RW0_en", false,-1);
        vcdp->declBit(c+9596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+9594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+9597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext RW0_rdata_0_0", false,-1, 63,0);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+9594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+9597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+47393,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47394,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 12,0);
        vcdp->declQuad(c+47341,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 63,0);
        vcdp->declQuad(c+9597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 63,0);
        vcdp->declBus(c+9594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 12,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47393,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47394,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_3 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 12,0);
        vcdp->declBus(c+9599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 RW0_clk", false,-1);
        vcdp->declBit(c+9601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 RW0_wmode", false,-1);
        vcdp->declQuad(c+9602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+9602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext RW0_clk", false,-1);
        vcdp->declQuad(c+9602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext RW0_en", false,-1);
        vcdp->declBit(c+9601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext RW0_wmode", false,-1);
    }
}

void VTestHarness::traceInitThis__261(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+9599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+9602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext RW0_rdata_0_0", false,-1, 63,0);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+9599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+9602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+47395,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47396,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 12,0);
        vcdp->declQuad(c+47343,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 63,0);
        vcdp->declQuad(c+9602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 63,0);
        vcdp->declBus(c+9599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 12,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47395,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47396,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_4 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 12,0);
        vcdp->declBus(c+9604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 RW0_clk", false,-1);
        vcdp->declBit(c+9606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 RW0_wmode", false,-1);
        vcdp->declQuad(c+9607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+9607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext RW0_clk", false,-1);
        vcdp->declQuad(c+9607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext RW0_en", false,-1);
        vcdp->declBit(c+9606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+9604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+9607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext RW0_rdata_0_0", false,-1, 63,0);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+9604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+9607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+47397,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47398,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 12,0);
        vcdp->declQuad(c+47345,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 63,0);
        vcdp->declQuad(c+9607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 63,0);
        vcdp->declBus(c+9604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 12,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47397,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47398,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_5 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 12,0);
        vcdp->declBus(c+9609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 RW0_clk", false,-1);
        vcdp->declBit(c+9611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 RW0_wmode", false,-1);
        vcdp->declQuad(c+9612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+9612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext RW0_clk", false,-1);
        vcdp->declQuad(c+9612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext RW0_en", false,-1);
        vcdp->declBit(c+9611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+9609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+9612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext RW0_rdata_0_0", false,-1, 63,0);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+9609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+9612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+47399,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47400,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 12,0);
        vcdp->declQuad(c+47347,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 63,0);
        vcdp->declQuad(c+9612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 63,0);
        vcdp->declBus(c+9609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 12,0);
    }
}

void VTestHarness::traceInitThis__262(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47399,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47400,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_6 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 12,0);
        vcdp->declBus(c+9614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 RW0_clk", false,-1);
        vcdp->declBit(c+9616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 RW0_wmode", false,-1);
        vcdp->declQuad(c+9617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+9615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+9616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+9617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext_RW0_rdata", false,-1, 63,0);
        vcdp->declBus(c+9614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext RW0_clk", false,-1);
        vcdp->declQuad(c+9617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext RW0_en", false,-1);
        vcdp->declBit(c+9616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+9614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0_RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+9617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0_RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0_RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+9616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext RW0_rdata_0_0", false,-1, 63,0);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext RW0_rdata_0", false,-1, 63,0);
        vcdp->declBus(c+9614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 RW0_addr", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+9617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 RW0_wdata", false,-1, 63,0);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 RW0_rdata", false,-1, 63,0);
        vcdp->declBit(c+9615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+9616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+47401,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+47402,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 12,0);
        vcdp->declQuad(c+47349,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 63,0);
        vcdp->declQuad(c+9617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 63,0);
        vcdp->declBus(c+9614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 12,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+9707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+47401,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+47402,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bankedStore cc_banks_7 cc_banks_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 12,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests reset", false,-1);
        vcdp->declBit(c+46480,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_ready", false,-1);
        vcdp->declBit(c+8563,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_valid", false,-1);
        vcdp->declBus(c+8564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_index", false,-1, 5,0);
        vcdp->declBit(c+8565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_prio_0", false,-1);
        vcdp->declBit(c+8516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_prio_2", false,-1);
        vcdp->declBit(c+8566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_control", false,-1);
        vcdp->declBus(c+8567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_opcode", false,-1, 2,0);
        vcdp->declBus(c+8568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_param", false,-1, 2,0);
        vcdp->declBus(c+8569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_size", false,-1, 2,0);
        vcdp->declBus(c+8570,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_source", false,-1, 5,0);
        vcdp->declBus(c+8571,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_tag", false,-1, 12,0);
        vcdp->declBus(c+8572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_offset", false,-1, 5,0);
        vcdp->declBus(c+8573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_push_bits_data_put", false,-1, 5,0);
        vcdp->declQuad(c+46481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_valid", false,-1, 35,0);
        vcdp->declBit(c+8574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_pop_valid", false,-1);
        vcdp->declBus(c+8575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_pop_bits", false,-1, 5,0);
        vcdp->declBit(c+8576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_prio_0", false,-1);
        vcdp->declBit(c+8577,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_prio_1", false,-1);
        vcdp->declBit(c+8578,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_prio_2", false,-1);
        vcdp->declBit(c+8579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_control", false,-1);
        vcdp->declBus(c+8580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_opcode", false,-1, 2,0);
        vcdp->declBus(c+8581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_param", false,-1, 2,0);
        vcdp->declBus(c+8582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_size", false,-1, 2,0);
        vcdp->declBus(c+8583,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_source", false,-1, 5,0);
        vcdp->declBus(c+8584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_tag", false,-1, 12,0);
        vcdp->declBus(c+8585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_offset", false,-1, 5,0);
        vcdp->declBus(c+8586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests io_data_put", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_pop_head_en", false,-1);
        vcdp->declBus(c+8575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_pop_head_addr", false,-1, 5,0);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_pop_head_data", false,-1, 4,0);
        vcdp->declBus(c+9709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_MPORT_2_data", false,-1, 4,0);
        vcdp->declBus(c+8564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_MPORT_2_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_MPORT_2_mask", false,-1);
        vcdp->declBit(c+9710,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_MPORT_2_en", false,-1);
        vcdp->declBus(c+9711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_MPORT_6_data", false,-1, 4,0);
        vcdp->declBus(c+8575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_MPORT_6_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_MPORT_6_mask", false,-1);
        vcdp->declBit(c+8574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests head_MPORT_6_en", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_push_tail_en", false,-1);
        vcdp->declBus(c+8564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_push_tail_addr", false,-1, 5,0);
        vcdp->declBus(c+9712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_push_tail_data", false,-1, 4,0);
        vcdp->declBit(c+8574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_MPORT_4_en", false,-1);
        vcdp->declBus(c+8575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_MPORT_4_addr", false,-1, 5,0);
        vcdp->declBus(c+9713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_MPORT_4_data", false,-1, 4,0);
        vcdp->declBus(c+9709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_MPORT_3_data", false,-1, 4,0);
        vcdp->declBus(c+8564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_MPORT_3_addr", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_MPORT_3_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests tail_MPORT_3_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBus(c+47403+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests next", true,(i+0), 4,0);}}
        vcdp->declBit(c+8574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests next_MPORT_5_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests next_MPORT_5_addr", false,-1, 4,0);
        vcdp->declBus(c+9715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests next_MPORT_5_data", false,-1, 4,0);
        vcdp->declBus(c+9709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests next_MPORT_1_data", false,-1, 4,0);
        vcdp->declBus(c+9712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests next_MPORT_1_addr", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__263(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests next_MPORT_1_mask", false,-1);
        vcdp->declBit(c+9716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests next_MPORT_1_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBit(c+47431+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_0", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_0_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_0_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+8576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_0_io_data_MPORT_data", false,-1);
        vcdp->declBit(c+8565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_0_MPORT_data", false,-1);
        vcdp->declBus(c+9717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_0_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_0_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_0_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBit(c+47459+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_1", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_1_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_1_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+8577,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_1_io_data_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_1_MPORT_data", false,-1);
        vcdp->declBus(c+9718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_1_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_1_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_1_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBit(c+47487+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_2", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_2_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_2_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+8578,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_2_io_data_MPORT_data", false,-1);
        vcdp->declBit(c+8516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_2_MPORT_data", false,-1);
        vcdp->declBus(c+9719,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_2_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_2_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_prio_2_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBit(c+47515+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_control", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_control_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_control_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+8579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_control_io_data_MPORT_data", false,-1);
        vcdp->declBit(c+8566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_control_MPORT_data", false,-1);
        vcdp->declBus(c+9720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_control_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_control_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_control_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBus(c+47543+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_opcode_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_opcode_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBus(c+8580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_opcode_io_data_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+8567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+9721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_opcode_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBus(c+47571+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_param_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_param_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBus(c+8581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_param_io_data_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+8568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_param_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+9722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_param_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_param_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_param_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBus(c+47599+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_size_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_size_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBus(c+8582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_size_io_data_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+8569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_size_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+9723,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_size_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_size_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_size_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBus(c+47627+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_source", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_source_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_source_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBus(c+8583,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_source_io_data_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+8570,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_source_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+9724,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_source_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_source_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_source_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBus(c+47655+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_tag", true,(i+0), 12,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_tag_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_tag_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBus(c+8584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_tag_io_data_MPORT_data", false,-1, 12,0);
        vcdp->declBus(c+8571,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_tag_MPORT_data", false,-1, 12,0);
        vcdp->declBus(c+9725,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_tag_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_tag_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_tag_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBus(c+47683+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_offset", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_offset_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_offset_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBus(c+8585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_offset_io_data_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+8572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_offset_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+9726,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_offset_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_offset_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_offset_MPORT_en", false,-1);
        {int i; for (i=0; i<28; i++) {
                vcdp->declBus(c+47711+i*1,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_put", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_put_io_data_MPORT_en", false,-1);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_put_io_data_MPORT_addr", false,-1, 4,0);
        vcdp->declBus(c+8586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_put_io_data_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+8573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_put_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+9727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_put_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_put_MPORT_mask", false,-1);
        vcdp->declBit(c+9714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests data_put_MPORT_en", false,-1);
        vcdp->declQuad(c+46481,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests valid", false,-1, 35,0);
        vcdp->declBus(c+47739,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests used", false,-1, 27,0);
        vcdp->declBus(c+9728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeOH", false,-1, 28,0);
        vcdp->declBus(c+9729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx_hi", false,-1, 12,0);
        vcdp->declBus(c+9730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx_lo", false,-1, 15,0);
        vcdp->declBus(c+9731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx_hi_1", false,-1, 7,0);
        vcdp->declBus(c+9732,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx_lo_1", false,-1, 7,0);
        vcdp->declBus(c+9733,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx_hi_2", false,-1, 3,0);
        vcdp->declBus(c+9734,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx_lo_2", false,-1, 3,0);
        vcdp->declBus(c+9735,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx_hi_3", false,-1, 1,0);
        vcdp->declBus(c+9736,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx_lo_3", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__264(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+9737,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests freeIdx", false,-1, 4,0);
        vcdp->declBit(c+9738,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests push_valid", false,-1);
        vcdp->declQuad(c+9739,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests valid_set", false,-1, 35,0);
        vcdp->declBus(c+9708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests used_clr_shiftAmount", false,-1, 4,0);
        vcdp->declBus(c+9741,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests used_clr", false,-1, 27,0);
        vcdp->declQuad(c+9742,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests valid_clr", false,-1, 35,0);
        vcdp->declBus(c+9744,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 requests used_set", false,-1, 27,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 reset", false,-1);
        vcdp->declBit(c+8587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_valid", false,-1);
        vcdp->declBit(c+8588,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8593,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8598,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46483,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46484,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_status_valid", false,-1);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46488,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8603,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_ready", false,-1);
        vcdp->declBit(c+8605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_valid", false,-1);
        vcdp->declBit(c+8606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46489,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8608,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46490,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46491,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46492,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46493,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46494,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46495,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46497,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8613,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46499,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46500,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46501,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8618,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46504,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8620,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8621,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8622,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8623,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8625,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46484,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_valid", false,-1);
        vcdp->declBit(c+46495,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_prio_0", false,-1);
    }
}

void VTestHarness::traceInitThis__265(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+47740,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_prio_1", false,-1);
        vcdp->declBit(c+46496,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_prio_2", false,-1);
        vcdp->declBit(c+47741,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_control", false,-1);
        vcdp->declBus(c+46497,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47742,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_param", false,-1, 2,0);
        vcdp->declBus(c+46498,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_size", false,-1, 2,0);
        vcdp->declBus(c+46499,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_source", false,-1, 5,0);
        vcdp->declBus(c+46486,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46500,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46501,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_put", false,-1, 5,0);
        vcdp->declBus(c+46485,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 request_set", false,-1, 9,0);
        vcdp->declBit(c+47743,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 meta_valid", false,-1);
        vcdp->declBit(c+46494,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 meta_dirty", false,-1);
        vcdp->declBus(c+47744,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47745,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 meta_clients", false,-1);
        vcdp->declBus(c+46493,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47746,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 meta_hit", false,-1);
        vcdp->declBus(c+46487,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47747,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 s_rprobe", false,-1);
        vcdp->declBit(c+47748,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+47749,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47750,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 s_release", false,-1);
        vcdp->declBit(c+47751,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_releaseack", false,-1);
        vcdp->declBit(c+47752,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 s_pprobe", false,-1);
        vcdp->declBit(c+47753,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 s_acquire", false,-1);
        vcdp->declBit(c+47754,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 s_flush", false,-1);
        vcdp->declBit(c+47755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_grantfirst", false,-1);
        vcdp->declBit(c+47756,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_grantlast", false,-1);
        vcdp->declBit(c+47757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_grant", false,-1);
        vcdp->declBit(c+47758,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+47759,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_pprobeacklast", false,-1);
        vcdp->declBit(c+47760,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_pprobeack", false,-1);
        vcdp->declBit(c+47761,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 s_grantack", false,-1);
        vcdp->declBit(c+47762,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 s_execute", false,-1);
        vcdp->declBit(c+47763,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 w_grantack", false,-1);
        vcdp->declBit(c+47764,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 s_writeback", false,-1);
        vcdp->declBus(c+46503,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 sink", false,-1, 2,0);
        vcdp->declBit(c+47765,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 gotT", false,-1);
        vcdp->declBit(c+46502,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 bad_grant", false,-1);
        vcdp->declBit(c+47766,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 probes_done", false,-1);
        vcdp->declBit(c+47767,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 probes_toN", false,-1);
        vcdp->declBit(c+9745,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 no_wait", false,-1);
        vcdp->declBit(c+47768,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 req_clientBit", false,-1);
        vcdp->declBit(c+9746,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 req_needT", false,-1);
        vcdp->declBit(c+9747,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 req_promoteT", false,-1);
        vcdp->declBus(c+47769,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9748,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9749,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9750,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9751,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+47770,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 honour_BtoT", false,-1);
        vcdp->declBit(c+9752,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 excluded_client", false,-1);
        vcdp->declBus(c+9753,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 before_", false,-1, 3,0);
        vcdp->declBit(c+9751,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 after_c", false,-1);
        vcdp->declBus(c+9754,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 probe_bit", false,-1);
        vcdp->declBit(c+9756,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 probe_toN", false,-1);
        vcdp->declBit(c+9758,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 set_pprobeack", false,-1);
        vcdp->declBit(c+9759,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_meta_dirty", false,-1);
        vcdp->declBus(c+9760,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9761,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_meta_clients", false,-1);
        vcdp->declBit(c+9762,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_meta_hit", false,-1);
        vcdp->declBit(c+9763,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_request_prio_2", false,-1);
        vcdp->declBit(c+9764,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_request_control", false,-1);
        vcdp->declBus(c+9765,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9766,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9767,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9768,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_needT", false,-1);
        vcdp->declBit(c+9769,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_clientBit", false,-1);
        vcdp->declBit(c+9770,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_0 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 reset", false,-1);
        vcdp->declBit(c+8630,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_valid", false,-1);
        vcdp->declBit(c+8631,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8632,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8633,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8634,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8635,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8636,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8637,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8638,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8640,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8642,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8643,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46505,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46506,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_status_valid", false,-1);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8644,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8645,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46510,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_status_bits_blockC", false,-1);
    }
}

void VTestHarness::traceInitThis__266(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+8646,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8647,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_ready", false,-1);
        vcdp->declBit(c+8648,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_valid", false,-1);
        vcdp->declBit(c+8649,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8650,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46511,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8651,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8652,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46512,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8653,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8654,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46513,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46514,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46515,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8655,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8656,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46522,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46523,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8657,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46525,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8658,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8659,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8660,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8662,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8664,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8665,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8666,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8667,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46506,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_valid", false,-1);
        vcdp->declBit(c+46517,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_prio_0", false,-1);
        vcdp->declBit(c+47771,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_prio_1", false,-1);
        vcdp->declBit(c+46518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_prio_2", false,-1);
        vcdp->declBit(c+47772,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_control", false,-1);
        vcdp->declBus(c+46519,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47773,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_param", false,-1, 2,0);
        vcdp->declBus(c+46520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_size", false,-1, 2,0);
        vcdp->declBus(c+46521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_source", false,-1, 5,0);
        vcdp->declBus(c+46508,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46522,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46523,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_put", false,-1, 5,0);
        vcdp->declBus(c+46507,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 request_set", false,-1, 9,0);
        vcdp->declBit(c+47774,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 meta_valid", false,-1);
        vcdp->declBit(c+46516,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 meta_dirty", false,-1);
        vcdp->declBus(c+47775,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47776,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 meta_clients", false,-1);
        vcdp->declBus(c+46515,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47777,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 meta_hit", false,-1);
        vcdp->declBus(c+46509,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47778,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 s_rprobe", false,-1);
        vcdp->declBit(c+47779,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+47780,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47781,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 s_release", false,-1);
        vcdp->declBit(c+47782,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_releaseack", false,-1);
        vcdp->declBit(c+47783,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 s_pprobe", false,-1);
        vcdp->declBit(c+47784,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 s_acquire", false,-1);
        vcdp->declBit(c+47785,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 s_flush", false,-1);
        vcdp->declBit(c+47786,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_grantfirst", false,-1);
        vcdp->declBit(c+47787,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_grantlast", false,-1);
        vcdp->declBit(c+47788,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_grant", false,-1);
        vcdp->declBit(c+47789,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+47790,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_pprobeacklast", false,-1);
        vcdp->declBit(c+47791,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_pprobeack", false,-1);
        vcdp->declBit(c+47792,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 s_grantack", false,-1);
        vcdp->declBit(c+47793,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 s_execute", false,-1);
        vcdp->declBit(c+47794,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 w_grantack", false,-1);
        vcdp->declBit(c+47795,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 s_writeback", false,-1);
        vcdp->declBus(c+46525,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 sink", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__267(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+47796,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 gotT", false,-1);
        vcdp->declBit(c+46524,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 bad_grant", false,-1);
        vcdp->declBit(c+47797,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 probes_done", false,-1);
        vcdp->declBit(c+47798,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 probes_toN", false,-1);
        vcdp->declBit(c+9771,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 no_wait", false,-1);
        vcdp->declBit(c+47799,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 req_clientBit", false,-1);
        vcdp->declBit(c+9772,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 req_needT", false,-1);
        vcdp->declBit(c+9773,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 req_promoteT", false,-1);
        vcdp->declBus(c+47800,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9774,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9775,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9776,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9777,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+47801,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 honour_BtoT", false,-1);
        vcdp->declBit(c+9778,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 excluded_client", false,-1);
        vcdp->declBus(c+9779,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 before_", false,-1, 3,0);
        vcdp->declBit(c+9777,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 after_c", false,-1);
        vcdp->declBus(c+9780,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 probe_bit", false,-1);
        vcdp->declBit(c+9781,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 probe_toN", false,-1);
        vcdp->declBit(c+9782,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 set_pprobeack", false,-1);
        vcdp->declBit(c+9783,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_meta_dirty", false,-1);
        vcdp->declBus(c+9784,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9785,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_meta_clients", false,-1);
        vcdp->declBit(c+9786,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_meta_hit", false,-1);
        vcdp->declBit(c+9787,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_request_prio_2", false,-1);
        vcdp->declBit(c+9788,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_request_control", false,-1);
        vcdp->declBus(c+9789,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9790,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9791,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9792,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_needT", false,-1);
        vcdp->declBit(c+9793,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_clientBit", false,-1);
        vcdp->declBit(c+9794,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_1 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 reset", false,-1);
        vcdp->declBit(c+8668,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_valid", false,-1);
        vcdp->declBit(c+8669,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8670,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8671,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8672,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8673,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8674,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8675,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_status_valid", false,-1);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_ready", false,-1);
        vcdp->declBit(c+8686,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_valid", false,-1);
        vcdp->declBit(c+8687,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8692,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46535,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46538,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8693,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46539,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46540,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46541,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8694,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46542,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46544,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46545,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46546,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46547,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_dir_bits_set", false,-1, 9,0);
    }
}

void VTestHarness::traceInitThis__268(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46548,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8702,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46528,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_valid", false,-1);
        vcdp->declBit(c+46539,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_prio_0", false,-1);
        vcdp->declBit(c+47802,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_prio_1", false,-1);
        vcdp->declBit(c+46540,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_prio_2", false,-1);
        vcdp->declBit(c+47803,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_control", false,-1);
        vcdp->declBus(c+46541,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47804,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_param", false,-1, 2,0);
        vcdp->declBus(c+46542,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_size", false,-1, 2,0);
        vcdp->declBus(c+46543,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_source", false,-1, 5,0);
        vcdp->declBus(c+46530,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46544,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46545,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_put", false,-1, 5,0);
        vcdp->declBus(c+46529,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 request_set", false,-1, 9,0);
        vcdp->declBit(c+47805,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 meta_valid", false,-1);
        vcdp->declBit(c+46538,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 meta_dirty", false,-1);
        vcdp->declBus(c+47806,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47807,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 meta_clients", false,-1);
        vcdp->declBus(c+46537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47808,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 meta_hit", false,-1);
        vcdp->declBus(c+46531,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47809,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 s_rprobe", false,-1);
        vcdp->declBit(c+47810,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+47811,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47812,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 s_release", false,-1);
        vcdp->declBit(c+47813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_releaseack", false,-1);
        vcdp->declBit(c+47814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 s_pprobe", false,-1);
        vcdp->declBit(c+47815,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 s_acquire", false,-1);
        vcdp->declBit(c+47816,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 s_flush", false,-1);
        vcdp->declBit(c+47817,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_grantfirst", false,-1);
        vcdp->declBit(c+47818,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_grantlast", false,-1);
        vcdp->declBit(c+47819,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_grant", false,-1);
        vcdp->declBit(c+47820,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+47821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_pprobeacklast", false,-1);
        vcdp->declBit(c+47822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_pprobeack", false,-1);
        vcdp->declBit(c+47823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 s_grantack", false,-1);
        vcdp->declBit(c+47824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 s_execute", false,-1);
        vcdp->declBit(c+47825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 w_grantack", false,-1);
        vcdp->declBit(c+47826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 s_writeback", false,-1);
        vcdp->declBus(c+46547,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 sink", false,-1, 2,0);
        vcdp->declBit(c+47827,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 gotT", false,-1);
        vcdp->declBit(c+46546,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 bad_grant", false,-1);
        vcdp->declBit(c+47828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 probes_done", false,-1);
        vcdp->declBit(c+47829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 probes_toN", false,-1);
        vcdp->declBit(c+9795,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 no_wait", false,-1);
        vcdp->declBit(c+47830,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 req_clientBit", false,-1);
        vcdp->declBit(c+9796,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 req_needT", false,-1);
        vcdp->declBit(c+9797,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 req_promoteT", false,-1);
        vcdp->declBus(c+47831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9798,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9799,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9800,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9801,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+47832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 honour_BtoT", false,-1);
        vcdp->declBit(c+9802,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 excluded_client", false,-1);
        vcdp->declBus(c+9803,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 before_", false,-1, 3,0);
        vcdp->declBit(c+9801,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 after_c", false,-1);
        vcdp->declBus(c+9804,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 probe_bit", false,-1);
        vcdp->declBit(c+9805,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 probe_toN", false,-1);
        vcdp->declBit(c+9806,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 set_pprobeack", false,-1);
        vcdp->declBit(c+9807,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_meta_dirty", false,-1);
        vcdp->declBus(c+9808,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9809,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_meta_clients", false,-1);
        vcdp->declBit(c+9810,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_meta_hit", false,-1);
        vcdp->declBit(c+9811,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_request_prio_2", false,-1);
        vcdp->declBit(c+9812,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_request_control", false,-1);
        vcdp->declBus(c+9813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9815,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9816,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_needT", false,-1);
        vcdp->declBit(c+9817,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_clientBit", false,-1);
        vcdp->declBit(c+9818,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_2 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 reset", false,-1);
        vcdp->declBit(c+8706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__269(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+8707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8710,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8719,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46549,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46550,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_status_valid", false,-1);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46554,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8723,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_ready", false,-1);
        vcdp->declBit(c+8724,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_valid", false,-1);
        vcdp->declBit(c+8725,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8726,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46555,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46556,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46563,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8732,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8733,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8734,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8735,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8736,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8737,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8738,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46570,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8739,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8740,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8741,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8742,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8743,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46550,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_valid", false,-1);
        vcdp->declBit(c+46561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_prio_0", false,-1);
        vcdp->declBit(c+47833,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_prio_1", false,-1);
        vcdp->declBit(c+46562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_prio_2", false,-1);
        vcdp->declBit(c+47834,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_control", false,-1);
        vcdp->declBus(c+46563,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47835,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_param", false,-1, 2,0);
        vcdp->declBus(c+46564,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_size", false,-1, 2,0);
        vcdp->declBus(c+46565,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_source", false,-1, 5,0);
        vcdp->declBus(c+46552,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46566,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46567,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_put", false,-1, 5,0);
    }
}

void VTestHarness::traceInitThis__270(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+46551,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 request_set", false,-1, 9,0);
        vcdp->declBit(c+47836,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 meta_valid", false,-1);
        vcdp->declBit(c+46560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 meta_dirty", false,-1);
        vcdp->declBus(c+47837,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47838,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 meta_clients", false,-1);
        vcdp->declBus(c+46559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47839,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 meta_hit", false,-1);
        vcdp->declBus(c+46553,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 s_rprobe", false,-1);
        vcdp->declBit(c+47841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+47842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 s_release", false,-1);
        vcdp->declBit(c+47844,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_releaseack", false,-1);
        vcdp->declBit(c+47845,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 s_pprobe", false,-1);
        vcdp->declBit(c+47846,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 s_acquire", false,-1);
        vcdp->declBit(c+47847,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 s_flush", false,-1);
        vcdp->declBit(c+47848,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_grantfirst", false,-1);
        vcdp->declBit(c+47849,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_grantlast", false,-1);
        vcdp->declBit(c+47850,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_grant", false,-1);
        vcdp->declBit(c+47851,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+47852,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_pprobeacklast", false,-1);
        vcdp->declBit(c+47853,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_pprobeack", false,-1);
        vcdp->declBit(c+47854,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 s_grantack", false,-1);
        vcdp->declBit(c+47855,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 s_execute", false,-1);
        vcdp->declBit(c+47856,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 w_grantack", false,-1);
        vcdp->declBit(c+47857,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 s_writeback", false,-1);
        vcdp->declBus(c+46569,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 sink", false,-1, 2,0);
        vcdp->declBit(c+47858,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 gotT", false,-1);
        vcdp->declBit(c+46568,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 bad_grant", false,-1);
        vcdp->declBit(c+47859,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 probes_done", false,-1);
        vcdp->declBit(c+47860,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 probes_toN", false,-1);
        vcdp->declBit(c+9819,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 no_wait", false,-1);
        vcdp->declBit(c+47861,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 req_clientBit", false,-1);
        vcdp->declBit(c+9820,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 req_needT", false,-1);
        vcdp->declBit(c+9821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 req_promoteT", false,-1);
        vcdp->declBus(c+47862,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+47863,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 honour_BtoT", false,-1);
        vcdp->declBit(c+9826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 excluded_client", false,-1);
        vcdp->declBus(c+9827,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 before_", false,-1, 3,0);
        vcdp->declBit(c+9825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 after_c", false,-1);
        vcdp->declBus(c+9828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 probe_bit", false,-1);
        vcdp->declBit(c+9829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 probe_toN", false,-1);
        vcdp->declBit(c+9830,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 set_pprobeack", false,-1);
        vcdp->declBit(c+9831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_meta_dirty", false,-1);
        vcdp->declBus(c+9832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9833,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_meta_clients", false,-1);
        vcdp->declBit(c+9834,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_meta_hit", false,-1);
        vcdp->declBit(c+9835,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_request_prio_2", false,-1);
        vcdp->declBit(c+9836,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_request_control", false,-1);
        vcdp->declBus(c+9837,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9838,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9839,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_needT", false,-1);
        vcdp->declBit(c+9841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_clientBit", false,-1);
        vcdp->declBit(c+9842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_3 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 reset", false,-1);
        vcdp->declBit(c+8744,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_valid", false,-1);
        vcdp->declBit(c+8745,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8746,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8747,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8748,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8749,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8750,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8751,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8752,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8753,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8754,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8756,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46571,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_status_valid", false,-1);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8758,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8759,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46576,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8760,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8761,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_ready", false,-1);
        vcdp->declBit(c+8762,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_valid", false,-1);
        vcdp->declBit(c+8763,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8764,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46577,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8765,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8766,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_b_bits_param", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__271(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+46578,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8767,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8768,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46579,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46580,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8769,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46583,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8770,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46588,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8771,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8772,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8773,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8774,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8775,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8776,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46592,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8777,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8778,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8779,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8780,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8781,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46572,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_valid", false,-1);
        vcdp->declBit(c+46583,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_prio_0", false,-1);
        vcdp->declBit(c+47864,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_prio_1", false,-1);
        vcdp->declBit(c+46584,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_prio_2", false,-1);
        vcdp->declBit(c+47865,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_control", false,-1);
        vcdp->declBus(c+46585,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47866,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_param", false,-1, 2,0);
        vcdp->declBus(c+46586,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_size", false,-1, 2,0);
        vcdp->declBus(c+46587,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_source", false,-1, 5,0);
        vcdp->declBus(c+46574,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46588,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46589,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_put", false,-1, 5,0);
        vcdp->declBus(c+46573,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 request_set", false,-1, 9,0);
        vcdp->declBit(c+47867,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 meta_valid", false,-1);
        vcdp->declBit(c+46582,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 meta_dirty", false,-1);
        vcdp->declBus(c+47868,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47869,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 meta_clients", false,-1);
        vcdp->declBus(c+46581,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 meta_hit", false,-1);
        vcdp->declBus(c+46575,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 s_rprobe", false,-1);
        vcdp->declBit(c+47872,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+47873,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47874,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 s_release", false,-1);
        vcdp->declBit(c+47875,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_releaseack", false,-1);
        vcdp->declBit(c+47876,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 s_pprobe", false,-1);
        vcdp->declBit(c+47877,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 s_acquire", false,-1);
        vcdp->declBit(c+47878,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 s_flush", false,-1);
        vcdp->declBit(c+47879,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_grantfirst", false,-1);
        vcdp->declBit(c+47880,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_grantlast", false,-1);
        vcdp->declBit(c+47881,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_grant", false,-1);
        vcdp->declBit(c+47882,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+47883,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_pprobeacklast", false,-1);
        vcdp->declBit(c+47884,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_pprobeack", false,-1);
        vcdp->declBit(c+47885,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 s_grantack", false,-1);
        vcdp->declBit(c+47886,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 s_execute", false,-1);
        vcdp->declBit(c+47887,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 w_grantack", false,-1);
        vcdp->declBit(c+47888,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 s_writeback", false,-1);
        vcdp->declBus(c+46591,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 sink", false,-1, 2,0);
        vcdp->declBit(c+47889,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 gotT", false,-1);
        vcdp->declBit(c+46590,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 bad_grant", false,-1);
        vcdp->declBit(c+47890,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 probes_done", false,-1);
        vcdp->declBit(c+47891,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 probes_toN", false,-1);
        vcdp->declBit(c+9843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 no_wait", false,-1);
        vcdp->declBit(c+47892,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 req_clientBit", false,-1);
        vcdp->declBit(c+9844,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 req_needT", false,-1);
        vcdp->declBit(c+9845,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 req_promoteT", false,-1);
        vcdp->declBus(c+47893,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9846,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 final_meta_writeback_hit", false,-1);
    }
}

void VTestHarness::traceInitThis__272(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+9847,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9848,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9849,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+47894,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 honour_BtoT", false,-1);
        vcdp->declBit(c+9850,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 excluded_client", false,-1);
        vcdp->declBus(c+9851,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 before_", false,-1, 3,0);
        vcdp->declBit(c+9849,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 after_c", false,-1);
        vcdp->declBus(c+9852,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 probe_bit", false,-1);
        vcdp->declBit(c+9853,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 probe_toN", false,-1);
        vcdp->declBit(c+9854,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 set_pprobeack", false,-1);
        vcdp->declBit(c+9855,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_meta_dirty", false,-1);
        vcdp->declBus(c+9856,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9857,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_meta_clients", false,-1);
        vcdp->declBit(c+9858,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_meta_hit", false,-1);
        vcdp->declBit(c+9859,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_request_prio_2", false,-1);
        vcdp->declBit(c+9860,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_request_control", false,-1);
        vcdp->declBus(c+9861,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9862,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9863,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9864,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_needT", false,-1);
        vcdp->declBit(c+9865,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_clientBit", false,-1);
        vcdp->declBit(c+9866,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_4 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 reset", false,-1);
        vcdp->declBit(c+8782,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_valid", false,-1);
        vcdp->declBit(c+8783,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8784,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8785,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8786,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8787,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8788,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8789,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8790,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8791,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8792,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8793,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8794,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8795,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46593,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_status_valid", false,-1);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8796,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8797,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46598,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8798,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8799,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_ready", false,-1);
        vcdp->declBit(c+8800,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_valid", false,-1);
        vcdp->declBit(c+8801,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8802,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46599,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8803,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8804,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46600,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8805,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8806,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46601,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46602,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46603,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8807,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8808,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46608,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8809,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46613,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8810,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8811,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8812,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8813,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8814,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46614,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8815,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8816,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkc_bits_source", false,-1, 5,0);
    }
}

void VTestHarness::traceInitThis__273(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8817,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8818,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8819,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46594,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_valid", false,-1);
        vcdp->declBit(c+46605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_prio_0", false,-1);
        vcdp->declBit(c+47895,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_prio_1", false,-1);
        vcdp->declBit(c+46606,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_prio_2", false,-1);
        vcdp->declBit(c+47896,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_control", false,-1);
        vcdp->declBus(c+46607,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47897,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_param", false,-1, 2,0);
        vcdp->declBus(c+46608,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_size", false,-1, 2,0);
        vcdp->declBus(c+46609,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_source", false,-1, 5,0);
        vcdp->declBus(c+46596,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46610,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46611,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_put", false,-1, 5,0);
        vcdp->declBus(c+46595,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 request_set", false,-1, 9,0);
        vcdp->declBit(c+47898,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 meta_valid", false,-1);
        vcdp->declBit(c+46604,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 meta_dirty", false,-1);
        vcdp->declBus(c+47899,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47900,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 meta_clients", false,-1);
        vcdp->declBus(c+46603,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47901,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 meta_hit", false,-1);
        vcdp->declBus(c+46597,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47902,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 s_rprobe", false,-1);
        vcdp->declBit(c+47903,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+47904,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47905,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 s_release", false,-1);
        vcdp->declBit(c+47906,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_releaseack", false,-1);
        vcdp->declBit(c+47907,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 s_pprobe", false,-1);
        vcdp->declBit(c+47908,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 s_acquire", false,-1);
        vcdp->declBit(c+47909,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 s_flush", false,-1);
        vcdp->declBit(c+47910,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_grantfirst", false,-1);
        vcdp->declBit(c+47911,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_grantlast", false,-1);
        vcdp->declBit(c+47912,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_grant", false,-1);
        vcdp->declBit(c+47913,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+47914,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_pprobeacklast", false,-1);
        vcdp->declBit(c+47915,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_pprobeack", false,-1);
        vcdp->declBit(c+47916,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 s_grantack", false,-1);
        vcdp->declBit(c+47917,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 s_execute", false,-1);
        vcdp->declBit(c+47918,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 w_grantack", false,-1);
        vcdp->declBit(c+47919,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 s_writeback", false,-1);
        vcdp->declBus(c+46613,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 sink", false,-1, 2,0);
        vcdp->declBit(c+47920,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 gotT", false,-1);
        vcdp->declBit(c+46612,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 bad_grant", false,-1);
        vcdp->declBit(c+47921,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 probes_done", false,-1);
        vcdp->declBit(c+47922,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 probes_toN", false,-1);
        vcdp->declBit(c+9867,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 no_wait", false,-1);
        vcdp->declBit(c+47923,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 req_clientBit", false,-1);
        vcdp->declBit(c+9868,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 req_needT", false,-1);
        vcdp->declBit(c+9869,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 req_promoteT", false,-1);
        vcdp->declBus(c+47924,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9872,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9873,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+47925,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 honour_BtoT", false,-1);
        vcdp->declBit(c+9874,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 excluded_client", false,-1);
        vcdp->declBus(c+9875,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 before_", false,-1, 3,0);
        vcdp->declBit(c+9873,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 after_c", false,-1);
        vcdp->declBus(c+9876,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 probe_bit", false,-1);
        vcdp->declBit(c+9877,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 probe_toN", false,-1);
        vcdp->declBit(c+9878,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 set_pprobeack", false,-1);
        vcdp->declBit(c+9879,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_meta_dirty", false,-1);
        vcdp->declBus(c+9880,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9881,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_meta_clients", false,-1);
        vcdp->declBit(c+9882,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_meta_hit", false,-1);
        vcdp->declBit(c+9883,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_request_prio_2", false,-1);
        vcdp->declBit(c+9884,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_request_control", false,-1);
        vcdp->declBus(c+9885,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9886,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9887,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9888,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_needT", false,-1);
        vcdp->declBit(c+9889,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_clientBit", false,-1);
        vcdp->declBit(c+9890,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_5 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 reset", false,-1);
        vcdp->declBit(c+8820,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_valid", false,-1);
        vcdp->declBit(c+8821,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8822,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8823,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8824,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8825,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8826,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8827,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8828,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8829,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8830,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_offset", false,-1, 5,0);
    }
}

void VTestHarness::traceInitThis__274(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8831,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8832,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8833,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46615,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_status_valid", false,-1);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46618,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8834,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8835,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46620,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8836,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8837,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_ready", false,-1);
        vcdp->declBit(c+8838,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_valid", false,-1);
        vcdp->declBit(c+8839,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46618,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8840,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46621,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8841,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8842,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46622,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8843,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8844,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46623,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46625,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8845,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8846,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46630,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46631,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46632,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46633,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46634,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8847,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46635,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8848,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8849,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8850,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8851,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8852,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46636,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8853,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8854,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8855,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8856,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8857,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46616,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_valid", false,-1);
        vcdp->declBit(c+46627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_prio_0", false,-1);
        vcdp->declBit(c+47926,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_prio_1", false,-1);
        vcdp->declBit(c+46628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_prio_2", false,-1);
        vcdp->declBit(c+47927,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_control", false,-1);
        vcdp->declBus(c+46629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47928,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_param", false,-1, 2,0);
        vcdp->declBus(c+46630,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_size", false,-1, 2,0);
        vcdp->declBus(c+46631,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_source", false,-1, 5,0);
        vcdp->declBus(c+46618,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46632,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46633,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_put", false,-1, 5,0);
        vcdp->declBus(c+46617,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 request_set", false,-1, 9,0);
        vcdp->declBit(c+47929,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 meta_valid", false,-1);
        vcdp->declBit(c+46626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 meta_dirty", false,-1);
        vcdp->declBus(c+47930,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47931,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 meta_clients", false,-1);
        vcdp->declBus(c+46625,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47932,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 meta_hit", false,-1);
        vcdp->declBus(c+46619,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47933,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 s_rprobe", false,-1);
        vcdp->declBit(c+47934,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_rprobeackfirst", false,-1);
    }
}

void VTestHarness::traceInitThis__275(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+47935,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47936,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 s_release", false,-1);
        vcdp->declBit(c+47937,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_releaseack", false,-1);
        vcdp->declBit(c+47938,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 s_pprobe", false,-1);
        vcdp->declBit(c+47939,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 s_acquire", false,-1);
        vcdp->declBit(c+47940,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 s_flush", false,-1);
        vcdp->declBit(c+47941,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_grantfirst", false,-1);
        vcdp->declBit(c+47942,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_grantlast", false,-1);
        vcdp->declBit(c+47943,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_grant", false,-1);
        vcdp->declBit(c+47944,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+47945,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_pprobeacklast", false,-1);
        vcdp->declBit(c+47946,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_pprobeack", false,-1);
        vcdp->declBit(c+47947,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 s_grantack", false,-1);
        vcdp->declBit(c+47948,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 s_execute", false,-1);
        vcdp->declBit(c+47949,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 w_grantack", false,-1);
        vcdp->declBit(c+47950,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 s_writeback", false,-1);
        vcdp->declBus(c+46635,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 sink", false,-1, 2,0);
        vcdp->declBit(c+47951,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 gotT", false,-1);
        vcdp->declBit(c+46634,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 bad_grant", false,-1);
        vcdp->declBit(c+47952,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 probes_done", false,-1);
        vcdp->declBit(c+47953,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 probes_toN", false,-1);
        vcdp->declBit(c+9891,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 no_wait", false,-1);
        vcdp->declBit(c+47954,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 req_clientBit", false,-1);
        vcdp->declBit(c+9892,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 req_needT", false,-1);
        vcdp->declBit(c+9893,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 req_promoteT", false,-1);
        vcdp->declBus(c+47955,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9894,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9895,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9896,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9897,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+47956,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 honour_BtoT", false,-1);
        vcdp->declBit(c+9898,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 excluded_client", false,-1);
        vcdp->declBus(c+9899,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 before_", false,-1, 3,0);
        vcdp->declBit(c+9897,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 after_c", false,-1);
        vcdp->declBus(c+9900,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 probe_bit", false,-1);
        vcdp->declBit(c+9901,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 probe_toN", false,-1);
        vcdp->declBit(c+9902,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 set_pprobeack", false,-1);
        vcdp->declBit(c+9903,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_meta_dirty", false,-1);
        vcdp->declBus(c+9904,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9905,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_meta_clients", false,-1);
        vcdp->declBit(c+9906,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_meta_hit", false,-1);
        vcdp->declBit(c+9907,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_request_prio_2", false,-1);
        vcdp->declBit(c+9908,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_request_control", false,-1);
        vcdp->declBus(c+9909,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9910,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9911,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9912,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_needT", false,-1);
        vcdp->declBit(c+9913,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_clientBit", false,-1);
        vcdp->declBit(c+9914,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_6 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 reset", false,-1);
        vcdp->declBit(c+8858,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_valid", false,-1);
        vcdp->declBit(c+8859,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8860,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8861,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8862,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8863,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8864,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8865,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8866,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8867,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8868,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8869,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8870,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8871,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46637,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46638,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_status_valid", false,-1);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46640,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8872,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8873,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46642,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8874,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8875,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_ready", false,-1);
        vcdp->declBit(c+8876,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_valid", false,-1);
        vcdp->declBit(c+8877,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46640,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8878,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46643,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8879,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8880,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46644,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8881,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8882,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46645,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46646,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46647,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46648,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_c_bits_dirty", false,-1);
    }
}

void VTestHarness::traceInitThis__276(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+8883,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46649,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46650,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46651,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8884,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46652,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46653,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46654,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46655,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46656,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8885,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46657,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8886,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8887,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8888,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8889,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8890,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46658,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8891,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8892,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8893,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8894,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8895,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46638,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_valid", false,-1);
        vcdp->declBit(c+46649,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_prio_0", false,-1);
        vcdp->declBit(c+47957,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_prio_1", false,-1);
        vcdp->declBit(c+46650,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_prio_2", false,-1);
        vcdp->declBit(c+47958,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_control", false,-1);
        vcdp->declBus(c+46651,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47959,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_param", false,-1, 2,0);
        vcdp->declBus(c+46652,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_size", false,-1, 2,0);
        vcdp->declBus(c+46653,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_source", false,-1, 5,0);
        vcdp->declBus(c+46640,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46654,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46655,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_put", false,-1, 5,0);
        vcdp->declBus(c+46639,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 request_set", false,-1, 9,0);
        vcdp->declBit(c+47960,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 meta_valid", false,-1);
        vcdp->declBit(c+46648,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 meta_dirty", false,-1);
        vcdp->declBus(c+47961,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47962,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 meta_clients", false,-1);
        vcdp->declBus(c+46647,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47963,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 meta_hit", false,-1);
        vcdp->declBus(c+46641,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47964,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 s_rprobe", false,-1);
        vcdp->declBit(c+47965,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+47966,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47967,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 s_release", false,-1);
        vcdp->declBit(c+47968,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_releaseack", false,-1);
        vcdp->declBit(c+47969,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 s_pprobe", false,-1);
        vcdp->declBit(c+47970,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 s_acquire", false,-1);
        vcdp->declBit(c+47971,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 s_flush", false,-1);
        vcdp->declBit(c+47972,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_grantfirst", false,-1);
        vcdp->declBit(c+47973,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_grantlast", false,-1);
        vcdp->declBit(c+47974,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_grant", false,-1);
        vcdp->declBit(c+47975,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+47976,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_pprobeacklast", false,-1);
        vcdp->declBit(c+47977,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_pprobeack", false,-1);
        vcdp->declBit(c+47978,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 s_grantack", false,-1);
        vcdp->declBit(c+47979,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 s_execute", false,-1);
        vcdp->declBit(c+47980,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 w_grantack", false,-1);
        vcdp->declBit(c+47981,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 s_writeback", false,-1);
        vcdp->declBus(c+46657,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 sink", false,-1, 2,0);
        vcdp->declBit(c+47982,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 gotT", false,-1);
        vcdp->declBit(c+46656,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 bad_grant", false,-1);
        vcdp->declBit(c+47983,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 probes_done", false,-1);
        vcdp->declBit(c+47984,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 probes_toN", false,-1);
        vcdp->declBit(c+9915,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 no_wait", false,-1);
        vcdp->declBit(c+47985,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 req_clientBit", false,-1);
        vcdp->declBit(c+9916,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 req_needT", false,-1);
        vcdp->declBit(c+9917,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 req_promoteT", false,-1);
        vcdp->declBus(c+47986,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9918,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9919,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9920,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9921,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+47987,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 honour_BtoT", false,-1);
        vcdp->declBit(c+9922,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 excluded_client", false,-1);
        vcdp->declBus(c+9923,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 before_", false,-1, 3,0);
        vcdp->declBit(c+9921,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 after_c", false,-1);
        vcdp->declBus(c+9924,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 probe_bit", false,-1);
        vcdp->declBit(c+9925,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 last_probe", false,-1);
    }
}

void VTestHarness::traceInitThis__277(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 probe_toN", false,-1);
        vcdp->declBit(c+9926,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 set_pprobeack", false,-1);
        vcdp->declBit(c+9927,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_meta_dirty", false,-1);
        vcdp->declBus(c+9928,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9929,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_meta_clients", false,-1);
        vcdp->declBit(c+9930,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_meta_hit", false,-1);
        vcdp->declBit(c+9931,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_request_prio_2", false,-1);
        vcdp->declBit(c+9932,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_request_control", false,-1);
        vcdp->declBus(c+9933,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9934,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9935,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9936,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_needT", false,-1);
        vcdp->declBit(c+9937,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_clientBit", false,-1);
        vcdp->declBit(c+9938,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_7 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 reset", false,-1);
        vcdp->declBit(c+8896,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_valid", false,-1);
        vcdp->declBit(c+8897,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8898,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8899,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8900,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8901,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8902,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8903,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8904,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8905,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8906,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8907,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8908,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8909,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46659,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46660,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_status_valid", false,-1);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46662,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8910,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8911,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46664,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8912,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8913,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_ready", false,-1);
        vcdp->declBit(c+8914,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_valid", false,-1);
        vcdp->declBit(c+8915,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46662,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8916,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46665,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8917,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8918,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46666,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8919,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8920,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46667,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46668,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46669,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46670,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8921,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46671,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46672,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46673,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8922,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46674,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46675,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8923,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8924,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8925,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8926,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8927,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8928,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46680,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8929,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8930,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8931,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8932,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_nestedwb_set", false,-1, 9,0);
    }
}

void VTestHarness::traceInitThis__278(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+8933,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46660,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_valid", false,-1);
        vcdp->declBit(c+46671,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_prio_0", false,-1);
        vcdp->declBit(c+47988,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_prio_1", false,-1);
        vcdp->declBit(c+46672,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_prio_2", false,-1);
        vcdp->declBit(c+47989,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_control", false,-1);
        vcdp->declBus(c+46673,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+47990,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_param", false,-1, 2,0);
        vcdp->declBus(c+46674,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_size", false,-1, 2,0);
        vcdp->declBus(c+46675,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_source", false,-1, 5,0);
        vcdp->declBus(c+46662,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46676,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46677,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_put", false,-1, 5,0);
        vcdp->declBus(c+46661,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 request_set", false,-1, 9,0);
        vcdp->declBit(c+47991,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 meta_valid", false,-1);
        vcdp->declBit(c+46670,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 meta_dirty", false,-1);
        vcdp->declBus(c+47992,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 meta_state", false,-1, 1,0);
        vcdp->declBit(c+47993,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 meta_clients", false,-1);
        vcdp->declBus(c+46669,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+47994,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 meta_hit", false,-1);
        vcdp->declBus(c+46663,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 meta_way", false,-1, 2,0);
        vcdp->declBit(c+47995,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 s_rprobe", false,-1);
        vcdp->declBit(c+47996,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+47997,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_rprobeacklast", false,-1);
        vcdp->declBit(c+47998,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 s_release", false,-1);
        vcdp->declBit(c+47999,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_releaseack", false,-1);
        vcdp->declBit(c+48000,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 s_pprobe", false,-1);
        vcdp->declBit(c+48001,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 s_acquire", false,-1);
        vcdp->declBit(c+48002,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 s_flush", false,-1);
        vcdp->declBit(c+48003,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_grantfirst", false,-1);
        vcdp->declBit(c+48004,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_grantlast", false,-1);
        vcdp->declBit(c+48005,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_grant", false,-1);
        vcdp->declBit(c+48006,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_pprobeackfirst", false,-1);
        vcdp->declBit(c+48007,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_pprobeacklast", false,-1);
        vcdp->declBit(c+48008,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_pprobeack", false,-1);
        vcdp->declBit(c+48009,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 s_grantack", false,-1);
        vcdp->declBit(c+48010,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 s_execute", false,-1);
        vcdp->declBit(c+48011,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 w_grantack", false,-1);
        vcdp->declBit(c+48012,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 s_writeback", false,-1);
        vcdp->declBus(c+46679,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 sink", false,-1, 2,0);
        vcdp->declBit(c+48013,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 gotT", false,-1);
        vcdp->declBit(c+46678,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 bad_grant", false,-1);
        vcdp->declBit(c+48014,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 probes_done", false,-1);
        vcdp->declBit(c+48015,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 probes_toN", false,-1);
        vcdp->declBit(c+9939,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 no_wait", false,-1);
        vcdp->declBit(c+48016,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 req_clientBit", false,-1);
        vcdp->declBit(c+9940,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 req_needT", false,-1);
        vcdp->declBit(c+9941,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 req_promoteT", false,-1);
        vcdp->declBus(c+48017,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9942,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9943,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9944,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9945,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+48018,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 honour_BtoT", false,-1);
        vcdp->declBit(c+9946,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 excluded_client", false,-1);
        vcdp->declBus(c+9947,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 before_", false,-1, 3,0);
        vcdp->declBit(c+9945,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 after_c", false,-1);
        vcdp->declBus(c+9948,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 probe_bit", false,-1);
        vcdp->declBit(c+9949,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 probe_toN", false,-1);
        vcdp->declBit(c+9950,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 set_pprobeack", false,-1);
        vcdp->declBit(c+9951,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_meta_dirty", false,-1);
        vcdp->declBus(c+9952,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9953,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_meta_clients", false,-1);
        vcdp->declBit(c+9954,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_meta_hit", false,-1);
        vcdp->declBit(c+9955,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_request_prio_2", false,-1);
        vcdp->declBit(c+9956,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_request_control", false,-1);
        vcdp->declBus(c+9957,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9958,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9959,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9960,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_needT", false,-1);
        vcdp->declBit(c+9961,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_clientBit", false,-1);
        vcdp->declBit(c+9962,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_8 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 reset", false,-1);
        vcdp->declBit(c+8934,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_valid", false,-1);
        vcdp->declBit(c+8935,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8936,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8937,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8938,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8939,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8940,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8941,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8942,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8943,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8944,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8945,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8946,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8947,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46681,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_directory_bits_way", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__279(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+46682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_status_valid", false,-1);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8948,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8949,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46686,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8950,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8951,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_ready", false,-1);
        vcdp->declBit(c+8952,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_valid", false,-1);
        vcdp->declBit(c+8953,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8954,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46687,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8955,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8956,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46688,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8957,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8958,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46689,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46690,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46692,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8959,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46693,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46694,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8960,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8961,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8962,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+8963,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8964,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+8965,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+8966,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46702,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+8967,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+8968,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+8969,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+8970,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+8971,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46682,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_valid", false,-1);
        vcdp->declBit(c+46693,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_prio_0", false,-1);
        vcdp->declBit(c+48019,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_prio_1", false,-1);
        vcdp->declBit(c+46694,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_prio_2", false,-1);
        vcdp->declBit(c+48020,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_control", false,-1);
        vcdp->declBus(c+46695,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_opcode", false,-1, 2,0);
        vcdp->declBus(c+48021,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_param", false,-1, 2,0);
        vcdp->declBus(c+46696,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_size", false,-1, 2,0);
        vcdp->declBus(c+46697,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_source", false,-1, 5,0);
        vcdp->declBus(c+46684,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_tag", false,-1, 12,0);
        vcdp->declBus(c+46698,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_offset", false,-1, 5,0);
        vcdp->declBus(c+46699,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_put", false,-1, 5,0);
        vcdp->declBus(c+46683,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 request_set", false,-1, 9,0);
        vcdp->declBit(c+48022,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 meta_valid", false,-1);
        vcdp->declBit(c+46692,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 meta_dirty", false,-1);
        vcdp->declBus(c+48023,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 meta_state", false,-1, 1,0);
        vcdp->declBit(c+48024,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 meta_clients", false,-1);
        vcdp->declBus(c+46691,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 meta_tag", false,-1, 12,0);
        vcdp->declBit(c+48025,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 meta_hit", false,-1);
        vcdp->declBus(c+46685,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 meta_way", false,-1, 2,0);
        vcdp->declBit(c+48026,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 s_rprobe", false,-1);
        vcdp->declBit(c+48027,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_rprobeackfirst", false,-1);
        vcdp->declBit(c+48028,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_rprobeacklast", false,-1);
        vcdp->declBit(c+48029,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 s_release", false,-1);
        vcdp->declBit(c+48030,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_releaseack", false,-1);
        vcdp->declBit(c+48031,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 s_pprobe", false,-1);
        vcdp->declBit(c+48032,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 s_acquire", false,-1);
        vcdp->declBit(c+48033,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 s_flush", false,-1);
        vcdp->declBit(c+48034,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_grantfirst", false,-1);
        vcdp->declBit(c+48035,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_grantlast", false,-1);
        vcdp->declBit(c+48036,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_grant", false,-1);
        vcdp->declBit(c+48037,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_pprobeackfirst", false,-1);
    }
}

void VTestHarness::traceInitThis__280(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48038,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_pprobeacklast", false,-1);
        vcdp->declBit(c+48039,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_pprobeack", false,-1);
        vcdp->declBit(c+48040,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 s_grantack", false,-1);
        vcdp->declBit(c+48041,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 s_execute", false,-1);
        vcdp->declBit(c+48042,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 w_grantack", false,-1);
        vcdp->declBit(c+48043,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 s_writeback", false,-1);
        vcdp->declBus(c+46701,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 sink", false,-1, 2,0);
        vcdp->declBit(c+48044,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 gotT", false,-1);
        vcdp->declBit(c+46700,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 bad_grant", false,-1);
        vcdp->declBit(c+48045,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 probes_done", false,-1);
        vcdp->declBit(c+48046,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 probes_toN", false,-1);
        vcdp->declBit(c+9963,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 no_wait", false,-1);
        vcdp->declBit(c+48047,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 req_clientBit", false,-1);
        vcdp->declBit(c+9964,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 req_needT", false,-1);
        vcdp->declBit(c+9965,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 req_promoteT", false,-1);
        vcdp->declBus(c+48048,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9966,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9967,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9968,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9969,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+48049,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 honour_BtoT", false,-1);
        vcdp->declBit(c+9970,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 excluded_client", false,-1);
        vcdp->declBus(c+9971,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 before_", false,-1, 3,0);
        vcdp->declBit(c+9969,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 after_c", false,-1);
        vcdp->declBus(c+9972,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 probe_bit", false,-1);
        vcdp->declBit(c+9973,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 probe_toN", false,-1);
        vcdp->declBit(c+9974,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 set_pprobeack", false,-1);
        vcdp->declBit(c+9975,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_meta_dirty", false,-1);
        vcdp->declBus(c+9976,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+9977,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_meta_clients", false,-1);
        vcdp->declBit(c+9978,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_meta_hit", false,-1);
        vcdp->declBit(c+9979,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_request_prio_2", false,-1);
        vcdp->declBit(c+9980,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_request_control", false,-1);
        vcdp->declBus(c+9981,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+9982,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_request_param", false,-1, 2,0);
        vcdp->declBus(c+9983,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_request_source", false,-1, 5,0);
        vcdp->declBit(c+9984,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_needT", false,-1);
        vcdp->declBit(c+9985,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_clientBit", false,-1);
        vcdp->declBit(c+9986,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 abc_mshrs_9 new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr reset", false,-1);
        vcdp->declBit(c+8972,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+8973,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+8974,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+8975,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_control", false,-1);
        vcdp->declBus(c+8976,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8977,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8978,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+8979,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8980,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8981,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+8982,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+8983,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8984,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46703,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_status_valid", false,-1);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+8985,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_status_bits_blockB", false,-1);
        vcdp->declBit(c+8986,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46708,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_status_bits_blockC", false,-1);
        vcdp->declBit(c+8987,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_status_bits_nestC", false,-1);
        vcdp->declBit(c+8988,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_ready", false,-1);
        vcdp->declBit(c+8989,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_valid", false,-1);
        vcdp->declBit(c+8990,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+8991,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46709,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+8992,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+8993,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46710,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+8994,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+8995,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46711,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46712,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+8996,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8997,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46719,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_set", false,-1, 9,0);
    }
}

void VTestHarness::traceInitThis__281(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+8998,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46723,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8999,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+9000,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+9001,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+9002,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+9003,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46724,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+9004,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+9005,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+9006,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+9007,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+9008,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46704,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_valid", false,-1);
        vcdp->declBit(c+46715,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_prio_0", false,-1);
        vcdp->declBit(c+48050,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_prio_1", false,-1);
        vcdp->declBit(c+46716,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_prio_2", false,-1);
        vcdp->declBit(c+48051,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_control", false,-1);
        vcdp->declBus(c+46717,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_opcode", false,-1, 2,0);
        vcdp->declBus(c+48052,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_param", false,-1, 2,0);
        vcdp->declBus(c+46718,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_size", false,-1, 2,0);
        vcdp->declBus(c+46719,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_source", false,-1, 5,0);
        vcdp->declBus(c+46706,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_tag", false,-1, 12,0);
        vcdp->declBus(c+46720,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_offset", false,-1, 5,0);
        vcdp->declBus(c+46721,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_put", false,-1, 5,0);
        vcdp->declBus(c+46705,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr request_set", false,-1, 9,0);
        vcdp->declBit(c+48053,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr meta_valid", false,-1);
        vcdp->declBit(c+46714,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr meta_dirty", false,-1);
        vcdp->declBus(c+48054,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr meta_state", false,-1, 1,0);
        vcdp->declBit(c+48055,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr meta_clients", false,-1);
        vcdp->declBus(c+46713,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr meta_tag", false,-1, 12,0);
        vcdp->declBit(c+48056,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr meta_hit", false,-1);
        vcdp->declBus(c+46707,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr meta_way", false,-1, 2,0);
        vcdp->declBit(c+48057,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr s_rprobe", false,-1);
        vcdp->declBit(c+48058,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_rprobeackfirst", false,-1);
        vcdp->declBit(c+48059,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_rprobeacklast", false,-1);
        vcdp->declBit(c+48060,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr s_release", false,-1);
        vcdp->declBit(c+48061,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_releaseack", false,-1);
        vcdp->declBit(c+48062,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr s_pprobe", false,-1);
        vcdp->declBit(c+48063,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr s_acquire", false,-1);
        vcdp->declBit(c+48064,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr s_flush", false,-1);
        vcdp->declBit(c+48065,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_grantfirst", false,-1);
        vcdp->declBit(c+48066,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_grantlast", false,-1);
        vcdp->declBit(c+48067,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_grant", false,-1);
        vcdp->declBit(c+48068,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_pprobeackfirst", false,-1);
        vcdp->declBit(c+48069,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_pprobeacklast", false,-1);
        vcdp->declBit(c+48070,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_pprobeack", false,-1);
        vcdp->declBit(c+48071,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr s_grantack", false,-1);
        vcdp->declBit(c+48072,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr s_execute", false,-1);
        vcdp->declBit(c+48073,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr w_grantack", false,-1);
        vcdp->declBit(c+48074,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr s_writeback", false,-1);
        vcdp->declBus(c+46723,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr sink", false,-1, 2,0);
        vcdp->declBit(c+48075,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr gotT", false,-1);
        vcdp->declBit(c+46722,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr bad_grant", false,-1);
        vcdp->declBit(c+48076,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr probes_done", false,-1);
        vcdp->declBit(c+48077,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr probes_toN", false,-1);
        vcdp->declBit(c+9987,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr no_wait", false,-1);
        vcdp->declBit(c+48078,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr req_clientBit", false,-1);
        vcdp->declBit(c+9988,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr req_needT", false,-1);
        vcdp->declBit(c+9989,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr req_promoteT", false,-1);
        vcdp->declBus(c+48079,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+9990,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+9991,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+9992,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+9993,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+48080,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr honour_BtoT", false,-1);
        vcdp->declBit(c+9994,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr excluded_client", false,-1);
        vcdp->declBus(c+9995,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr before_", false,-1, 3,0);
        vcdp->declBit(c+9993,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr after_c", false,-1);
        vcdp->declBus(c+9996,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr probe_bit", false,-1);
        vcdp->declBit(c+9997,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr probe_toN", false,-1);
        vcdp->declBit(c+9998,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr set_pprobeack", false,-1);
        vcdp->declBit(c+9999,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_meta_dirty", false,-1);
        vcdp->declBus(c+10000,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+10001,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_meta_clients", false,-1);
        vcdp->declBit(c+10002,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_meta_hit", false,-1);
        vcdp->declBit(c+10003,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_request_prio_2", false,-1);
        vcdp->declBit(c+10004,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_request_control", false,-1);
        vcdp->declBus(c+10005,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+10006,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_request_param", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__282(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+10007,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_request_source", false,-1, 5,0);
        vcdp->declBit(c+10008,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_needT", false,-1);
        vcdp->declBit(c+10009,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_clientBit", false,-1);
        vcdp->declBit(c+10010,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 bc_mshr new_skipProbe", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr reset", false,-1);
        vcdp->declBit(c+9009,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_prio_0", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_prio_1", false,-1);
        vcdp->declBit(c+9010,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_prio_2", false,-1);
        vcdp->declBit(c+9011,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_control", false,-1);
        vcdp->declBus(c+9012,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+9013,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_param", false,-1, 2,0);
        vcdp->declBus(c+9014,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_size", false,-1, 2,0);
        vcdp->declBus(c+9015,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_source", false,-1, 5,0);
        vcdp->declBus(c+9016,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+9017,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+9018,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_put", false,-1, 5,0);
        vcdp->declBus(c+9019,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_set", false,-1, 9,0);
        vcdp->declBit(c+9020,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_allocate_bits_repeat", false,-1);
        vcdp->declBit(c+46725,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_directory_valid", false,-1);
        vcdp->declBit(c+8557,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_directory_bits_dirty", false,-1);
        vcdp->declBus(c+8558,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_directory_bits_state", false,-1, 1,0);
        vcdp->declBit(c+8559,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_directory_bits_clients", false,-1);
        vcdp->declBus(c+8560,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_directory_bits_tag", false,-1, 12,0);
        vcdp->declBit(c+8561,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_directory_bits_hit", false,-1);
        vcdp->declBus(c+8562,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_directory_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46726,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_status_valid", false,-1);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_status_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_status_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_status_bits_way", false,-1, 2,0);
        vcdp->declBit(c+9021,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_status_bits_blockB", false,-1);
        vcdp->declBit(c+9022,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_status_bits_nestB", false,-1);
        vcdp->declBit(c+46730,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_status_bits_blockC", false,-1);
        vcdp->declBit(c+9023,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_status_bits_nestC", false,-1);
        vcdp->declBit(c+9024,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_ready", false,-1);
        vcdp->declBit(c+9025,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_valid", false,-1);
        vcdp->declBit(c+9026,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_a_valid", false,-1);
        vcdp->declBus(c+46728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_a_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_a_bits_set", false,-1, 9,0);
        vcdp->declBus(c+9027,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_a_bits_param", false,-1, 2,0);
        vcdp->declBit(c+46731,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_a_bits_block", false,-1);
        vcdp->declBit(c+9028,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_b_valid", false,-1);
        vcdp->declBus(c+9029,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_b_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46732,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_b_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_b_bits_set", false,-1, 9,0);
        vcdp->declBit(c+9030,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_b_bits_clients", false,-1);
        vcdp->declBit(c+9031,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_c_valid", false,-1);
        vcdp->declBus(c+46733,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+46734,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46735,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_c_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_c_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_c_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46736,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_c_bits_dirty", false,-1);
        vcdp->declBit(c+9032,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_valid", false,-1);
        vcdp->declBit(c+46737,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_prio_0", false,-1);
        vcdp->declBit(c+46738,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_prio_2", false,-1);
        vcdp->declBus(c+46739,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+9033,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_param", false,-1, 2,0);
        vcdp->declBus(c+46740,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+46741,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+46742,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_offset", false,-1, 5,0);
        vcdp->declBus(c+46743,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_put", false,-1, 5,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_way", false,-1, 2,0);
        vcdp->declBit(c+46744,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_d_bits_bad", false,-1);
        vcdp->declBit(c+9034,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_e_valid", false,-1);
        vcdp->declBus(c+46745,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+9035,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_x_valid", false,-1);
        vcdp->declBit(c+9036,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_dir_valid", false,-1);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_dir_bits_set", false,-1, 9,0);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_dir_bits_way", false,-1, 2,0);
        vcdp->declBit(c+9037,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_dir_bits_data_dirty", false,-1);
        vcdp->declBus(c+9038,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_dir_bits_data_state", false,-1, 1,0);
        vcdp->declBit(c+9039,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_dir_bits_data_clients", false,-1);
        vcdp->declBus(c+46746,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_dir_bits_data_tag", false,-1, 12,0);
        vcdp->declBit(c+9040,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_schedule_bits_reload", false,-1);
        vcdp->declBit(c+9041,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkc_valid", false,-1);
        vcdp->declBit(c+8526,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkc_bits_last", false,-1);
        vcdp->declBus(c+8521,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkc_bits_tag", false,-1, 12,0);
        vcdp->declBus(c+8520,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkc_bits_source", false,-1, 5,0);
        vcdp->declBus(c+8518,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkc_bits_param", false,-1, 2,0);
        vcdp->declBit(c+8527,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkc_bits_data", false,-1);
        vcdp->declBit(c+9042,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkd_valid", false,-1);
        vcdp->declBit(c+8532,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkd_bits_last", false,-1);
        vcdp->declBus(c+8533,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkd_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+8534,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkd_bits_param", false,-1, 2,0);
        vcdp->declBus(c+8536,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkd_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+8537,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinkd_bits_denied", false,-1);
        vcdp->declBit(c+9043,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_sinke_valid", false,-1);
        vcdp->declBus(c+8624,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_nestedwb_set", false,-1, 9,0);
        vcdp->declBus(c+9044,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_nestedwb_tag", false,-1, 12,0);
        vcdp->declBit(c+8626,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_nestedwb_b_toN", false,-1);
        vcdp->declBit(c+8627,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_nestedwb_b_toB", false,-1);
        vcdp->declBit(c+8628,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_nestedwb_b_clr_dirty", false,-1);
        vcdp->declBit(c+8629,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr io_nestedwb_c_set_dirty", false,-1);
        vcdp->declBit(c+46726,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_valid", false,-1);
        vcdp->declBit(c+46737,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_prio_0", false,-1);
        vcdp->declBit(c+48081,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_prio_1", false,-1);
        vcdp->declBit(c+46738,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_prio_2", false,-1);
        vcdp->declBit(c+48082,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_control", false,-1);
    }
}

void VTestHarness::traceInitThis__283(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+46739,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_opcode", false,-1, 2,0);
        vcdp->declBus(c+48083,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_param", false,-1, 2,0);
        vcdp->declBus(c+46740,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_size", false,-1, 2,0);
        vcdp->declBus(c+46741,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_source", false,-1, 5,0);
        vcdp->declBus(c+46728,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_tag", false,-1, 12,0);
        vcdp->declBus(c+46742,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_offset", false,-1, 5,0);
        vcdp->declBus(c+46743,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_put", false,-1, 5,0);
        vcdp->declBus(c+46727,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr request_set", false,-1, 9,0);
        vcdp->declBit(c+48084,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr meta_valid", false,-1);
        vcdp->declBit(c+46736,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr meta_dirty", false,-1);
        vcdp->declBus(c+48085,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr meta_state", false,-1, 1,0);
        vcdp->declBit(c+48086,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr meta_clients", false,-1);
        vcdp->declBus(c+46735,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr meta_tag", false,-1, 12,0);
        vcdp->declBit(c+48087,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr meta_hit", false,-1);
        vcdp->declBus(c+46729,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr meta_way", false,-1, 2,0);
        vcdp->declBit(c+48088,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr s_rprobe", false,-1);
        vcdp->declBit(c+48089,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_rprobeackfirst", false,-1);
        vcdp->declBit(c+48090,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_rprobeacklast", false,-1);
        vcdp->declBit(c+48091,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr s_release", false,-1);
        vcdp->declBit(c+48092,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_releaseack", false,-1);
        vcdp->declBit(c+48093,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr s_pprobe", false,-1);
        vcdp->declBit(c+48094,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr s_acquire", false,-1);
        vcdp->declBit(c+48095,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr s_flush", false,-1);
        vcdp->declBit(c+48096,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_grantfirst", false,-1);
        vcdp->declBit(c+48097,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_grantlast", false,-1);
        vcdp->declBit(c+48098,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_grant", false,-1);
        vcdp->declBit(c+48099,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_pprobeackfirst", false,-1);
        vcdp->declBit(c+48100,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_pprobeacklast", false,-1);
        vcdp->declBit(c+48101,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_pprobeack", false,-1);
        vcdp->declBit(c+48102,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr s_grantack", false,-1);
        vcdp->declBit(c+48103,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr s_execute", false,-1);
        vcdp->declBit(c+48104,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr w_grantack", false,-1);
        vcdp->declBit(c+48105,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr s_writeback", false,-1);
        vcdp->declBus(c+46745,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr sink", false,-1, 2,0);
        vcdp->declBit(c+48106,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr gotT", false,-1);
        vcdp->declBit(c+46744,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr bad_grant", false,-1);
        vcdp->declBit(c+48107,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr probes_done", false,-1);
        vcdp->declBit(c+48108,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr probes_toN", false,-1);
        vcdp->declBit(c+10011,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr no_wait", false,-1);
        vcdp->declBit(c+48109,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr req_clientBit", false,-1);
        vcdp->declBit(c+10012,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr req_needT", false,-1);
        vcdp->declBit(c+10013,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr req_promoteT", false,-1);
        vcdp->declBus(c+48110,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr final_meta_writeback_tag", false,-1, 12,0);
        vcdp->declBit(c+10014,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr final_meta_writeback_hit", false,-1);
        vcdp->declBit(c+10015,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr final_meta_writeback_dirty", false,-1);
        vcdp->declBus(c+10016,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr final_meta_writeback_state", false,-1, 1,0);
        vcdp->declBit(c+10017,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr final_meta_writeback_clients", false,-1);
        vcdp->declBit(c+48111,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr honour_BtoT", false,-1);
        vcdp->declBit(c+10018,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr excluded_client", false,-1);
        vcdp->declBus(c+10019,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr before_", false,-1, 3,0);
        vcdp->declBit(c+10017,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr after_c", false,-1);
        vcdp->declBus(c+10020,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr after", false,-1, 3,0);
        vcdp->declBit(c+9755,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr probe_bit", false,-1);
        vcdp->declBit(c+10021,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr last_probe", false,-1);
        vcdp->declBit(c+9757,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr probe_toN", false,-1);
        vcdp->declBit(c+10022,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr set_pprobeack", false,-1);
        vcdp->declBit(c+10023,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_meta_dirty", false,-1);
        vcdp->declBus(c+10024,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_meta_state", false,-1, 1,0);
        vcdp->declBit(c+10025,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_meta_clients", false,-1);
        vcdp->declBit(c+10026,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_meta_hit", false,-1);
        vcdp->declBit(c+10027,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_request_prio_2", false,-1);
        vcdp->declBit(c+10028,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_request_control", false,-1);
        vcdp->declBus(c+10029,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_request_opcode", false,-1, 2,0);
        vcdp->declBus(c+10030,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_request_param", false,-1, 2,0);
        vcdp->declBus(c+10031,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_request_source", false,-1, 5,0);
        vcdp->declBit(c+10032,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_needT", false,-1);
        vcdp->declBit(c+10033,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_clientBit", false,-1);
        vcdp->declBit(c+10034,"TestHarness chiptop system subsystem_l2_wrapper l2 mods_0 c_mshr new_skipProbe", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_d_bits_corrupt", false,-1);
    }
}

void VTestHarness::traceInitThis__284(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper filter auto_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper filter auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer reset", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_bits_param", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__285(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer auto_out_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_reset", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor_io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_reset", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_reset", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor reset", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_b_bits_address", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__286(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1426,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1486,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1487,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_c_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBus(c+92,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+93,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+10035,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor source_ok", false,-1);
        vcdp->declBus(c+10036,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+10037,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor is_aligned", false,-1);
        vcdp->declBus(c+10038,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+10039,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+10040,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_size", false,-1);
        vcdp->declBit(c+10041,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_bit", false,-1);
        vcdp->declBit(c+10042,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_nbit", false,-1);
        vcdp->declBit(c+10043,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc", false,-1);
        vcdp->declBit(c+10044,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_1", false,-1);
        vcdp->declBit(c+10045,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_size_1", false,-1);
        vcdp->declBit(c+10046,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_bit_1", false,-1);
        vcdp->declBit(c+10047,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+10048,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_2", false,-1);
        vcdp->declBit(c+10049,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_2", false,-1);
        vcdp->declBit(c+10050,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_3", false,-1);
        vcdp->declBit(c+10051,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_3", false,-1);
        vcdp->declBit(c+10052,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_4", false,-1);
        vcdp->declBit(c+10053,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_4", false,-1);
        vcdp->declBit(c+10054,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_5", false,-1);
        vcdp->declBit(c+10055,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_5", false,-1);
        vcdp->declBit(c+10056,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_size_2", false,-1);
        vcdp->declBit(c+10057,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_bit_2", false,-1);
        vcdp->declBit(c+10058,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+10059,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_6", false,-1);
        vcdp->declBit(c+10060,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_6", false,-1);
        vcdp->declBit(c+10061,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_7", false,-1);
        vcdp->declBit(c+10062,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_7", false,-1);
        vcdp->declBit(c+10063,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_8", false,-1);
        vcdp->declBit(c+10064,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_8", false,-1);
        vcdp->declBit(c+10065,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_9", false,-1);
        vcdp->declBit(c+10066,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_9", false,-1);
        vcdp->declBit(c+10067,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_10", false,-1);
        vcdp->declBit(c+10068,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_10", false,-1);
        vcdp->declBit(c+10069,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_11", false,-1);
        vcdp->declBit(c+10070,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_11", false,-1);
        vcdp->declBit(c+10071,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_12", false,-1);
        vcdp->declBit(c+10072,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_12", false,-1);
        vcdp->declBit(c+10073,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_13", false,-1);
        vcdp->declBit(c+10074,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_size_3", false,-1);
        vcdp->declBit(c+10075,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_bit_3", false,-1);
        vcdp->declBit(c+10076,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_nbit_3", false,-1);
        vcdp->declBit(c+10077,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_14", false,-1);
        vcdp->declBit(c+10078,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_14", false,-1);
        vcdp->declBit(c+10079,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_15", false,-1);
        vcdp->declBit(c+10080,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_15", false,-1);
        vcdp->declBit(c+10081,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_16", false,-1);
        vcdp->declBit(c+10082,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_16", false,-1);
        vcdp->declBit(c+10083,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_17", false,-1);
        vcdp->declBit(c+10084,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_17", false,-1);
        vcdp->declBit(c+10085,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_18", false,-1);
        vcdp->declBit(c+10086,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_18", false,-1);
        vcdp->declBit(c+10087,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_19", false,-1);
        vcdp->declBit(c+10088,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_19", false,-1);
        vcdp->declBit(c+10089,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_20", false,-1);
        vcdp->declBit(c+10090,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_20", false,-1);
        vcdp->declBit(c+10091,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_21", false,-1);
        vcdp->declBit(c+10092,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_21", false,-1);
        vcdp->declBit(c+10093,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_22", false,-1);
        vcdp->declBit(c+10094,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_22", false,-1);
        vcdp->declBit(c+10095,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_23", false,-1);
        vcdp->declBit(c+10096,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_23", false,-1);
        vcdp->declBit(c+10097,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_24", false,-1);
        vcdp->declBit(c+10098,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_24", false,-1);
        vcdp->declBit(c+10099,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_25", false,-1);
        vcdp->declBit(c+10100,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_25", false,-1);
        vcdp->declBit(c+10101,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_26", false,-1);
        vcdp->declBit(c+10102,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_26", false,-1);
        vcdp->declBit(c+10103,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_27", false,-1);
        vcdp->declBit(c+10104,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_27", false,-1);
        vcdp->declBit(c+10105,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_28", false,-1);
        vcdp->declBit(c+10106,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_28", false,-1);
        vcdp->declBit(c+10107,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_eq_29", false,-1);
        vcdp->declBit(c+10108,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_acc_29", false,-1);
        vcdp->declBus(c+10109,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask_lo", false,-1, 7,0);
        vcdp->declBus(c+10110,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor mask", false,-1, 15,0);
        vcdp->declBit(c+10111,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor source_ok_1", false,-1);
        vcdp->declBit(c+10112,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor sink_ok", false,-1);
        vcdp->declBit(c+10113,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor address_ok", false,-1);
    }
}

void VTestHarness::traceInitThis__287(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+2172,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor is_aligned_1", false,-1);
        vcdp->declBit(c+7847,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor source_ok_2", false,-1);
        vcdp->declBus(c+7848,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor is_aligned_mask_2", false,-1, 5,0);
        vcdp->declBit(c+7849,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor is_aligned_2", false,-1);
        vcdp->declBit(c+7850,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor address_ok_1", false,-1);
        vcdp->declBit(c+7851,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor sink_ok_1", false,-1);
        vcdp->declBus(c+10114,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_first_beats1_decode", false,-1, 1,0);
        vcdp->declBit(c+10115,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48112,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_first_counter", false,-1, 1,0);
        vcdp->declBus(c+48113,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_first_counter1", false,-1, 1,0);
        vcdp->declBit(c+48114,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_first", false,-1);
        vcdp->declBus(c+48115,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+48116,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor param", false,-1, 2,0);
        vcdp->declBus(c+48117,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor size", false,-1, 2,0);
        vcdp->declBus(c+48118,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor source", false,-1, 5,0);
        vcdp->declBus(c+48119,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor address", false,-1, 31,0);
        vcdp->declBus(c+10116,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_beats1_decode", false,-1, 1,0);
        vcdp->declBit(c+1780,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48120,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_counter", false,-1, 1,0);
        vcdp->declBus(c+48121,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_counter1", false,-1, 1,0);
        vcdp->declBit(c+48122,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first", false,-1);
        vcdp->declBus(c+48123,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+48124,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+48125,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+48126,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor source_1", false,-1, 5,0);
        vcdp->declBus(c+48127,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor sink", false,-1, 3,0);
        vcdp->declBit(c+48128,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor denied", false,-1);
        vcdp->declBit(c+10117,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor b_first_done", false,-1);
        vcdp->declBus(c+48129,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor b_first_counter", false,-1, 1,0);
        vcdp->declBus(c+48130,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor b_first_counter1", false,-1, 1,0);
        vcdp->declBit(c+48131,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor b_first", false,-1);
        vcdp->declBus(c+48132,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor param_2", false,-1, 1,0);
        vcdp->declBus(c+48133,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor address_1", false,-1, 31,0);
        vcdp->declBus(c+7856,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_first_beats1_decode", false,-1, 1,0);
        vcdp->declBit(c+2181,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48134,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_first_counter", false,-1, 1,0);
        vcdp->declBus(c+48135,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_first_counter1", false,-1, 1,0);
        vcdp->declBit(c+48136,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_first", false,-1);
        vcdp->declBus(c+48137,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor opcode_3", false,-1, 2,0);
        vcdp->declBus(c+48138,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor param_3", false,-1, 2,0);
        vcdp->declBus(c+48139,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor size_3", false,-1, 2,0);
        vcdp->declBus(c+48140,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor source_3", false,-1, 5,0);
        vcdp->declBus(c+48141,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor address_2", false,-1, 31,0);
        vcdp->declQuad(c+48142,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor inflight", false,-1, 36,0);
        vcdp->declArray(c+48144,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor inflight_opcodes", false,-1, 147,0);
        vcdp->declArray(c+48149,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor inflight_sizes", false,-1, 147,0);
        vcdp->declBus(c+48154,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_first_counter_1", false,-1, 1,0);
        vcdp->declBus(c+48155,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_first_counter1_1", false,-1, 1,0);
        vcdp->declBit(c+48156,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_first_1", false,-1);
        vcdp->declBus(c+48157,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_counter_1", false,-1, 1,0);
        vcdp->declBus(c+48158,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_counter1_1", false,-1, 1,0);
        vcdp->declBit(c+48159,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_1", false,-1);
        vcdp->declBus(c+10118,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+10119,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+10120,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+10121,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+10122,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+10123,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_set_wo_ready", false,-1, 36,0);
        vcdp->declQuad(c+10125,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_clr_wo_ready", false,-1, 36,0);
        vcdp->declQuad(c+10127,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_set", false,-1, 36,0);
        vcdp->declQuad(c+10129,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_clr", false,-1, 36,0);
        vcdp->declArray(c+10131,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_opcodes_set", false,-1, 147,0);
        vcdp->declArray(c+10136,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_opcodes_clr", false,-1, 147,0);
        vcdp->declArray(c+10141,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor a_sizes_set", false,-1, 147,0);
        vcdp->declBus(c+48160,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor watchdog", false,-1, 31,0);
        vcdp->declQuad(c+48161,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor inflight_1", false,-1, 36,0);
        vcdp->declArray(c+48163,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor inflight_sizes_1", false,-1, 147,0);
        vcdp->declBus(c+48168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_first_counter_1", false,-1, 1,0);
        vcdp->declBus(c+48169,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_first_counter1_1", false,-1, 1,0);
        vcdp->declBit(c+48170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_first_1", false,-1);
        vcdp->declBus(c+48171,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_counter_2", false,-1, 1,0);
        vcdp->declBus(c+48172,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_counter1_2", false,-1, 1,0);
        vcdp->declBit(c+48173,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_2", false,-1);
        vcdp->declBus(c+10146,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+10147,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor same_cycle_resp_1", false,-1);
        vcdp->declBus(c+10148,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_size_lookup", false,-1, 3,0);
        vcdp->declQuad(c+10149,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_set_wo_ready", false,-1, 36,0);
        vcdp->declQuad(c+10151,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_clr_wo_ready_1", false,-1, 36,0);
        vcdp->declQuad(c+10153,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_set", false,-1, 36,0);
        vcdp->declQuad(c+10155,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_clr_1", false,-1, 36,0);
        vcdp->declArray(c+10157,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_opcodes_clr_1", false,-1, 147,0);
        vcdp->declArray(c+10162,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor c_sizes_set", false,-1, 147,0);
        vcdp->declBus(c+48174,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor watchdog_1", false,-1, 31,0);
        vcdp->declBus(c+48175,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor inflight_2", false,-1, 11,0);
        vcdp->declBus(c+48176,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_counter_3", false,-1, 1,0);
        vcdp->declBus(c+48177,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_counter1_3", false,-1, 1,0);
        vcdp->declBit(c+48178,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_first_3", false,-1);
        vcdp->declBus(c+10167,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor d_set", false,-1, 11,0);
        vcdp->declBus(c+7905,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor e_clr", false,-1, 11,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+92,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+92,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+93,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+93,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q reset", false,-1);
    }
}

void VTestHarness::traceInitThis__288(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_ready", false,-1);
        vcdp->declBit(c+1474,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_valid", false,-1);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+7676,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_ready", false,-1);
        vcdp->declBit(c+7677,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_valid", false,-1);
        vcdp->declBus(c+7678,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7679,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7680,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7681,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+7682,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7683,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+7684,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7688,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48179+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48180,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1475,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48181+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48182,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1476,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48183+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48184,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+1477,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48185+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_source", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48186,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+1478,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_source_MPORT_data", false,-1, 5,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48187+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_address", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48188,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+1479,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_address_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_address_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_address_MPORT_mask", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48189+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48190,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+1480,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declArray(c+48191+i*4,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+48195,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+1481,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+48199+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48200,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+1485,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+48201,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q maybe_full", false,-1);
        vcdp->declBit(c+40483,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q empty", false,-1);
        vcdp->declBit(c+10168,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q do_enq", false,-1);
        vcdp->declBit(c+10169,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleOut_0_a_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q reset", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_ready", false,-1);
        vcdp->declBit(c+45821,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_valid", false,-1);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_bits_denied", false,-1);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+1488,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__289(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1489,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_valid", false,-1);
        vcdp->declBus(c+1490,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1491,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1492,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1493,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_bits_source", false,-1, 5,0);
        vcdp->declBus(c+1494,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1495,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_bits_denied", false,-1);
        vcdp->declArray(c+1496,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1500,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48202+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48203,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+7689,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48204+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48205,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+7690,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48206+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48207,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+45822,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48208+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_source", true,(i+0), 5,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48209,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        vcdp->declBus(c+45823,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_source_MPORT_data", false,-1, 5,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+48210+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_sink", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48211,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_sink_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+45824,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_sink_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+48212+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48213,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+45825,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declArray(c+48214+i*4,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+48218,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+7691,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+48222+i*1,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48223,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+7695,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+48224,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q maybe_full", false,-1);
        vcdp->declBit(c+45820,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q empty", false,-1);
        vcdp->declBit(c+10170,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q do_enq", false,-1);
        vcdp->declBit(c+10171,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_inner_TLBuffer bundleIn_0_d_q do_deq", false,-1);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_bits_size", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__290(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_in_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper InclusiveCache_outer_TLBuffer auto_out_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork reset", false,-1);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+45826,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+7704,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_bits_address", false,-1, 31,0);
        vcdp->declQuad(c+45829,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_bits_data", false,-1, 63,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_ready", false,-1);
        vcdp->declBit(c+7712,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_valid", false,-1);
        vcdp->declBus(c+7713,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7714,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7716,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+45832,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+7717,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_bits_denied", false,-1);
        vcdp->declQuad(c+7718,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper cork auto_in_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1647,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_ready", false,-1);
        vcdp->declBit(c+1648,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_valid", false,-1);
        vcdp->declBus(c+1630,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1631,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1632,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1649,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1650,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1635,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_bits_mask", false,-1, 7,0);
        vcdp->declQuad(c+1636,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1638,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1651,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_ready", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_valid", false,-1);
        vcdp->declBus(c+1653,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1654,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1655,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+1656,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1658,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_bits_denied", false,-1);
        vcdp->declQuad(c+1659,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1661,"TestHarness chiptop system subsystem_l2_wrapper cork auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_reset", false,-1);
        vcdp->declBit(c+10172,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_a_bits_corrupt", false,-1);
    }
}

void VTestHarness::traceInitThis__291(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10173,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+10174,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+10175,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10176,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10177,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+10178,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+10179,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+10180,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper cork monitor_io_in_e_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork pool_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork pool_reset", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper cork pool_io_free_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper cork pool_io_free_bits", false,-1, 2,0);
        vcdp->declBit(c+10181,"TestHarness chiptop system subsystem_l2_wrapper cork pool_io_alloc_ready", false,-1);
        vcdp->declBit(c+48225,"TestHarness chiptop system subsystem_l2_wrapper cork pool_io_alloc_valid", false,-1);
        vcdp->declBus(c+48226,"TestHarness chiptop system subsystem_l2_wrapper cork pool_io_alloc_bits", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork q_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork q_reset", false,-1);
        vcdp->declBit(c+10182,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_ready", false,-1);
        vcdp->declBit(c+10183,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_valid", false,-1);
        vcdp->declBus(c+69917,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+69912,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10184,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_ready", false,-1);
        vcdp->declBit(c+10185,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_valid", false,-1);
        vcdp->declBus(c+48227,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+48228,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+48229,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+48230,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+48231,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+10186,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+48232,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48234,"TestHarness chiptop system subsystem_l2_wrapper cork q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_reset", false,-1);
        vcdp->declBit(c+10187,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_ready", false,-1);
        vcdp->declBit(c+10188,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_valid", false,-1);
        vcdp->declBus(c+69921,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+69912,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10189,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_ready", false,-1);
        vcdp->declBit(c+10190,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_valid", false,-1);
        vcdp->declBus(c+48235,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+48236,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+48237,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+48238,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+48239,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+10191,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+48240,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48242,"TestHarness chiptop system subsystem_l2_wrapper cork q_1_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+10192,"TestHarness chiptop system subsystem_l2_wrapper cork isPut", false,-1);
        vcdp->declBit(c+10193,"TestHarness chiptop system subsystem_l2_wrapper cork toD", false,-1);
        vcdp->declBit(c+10187,"TestHarness chiptop system subsystem_l2_wrapper cork a_d_ready", false,-1);
        vcdp->declBus(c+48243,"TestHarness chiptop system subsystem_l2_wrapper cork beatsLeft", false,-1, 2,0);
        vcdp->declBit(c+48244,"TestHarness chiptop system subsystem_l2_wrapper cork idle", false,-1);
        vcdp->declBit(c+10194,"TestHarness chiptop system subsystem_l2_wrapper cork a_a_valid", false,-1);
        vcdp->declBit(c+10195,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_valid", false,-1);
        vcdp->declBit(c+10196,"TestHarness chiptop system subsystem_l2_wrapper cork readys__1", false,-1);
        vcdp->declBit(c+48245,"TestHarness chiptop system subsystem_l2_wrapper cork state__1", false,-1);
        vcdp->declBit(c+10197,"TestHarness chiptop system subsystem_l2_wrapper cork allowed__1", false,-1);
        vcdp->declBit(c+10198,"TestHarness chiptop system subsystem_l2_wrapper cork out_1_ready", false,-1);
        vcdp->declBit(c+7696,"TestHarness chiptop system subsystem_l2_wrapper cork bundleIn_0_a_ready", false,-1);
        vcdp->declBus(c+10199,"TestHarness chiptop system subsystem_l2_wrapper cork a_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10200,"TestHarness chiptop system subsystem_l2_wrapper cork a_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10201,"TestHarness chiptop system subsystem_l2_wrapper cork a_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10202,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_source", false,-1, 4,0);
        vcdp->declBus(c+10203,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+10204,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+10205,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_size", false,-1);
        vcdp->declBit(c+10206,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_bit", false,-1);
        vcdp->declBit(c+10207,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_nbit", false,-1);
        vcdp->declBit(c+10208,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc", false,-1);
        vcdp->declBit(c+10209,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_1", false,-1);
        vcdp->declBit(c+10210,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_size_1", false,-1);
        vcdp->declBit(c+10211,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_bit_1", false,-1);
        vcdp->declBit(c+10212,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_nbit_1", false,-1);
        vcdp->declBit(c+10213,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_2", false,-1);
        vcdp->declBit(c+10214,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_2", false,-1);
        vcdp->declBit(c+10215,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_3", false,-1);
        vcdp->declBit(c+10216,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_3", false,-1);
        vcdp->declBit(c+10217,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_4", false,-1);
    }
}

void VTestHarness::traceInitThis__292(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10218,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_4", false,-1);
        vcdp->declBit(c+10219,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_5", false,-1);
        vcdp->declBit(c+10220,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_size_2", false,-1);
        vcdp->declBit(c+10221,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_bit_2", false,-1);
        vcdp->declBit(c+10222,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_nbit_2", false,-1);
        vcdp->declBit(c+10223,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_6", false,-1);
        vcdp->declBit(c+10224,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_6", false,-1);
        vcdp->declBit(c+10225,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_7", false,-1);
        vcdp->declBit(c+10226,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_7", false,-1);
        vcdp->declBit(c+10227,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_8", false,-1);
        vcdp->declBit(c+10228,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_8", false,-1);
        vcdp->declBit(c+10229,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_9", false,-1);
        vcdp->declBit(c+10230,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_9", false,-1);
        vcdp->declBit(c+10231,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_10", false,-1);
        vcdp->declBit(c+10232,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_10", false,-1);
        vcdp->declBit(c+10233,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_11", false,-1);
        vcdp->declBit(c+10234,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_11", false,-1);
        vcdp->declBit(c+10235,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_12", false,-1);
        vcdp->declBit(c+10236,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_12", false,-1);
        vcdp->declBit(c+10237,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_eq_13", false,-1);
        vcdp->declBit(c+10238,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask_acc_13", false,-1);
        vcdp->declBus(c+10239,"TestHarness chiptop system subsystem_l2_wrapper cork c_a_bits_a_mask", false,-1, 7,0);
        vcdp->declBit(c+10182,"TestHarness chiptop system subsystem_l2_wrapper cork c_d_ready", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork readys__0", false,-1);
        vcdp->declBit(c+48246,"TestHarness chiptop system subsystem_l2_wrapper cork state__0", false,-1);
        vcdp->declBit(c+48247,"TestHarness chiptop system subsystem_l2_wrapper cork allowed__0", false,-1);
        vcdp->declBit(c+10240,"TestHarness chiptop system subsystem_l2_wrapper cork out_ready", false,-1);
        vcdp->declBus(c+48248,"TestHarness chiptop system subsystem_l2_wrapper cork d_first_counter", false,-1, 2,0);
        vcdp->declBit(c+48249,"TestHarness chiptop system subsystem_l2_wrapper cork d_first", false,-1);
        vcdp->declBus(c+48250,"TestHarness chiptop system subsystem_l2_wrapper cork beatsLeft_1", false,-1, 2,0);
        vcdp->declBit(c+48251,"TestHarness chiptop system subsystem_l2_wrapper cork idle_1", false,-1);
        vcdp->declBit(c+10190,"TestHarness chiptop system subsystem_l2_wrapper cork out_5_earlyValid", false,-1);
        vcdp->declBit(c+10185,"TestHarness chiptop system subsystem_l2_wrapper cork out_4_earlyValid", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork readys_1_0", false,-1);
        vcdp->declBit(c+1652,"TestHarness chiptop system subsystem_l2_wrapper cork earlyWinner_1_0", false,-1);
        vcdp->declBit(c+48252,"TestHarness chiptop system subsystem_l2_wrapper cork state_1_0", false,-1);
        vcdp->declBit(c+10241,"TestHarness chiptop system subsystem_l2_wrapper cork muxStateEarly_1_0", false,-1);
        vcdp->declBus(c+10242,"TestHarness chiptop system subsystem_l2_wrapper cork d_d_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+10243,"TestHarness chiptop system subsystem_l2_wrapper cork readys_1_1", false,-1);
        vcdp->declBit(c+10244,"TestHarness chiptop system subsystem_l2_wrapper cork earlyWinner_1_1", false,-1);
        vcdp->declBit(c+48253,"TestHarness chiptop system subsystem_l2_wrapper cork state_1_1", false,-1);
        vcdp->declBit(c+10245,"TestHarness chiptop system subsystem_l2_wrapper cork muxStateEarly_1_1", false,-1);
        vcdp->declBus(c+48227,"TestHarness chiptop system subsystem_l2_wrapper cork out_4_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+10246,"TestHarness chiptop system subsystem_l2_wrapper cork readys_1_2", false,-1);
        vcdp->declBit(c+10247,"TestHarness chiptop system subsystem_l2_wrapper cork earlyWinner_1_2", false,-1);
        vcdp->declBit(c+48254,"TestHarness chiptop system subsystem_l2_wrapper cork state_1_2", false,-1);
        vcdp->declBit(c+10248,"TestHarness chiptop system subsystem_l2_wrapper cork muxStateEarly_1_2", false,-1);
        vcdp->declBus(c+48235,"TestHarness chiptop system subsystem_l2_wrapper cork out_5_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10249,"TestHarness chiptop system subsystem_l2_wrapper cork sink_ACancel_1_bits_opcode", false,-1, 2,0);
        vcdp->declBit(c+10250,"TestHarness chiptop system subsystem_l2_wrapper cork d_grant", false,-1);
        vcdp->declBit(c+10251,"TestHarness chiptop system subsystem_l2_wrapper cork in_d_ready", false,-1);
        vcdp->declBit(c+10252,"TestHarness chiptop system subsystem_l2_wrapper cork sink_ACancel_1_earlyValid", false,-1);
        vcdp->declBus(c+48229,"TestHarness chiptop system subsystem_l2_wrapper cork out_4_bits_size", false,-1, 2,0);
        vcdp->declBus(c+48237,"TestHarness chiptop system subsystem_l2_wrapper cork out_5_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7715,"TestHarness chiptop system subsystem_l2_wrapper cork sink_ACancel_1_bits_size", false,-1, 2,0);
        vcdp->declBus(c+10253,"TestHarness chiptop system subsystem_l2_wrapper cork d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+10254,"TestHarness chiptop system subsystem_l2_wrapper cork d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48255,"TestHarness chiptop system subsystem_l2_wrapper cork d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+10255,"TestHarness chiptop system subsystem_l2_wrapper cork bundleIn_0_d_valid", false,-1);
        vcdp->declBus(c+48256,"TestHarness chiptop system subsystem_l2_wrapper cork bundleIn_0_d_bits_sink_r", false,-1, 2,0);
        vcdp->declBus(c+10256,"TestHarness chiptop system subsystem_l2_wrapper cork d_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+48257,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_0", false,-1);
        vcdp->declBit(c+48258,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_1", false,-1);
        vcdp->declBit(c+48259,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_2", false,-1);
        vcdp->declBit(c+48260,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_3", false,-1);
        vcdp->declBit(c+48261,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_4", false,-1);
        vcdp->declBit(c+48262,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_5", false,-1);
        vcdp->declBit(c+48263,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_6", false,-1);
        vcdp->declBit(c+48264,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_7", false,-1);
        vcdp->declBit(c+48265,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_8", false,-1);
        vcdp->declBit(c+48266,"TestHarness chiptop system subsystem_l2_wrapper cork wSourceVec_9", false,-1);
        vcdp->declBit(c+10257,"TestHarness chiptop system subsystem_l2_wrapper cork aWOk", false,-1);
        vcdp->declBit(c+48267,"TestHarness chiptop system subsystem_l2_wrapper cork dWHeld_r", false,-1);
        vcdp->declBus(c+10258,"TestHarness chiptop system subsystem_l2_wrapper cork d_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10259,"TestHarness chiptop system subsystem_l2_wrapper cork decode", false,-1, 2,0);
        vcdp->declBus(c+10260,"TestHarness chiptop system subsystem_l2_wrapper cork decode_1", false,-1, 2,0);
        vcdp->declBit(c+10261,"TestHarness chiptop system subsystem_l2_wrapper cork opdata_1", false,-1);
        vcdp->declBit(c+10262,"TestHarness chiptop system subsystem_l2_wrapper cork latch", false,-1);
        vcdp->declBit(c+10195,"TestHarness chiptop system subsystem_l2_wrapper cork earlyWinner__0", false,-1);
        vcdp->declBit(c+10263,"TestHarness chiptop system subsystem_l2_wrapper cork earlyWinner__1", false,-1);
        vcdp->declBus(c+10264,"TestHarness chiptop system subsystem_l2_wrapper cork maskedBeats_0", false,-1, 2,0);
        vcdp->declBus(c+10265,"TestHarness chiptop system subsystem_l2_wrapper cork maskedBeats_1", false,-1, 2,0);
        vcdp->declBus(c+10266,"TestHarness chiptop system subsystem_l2_wrapper cork initBeats", false,-1, 2,0);
        vcdp->declBit(c+10267,"TestHarness chiptop system subsystem_l2_wrapper cork muxStateEarly__0", false,-1);
        vcdp->declBit(c+10268,"TestHarness chiptop system subsystem_l2_wrapper cork muxStateEarly__1", false,-1);
        vcdp->declBit(c+10269,"TestHarness chiptop system subsystem_l2_wrapper cork sink_ACancel_earlyValid", false,-1);
        vcdp->declBus(c+7082,"TestHarness chiptop system subsystem_l2_wrapper cork decode_2", false,-1, 2,0);
        vcdp->declBit(c+10270,"TestHarness chiptop system subsystem_l2_wrapper cork opdata_2", false,-1);
        vcdp->declBit(c+10271,"TestHarness chiptop system subsystem_l2_wrapper cork latch_1", false,-1);
        vcdp->declBit(c+10272,"TestHarness chiptop system subsystem_l2_wrapper cork prefixOR_2", false,-1);
        vcdp->declBit(c+48268,"TestHarness chiptop system subsystem_l2_wrapper cork allowed_1_0", false,-1);
        vcdp->declBit(c+10273,"TestHarness chiptop system subsystem_l2_wrapper cork allowed_1_1", false,-1);
        vcdp->declBit(c+10274,"TestHarness chiptop system subsystem_l2_wrapper cork allowed_1_2", false,-1);
        vcdp->declBit(c+48234,"TestHarness chiptop system subsystem_l2_wrapper cork out_4_bits_corrupt", false,-1);
        vcdp->declBit(c+48242,"TestHarness chiptop system subsystem_l2_wrapper cork out_5_bits_corrupt", false,-1);
        vcdp->declQuad(c+48232,"TestHarness chiptop system subsystem_l2_wrapper cork out_4_bits_data", false,-1, 63,0);
        vcdp->declQuad(c+48240,"TestHarness chiptop system subsystem_l2_wrapper cork out_5_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10186,"TestHarness chiptop system subsystem_l2_wrapper cork out_4_bits_denied", false,-1);
        vcdp->declBit(c+10191,"TestHarness chiptop system subsystem_l2_wrapper cork out_5_bits_denied", false,-1);
        vcdp->declBus(c+48230,"TestHarness chiptop system subsystem_l2_wrapper cork out_4_bits_source", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__293(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48238,"TestHarness chiptop system subsystem_l2_wrapper cork out_5_bits_source", false,-1, 3,0);
        vcdp->declBus(c+48228,"TestHarness chiptop system subsystem_l2_wrapper cork out_4_bits_param", false,-1, 1,0);
        vcdp->declBus(c+48236,"TestHarness chiptop system subsystem_l2_wrapper cork out_5_bits_param", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork monitor clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork monitor reset", false,-1);
        vcdp->declBit(c+10172,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+7697,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+7698,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7699,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7702,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+7703,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_bits_mask", false,-1, 7,0);
        vcdp->declBit(c+45828,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10173,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_c_ready", false,-1);
        vcdp->declBit(c+7705,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_c_valid", false,-1);
        vcdp->declBus(c+7706,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+7707,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_c_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_c_bits_source", false,-1, 3,0);
        vcdp->declBus(c+7710,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+45831,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_c_bits_corrupt", false,-1);
        vcdp->declBit(c+7711,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+10174,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+10175,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10176,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10177,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_bits_size", false,-1, 2,0);
        vcdp->declBus(c+10178,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+10179,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+10180,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+7720,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_e_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper cork monitor io_in_e_bits_sink", false,-1, 2,0);
        vcdp->declBus(c+94,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+95,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+10275,"TestHarness chiptop system subsystem_l2_wrapper cork monitor is_aligned_mask", false,-1, 5,0);
        vcdp->declBit(c+10276,"TestHarness chiptop system subsystem_l2_wrapper cork monitor is_aligned", false,-1);
        vcdp->declBus(c+10277,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+10278,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_sizeOH", false,-1, 2,0);
        vcdp->declBit(c+10279,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_size", false,-1);
        vcdp->declBit(c+10280,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_bit", false,-1);
        vcdp->declBit(c+10281,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_nbit", false,-1);
        vcdp->declBit(c+10282,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc", false,-1);
        vcdp->declBit(c+10283,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_1", false,-1);
        vcdp->declBit(c+10284,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_size_1", false,-1);
        vcdp->declBit(c+10285,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_bit_1", false,-1);
        vcdp->declBit(c+10286,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+10287,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_2", false,-1);
        vcdp->declBit(c+10288,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_2", false,-1);
        vcdp->declBit(c+10289,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_3", false,-1);
        vcdp->declBit(c+10290,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_3", false,-1);
        vcdp->declBit(c+10291,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_4", false,-1);
        vcdp->declBit(c+10292,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_4", false,-1);
        vcdp->declBit(c+10293,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_5", false,-1);
        vcdp->declBit(c+10294,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_5", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_size_2", false,-1);
        vcdp->declBit(c+10295,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_bit_2", false,-1);
        vcdp->declBit(c+10296,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+10297,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_6", false,-1);
        vcdp->declBit(c+10298,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_6", false,-1);
        vcdp->declBit(c+10299,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_7", false,-1);
        vcdp->declBit(c+10300,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_7", false,-1);
        vcdp->declBit(c+10301,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_8", false,-1);
        vcdp->declBit(c+10302,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_8", false,-1);
        vcdp->declBit(c+10303,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_9", false,-1);
        vcdp->declBit(c+10304,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_9", false,-1);
        vcdp->declBit(c+10305,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_10", false,-1);
        vcdp->declBit(c+10306,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_10", false,-1);
        vcdp->declBit(c+10307,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_11", false,-1);
        vcdp->declBit(c+10308,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_11", false,-1);
        vcdp->declBit(c+10309,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_12", false,-1);
        vcdp->declBit(c+10310,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_12", false,-1);
        vcdp->declBit(c+10311,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_eq_13", false,-1);
        vcdp->declBit(c+10312,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask_acc_13", false,-1);
        vcdp->declBus(c+10313,"TestHarness chiptop system subsystem_l2_wrapper cork monitor mask", false,-1, 7,0);
        vcdp->declBus(c+10314,"TestHarness chiptop system subsystem_l2_wrapper cork monitor is_aligned_mask_2", false,-1, 5,0);
        vcdp->declBit(c+10315,"TestHarness chiptop system subsystem_l2_wrapper cork monitor is_aligned_2", false,-1);
        vcdp->declBit(c+10316,"TestHarness chiptop system subsystem_l2_wrapper cork monitor address_ok_1", false,-1);
        vcdp->declBus(c+10260,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+10317,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48269,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_first_counter", false,-1, 2,0);
        vcdp->declBus(c+48270,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+48271,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_first", false,-1);
        vcdp->declBus(c+48272,"TestHarness chiptop system subsystem_l2_wrapper cork monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+48273,"TestHarness chiptop system subsystem_l2_wrapper cork monitor param", false,-1, 2,0);
        vcdp->declBus(c+48274,"TestHarness chiptop system subsystem_l2_wrapper cork monitor size", false,-1, 2,0);
        vcdp->declBus(c+48275,"TestHarness chiptop system subsystem_l2_wrapper cork monitor source", false,-1, 3,0);
        vcdp->declBus(c+48276,"TestHarness chiptop system subsystem_l2_wrapper cork monitor address", false,-1, 31,0);
        vcdp->declBus(c+10318,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+10319,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+48277,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_counter", false,-1, 2,0);
        vcdp->declBus(c+48278,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+48279,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first", false,-1);
        vcdp->declBus(c+48280,"TestHarness chiptop system subsystem_l2_wrapper cork monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+48281,"TestHarness chiptop system subsystem_l2_wrapper cork monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+48282,"TestHarness chiptop system subsystem_l2_wrapper cork monitor size_1", false,-1, 2,0);
        vcdp->declBus(c+48283,"TestHarness chiptop system subsystem_l2_wrapper cork monitor source_1", false,-1, 3,0);
        vcdp->declBus(c+48284,"TestHarness chiptop system subsystem_l2_wrapper cork monitor sink", false,-1, 2,0);
        vcdp->declBit(c+48285,"TestHarness chiptop system subsystem_l2_wrapper cork monitor denied", false,-1);
        vcdp->declBus(c+10259,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_first_beats1_decode", false,-1, 2,0);
        vcdp->declBit(c+10320,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_first_beats1_opdata", false,-1);
    }
}

void VTestHarness::traceInitThis__294(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48286,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_first_counter", false,-1, 2,0);
        vcdp->declBus(c+48287,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_first_counter1", false,-1, 2,0);
        vcdp->declBit(c+48288,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_first", false,-1);
        vcdp->declBus(c+48289,"TestHarness chiptop system subsystem_l2_wrapper cork monitor opcode_3", false,-1, 2,0);
        vcdp->declBus(c+48290,"TestHarness chiptop system subsystem_l2_wrapper cork monitor param_3", false,-1, 2,0);
        vcdp->declBus(c+48291,"TestHarness chiptop system subsystem_l2_wrapper cork monitor size_3", false,-1, 2,0);
        vcdp->declBus(c+48292,"TestHarness chiptop system subsystem_l2_wrapper cork monitor source_3", false,-1, 3,0);
        vcdp->declBus(c+48293,"TestHarness chiptop system subsystem_l2_wrapper cork monitor address_2", false,-1, 31,0);
        vcdp->declBus(c+48294,"TestHarness chiptop system subsystem_l2_wrapper cork monitor inflight", false,-1, 9,0);
        vcdp->declQuad(c+48295,"TestHarness chiptop system subsystem_l2_wrapper cork monitor inflight_opcodes", false,-1, 39,0);
        vcdp->declQuad(c+48297,"TestHarness chiptop system subsystem_l2_wrapper cork monitor inflight_sizes", false,-1, 39,0);
        vcdp->declBus(c+48299,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+48300,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+48301,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_first_1", false,-1);
        vcdp->declBus(c+48302,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+48303,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+48304,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_1", false,-1);
        vcdp->declBus(c+10321,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+10322,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+10323,"TestHarness chiptop system subsystem_l2_wrapper cork monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+10324,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+10325,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+10326,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_set_wo_ready", false,-1, 9,0);
        vcdp->declBus(c+10327,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_clr_wo_ready", false,-1, 9,0);
        vcdp->declBus(c+10328,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_set", false,-1, 9,0);
        vcdp->declBus(c+10329,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_clr", false,-1, 9,0);
        vcdp->declQuad(c+10330,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_opcodes_set", false,-1, 39,0);
        vcdp->declQuad(c+10332,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_opcodes_clr", false,-1, 39,0);
        vcdp->declQuad(c+10334,"TestHarness chiptop system subsystem_l2_wrapper cork monitor a_sizes_set", false,-1, 39,0);
        vcdp->declBus(c+48305,"TestHarness chiptop system subsystem_l2_wrapper cork monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+48306,"TestHarness chiptop system subsystem_l2_wrapper cork monitor inflight_1", false,-1, 9,0);
        vcdp->declQuad(c+48307,"TestHarness chiptop system subsystem_l2_wrapper cork monitor inflight_sizes_1", false,-1, 39,0);
        vcdp->declBus(c+48309,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_first_counter_1", false,-1, 2,0);
        vcdp->declBus(c+48310,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_first_counter1_1", false,-1, 2,0);
        vcdp->declBit(c+48311,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_first_1", false,-1);
        vcdp->declBus(c+48312,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_counter_2", false,-1, 2,0);
        vcdp->declBus(c+48313,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_counter1_2", false,-1, 2,0);
        vcdp->declBit(c+48314,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_2", false,-1);
        vcdp->declBus(c+10336,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_sizes_set_interm", false,-1, 3,0);
        vcdp->declBit(c+10337,"TestHarness chiptop system subsystem_l2_wrapper cork monitor same_cycle_resp_1", false,-1);
        vcdp->declBus(c+10338,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_size_lookup", false,-1, 3,0);
        vcdp->declBus(c+10339,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_set_wo_ready", false,-1, 9,0);
        vcdp->declBus(c+10340,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_clr_wo_ready_1", false,-1, 9,0);
        vcdp->declBus(c+10341,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_set", false,-1, 9,0);
        vcdp->declBus(c+10342,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_clr_1", false,-1, 9,0);
        vcdp->declQuad(c+10343,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_opcodes_clr_1", false,-1, 39,0);
        vcdp->declQuad(c+10345,"TestHarness chiptop system subsystem_l2_wrapper cork monitor c_sizes_set", false,-1, 39,0);
        vcdp->declBus(c+48315,"TestHarness chiptop system subsystem_l2_wrapper cork monitor watchdog_1", false,-1, 31,0);
        vcdp->declBus(c+48316,"TestHarness chiptop system subsystem_l2_wrapper cork monitor inflight_2", false,-1, 7,0);
        vcdp->declBus(c+48317,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_counter_3", false,-1, 2,0);
        vcdp->declBus(c+48318,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_counter1_3", false,-1, 2,0);
        vcdp->declBit(c+48319,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_first_3", false,-1);
        vcdp->declBus(c+10347,"TestHarness chiptop system subsystem_l2_wrapper cork monitor d_set", false,-1, 7,0);
        vcdp->declBus(c+10348,"TestHarness chiptop system subsystem_l2_wrapper cork monitor e_clr", false,-1, 7,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+94,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+94,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+95,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+95,"TestHarness chiptop system subsystem_l2_wrapper cork monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork pool clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork pool reset", false,-1);
        vcdp->declBit(c+7721,"TestHarness chiptop system subsystem_l2_wrapper cork pool io_free_valid", false,-1);
        vcdp->declBus(c+7722,"TestHarness chiptop system subsystem_l2_wrapper cork pool io_free_bits", false,-1, 2,0);
        vcdp->declBit(c+10181,"TestHarness chiptop system subsystem_l2_wrapper cork pool io_alloc_ready", false,-1);
        vcdp->declBit(c+48225,"TestHarness chiptop system subsystem_l2_wrapper cork pool io_alloc_valid", false,-1);
        vcdp->declBus(c+48226,"TestHarness chiptop system subsystem_l2_wrapper cork pool io_alloc_bits", false,-1, 2,0);
        vcdp->declBus(c+48320,"TestHarness chiptop system subsystem_l2_wrapper cork pool bitmap", false,-1, 7,0);
        vcdp->declBus(c+48226,"TestHarness chiptop system subsystem_l2_wrapper cork pool select", false,-1, 2,0);
        vcdp->declBit(c+48225,"TestHarness chiptop system subsystem_l2_wrapper cork pool valid", false,-1);
        vcdp->declBus(c+10349,"TestHarness chiptop system subsystem_l2_wrapper cork pool taken", false,-1, 7,0);
        vcdp->declBus(c+10348,"TestHarness chiptop system subsystem_l2_wrapper cork pool given", false,-1, 7,0);
        vcdp->declBus(c+10350,"TestHarness chiptop system subsystem_l2_wrapper cork pool bitmap1", false,-1, 7,0);
        vcdp->declBit(c+10351,"TestHarness chiptop system subsystem_l2_wrapper cork pool valid1", false,-1);
        vcdp->declBit(c+48321,"TestHarness chiptop system subsystem_l2_wrapper cork pool REG", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork q clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork q reset", false,-1);
        vcdp->declBit(c+10182,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_ready", false,-1);
        vcdp->declBit(c+10183,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_valid", false,-1);
        vcdp->declBus(c+69917,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+69912,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10184,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_ready", false,-1);
        vcdp->declBit(c+10185,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_valid", false,-1);
        vcdp->declBus(c+48227,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+48228,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+48229,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+48230,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+48231,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+10186,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+48232,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48234,"TestHarness chiptop system subsystem_l2_wrapper cork q io_deq_bits_corrupt", false,-1);
    }
}

void VTestHarness::traceInitThis__295(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48322+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48227,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69917,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+10352,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48326+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_param", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48228,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_param_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_param_MPORT_mask", false,-1);
        vcdp->declBit(c+10352,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48328+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_size", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48229,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+7708,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_size_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_size_MPORT_mask", false,-1);
        vcdp->declBit(c+10352,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48330+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48230,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+7709,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_source_MPORT_mask", false,-1);
        vcdp->declBit(c+10352,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48332+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_sink", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_sink_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_sink_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48231,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_sink_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_sink_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_sink_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_sink_MPORT_mask", false,-1);
        vcdp->declBit(c+10352,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+48334+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_denied", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_denied_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_denied_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+10186,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_denied_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_denied_MPORT_data", false,-1);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_denied_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_denied_MPORT_mask", false,-1);
        vcdp->declBit(c+10352,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+48336+i*2,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+48232,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+69912,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+10352,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+48340+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48234,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+10352,"TestHarness chiptop system subsystem_l2_wrapper cork q ram_corrupt_MPORT_en", false,-1);
        vcdp->declBit(c+48325,"TestHarness chiptop system subsystem_l2_wrapper cork q value", false,-1);
        vcdp->declBit(c+48324,"TestHarness chiptop system subsystem_l2_wrapper cork q value_1", false,-1);
        vcdp->declBit(c+48342,"TestHarness chiptop system subsystem_l2_wrapper cork q maybe_full", false,-1);
        vcdp->declBit(c+10353,"TestHarness chiptop system subsystem_l2_wrapper cork q ptr_match", false,-1);
        vcdp->declBit(c+10354,"TestHarness chiptop system subsystem_l2_wrapper cork q empty", false,-1);
        vcdp->declBit(c+10355,"TestHarness chiptop system subsystem_l2_wrapper cork q full", false,-1);
        vcdp->declBit(c+10356,"TestHarness chiptop system subsystem_l2_wrapper cork q do_enq", false,-1);
        vcdp->declBit(c+10357,"TestHarness chiptop system subsystem_l2_wrapper cork q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 clock", false,-1);
        vcdp->declBit(c+68605,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 reset", false,-1);
        vcdp->declBit(c+10187,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_ready", false,-1);
        vcdp->declBit(c+10188,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_valid", false,-1);
        vcdp->declBus(c+69921,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+7700,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+7701,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+69920,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_bits_denied", false,-1);
        vcdp->declQuad(c+69912,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10189,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_ready", false,-1);
        vcdp->declBit(c+10190,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_valid", false,-1);
        vcdp->declBus(c+48235,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+48236,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+48237,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_bits_size", false,-1, 2,0);
        vcdp->declBus(c+48238,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_bits_source", false,-1, 3,0);
        vcdp->declBus(c+48239,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_bits_sink", false,-1, 2,0);
        vcdp->declBit(c+10191,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_bits_denied", false,-1);
        vcdp->declQuad(c+48240,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48242,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 io_deq_bits_corrupt", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+48343+i*1,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+48345,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48235,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+69921,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+48346,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system subsystem_l2_wrapper cork q_1 ram_opcode_MPORT_mask", false,-1);
    }
}
