// Seed: 2375283480
module module_0;
endmodule
module module_1;
  bit id_1;
  final id_1 <= id_1;
  assign id_1 = id_1 << id_1;
  supply1 id_2 = 1, id_3 = id_3;
  logic id_4 = id_3 != !-1;
  wire id_5 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  wire id_9;
  assign id_8 = id_9;
endmodule
