// Seed: 1972920780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wand id_3
    , id_7,
    input tri1 id_4,
    input uwire id_5
);
  always @(posedge 1) begin
    if (1) begin
      $display(id_5);
      id_0 <= 1;
    end
  end
  module_0(
      id_7, id_7, id_7, id_7
  );
  wire  id_8;
  wire  id_9;
  wire  id_10;
  wire  id_11;
  uwire id_12 = 1;
endmodule
