Clock Primitive Utilization
--------------------------------------------------
Type      Used      Available      Num Locked     
--------------------------------------------------
BUFG      2         32             0              
BUFH      0         120            0              
BUFIO     0         40             0              
MMCM      0         10             0              
BUFR      0         40             0              

Details of Global Clocks
---------------------------------------------------------------------------------------------------------
                                                            Num Loads  
Index BUFG cell                   Net Name                 BELs  Sites  Locked  MaxDelay (ns) Skew (ns)     
---------------------------------------------------------------------------------------------------------
1     lcd_module/clk_2_BUFG_inst  lcd_module/clk_2_BUFG     106     49    no       1.64     0.199
2     clk_IBUF_BUFG_inst          clk_IBUF_BUFG             312    126    no       1.65     0.247


Details of Regional Clocks

Details of Local Clocks

Clock Regions : key resource utilizations
------------------------------------------------------------------------------------------------------------------------------------------------------
Clock      Global
Region Clock Networks     BUFRs    BUFIOs      MMCM       PLL        GT       PCI    ILOGIC    OLOGIC        FF          LUTM         RAMB36   DSP48E1  
Name    Used Aval      Used Aval Used Aval Used Aval Used Aval Used Aval Used Aval Used Aval Used Aval   Used   Aval   Used   Aval   Used Aval Used Aval
------------------------------------------------------------------------------------------------------------------------------------------------------
X0Y0       0   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  21600      0   3200    0   30    0   60
X1Y0       0   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  20000      0   3200    0   20    0   40
X0Y1       0   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  33600      0   5600    0   50    0  100
X1Y1       0   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  32000      0   5600    0   40    0   80
X0Y2       0   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  28800      0   5600    0   50    0  100
X1Y2       0   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  32000      0   5600    0   40    0   80
X0Y3       2   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50    416  28800      0   5600    2   50    0  100
X1Y3       0   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  32000      0   5600    0   40    0   80
X0Y4       0   12         0    4    0    4    0    1    0    1    0    0    0    1    0   50    0   50      0  20400      0   3000    0   25    0   60
X1Y4       0   12         0    4    0    4    0    1    0    1    0    0    0    0    0   50    0   50      0  20000      0   3200    0   20    0   40

* RAMB36 site  can be used as two RAMB18/FIFO18 sites

Net wise resources used in clock region X0Y3
-------------------------------------------------------------------------------------------------
                   MMCM  BRAM 
 Src Type  Locked  Pins  Pins  ILOGICs OLOGICs  FFs   LUTMs  DSP48E1s PLLs Clock Net Name      
-------------------------------------------------------------------------------------------------
BUFG         no       0     0      0       0     106      0        0      0 lcd_module/clk_2_BUFG
BUFG         no       0     4      0       0     310      0        0      0         clk_IBUF_BUFG


# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y1 [get_cells lcd_module/clk_2_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y22 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets  -hierarchical clk_IBUF_BUFG]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "lcd_module/clk_2_BUFG" driven by instance "lcd_module/clk_2_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_lcd_module/clk_2_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_lcd_module/clk_2_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 } -of_object [get_pins -leaf -filter {DIRECTION==IN} -of_objects [get_nets lcd_module/clk_2_BUFG]]]
resize_pblock [get_pblocks CLKAG_lcd_module/clk_2_BUFG] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup
