============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  11:12:46 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (19101 ps) Setup Check with Pin U5_mem_MEM_data_ecr_reg[14]/C->D
          Group: I2C
     Startpoint: (F) ram_data[14]
          Clock: (R) clock
       Endpoint: (F) U5_mem_MEM_data_ecr_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     161                  
     Required Time:=   19839                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     538                  
             Slack:=   19101                  

#---------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                    (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------
  ram_data[14]                  -       -     F     (arrival)      1 20.5     3     0     200 
  g2974/Q                       -       A->Q  F     AND2X1         3 24.2   140   287     487 
  g2963/Q                       -       A->Q  R     AN22X1         1  9.8   313   173     660 
  g2955/Q                       -       A->Q  F     NO2X1          1  9.7   243    78     738 
  U5_mem_MEM_data_ecr_reg[14]/D -       -     F     DFRQX1         1    -     -     0     738 
#---------------------------------------------------------------------------------------------

