


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ********
    2 00000000         ; Program ADC.s
    3 00000000         
    4 00000000         ;*******************************************************
                       ******** 
    5 00000000         ; EQU Directives
    6 00000000         
    7 00000000         ;*******************************************************
                       ********
    8 00000000         ;LABEL   DIRECTIVE VALUE   COMMENTs
    9 00000000         
   10 00000000         ; ADC Registers
   11 00000000 400FE638 
                       RCGCADC EQU              0x400FE638  ; ADC clock registe
                                                            r
   12 00000000         ; ADC0 base address EQU 0x40038000
   13 00000000 40038000 
                       ADC0_ACTSS
                               EQU              0x40038000  ; Sample sequencer 
                                                            (ADC0 base address)
                                                            
   14 00000000 40038004 
                       ADC0_RIS
                               EQU              0x40038004  ; Interrupt status
   15 00000000 40038008 
                       ADC0_IM EQU              0x40038008  ; Interrupt select
   16 00000000 40038014 
                       ADC0_EMUX
                               EQU              0x40038014  ; Trigger select
   17 00000000 40038028 
                       ADC0_PSSI
                               EQU              0x40038028  ; Initiate sample
   18 00000000 400380A0 
                       ADC0_SSMUX3
                               EQU              0x400380A0  ; Input channel sel
                                                            ect
   19 00000000 400380A4 
                       ADC0_SSCTL3
                               EQU              0x400380A4  ; Sample sequence c
                                                            ontrol
   20 00000000 400380A8 
                       ADC0_SSFIFO3
                               EQU              0x400380A8  ; Channel 3 results
                                                            
   21 00000000 40038FC4 
                       ADC0_PC EQU              0x40038FC4  ; Sample rate
   22 00000000 4003800C 
                       ADC0_ISC
                               EQU              0x4003800C  ; Interrupt Status 
                                                            and Clear 
   23 00000000         ; GPIO Registers
   24 00000000 400FE608 
                       RCGCGPIO
                               EQU              0x400FE608  ; GPIO clock regist
                                                            er
   25 00000000         ;PORT E base address EQU 0x40024000
   26 00000000 4002451C 
                       PORTE_DEN



ARM Macro Assembler    Page 2 


                               EQU              0x4002451C  ; Digital Enable
   27 00000000 4002452C 
                       PORTE_PCTL
                               EQU              0x4002452C  ; Alternate functio
                                                            n select
   28 00000000 40024420 
                       PORTE_AFSEL
                               EQU              0x40024420  ; Enable Alt functi
                                                            ons
   29 00000000 40024528 
                       PORTE_AMSEL
                               EQU              0x40024528  ; Enable analog
   30 00000000         
   31 00000000         
   32 00000000         ;*******************************************************
                       ********
   33 00000000         ;LABEL  DIRECTIVE VALUE    COMMENT
   34 00000000                 AREA             main, READONLY, CODE
   35 00000000                 THUMB
   36 00000000                 EXPORT           __main      ; Make available
   37 00000000         
   38 00000000         __main                               ; Start clocks for 
                                                            features to be used
                                                            
   39 00000000 4926            LDR              R1, =RCGCADC 
                                                            ; Turn on ADC clock
                                                            
   40 00000002 6808            LDR              R0, [R1]
   41 00000004 F040 0001       ORR              R0, R0, #0x01 ; set bit 0 to en
                                                            able ADC0 clock
   42 00000008 6008            STR              R0, [R1]
   43 0000000A BF00            NOP
   44 0000000C BF00            NOP
   45 0000000E BF00            NOP                          ; Let clock stabili
                                                            ze
   46 00000010 4923            LDR              R1, =RCGCGPIO ; Turn on GPIO cl
                                                            ock
   47 00000012 6808            LDR              R0, [R1]
   48 00000014 F040 0010       ORR              R0, R0, #0x10 ; set bit 4 to en
                                                            able port E clock 
   49 00000018 6008            STR              R0, [R1]
   50 0000001A BF00            NOP
   51 0000001C BF00            NOP
   52 0000001E BF00            NOP                          ; Let clock stabili
                                                            ze
   53 00000020         ; Setup GPIO to make PE3 input for ADC0
   54 00000020         ; Enable alternate functions
   55 00000020 4920            LDR              R1, =PORTE_AFSEL
   56 00000022 6808            LDR              R0, [R1]
   57 00000024 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able alt functions 
                                                            on PE3
   58 00000028 6008            STR              R0, [R1]
   59 0000002A         ; PCTL does not have to be configured
   60 0000002A         ; since ADC0 is automatically selected when
   61 0000002A         ; port pin is set to analog.
   62 0000002A         ; Disable digital on PE3
   63 0000002A 491F            LDR              R1, =PORTE_DEN
   64 0000002C 6808            LDR              R0, [R1]



ARM Macro Assembler    Page 3 


   65 0000002E F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable digital on 
                                                            PE3
   66 00000032 6008            STR              R0, [R1]
   67 00000034         ; Enable analog on PE3
   68 00000034 491D            LDR              R1, =PORTE_AMSEL
   69 00000036 6808            LDR              R0, [R1]
   70 00000038 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able analog on PE3
   71 0000003C 6008            STR              R0, [R1]
   72 0000003E         ; Disable sequencer while ADC setup
   73 0000003E 491C            LDR              R1, =ADC0_ACTSS
   74 00000040 6808            LDR              R0, [R1]
   75 00000042 F020 0008       BIC              R0, R0, #0x08 ; clear bit 3 to 
                                                            disable SS3
   76 00000046 6008            STR              R0, [R1]
   77 00000048         ; Select trigger source
   78 00000048 491A            LDR              R1, =ADC0_EMUX
   79 0000004A 6808            LDR              R0, [R1]
   80 0000004C F420 4070       BIC              R0, R0, #0xF000 ; clear bits 15
                                                            :12 to select SOFTW
                                                            ARE
   81 00000050 6008            STR              R0, [R1]    ; trigger
   82 00000052         ; Select input channel
   83 00000052 4919            LDR              R1, =ADC0_SSMUX3
   84 00000054 6808            LDR              R0, [R1]
   85 00000056 F020 000F       BIC              R0, R0, #0x000F ; clear bits 3:
                                                            0 to select AIN0
   86 0000005A 6008            STR              R0, [R1]
   87 0000005C         ; Config sample sequence
   88 0000005C 4917            LDR              R1, =ADC0_SSCTL3
   89 0000005E 6808            LDR              R0, [R1]
   90 00000060 F040 0006       ORR              R0, R0, #0x06 ; set bits 2:1 (I
                                                            E0, END0)
   91 00000064 6008            STR              R0, [R1]
   92 00000066         ; Set sample rate
   93 00000066 4916            LDR              R1, =ADC0_PC
   94 00000068 6808            LDR              R0, [R1]
   95 0000006A F040 0001       ORR              R0, R0, #0x01 ; set bits 3:0 to
                                                             0x1 for 125k sps
   96 0000006E 6008            STR              R0, [R1]
   97 00000070         ; Done with setup, enable sequencer
   98 00000070 490F            LDR              R1, =ADC0_ACTSS
   99 00000072 6808            LDR              R0, [R1]
  100 00000074 F040 0008       ORR              R0, R0, #0x08 ; set bit 3 to en
                                                            able seq 3
  101 00000078 6008            STR              R0, [R1]    ; sampling enabled 
                                                            but not initiated y
                                                            et
  102 0000007A         ; start sampling routine
  103 0000007A 4B12            LDR              R3, =ADC0_RIS 
                                                            ; interrupt address
                                                            
  104 0000007C 4C12            LDR              R4, =ADC0_SSFIFO3 
                                                            ; result address
  105 0000007E 4A13            LDR              R2, =ADC0_PSSI ; sample sequenc
                                                            e initiate address
  106 00000080 4E13            LDR              R6, =ADC0_ISC
  107 00000082         ; initiate sampling by enabling sequencer 3 in ADC0_PSSI



ARM Macro Assembler    Page 4 


                       
  108 00000082 6810    Smpl    LDR              R0, [R2]
  109 00000084 F040 0008       ORR              R0, R0, #0x08 
                                                            ; set bit 3 for SS3
                                                            
  110 00000088 6010            STR              R0, [R2]
  111 0000008A         ; check for sample complete (bit 3 of ADC0_RIS set)
  112 0000008A 6818    Cont    LDR              R0, [R3]
  113 0000008C F010 0008       ANDS             R0, R0, #8
  114 00000090 D0FB            BEQ              Cont
  115 00000092         ;branch fails if the flag is set so data can be read and
                        flag is cleared
  116 00000092 6827            LDR              R7,[R4]
  117 00000094         ;STR   R0,[R5]    ;store the data
  118 00000094 F04F 0008       MOV              R0, #8
  119 00000098 6030            STR              R0, [R6]    ; clear flag
  120 0000009A E7F2            B                Smpl
  121 0000009C                 END
              400FE638 
              400FE608 
              40024420 
              4002451C 
              40024528 
              40038000 
              40038014 
              400380A0 
              400380A4 
              40038FC4 
              40038004 
              400380A8 
              40038028 
              4003800C 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\adc.d -o.\objects\adc.o -I.\RTE\_Target_1 -IC:\Keil_v
5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -IC:\Keil_v5\ARM\CMSIS\In
clude --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 526" --pr
edefine="TM4C123GH6PM SETA 1" --list=.\listings\adc.lst ADC.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Cont 0000008A

Symbol: Cont
   Definitions
      At line 112 in file ADC.s
   Uses
      At line 114 in file ADC.s
Comment: Cont used once
Smpl 00000082

Symbol: Smpl
   Definitions
      At line 108 in file ADC.s
   Uses
      At line 120 in file ADC.s
Comment: Smpl used once
__main 00000000

Symbol: __main
   Definitions
      At line 38 in file ADC.s
   Uses
      At line 36 in file ADC.s
Comment: __main used once
main 00000000

Symbol: main
   Definitions
      At line 34 in file ADC.s
   Uses
      None
Comment: main unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC0_ACTSS 40038000

Symbol: ADC0_ACTSS
   Definitions
      At line 13 in file ADC.s
   Uses
      At line 73 in file ADC.s
      At line 98 in file ADC.s

ADC0_EMUX 40038014

Symbol: ADC0_EMUX
   Definitions
      At line 16 in file ADC.s
   Uses
      At line 78 in file ADC.s
Comment: ADC0_EMUX used once
ADC0_IM 40038008

Symbol: ADC0_IM
   Definitions
      At line 15 in file ADC.s
   Uses
      None
Comment: ADC0_IM unused
ADC0_ISC 4003800C

Symbol: ADC0_ISC
   Definitions
      At line 22 in file ADC.s
   Uses
      At line 106 in file ADC.s
Comment: ADC0_ISC used once
ADC0_PC 40038FC4

Symbol: ADC0_PC
   Definitions
      At line 21 in file ADC.s
   Uses
      At line 93 in file ADC.s
Comment: ADC0_PC used once
ADC0_PSSI 40038028

Symbol: ADC0_PSSI
   Definitions
      At line 17 in file ADC.s
   Uses
      At line 105 in file ADC.s
Comment: ADC0_PSSI used once
ADC0_RIS 40038004

Symbol: ADC0_RIS
   Definitions
      At line 14 in file ADC.s
   Uses
      At line 103 in file ADC.s
Comment: ADC0_RIS used once
ADC0_SSCTL3 400380A4




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: ADC0_SSCTL3
   Definitions
      At line 19 in file ADC.s
   Uses
      At line 88 in file ADC.s
Comment: ADC0_SSCTL3 used once
ADC0_SSFIFO3 400380A8

Symbol: ADC0_SSFIFO3
   Definitions
      At line 20 in file ADC.s
   Uses
      At line 104 in file ADC.s
Comment: ADC0_SSFIFO3 used once
ADC0_SSMUX3 400380A0

Symbol: ADC0_SSMUX3
   Definitions
      At line 18 in file ADC.s
   Uses
      At line 83 in file ADC.s
Comment: ADC0_SSMUX3 used once
PORTE_AFSEL 40024420

Symbol: PORTE_AFSEL
   Definitions
      At line 28 in file ADC.s
   Uses
      At line 55 in file ADC.s
Comment: PORTE_AFSEL used once
PORTE_AMSEL 40024528

Symbol: PORTE_AMSEL
   Definitions
      At line 29 in file ADC.s
   Uses
      At line 68 in file ADC.s
Comment: PORTE_AMSEL used once
PORTE_DEN 4002451C

Symbol: PORTE_DEN
   Definitions
      At line 26 in file ADC.s
   Uses
      At line 63 in file ADC.s
Comment: PORTE_DEN used once
PORTE_PCTL 4002452C

Symbol: PORTE_PCTL
   Definitions
      At line 27 in file ADC.s
   Uses
      None
Comment: PORTE_PCTL unused
RCGCADC 400FE638

Symbol: RCGCADC
   Definitions
      At line 11 in file ADC.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 39 in file ADC.s
Comment: RCGCADC used once
RCGCGPIO 400FE608

Symbol: RCGCGPIO
   Definitions
      At line 24 in file ADC.s
   Uses
      At line 46 in file ADC.s
Comment: RCGCGPIO used once
16 symbols
356 symbols in table
