<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf hw_top.ucf

</twCmdLine><twDesign>TOP.ncd</twDesign><twDesignPath>TOP.ncd</twDesignPath><twPCF>TOP.pcf</twPCF><twPcfPath>TOP.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="Net clk_100mhz PERIOD = 10000 ps;" ScopeName="">NET &quot;clk_100mhz&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_100mhz&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="Net clk_100mhz PERIOD = 10000 ps;" ScopeName="">NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD         = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD
        = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="7.780" period="10.000" constraintValue="10.000" deviceLimit="2.220" freqLimit="450.450" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0&quot; derived from  NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;  divided by 2.00 to 5 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="13"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0&quot; derived from
 NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;
 divided by 2.00 to 5 nS  
</twPinLimitBanner><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.948" period="5.000" constraintValue="5.000" deviceLimit="1.052" freqLimit="950.570" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="15" type="MINPERIOD" name="Tbccko_PLLIN" slack="3.948" period="5.000" constraintValue="5.000" deviceLimit="1.052" freqLimit="950.570" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN0" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN0" locationPin="BUFPLL_MCB_X0Y5.PLLIN0" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="16" type="MAXPERIOD" name="Tpllper_CLKOUT(Foutmin)" slack="315.000" period="5.000" constraintValue="5.000" deviceLimit="320.000" freqLimit="3.125" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0"/></twPinLimitRpt></twConst><twConst anchorID="17" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/c3_sysclk_2x&quot; derived from  PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0&quot; derived from NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS    duty cycle corrected to 5 nS  HIGH 2.500 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/c3_sysclk_2x&quot; derived from
 PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0&quot; derived from NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS  
 duty cycle corrected to 5 nS  HIGH 2.500 nS 
</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="3.401" period="5.000" constraintValue="5.000" deviceLimit="1.599" freqLimit="625.391" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="Inst_ddr_control/inst_ddr/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180&quot; derived from  NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;  divided by 2.00 to 5 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.052</twMinPer></twConstHead><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180&quot; derived from
 NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;
 divided by 2.00 to 5 nS  
</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.948" period="5.000" constraintValue="5.000" deviceLimit="1.052" freqLimit="950.570" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tbccko_PLLIN" slack="3.948" period="5.000" constraintValue="5.000" deviceLimit="1.052" freqLimit="950.570" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN1" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN1" locationPin="BUFPLL_MCB_X0Y5.PLLIN1" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="24" type="MAXPERIOD" name="Tpllper_CLKOUT(Foutmin)" slack="315.000" period="5.000" constraintValue="5.000" deviceLimit="320.000" freqLimit="3.125" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/c3_sysclk_2x_180&quot; derived from  PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180&quot; derived from NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS    duty cycle corrected to 5 nS  HIGH 2.500 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="26"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/c3_sysclk_2x_180&quot; derived from
 PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180&quot; derived from NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS  
 duty cycle corrected to 5 nS  HIGH 2.500 nS 
</twPinLimitBanner><twPinLimit anchorID="27" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="3.401" period="5.000" constraintValue="5.000" deviceLimit="1.599" freqLimit="625.391" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="Inst_ddr_control/inst_ddr/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in&quot; derived from  NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   </twConstName><twItemCnt>480</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>99</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.901</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2 (SLICE_X4Y61.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.099</twSlack><twSrc BELType="FF">Inst_ddr_control/Inst_clkA_addr/T1</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twDest><twTotPathDel>4.800</twTotPathDel><twClkSkew dest = "0.475" src = "0.458">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/Inst_clkA_addr/T1</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X8Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_ddr_control/Inst_clkA_addr/T1</twComp><twBEL>Inst_ddr_control/Inst_clkA_addr/T1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_ddr_control/Inst_clkA_addr/T1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/Inst_clkA_addr/T1</twComp><twBEL>Inst_ddr_control/Inst_clkA_addr/PULSE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>Inst_ddr_control/address_cnt_en</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twBEL></twPathDel><twLogDel>1.151</twLogDel><twRouteDel>3.649</twRouteDel><twTotDel>4.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.473</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_1_C_1</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twDest><twTotPathDel>4.398</twTotPathDel><twClkSkew dest = "0.194" src = "0.205">0.011</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_1_C_1</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X5Y61.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_3_P_3</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_1_C_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_1_C_1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/Madd_ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT_lut&lt;1&gt;</twBEL><twBEL>Inst_ddr_control/Madd_ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT_cy&lt;4&gt;</twBEL><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twBEL></twPathDel><twLogDel>1.968</twLogDel><twRouteDel>2.430</twRouteDel><twTotDel>4.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.627</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twDest><twTotPathDel>4.255</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X4Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_24</twBEL><twBEL>Inst_ddr_control/Madd_ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT_cy&lt;4&gt;</twBEL><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twBEL></twPathDel><twLogDel>1.858</twLogDel><twRouteDel>2.397</twRouteDel><twTotDel>4.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2 (SLICE_X5Y61.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.112</twSlack><twSrc BELType="FF">Inst_ddr_control/Inst_clkA_addr/T1</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twDest><twTotPathDel>4.787</twTotPathDel><twClkSkew dest = "0.475" src = "0.458">-0.017</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/Inst_clkA_addr/T1</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X8Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_ddr_control/Inst_clkA_addr/T1</twComp><twBEL>Inst_ddr_control/Inst_clkA_addr/T1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_ddr_control/Inst_clkA_addr/T1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/Inst_clkA_addr/T1</twComp><twBEL>Inst_ddr_control/Inst_clkA_addr/PULSE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>Inst_ddr_control/address_cnt_en</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_3_P_3</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twBEL></twPathDel><twLogDel>1.151</twLogDel><twRouteDel>3.636</twRouteDel><twTotDel>4.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.497</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_1_C_1</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twDest><twTotPathDel>4.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_1_C_1</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X5Y61.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_3_P_3</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_1_C_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_1_C_1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/Madd_ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT_lut&lt;1&gt;</twBEL><twBEL>Inst_ddr_control/Madd_ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT_cy&lt;4&gt;</twBEL><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_3_P_3</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twBEL></twPathDel><twLogDel>1.968</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>4.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.629</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twDest><twTotPathDel>4.242</twTotPathDel><twClkSkew dest = "0.194" src = "0.205">0.011</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X4Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.105</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_2_P_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_24</twBEL><twBEL>Inst_ddr_control/Madd_ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT_cy&lt;4&gt;</twBEL><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_GND_86_o_add_1_OUT&lt;3&gt;</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT211</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_3_P_3</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_2_C_2</twBEL></twPathDel><twLogDel>1.858</twLogDel><twRouteDel>2.384</twRouteDel><twTotDel>4.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDCA1), 2 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.144</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_0_P_0</twSrc><twDest BELType="CPU">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>4.782</twTotPathDel><twClkSkew dest = "0.616" src = "0.572">-0.044</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_0_P_0</twSrc><twDest BELType='CPU'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X11Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_0_P_0</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_0_P_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_0_P_0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_0_P_0</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_01</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDCA1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.401</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_0</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbdck_CMDCA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>3.599</twRouteDel><twTotDel>4.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.927</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_0_C_0</twSrc><twDest BELType="CPU">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>4.001</twTotPathDel><twClkSkew dest = "0.616" src = "0.570">-0.046</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_0_C_0</twSrc><twDest BELType='CPU'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X11Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_0_C_0</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_0_C_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_0_C_0</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_0_P_0</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_01</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDCA1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.401</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_0</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbdck_CMDCA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>4.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in&quot; derived from
 NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/ddr_addr_a_pico_wr_9 (SLICE_X3Y63.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_9</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_9</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_9</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X3Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_11</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_11</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT281</twBEL><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_9</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>86.4</twPctLog><twPctRoute>13.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/ddr_addr_a_pico_wr_15 (SLICE_X3Y65.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_15</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_15</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_15</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X3Y65.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_19</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_15</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y65.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_19</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT71</twBEL><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_15</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.080</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/ddr_addr_a_pico_wr_23 (SLICE_X3Y66.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.496</twSlack><twSrc BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_23</twSrc><twDest BELType="FF">Inst_ddr_control/ddr_addr_a_pico_wr_23</twDest><twTotPathDel>0.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_23</twSrc><twDest BELType='FF'>Inst_ddr_control/ddr_addr_a_pico_wr_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twSrcClk><twPathDel><twSite>SLICE_X3Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_23</twComp><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y66.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.083</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_23</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_ddr_control/ddr_addr_a_pico_wr_23</twComp><twBEL>Inst_ddr_control/Mmux_ddr_addr_a_pico_wr[27]_ddr_addr_a_pico_wr[27]_mux_2_OUT161</twBEL><twBEL>Inst_ddr_control/ddr_addr_a_pico_wr_23</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.083</twRouteDel><twTotDel>0.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">Inst_ddr_control/clk_ddr_fifo_out</twDestClk><twPctLog>83.3</twPctLog><twPctRoute>16.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in&quot; derived from
 NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  
</twPinLimitBanner><twPinLimit anchorID="52" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="38.500" period="40.000" constraintValue="40.000" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="Inst_ddr_control/clk_ddr_fifo_out"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="38.500" period="40.000" constraintValue="40.000" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="Inst_ddr_control/clk_ddr_fifo_out"/></twPinLimitRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in&quot; derived from  NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS   </twConstName><twItemCnt>11073</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1100</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.957</twMinPer></twConstHead><twPathRptBanner iPaths="272" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (SLICE_X4Y53.CE), 272 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.043</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>7.809</twTotPathDel><twClkSkew dest = "0.471" src = "0.515">0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;6&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.379</twLogDel><twRouteDel>5.430</twRouteDel><twTotDel>7.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.354</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>7.498</twTotPathDel><twClkSkew dest = "0.471" src = "0.515">0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y49.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;6&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.379</twLogDel><twRouteDel>5.119</twRouteDel><twTotDel>7.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.368</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twTotPathDel>7.512</twTotPathDel><twClkSkew dest = "0.189" src = "0.205">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;1&gt;</twBEL><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv116</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.184</twLogDel><twRouteDel>5.328</twRouteDel><twTotDel>7.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="272" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (SLICE_X4Y53.CE), 272 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.053</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twDest><twTotPathDel>7.799</twTotPathDel><twClkSkew dest = "0.471" src = "0.515">0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;6&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBEL></twPathDel><twLogDel>2.369</twLogDel><twRouteDel>5.430</twRouteDel><twTotDel>7.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.364</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twDest><twTotPathDel>7.488</twTotPathDel><twClkSkew dest = "0.471" src = "0.515">0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y49.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;6&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBEL></twPathDel><twLogDel>2.369</twLogDel><twRouteDel>5.119</twRouteDel><twTotDel>7.488</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.378</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twDest><twTotPathDel>7.502</twTotPathDel><twClkSkew dest = "0.189" src = "0.205">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;1&gt;</twBEL><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv116</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBEL></twPathDel><twLogDel>2.174</twLogDel><twRouteDel>5.328</twRouteDel><twTotDel>7.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="272" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (SLICE_X4Y53.CE), 272 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.068</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twTotPathDel>7.784</twTotPathDel><twClkSkew dest = "0.471" src = "0.515">0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y49.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;6&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.641</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.354</twLogDel><twRouteDel>5.430</twRouteDel><twTotDel>7.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.379</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twTotPathDel>7.473</twTotPathDel><twClkSkew dest = "0.471" src = "0.515">0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X0Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y49.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;6&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o22</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o21</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value[7]_Max_Value_Previous[7]_LessThan_191_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.354</twLogDel><twRouteDel>5.119</twRouteDel><twTotDel>7.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.393</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twTotPathDel>7.487</twTotPathDel><twClkSkew dest = "0.189" src = "0.205">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;7&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;1&gt;</twBEL><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv116</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1562_inv115</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv111</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1684_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.159</twLogDel><twRouteDel>5.328</twRouteDel><twTotDel>7.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in&quot; derived from
 NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB (SLICE_X5Y50.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twDest><twTotPathDel>0.356</twTotPathDel><twClkSkew dest = "0.325" src = "0.336">0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twFalling">0.287</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y50.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X8Y53.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y53.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor&lt;3&gt;11</twBEL><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3 (SLICE_X3Y43.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5</twSrc><twDest BELType="FF">Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5</twSrc><twDest BELType='FF'>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2-In</twComp><twBEL>Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_ddr_control/inst_ddr/c3_mcb_drp_clk</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="80"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in&quot; derived from
 NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS  
</twPinLimitBanner><twPinLimit anchorID="81" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tmcbcper_UICLK" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="Inst_ddr_control/inst_ddr/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.948" period="5.000" constraintValue="5.000" deviceLimit="1.052" freqLimit="950.570" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.948" period="5.000" constraintValue="5.000" deviceLimit="1.052" freqLimit="950.570" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="88" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =         PERIOD TIMEGRP         &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_SYS_CLK3 / 0.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="90"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_SYS_CLK3 / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="91" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tmcbcper_UICLK" slack="19.000" period="20.000" constraintValue="20.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="Inst_ddr_control/inst_ddr/c3_mcb_drp_clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7/CLK" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase/CK" locationPin="SLICE_X2Y42.CLK" clockNet="Inst_ddr_control/inst_ddr/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180&quot;         TS_SYS_CLK3 / 2 PHASE 2.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="95"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_SYS_CLK3 / 2 PHASE 2.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="96" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="3.401" period="5.000" constraintValue="5.000" deviceLimit="1.599" freqLimit="625.391" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="Inst_ddr_control/inst_ddr/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0&quot;         TS_SYS_CLK3 / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_SYS_CLK3 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="3.401" period="5.000" constraintValue="5.000" deviceLimit="1.599" freqLimit="625.391" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="Inst_ddr_control/inst_ddr/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in = PERIOD         TIMEGRP         &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_SYS_CLK3 / 0.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_SYS_CLK3 / 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="38.500" period="40.000" constraintValue="40.000" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="Inst_ddr_control/clk_ddr_fifo_out"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="38.500" period="40.000" constraintValue="40.000" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="Inst_ddr_control/clk_ddr_fifo_out"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="105"><twConstRollup name="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" fullName="NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD         = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="3.978" errors="0" errorRollup="0" items="0" itemsRollup="11553"/><twConstRollup name="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0" fullName="PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0&quot; derived from  NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;  divided by 2.00 to 5 nS   " type="child" depth="1" requirement="5.000" prefType="period" actual="1.052" actualRollup="1.599" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="Inst_ddr_control/inst_ddr/c3_sysclk_2x" fullName="PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/c3_sysclk_2x&quot; derived from  PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0&quot; derived from NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS    duty cycle corrected to 5 nS  HIGH 2.500 nS  " type="child" depth="2" requirement="5.000" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180" fullName="PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180&quot; derived from  NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;  divided by 2.00 to 5 nS   " type="child" depth="1" requirement="5.000" prefType="period" actual="1.052" actualRollup="1.599" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="Inst_ddr_control/inst_ddr/c3_sysclk_2x_180" fullName="PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/c3_sysclk_2x_180&quot; derived from  PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180&quot; derived from NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS    duty cycle corrected to 5 nS  HIGH 2.500 nS  " type="child" depth="2" requirement="5.000" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in" fullName="PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in&quot; derived from  NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   " type="child" depth="1" requirement="40.000" prefType="period" actual="4.901" actualRollup="N/A" errors="0" errorRollup="0" items="480" itemsRollup="0"/><twConstRollup name="Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in" fullName="PERIOD analysis for net &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in&quot; derived from  NET &quot;Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg&quot; PERIOD        = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS   " type="child" depth="1" requirement="20.000" prefType="period" actual="7.957" actualRollup="N/A" errors="0" errorRollup="0" items="11073" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="106"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="3.198" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =         PERIOD TIMEGRP         &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_SYS_CLK3 / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180" fullName="TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180&quot;         TS_SYS_CLK3 / 2 PHASE 2.5 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0" fullName="TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0&quot;         TS_SYS_CLK3 / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in = PERIOD         TIMEGRP         &quot;Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_SYS_CLK3 / 0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="107">0</twUnmetConstCnt><twDataSheet anchorID="108" twNameLen="15"><twClk2SUList anchorID="109" twDestWidth="10"><twDest>clk_100mhz</twDest><twClk2SU><twSrc>clk_100mhz</twSrc><twRiseRise>7.957</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="110"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>11553</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1602</twConnCnt></twConstCov><twStats anchorID="111"><twMinPer>7.957</twMinPer><twFootnote number="1" /><twMaxFreq>125.676</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jul 29 00:53:39 2020 </twTimestamp></twFoot><twClientInfo anchorID="112"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 196 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
