

================================================================
== Vitis HLS Report for 'proc_1_2'
================================================================
* Date:           Fri Oct 14 11:19:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.00 ns|  1.095 ns|     0.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       30|       30|  60.000 ns|  60.000 ns|   30|   30|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_proc_1_2_Pipeline_VITIS_LOOP_55_1_fu_30  |proc_1_2_Pipeline_VITIS_LOOP_55_1  |       14|       14|  28.000 ns|  28.000 ns|   14|   14|       no|
        |grp_proc_1_2_Pipeline_VITIS_LOOP_59_2_fu_41  |proc_1_2_Pipeline_VITIS_LOOP_59_2  |       12|       12|  24.000 ns|  24.000 ns|   12|   12|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      148|      199|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       76|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      156|      277|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_proc_1_2_Pipeline_VITIS_LOOP_55_1_fu_30  |proc_1_2_Pipeline_VITIS_LOOP_55_1  |        0|   0|  141|  129|    0|
    |grp_proc_1_2_Pipeline_VITIS_LOOP_59_2_fu_41  |proc_1_2_Pipeline_VITIS_LOOP_59_2  |        0|   0|    7|   70|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   0|  148|  199|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |ap_done               |   9|          2|    1|          2|
    |data_channel121_read  |   9|          2|    1|          2|
    |data_channel12_write  |   9|          2|    1|          2|
    |data_channel232_read  |   9|          2|    1|          2|
    |data_channel23_write  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  76|         16|    6|         16|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                 |  5|   0|    5|          0|
    |ap_done_reg                                               |  1|   0|    1|          0|
    |grp_proc_1_2_Pipeline_VITIS_LOOP_55_1_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |grp_proc_1_2_Pipeline_VITIS_LOOP_59_2_fu_41_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  8|   0|    8|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|         proc_1_2|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|         proc_1_2|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|         proc_1_2|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|         proc_1_2|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|         proc_1_2|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|         proc_1_2|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|         proc_1_2|  return value|
|data_channel12_din              |  out|   32|     ap_fifo|   data_channel12|       pointer|
|data_channel12_num_data_valid   |   in|    7|     ap_fifo|   data_channel12|       pointer|
|data_channel12_fifo_cap         |   in|    7|     ap_fifo|   data_channel12|       pointer|
|data_channel12_full_n           |   in|    1|     ap_fifo|   data_channel12|       pointer|
|data_channel12_write            |  out|    1|     ap_fifo|   data_channel12|       pointer|
|data_channel23_din              |  out|   32|     ap_fifo|   data_channel23|       pointer|
|data_channel23_num_data_valid   |   in|    7|     ap_fifo|   data_channel23|       pointer|
|data_channel23_fifo_cap         |   in|    7|     ap_fifo|   data_channel23|       pointer|
|data_channel23_full_n           |   in|    1|     ap_fifo|   data_channel23|       pointer|
|data_channel23_write            |  out|    1|     ap_fifo|   data_channel23|       pointer|
|data_channel121_dout            |   in|   32|     ap_fifo|  data_channel121|       pointer|
|data_channel121_num_data_valid  |   in|    7|     ap_fifo|  data_channel121|       pointer|
|data_channel121_fifo_cap        |   in|    7|     ap_fifo|  data_channel121|       pointer|
|data_channel121_empty_n         |   in|    1|     ap_fifo|  data_channel121|       pointer|
|data_channel121_read            |  out|    1|     ap_fifo|  data_channel121|       pointer|
|data_channel232_dout            |   in|   32|     ap_fifo|  data_channel232|       pointer|
|data_channel232_num_data_valid  |   in|    7|     ap_fifo|  data_channel232|       pointer|
|data_channel232_fifo_cap        |   in|    7|     ap_fifo|  data_channel232|       pointer|
|data_channel232_empty_n         |   in|    1|     ap_fifo|  data_channel232|       pointer|
|data_channel232_read            |  out|    1|     ap_fifo|  data_channel232|       pointer|
+--------------------------------+-----+-----+------------+-----------------+--------------+

