library verilog;
use verilog.vl_types.all;
entity Extend_Unit is
    port(
        EU_immediate    : in     vl_logic_vector(15 downto 0);
        ExtSign         : in     vl_logic;
        extended        : out    vl_logic_vector(31 downto 0)
    );
end Extend_Unit;
