QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 00:14:42 on Oct 07,2025
vlog -sv "+acc" "+cover" "+fcover" -l apb_top.log top.sv 
-- Compiling interface asyn_fifo_interfs
** Note: (vlog-2286) asyn_fifo_pkg.sv(1): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package asyn_fifo_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module two_ff_sync
-- Compiling module FIFO_memory
-- Compiling module rptr_empty
-- Compiling module wptr_full
-- Compiling module FIFO
-- Compiling program asyn_fifo_assertions
-- Compiling package top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package asyn_fifo_pkg
-- Compiling module top

Top level modules:
	top
End time: 00:14:43 on Oct 07,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
