

================================================================
== Vitis HLS Report for 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'
================================================================
* Date:           Thu Dec 29 16:02:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.472 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       86|  0.700 us|  0.860 us|   70|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_369_4  |       68|       84|         5|          4|          1|  17 ~ 21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      217|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      132|    -|
|Register             |        -|     -|      137|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      137|      349|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln13_10_fu_238_p2  |         +|   0|  0|  14|           7|           1|
    |add_ln13_11_fu_254_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln13_12_fu_264_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln13_13_fu_274_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_14_fu_284_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_15_fu_294_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_16_fu_304_p2  |         +|   0|  0|  14|           7|           3|
    |add_ln13_9_fu_227_p2   |         +|   0|  0|  16|           7|           7|
    |add_ln13_fu_221_p2     |         +|   0|  0|  16|           7|           7|
    |add_ln369_fu_198_p2    |         +|   0|  0|  12|           5|           1|
    |icmp_ln369_fu_192_p2   |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |this_s_d0              |       xor|   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 217|         138|         103|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    5|         10|
    |i_6_fu_68                    |   9|          2|    5|         10|
    |seedbuf_address0             |  26|          5|    7|         35|
    |seedbuf_address1             |  26|          5|    7|         35|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 132|         27|   29|        103|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_9_reg_345           |   7|   0|    7|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_6_fu_68                    |   5|   0|    5|          0|
    |icmp_ln369_reg_341           |   1|   0|    1|          0|
    |seedbuf_load_10_reg_401      |   8|   0|    8|          0|
    |seedbuf_load_11_reg_416      |   8|   0|    8|          0|
    |seedbuf_load_12_reg_421      |   8|   0|    8|          0|
    |seedbuf_load_8_reg_376       |   8|   0|    8|          0|
    |seedbuf_load_9_reg_396       |   8|   0|    8|          0|
    |seedbuf_load_reg_371         |   8|   0|    8|          0|
    |this_s_addr_reg_365          |   5|   0|    5|          0|
    |this_s_load_reg_391          |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 137|   0|  137|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_369_4|  return value|
|select_ln368      |   in|    5|     ap_none|                              select_ln368|        scalar|
|m_cast            |   in|    6|     ap_none|                                    m_cast|        scalar|
|trunc_ln340_2     |   in|    7|     ap_none|                             trunc_ln340_2|        scalar|
|seedbuf_address0  |  out|    7|   ap_memory|                                   seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|                                   seedbuf|         array|
|seedbuf_q0        |   in|    8|   ap_memory|                                   seedbuf|         array|
|seedbuf_address1  |  out|    7|   ap_memory|                                   seedbuf|         array|
|seedbuf_ce1       |  out|    1|   ap_memory|                                   seedbuf|         array|
|seedbuf_q1        |   in|    8|   ap_memory|                                   seedbuf|         array|
|this_s_address0   |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce0        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_we0        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_d0         |  out|   64|   ap_memory|                                    this_s|         array|
|this_s_address1   |  out|    5|   ap_memory|                                    this_s|         array|
|this_s_ce1        |  out|    1|   ap_memory|                                    this_s|         array|
|this_s_q1         |   in|   64|   ap_memory|                                    this_s|         array|
+------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 8 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln340_2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln340_2"   --->   Operation 9 'read' 'trunc_ln340_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %m_cast"   --->   Operation 10 'read' 'm_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln368_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln368"   --->   Operation 11 'read' 'select_ln368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_cast_cast = zext i6 %m_cast_read"   --->   Operation 12 'zext' 'm_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i_6"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i5 %i_6" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.72ns)   --->   "%icmp_ln369 = icmp_eq  i5 %i, i5 %select_ln368_read" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 18 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 21, i64 0"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.82ns)   --->   "%add_ln369 = add i5 %i, i5 1" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 20 'add' 'add_ln369' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %for.inc57.split, void %for.end59.loopexit.exitStub" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 21 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_24_cast5 = zext i5 %i" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 22 'zext' 'i_24_cast5' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln370 = trunc i5 %i" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 23 'trunc' 'trunc_ln370' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln370, i3 0" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 24 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13 = add i7 %shl_ln2, i7 %m_cast_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = (!icmp_ln369)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln13_9 = add i7 %add_ln13, i7 %trunc_ln340_2_read" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 26 'add' 'add_ln13_9' <Predicate = (!icmp_ln369)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %add_ln13_9" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 27 'zext' 'zext_ln13' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%seedbuf_addr = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 28 'getelementptr' 'seedbuf_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.73ns)   --->   "%seedbuf_load = load i7 %seedbuf_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 29 'load' 'seedbuf_load' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%add_ln13_10 = add i7 %add_ln13_9, i7 1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 30 'add' 'add_ln13_10' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln13_18 = zext i7 %add_ln13_10" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 31 'zext' 'zext_ln13_18' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%seedbuf_addr_15 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_18" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 32 'getelementptr' 'seedbuf_addr_15' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.73ns)   --->   "%seedbuf_load_8 = load i7 %seedbuf_addr_15" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 33 'load' 'seedbuf_load_8' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %i_24_cast5" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 34 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 35 'load' 'this_s_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln369 = store i5 %add_ln369, i5 %i_6" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 36 'store' 'store_ln369' <Predicate = (!icmp_ln369)> <Delay = 0.46>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln369)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 37 [1/2] (0.73ns)   --->   "%seedbuf_load = load i7 %seedbuf_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 37 'load' 'seedbuf_load' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 38 [1/2] (0.73ns)   --->   "%seedbuf_load_8 = load i7 %seedbuf_addr_15" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 38 'load' 'seedbuf_load_8' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln13_11 = add i7 %add_ln13_9, i7 2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 39 'add' 'add_ln13_11' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13_19 = zext i7 %add_ln13_11" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 40 'zext' 'zext_ln13_19' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%seedbuf_addr_16 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_19" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 41 'getelementptr' 'seedbuf_addr_16' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.73ns)   --->   "%seedbuf_load_9 = load i7 %seedbuf_addr_16" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 42 'load' 'seedbuf_load_9' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 43 [1/1] (0.85ns)   --->   "%add_ln13_12 = add i7 %add_ln13_9, i7 3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 43 'add' 'add_ln13_12' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13_20 = zext i7 %add_ln13_12" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 44 'zext' 'zext_ln13_20' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%seedbuf_addr_17 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_20" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 45 'getelementptr' 'seedbuf_addr_17' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.73ns)   --->   "%seedbuf_load_10 = load i7 %seedbuf_addr_17" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 46 'load' 'seedbuf_load_10' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 47 'load' 'this_s_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 48 [1/2] (0.73ns)   --->   "%seedbuf_load_9 = load i7 %seedbuf_addr_16" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 48 'load' 'seedbuf_load_9' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 49 [1/2] (0.73ns)   --->   "%seedbuf_load_10 = load i7 %seedbuf_addr_17" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 49 'load' 'seedbuf_load_10' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln13_13 = add i7 %add_ln13_9, i7 4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 50 'add' 'add_ln13_13' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13_21 = zext i7 %add_ln13_13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 51 'zext' 'zext_ln13_21' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%seedbuf_addr_18 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_21" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 52 'getelementptr' 'seedbuf_addr_18' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.73ns)   --->   "%seedbuf_load_11 = load i7 %seedbuf_addr_18" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 53 'load' 'seedbuf_load_11' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln13_14 = add i7 %add_ln13_9, i7 5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 54 'add' 'add_ln13_14' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln13_22 = zext i7 %add_ln13_14" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 55 'zext' 'zext_ln13_22' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%seedbuf_addr_19 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_22" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 56 'getelementptr' 'seedbuf_addr_19' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.73ns)   --->   "%seedbuf_load_12 = load i7 %seedbuf_addr_19" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 57 'load' 'seedbuf_load_12' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 58 [1/2] (0.73ns)   --->   "%seedbuf_load_11 = load i7 %seedbuf_addr_18" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 58 'load' 'seedbuf_load_11' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 59 [1/2] (0.73ns)   --->   "%seedbuf_load_12 = load i7 %seedbuf_addr_19" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 59 'load' 'seedbuf_load_12' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 60 [1/1] (0.85ns)   --->   "%add_ln13_15 = add i7 %add_ln13_9, i7 6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 60 'add' 'add_ln13_15' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln13_23 = zext i7 %add_ln13_15" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 61 'zext' 'zext_ln13_23' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%seedbuf_addr_20 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_23" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 62 'getelementptr' 'seedbuf_addr_20' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (0.73ns)   --->   "%seedbuf_load_13 = load i7 %seedbuf_addr_20" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 63 'load' 'seedbuf_load_13' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 64 [1/1] (0.85ns)   --->   "%add_ln13_16 = add i7 %add_ln13_9, i7 7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 64 'add' 'add_ln13_16' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13_24 = zext i7 %add_ln13_16" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 65 'zext' 'zext_ln13_24' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%seedbuf_addr_21 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_24" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 66 'getelementptr' 'seedbuf_addr_21' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.73ns)   --->   "%seedbuf_load_14 = load i7 %seedbuf_addr_21" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 67 'load' 'seedbuf_load_14' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 68 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.73ns)   --->   "%seedbuf_load_13 = load i7 %seedbuf_addr_20" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 69 'load' 'seedbuf_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_5 : Operation 70 [1/2] (0.73ns)   --->   "%seedbuf_load_14 = load i7 %seedbuf_addr_21" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 70 'load' 'seedbuf_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%r_17_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seedbuf_load_14, i8 %seedbuf_load_13, i8 %seedbuf_load_12, i8 %seedbuf_load_11, i8 %seedbuf_load_10, i8 %seedbuf_load_9, i8 %seedbuf_load_8, i8 %seedbuf_load" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 71 'bitconcatenate' 'r_17_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.32ns)   --->   "%xor_ln370 = xor i64 %this_s_load, i64 %r_17_7" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 72 'xor' 'xor_ln370' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln370 = store i64 %xor_ln370, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 73 'store' 'store_ln370' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln369 = br void %for.inc57" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 74 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln368]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln340_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seedbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_6                   (alloca           ) [ 010000]
trunc_ln340_2_read    (read             ) [ 000000]
m_cast_read           (read             ) [ 000000]
select_ln368_read     (read             ) [ 000000]
m_cast_cast           (zext             ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
i                     (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
icmp_ln369            (icmp             ) [ 011110]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln369             (add              ) [ 000000]
br_ln369              (br               ) [ 000000]
i_24_cast5            (zext             ) [ 000000]
trunc_ln370           (trunc            ) [ 000000]
shl_ln2               (bitconcatenate   ) [ 000000]
add_ln13              (add              ) [ 000000]
add_ln13_9            (add              ) [ 001110]
zext_ln13             (zext             ) [ 000000]
seedbuf_addr          (getelementptr    ) [ 001000]
add_ln13_10           (add              ) [ 000000]
zext_ln13_18          (zext             ) [ 000000]
seedbuf_addr_15       (getelementptr    ) [ 001000]
this_s_addr           (getelementptr    ) [ 011111]
store_ln369           (store            ) [ 000000]
seedbuf_load          (load             ) [ 010111]
seedbuf_load_8        (load             ) [ 010111]
add_ln13_11           (add              ) [ 000000]
zext_ln13_19          (zext             ) [ 000000]
seedbuf_addr_16       (getelementptr    ) [ 000100]
add_ln13_12           (add              ) [ 000000]
zext_ln13_20          (zext             ) [ 000000]
seedbuf_addr_17       (getelementptr    ) [ 000100]
this_s_load           (load             ) [ 010111]
seedbuf_load_9        (load             ) [ 010011]
seedbuf_load_10       (load             ) [ 010011]
add_ln13_13           (add              ) [ 000000]
zext_ln13_21          (zext             ) [ 000000]
seedbuf_addr_18       (getelementptr    ) [ 000010]
add_ln13_14           (add              ) [ 000000]
zext_ln13_22          (zext             ) [ 000000]
seedbuf_addr_19       (getelementptr    ) [ 000010]
seedbuf_load_11       (load             ) [ 010001]
seedbuf_load_12       (load             ) [ 010001]
add_ln13_15           (add              ) [ 000000]
zext_ln13_23          (zext             ) [ 000000]
seedbuf_addr_20       (getelementptr    ) [ 010001]
add_ln13_16           (add              ) [ 000000]
zext_ln13_24          (zext             ) [ 000000]
seedbuf_addr_21       (getelementptr    ) [ 010001]
specloopname_ln342    (specloopname     ) [ 000000]
seedbuf_load_13       (load             ) [ 000000]
seedbuf_load_14       (load             ) [ 000000]
r_17_7                (bitconcatenate   ) [ 000000]
xor_ln370             (xor              ) [ 000000]
store_ln370           (store            ) [ 000000]
br_ln369              (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln368">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln368"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln340_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln340_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seedbuf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedbuf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_6_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln340_2_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln340_2_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="m_cast_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_cast_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="select_ln368_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln368_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="seedbuf_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
<pin id="105" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seedbuf_load/1 seedbuf_load_8/1 seedbuf_load_9/2 seedbuf_load_10/2 seedbuf_load_11/3 seedbuf_load_12/3 seedbuf_load_13/4 seedbuf_load_14/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="seedbuf_addr_15_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_15/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="this_s_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="4"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="130" dir="1" index="7" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/1 store_ln370/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="seedbuf_addr_16_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_16/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="seedbuf_addr_17_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_17/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="seedbuf_addr_18_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_18/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="seedbuf_addr_19_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_19/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="seedbuf_addr_20_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_20/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="seedbuf_addr_21_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr_21/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="m_cast_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln369_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln369_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln369/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_24_cast5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_24_cast5/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln370_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln370/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln13_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln13_9_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_9/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln13_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln13_10_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_10/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln13_18_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_18/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln369_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln369/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln13_11_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="1"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_11/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln13_19_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_19/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln13_12_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="1"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_12/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln13_20_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_20/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln13_13_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="2"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_13/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln13_21_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_21/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln13_14_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="2"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_14/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln13_22_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_22/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln13_15_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="3"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_15/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln13_23_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_23/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln13_16_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="3"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_16/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln13_24_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_24/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="r_17_7_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="0" index="3" bw="8" slack="1"/>
<pin id="319" dir="0" index="4" bw="8" slack="1"/>
<pin id="320" dir="0" index="5" bw="8" slack="2"/>
<pin id="321" dir="0" index="6" bw="8" slack="2"/>
<pin id="322" dir="0" index="7" bw="8" slack="3"/>
<pin id="323" dir="0" index="8" bw="8" slack="3"/>
<pin id="324" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_17_7/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="xor_ln370_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="3"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln370/5 "/>
</bind>
</comp>

<comp id="334" class="1005" name="i_6_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="341" class="1005" name="icmp_ln369_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln369 "/>
</bind>
</comp>

<comp id="345" class="1005" name="add_ln13_9_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="1"/>
<pin id="347" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_9 "/>
</bind>
</comp>

<comp id="355" class="1005" name="seedbuf_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="1"/>
<pin id="357" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="seedbuf_addr_15_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="1"/>
<pin id="362" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_15 "/>
</bind>
</comp>

<comp id="365" class="1005" name="this_s_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="seedbuf_load_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="3"/>
<pin id="373" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seedbuf_load "/>
</bind>
</comp>

<comp id="376" class="1005" name="seedbuf_load_8_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="3"/>
<pin id="378" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seedbuf_load_8 "/>
</bind>
</comp>

<comp id="381" class="1005" name="seedbuf_addr_16_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="1"/>
<pin id="383" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_16 "/>
</bind>
</comp>

<comp id="386" class="1005" name="seedbuf_addr_17_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="1"/>
<pin id="388" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_17 "/>
</bind>
</comp>

<comp id="391" class="1005" name="this_s_load_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="3"/>
<pin id="393" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="this_s_load "/>
</bind>
</comp>

<comp id="396" class="1005" name="seedbuf_load_9_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="2"/>
<pin id="398" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seedbuf_load_9 "/>
</bind>
</comp>

<comp id="401" class="1005" name="seedbuf_load_10_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2"/>
<pin id="403" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seedbuf_load_10 "/>
</bind>
</comp>

<comp id="406" class="1005" name="seedbuf_addr_18_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="1"/>
<pin id="408" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_18 "/>
</bind>
</comp>

<comp id="411" class="1005" name="seedbuf_addr_19_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_19 "/>
</bind>
</comp>

<comp id="416" class="1005" name="seedbuf_load_11_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_load_11 "/>
</bind>
</comp>

<comp id="421" class="1005" name="seedbuf_load_12_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="1"/>
<pin id="423" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_load_12 "/>
</bind>
</comp>

<comp id="426" class="1005" name="seedbuf_addr_20_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="1"/>
<pin id="428" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_20 "/>
</bind>
</comp>

<comp id="431" class="1005" name="seedbuf_addr_21_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="1"/>
<pin id="433" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="115" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="183"><net_src comp="78" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="84" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="189" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="212"><net_src comp="189" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="180" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="72" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="242"><net_src comp="227" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="253"><net_src comp="198" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="326"><net_src comp="97" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="327"><net_src comp="97" pin="7"/><net_sink comp="314" pin=2"/></net>

<net id="332"><net_src comp="314" pin="9"/><net_sink comp="328" pin=1"/></net>

<net id="333"><net_src comp="328" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="337"><net_src comp="68" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="344"><net_src comp="192" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="227" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="358"><net_src comp="90" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="363"><net_src comp="107" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="368"><net_src comp="115" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="374"><net_src comp="97" pin="7"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="314" pin=8"/></net>

<net id="379"><net_src comp="97" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="314" pin=7"/></net>

<net id="384"><net_src comp="132" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="389"><net_src comp="140" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="394"><net_src comp="122" pin="7"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="399"><net_src comp="97" pin="7"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="314" pin=6"/></net>

<net id="404"><net_src comp="97" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="314" pin=5"/></net>

<net id="409"><net_src comp="148" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="414"><net_src comp="156" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="419"><net_src comp="97" pin="7"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="424"><net_src comp="97" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="314" pin=3"/></net>

<net id="429"><net_src comp="164" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="434"><net_src comp="172" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seedbuf | {}
	Port: this_s | {5 }
 - Input state : 
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_369_4 : select_ln368 | {1 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_369_4 : m_cast | {1 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_369_4 : trunc_ln340_2 | {1 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_369_4 : seedbuf | {1 2 3 4 5 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_369_4 : this_s | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln369 : 2
		add_ln369 : 2
		br_ln369 : 3
		i_24_cast5 : 2
		trunc_ln370 : 2
		shl_ln2 : 3
		add_ln13 : 4
		add_ln13_9 : 5
		zext_ln13 : 6
		seedbuf_addr : 7
		seedbuf_load : 8
		add_ln13_10 : 6
		zext_ln13_18 : 7
		seedbuf_addr_15 : 8
		seedbuf_load_8 : 9
		this_s_addr : 3
		this_s_load : 4
		store_ln369 : 3
	State 2
		zext_ln13_19 : 1
		seedbuf_addr_16 : 2
		seedbuf_load_9 : 3
		zext_ln13_20 : 1
		seedbuf_addr_17 : 2
		seedbuf_load_10 : 3
	State 3
		zext_ln13_21 : 1
		seedbuf_addr_18 : 2
		seedbuf_load_11 : 3
		zext_ln13_22 : 1
		seedbuf_addr_19 : 2
		seedbuf_load_12 : 3
	State 4
		zext_ln13_23 : 1
		seedbuf_addr_20 : 2
		seedbuf_load_13 : 3
		zext_ln13_24 : 1
		seedbuf_addr_21 : 2
		seedbuf_load_14 : 3
	State 5
		r_17_7 : 1
		xor_ln370 : 2
		store_ln370 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln369_fu_198       |    0    |    12   |
|          |        add_ln13_fu_221        |    0    |    16   |
|          |       add_ln13_9_fu_227       |    0    |    16   |
|          |       add_ln13_10_fu_238      |    0    |    14   |
|    add   |       add_ln13_11_fu_254      |    0    |    14   |
|          |       add_ln13_12_fu_264      |    0    |    14   |
|          |       add_ln13_13_fu_274      |    0    |    14   |
|          |       add_ln13_14_fu_284      |    0    |    14   |
|          |       add_ln13_15_fu_294      |    0    |    14   |
|          |       add_ln13_16_fu_304      |    0    |    14   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln370_fu_328       |    0    |    64   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln369_fu_192       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          | trunc_ln340_2_read_read_fu_72 |    0    |    0    |
|   read   |     m_cast_read_read_fu_78    |    0    |    0    |
|          |  select_ln368_read_read_fu_84 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       m_cast_cast_fu_180      |    0    |    0    |
|          |       i_24_cast5_fu_204       |    0    |    0    |
|          |        zext_ln13_fu_233       |    0    |    0    |
|          |      zext_ln13_18_fu_244      |    0    |    0    |
|   zext   |      zext_ln13_19_fu_259      |    0    |    0    |
|          |      zext_ln13_20_fu_269      |    0    |    0    |
|          |      zext_ln13_21_fu_279      |    0    |    0    |
|          |      zext_ln13_22_fu_289      |    0    |    0    |
|          |      zext_ln13_23_fu_299      |    0    |    0    |
|          |      zext_ln13_24_fu_309      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln370_fu_209      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         shl_ln2_fu_213        |    0    |    0    |
|          |         r_17_7_fu_314         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   215   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln13_9_reg_345  |    7   |
|      i_6_reg_334      |    5   |
|   icmp_ln369_reg_341  |    1   |
|seedbuf_addr_15_reg_360|    7   |
|seedbuf_addr_16_reg_381|    7   |
|seedbuf_addr_17_reg_386|    7   |
|seedbuf_addr_18_reg_406|    7   |
|seedbuf_addr_19_reg_411|    7   |
|seedbuf_addr_20_reg_426|    7   |
|seedbuf_addr_21_reg_431|    7   |
|  seedbuf_addr_reg_355 |    7   |
|seedbuf_load_10_reg_401|    8   |
|seedbuf_load_11_reg_416|    8   |
|seedbuf_load_12_reg_421|    8   |
| seedbuf_load_8_reg_376|    8   |
| seedbuf_load_9_reg_396|    8   |
|  seedbuf_load_reg_371 |    8   |
|  this_s_addr_reg_365  |    5   |
|  this_s_load_reg_391  |   64   |
+-----------------------+--------+
|         Total         |   186  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   8  |   7  |   56   ||    43   |
|  grp_access_fu_97 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   || 1.88571 ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   215  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   95   |
|  Register |    -   |   186  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   186  |   310  |
+-----------+--------+--------+--------+
