;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, -103
	CMP @121, 103
	SUB <100, 503
	SUB <100, 503
	SLT 20, 12
	ADD #227, <120
	SUB 0, 0
	SLT <-22, @312
	SUB <100, 503
	SLT 20, 12
	SUB 0, 0
	ADD #272, <531
	SLT <-22, @312
	DJN -1, @-20
	SUB 0, 0
	ADD #230, <1
	SUB @121, 103
	SUB 0, 0
	SUB @0, @2
	SUB @-127, 100
	SUB @-127, 100
	CMP @124, 106
	CMP @124, 106
	SUB 0, 0
	SUB -400, -600
	DJN -0, -30
	CMP -207, <-120
	SUB -207, <-120
	ADD 240, 60
	SUB 0, 0
	SUB 0, 0
	MOV @121, -103
	SLT 240, 60
	MOV -1, <-26
	DJN -0, -30
	MOV -1, <-26
	MOV -1, <-26
	CMP -207, <-120
	MOV -1, <-26
	SPL 0, <-2
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	SPL 0, <-2
	MOV -1, <-26
	SPL 0, <-2
	MOV -1, <-86
	SLT 20, 12
