

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_long_div
Solution:            vivado_hls
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 20:52:15 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          205
LUT:            422
FF:             813
DSP:             16
BRAM:             0
SRL:            156
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.351
CP achieved post-implementation:    2.417
Timing met
