$date
	Fri Nov 16 18:10:05 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! test [3:0] $end
$var wire 1 " Z $end
$var wire 4 # Out2 [3:0] $end
$var wire 4 $ Out1 [3:0] $end
$var wire 4 % Out0 [3:0] $end
$var wire 1 & C $end
$var wire 4 ' Accu [3:0] $end
$var reg 4 ( In0 [3:0] $end
$var reg 4 ) In1 [3:0] $end
$var reg 4 * In2 [3:0] $end
$var reg 1 + clk $end
$var reg 1 , reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
b1 *
b100 )
b110 (
bx '
x&
bx %
bx $
bx #
x"
bx !
$end
#1
b0 !
1&
1"
b0 '
b0 %
b0 $
b0 #
1,
#2
b1001 !
0,
1+
#4
0+
#6
0&
0"
b1001 !
b1001 '
1+
#8
0+
#10
b1 !
1+
#12
0+
#14
b1010 !
b1010 '
1+
#16
0+
#18
1+
#20
0+
#22
b101 !
b101 '
1+
#24
0+
#26
b110 !
1+
#28
0+
#30
1&
b101 !
1+
#32
0+
#34
1+
#36
0+
#38
0&
1"
b101 !
1+
#40
0+
#42
b1111 !
1+
#44
0+
#46
0"
b1111 !
b1111 '
1+
#48
0+
#50
b1 !
1+
#52
0+
#54
1&
1"
b0 !
b0 '
1+
#56
0+
#58
b1111 !
1+
#60
0+
#62
0&
0"
b1111 !
b1111 '
1+
#64
0+
#66
b1111 !
1+
#68
0+
#70
1+
#72
0+
#74
b1 !
1+
#76
0+
#78
b1 !
b1 '
1+
#80
0+
#82
bx !
1+
#84
b1111 !
0+
#86
b1111 '
1+
#88
0+
#90
b1111 !
1+
#92
0+
#94
b1111 %
1+
#96
0+
#98
b110 !
1+
#100
0+
#102
b110 !
b110 '
1+
#104
0+
#106
b110 !
1+
#108
0+
#110
b110 $
1+
#112
0+
#114
b1 !
1+
#116
0+
#118
b1 !
b1 '
1+
#120
0+
#122
b1 !
1+
#124
0+
#126
b1 #
1+
#128
0+
#130
b110 !
1+
#132
0+
#134
b110 '
1+
#136
0+
#138
b100 !
1+
#140
0+
#142
b100 '
1+
#144
0+
#146
b1 !
1+
#148
0+
#150
b1 '
1+
#152
0+
#154
b1 !
1+
#156
0+
#158
1+
#160
0+
#162
b1111 !
1+
#164
0+
#166
b1111 !
b1111 '
1+
#168
0+
#170
b1111 !
1+
#172
b1 !
0+
#174
1&
1"
b0 !
b0 '
1+
#176
0+
#178
b1000 !
1+
#180
0+
#182
0&
0"
b1000 !
b1000 '
1+
#184
0+
#186
b1 !
1+
#188
0+
#190
b110 !
b110 '
1+
#192
0+
#194
b1 !
1+
#196
0+
#198
b110 !
1+
#200
0+
#202
b1 !
1+
#204
0+
#206
b1 !
b1 '
1+
#208
0+
#210
b1 !
1+
#212
0+
#214
1"
b1 !
1+
#216
0+
#218
b1 !
1+
#220
0+
#222
0"
1+
#224
0+
#226
1+
#228
0+
#230
1+
#232
0+
#234
1+
#236
0+
#238
1+
#240
0+
#242
1+
#244
0+
#246
1+
#248
0+
#250
1+
