vendor_name = ModelSim
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ConversorCodBinarioGrayGenerateCondicional/ConversorCodBinarioGrayGenerateCondicional.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/ConversorCodBinarioGrayGenerateCondicional/db/ConversorCodBinarioGrayGenerateCondicional.cbx.xml
design_name = ConversorCodBinarioGrayGenerateCondicional
instance = comp, \saidas[0]~output\, saidas[0]~output, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \saidas[1]~output\, saidas[1]~output, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \saidas[2]~output\, saidas[2]~output, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \saidas[3]~output\, saidas[3]~output, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \entradas[0]~input\, entradas[0]~input, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \entradas[1]~input\, entradas[1]~input, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \saidas~0\, saidas~0, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \entradas[2]~input\, entradas[2]~input, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \saidas~1\, saidas~1, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \entradas[3]~input\, entradas[3]~input, ConversorCodBinarioGrayGenerateCondicional, 1
instance = comp, \saidas~2\, saidas~2, ConversorCodBinarioGrayGenerateCondicional, 1
