Timing Analyzer report for riscv_cpu
Wed Jul 10 23:24:07 2019
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'memmapioclk'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'memmapioclk'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'memmapioclk'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'memmapioclk'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'memmapioclk'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'memmapioclk'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; riscv_cpu                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.74        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  73.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; clk         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }         ;
; memmapioclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memmapioclk } ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                ;
+------------+-----------------+-------------+------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note ;
+------------+-----------------+-------------+------+
; 23.95 MHz  ; 23.95 MHz       ; memmapioclk ;      ;
; 134.95 MHz ; 134.95 MHz      ; clk         ;      ;
+------------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+-------------+---------+---------------+
; Clock       ; Slack   ; End Point TNS ;
+-------------+---------+---------------+
; memmapioclk ; -20.375 ; -19727.154    ;
; clk         ; -8.074  ; -384.603      ;
+-------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; memmapioclk ; -1.432 ; -49.608       ;
; clk         ; -0.653 ; -3.778        ;
+-------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------+--------+----------------------------+
; Clock       ; Slack  ; End Point TNS              ;
+-------------+--------+----------------------------+
; clk         ; -3.201 ; -271.140                   ;
; memmapioclk ; 0.109  ; 0.000                      ;
+-------------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'memmapioclk'                                                                            ;
+---------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -20.375 ; registers[20][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.133     ; 15.407     ;
; -20.281 ; registers[1][14]  ; registers[24][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.574     ; 15.886     ;
; -20.189 ; registers[20][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.557     ; 16.129     ;
; -20.175 ; registers[1][14]  ; registers[16][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.633     ; 15.886     ;
; -20.165 ; registers[28][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.223     ; 15.107     ;
; -20.107 ; registers[25][24] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.963     ; 15.638     ;
; -20.077 ; registers[25][10] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.782     ; 14.786     ;
; -20.074 ; registers[1][14]  ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.037     ; 16.535     ;
; -20.066 ; registers[29][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.492     ; 16.068     ;
; -20.063 ; registers[4][14]  ; registers[24][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.514     ; 15.728     ;
; -20.055 ; registers[1][22]  ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.914     ; 15.635     ;
; -20.027 ; registers[25][10] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.583     ; 15.942     ;
; -20.000 ; registers[25][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.085     ; 15.080     ;
; -19.992 ; registers[20][31] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.363     ; 16.120     ;
; -19.990 ; registers[1][14]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.247     ; 16.082     ;
; -19.979 ; registers[28][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.647     ; 15.829     ;
; -19.975 ; registers[25][10] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.423     ; 15.058     ;
; -19.965 ; registers[10][27] ; registers[17][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.414     ; 15.724     ;
; -19.957 ; registers[20][10] ; registers[19][2]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.469     ; 14.971     ;
; -19.957 ; registers[4][14]  ; registers[16][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.573     ; 15.728     ;
; -19.953 ; registers[20][8]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.690     ; 14.754     ;
; -19.942 ; registers[20][10] ; registers[31][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.374     ; 16.254     ;
; -19.939 ; registers[20][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.420     ; 13.539     ;
; -19.938 ; registers[26][21] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.365     ; 15.064     ;
; -19.936 ; registers[28][30] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.759     ; 14.671     ;
; -19.933 ; registers[20][24] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.049     ; 15.378     ;
; -19.929 ; registers[25][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.622     ; 15.801     ;
; -19.918 ; registers[26][21] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.166     ; 16.250     ;
; -19.917 ; registers[20][31] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.624     ; 15.791     ;
; -19.901 ; registers[20][31] ; registers[31][8]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.934     ; 15.458     ;
; -19.890 ; registers[10][30] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.058     ; 15.323     ;
; -19.872 ; registers[1][14]  ; registers[6][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.500     ; 15.715     ;
; -19.872 ; registers[10][19] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.121     ; 15.242     ;
; -19.869 ; registers[29][22] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.071     ; 15.289     ;
; -19.868 ; registers[25][24] ; registers[19][4]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.181     ; 15.186     ;
; -19.868 ; registers[10][27] ; registers[6][5]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.144     ; 16.213     ;
; -19.864 ; registers[24][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.071     ; 15.958     ;
; -19.859 ; registers[28][30] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.349     ; 14.849     ;
; -19.858 ; registers[1][22]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.493     ; 14.856     ;
; -19.856 ; registers[4][14]  ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.977     ; 16.377     ;
; -19.855 ; registers[28][6]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.857     ; 14.489     ;
; -19.852 ; registers[20][8]  ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.491     ; 15.859     ;
; -19.852 ; registers[22][13] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.102     ; 15.241     ;
; -19.851 ; registers[25][24] ; registers[17][12] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.289     ; 16.045     ;
; -19.851 ; registers[20][8]  ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.331     ; 15.026     ;
; -19.849 ; registers[20][30] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.206     ; 15.137     ;
; -19.842 ; registers[10][30] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.859     ; 16.481     ;
; -19.842 ; registers[22][13] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.903     ; 16.437     ;
; -19.839 ; registers[25][10] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.793     ; 15.385     ;
; -19.838 ; registers[18][21] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.296     ; 15.033     ;
; -19.837 ; registers[20][10] ; registers[0][9]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.653     ; 15.534     ;
; -19.836 ; registers[26][21] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.006     ; 15.336     ;
; -19.834 ; registers[20][10] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.830     ; 14.495     ;
; -19.825 ; registers[25][10] ; registers[6][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.046     ; 15.122     ;
; -19.823 ; registers[20][23] ; registers[17][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.636     ; 15.360     ;
; -19.818 ; registers[18][21] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.097     ; 16.219     ;
; -19.817 ; registers[1][14]  ; registers[2][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.062     ; 16.438     ;
; -19.816 ; registers[20][10] ; registers[16][16] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.225     ; 14.766     ;
; -19.814 ; registers[25][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.509     ; 15.802     ;
; -19.813 ; registers[20][31] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.126     ; 14.852     ;
; -19.807 ; registers[20][31] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.244     ; 15.057     ;
; -19.805 ; registers[8][27]  ; registers[17][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.069     ; 15.909     ;
; -19.796 ; registers[1][10]  ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.391     ; 15.570     ;
; -19.794 ; registers[28][10] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.920     ; 14.365     ;
; -19.788 ; registers[10][30] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.699     ; 15.595     ;
; -19.788 ; registers[21][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.463     ; 15.490     ;
; -19.784 ; registers[20][10] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.631     ; 15.651     ;
; -19.781 ; registers[28][30] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.878     ; 15.394     ;
; -19.773 ; registers[25][10] ; registers[6][14]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.904     ; 15.377     ;
; -19.772 ; registers[20][30] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.796     ; 15.315     ;
; -19.772 ; registers[4][14]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.187     ; 15.924     ;
; -19.772 ; registers[22][7]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.371     ; 14.892     ;
; -19.770 ; registers[25][10] ; registers[2][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.608     ; 15.845     ;
; -19.770 ; registers[20][10] ; registers[19][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.160     ; 16.300     ;
; -19.770 ; registers[10][19] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.762     ; 15.514     ;
; -19.767 ; registers[29][22] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.712     ; 15.561     ;
; -19.758 ; registers[28][28] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.564     ; 14.685     ;
; -19.757 ; registers[25][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.372     ; 13.405     ;
; -19.756 ; registers[1][22]  ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.134     ; 15.128     ;
; -19.753 ; registers[28][6]  ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.498     ; 14.761     ;
; -19.752 ; registers[10][27] ; registers[30][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.371     ; 15.719     ;
; -19.751 ; registers[25][11] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.774     ; 15.142     ;
; -19.750 ; registers[22][13] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.743     ; 15.513     ;
; -19.747 ; registers[28][10] ; registers[19][2]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.559     ; 14.671     ;
; -19.747 ; registers[24][10] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.768     ; 15.470     ;
; -19.745 ; registers[1][14]  ; registers[18][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.417     ; 16.819     ;
; -19.744 ; registers[28][10] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.721     ; 15.521     ;
; -19.743 ; registers[1][14]  ; registers[17][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.295     ; 15.621     ;
; -19.743 ; registers[16][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.881     ; 16.027     ;
; -19.737 ; registers[1][14]  ; registers[6][14]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.358     ; 15.887     ;
; -19.736 ; registers[18][21] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.937     ; 15.305     ;
; -19.732 ; registers[25][22] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.201     ; 15.022     ;
; -19.732 ; registers[20][23] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.577     ; 14.646     ;
; -19.732 ; registers[20][10] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.471     ; 14.767     ;
; -19.732 ; registers[28][10] ; registers[31][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.464     ; 15.954     ;
; -19.731 ; registers[25][0]  ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.501     ; 15.724     ;
; -19.730 ; registers[20][31] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.834     ; 15.235     ;
; -19.729 ; registers[28][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.510     ; 13.239     ;
; -19.729 ; registers[17][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.778     ; 16.445     ;
; -19.726 ; registers[20][23] ; registers[6][5]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.366     ; 15.849     ;
+---------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                          ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.074 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.837     ; 3.275      ;
; -7.923 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -6.019     ; 2.942      ;
; -7.872 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.634     ; 3.276      ;
; -7.837 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.711     ; 3.164      ;
; -7.836 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.693     ; 3.181      ;
; -7.821 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.617     ; 3.242      ;
; -7.802 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.543     ; 3.297      ;
; -7.789 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.846     ; 2.981      ;
; -7.789 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.888     ; 2.939      ;
; -7.788 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.526     ; 3.300      ;
; -7.787 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.606     ; 3.219      ;
; -7.780 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.271     ; 3.547      ;
; -7.776 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.524     ; 3.290      ;
; -7.769 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.484     ; 3.323      ;
; -7.768 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.875     ; 2.931      ;
; -7.759 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.654     ; 3.143      ;
; -7.749 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.708     ; 3.079      ;
; -7.749 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.864     ; 2.923      ;
; -7.748 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -6.058     ; 2.728      ;
; -7.740 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.682     ; 3.096      ;
; -7.737 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.857     ; 2.918      ;
; -7.735 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.140     ; 3.633      ;
; -7.732 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.841     ; 2.929      ;
; -7.729 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.071     ; 3.696      ;
; -7.722 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.163     ; 3.597      ;
; -7.722 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.485     ; 3.275      ;
; -7.708 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.985     ; 2.761      ;
; -7.704 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -6.182     ; 2.560      ;
; -7.702 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.081     ; 3.659      ;
; -7.700 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.526     ; 3.212      ;
; -7.697 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.467     ; 3.268      ;
; -7.690 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.830     ; 2.898      ;
; -7.684 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.778     ; 2.944      ;
; -7.684 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.761     ; 2.961      ;
; -7.679 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -6.001     ; 2.716      ;
; -7.679 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.691     ; 3.026      ;
; -7.675 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.702     ; 3.011      ;
; -7.666 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -6.038     ; 2.666      ;
; -7.655 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.707     ; 2.986      ;
; -7.649 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.677     ; 3.010      ;
; -7.643 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.544     ; 3.137      ;
; -7.642 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.725     ; 2.955      ;
; -7.640 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.708     ; 2.970      ;
; -7.639 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.706     ; 2.971      ;
; -7.633 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.762     ; 2.909      ;
; -7.630 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.064     ; 3.604      ;
; -7.627 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.507     ; 3.158      ;
; -7.623 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.480     ; 3.181      ;
; -7.622 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -6.056     ; 2.604      ;
; -7.622 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -6.056     ; 2.604      ;
; -7.621 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.330     ; 3.329      ;
; -7.620 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.468     ; 3.190      ;
; -7.619 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.689     ; 2.968      ;
; -7.612 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.288     ; 3.362      ;
; -7.604 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.871     ; 2.771      ;
; -7.603 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.691     ; 2.950      ;
; -7.593 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.467     ; 3.164      ;
; -7.591 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.325     ; 3.304      ;
; -7.588 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.304     ; 3.322      ;
; -7.587 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.104     ; 3.521      ;
; -7.585 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.062     ; 3.561      ;
; -7.579 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.711     ; 2.906      ;
; -7.577 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.144     ; 3.471      ;
; -7.577 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.889     ; 2.726      ;
; -7.575 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.322     ; 3.291      ;
; -7.574 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.618     ; 2.994      ;
; -7.571 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.666     ; 2.943      ;
; -7.568 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.821     ; 2.785      ;
; -7.556 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.535     ; 3.059      ;
; -7.556 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.251     ; 3.343      ;
; -7.555 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.073     ; 3.520      ;
; -7.554 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.612     ; 2.980      ;
; -7.551 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.871     ; 2.718      ;
; -7.547 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.652     ; 2.933      ;
; -7.547 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.240     ; 3.345      ;
; -7.546 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.895     ; 2.689      ;
; -7.545 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.861     ; 2.722      ;
; -7.543 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.450     ; 3.131      ;
; -7.541 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -6.027     ; 2.552      ;
; -7.539 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.336     ; 3.241      ;
; -7.536 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.672     ; 2.902      ;
; -7.531 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.354     ; 3.215      ;
; -7.530 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.510     ; 3.058      ;
; -7.530 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.873     ; 3.695      ;
; -7.528 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.240     ; 3.326      ;
; -7.527 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.652     ; 2.913      ;
; -7.527 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.186     ; 3.379      ;
; -7.526 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.623     ; 2.941      ;
; -7.526 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.708     ; 2.856      ;
; -7.519 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.877     ; 2.680      ;
; -7.518 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.713     ; 2.843      ;
; -7.517 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.635     ; 2.920      ;
; -7.508 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.054     ; 3.492      ;
; -7.503 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.635     ; 2.906      ;
; -7.502 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.533     ; 3.007      ;
; -7.502 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.852     ; 2.688      ;
; -7.496 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.726     ; 2.808      ;
; -7.496 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.091     ; 3.443      ;
; -7.495 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.448     ; 3.085      ;
; -7.494 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.637     ; 2.895      ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'memmapioclk'                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -1.432 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[26][21] ; clk          ; memmapioclk ; 0.000        ; 4.690      ; 3.288      ;
; -1.377 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[23][21] ; clk          ; memmapioclk ; 0.000        ; 4.321      ; 2.974      ;
; -1.363 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[18][21] ; clk          ; memmapioclk ; 0.000        ; 4.621      ; 3.288      ;
; -1.219 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[22][21] ; clk          ; memmapioclk ; 0.000        ; 4.478      ; 3.289      ;
; -1.112 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][20]  ; clk          ; memmapioclk ; 0.000        ; 4.776      ; 3.694      ;
; -1.110 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[6]          ; clk          ; memmapioclk ; 0.000        ; 4.430      ; 3.350      ;
; -1.108 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[14][26] ; clk          ; memmapioclk ; 0.000        ; 4.793      ; 3.715      ;
; -1.041 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; registers[7][20]  ; clk          ; memmapioclk ; 0.000        ; 5.315      ; 4.304      ;
; -0.906 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[27][26] ; clk          ; memmapioclk ; 0.000        ; 4.397      ; 3.521      ;
; -0.884 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[27][21] ; clk          ; memmapioclk ; 0.000        ; 4.520      ; 3.666      ;
; -0.876 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[7]          ; clk          ; memmapioclk ; 0.000        ; 4.291      ; 3.445      ;
; -0.858 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][26] ; clk          ; memmapioclk ; 0.000        ; 4.921      ; 4.093      ;
; -0.855 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[19][21] ; clk          ; memmapioclk ; 0.000        ; 4.408      ; 3.583      ;
; -0.826 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][20]  ; clk          ; memmapioclk ; 0.000        ; 4.490      ; 3.694      ;
; -0.822 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[28][23] ; clk          ; memmapioclk ; 0.000        ; 5.379      ; 4.587      ;
; -0.755 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; registers[4][20]  ; clk          ; memmapioclk ; 0.000        ; 5.029      ; 4.304      ;
; -0.752 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[25][26] ; clk          ; memmapioclk ; 0.000        ; 4.722      ; 4.000      ;
; -0.745 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[30][21] ; clk          ; memmapioclk ; 0.000        ; 3.740      ; 3.025      ;
; -0.739 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][14]  ; clk          ; memmapioclk ; 0.000        ; 4.360      ; 3.651      ;
; -0.723 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[18] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 6.100      ; 5.407      ;
; -0.723 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[21][21] ; clk          ; memmapioclk ; 0.000        ; 4.276      ; 3.583      ;
; -0.680 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[20][26] ; clk          ; memmapioclk ; 0.000        ; 4.740      ; 4.090      ;
; -0.670 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[15][26] ; clk          ; memmapioclk ; 0.000        ; 4.472      ; 3.832      ;
; -0.666 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[8][26]  ; clk          ; memmapioclk ; 0.000        ; 4.666      ; 4.030      ;
; -0.659 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[10][26] ; clk          ; memmapioclk ; 0.000        ; 4.660      ; 4.031      ;
; -0.650 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[22][26] ; clk          ; memmapioclk ; 0.000        ; 4.907      ; 4.287      ;
; -0.644 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[19] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 5.465      ; 4.851      ;
; -0.629 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][26] ; clk          ; memmapioclk ; 0.000        ; 4.693      ; 4.094      ;
; -0.620 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][23] ; clk          ; memmapioclk ; 0.000        ; 5.097      ; 4.507      ;
; -0.614 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[5]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 4.604      ; 4.020      ;
; -0.613 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[9][21]  ; clk          ; memmapioclk ; 0.000        ; 4.389      ; 3.806      ;
; -0.612 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[1][26]  ; clk          ; memmapioclk ; 0.000        ; 4.105      ; 3.523      ;
; -0.596 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[5]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 4.593      ; 4.027      ;
; -0.577 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][26] ; clk          ; memmapioclk ; 0.000        ; 4.751      ; 4.204      ;
; -0.571 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][28] ; clk          ; memmapioclk ; 0.000        ; 5.025      ; 4.484      ;
; -0.566 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][28]  ; clk          ; memmapioclk ; 0.000        ; 4.863      ; 4.327      ;
; -0.560 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][26]  ; clk          ; memmapioclk ; 0.000        ; 4.472      ; 3.942      ;
; -0.557 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[20][14] ; clk          ; memmapioclk ; 0.000        ; 5.010      ; 4.483      ;
; -0.555 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[25][21] ; clk          ; memmapioclk ; 0.000        ; 4.190      ; 3.665      ;
; -0.554 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][26] ; clk          ; memmapioclk ; 0.000        ; 4.809      ; 4.285      ;
; -0.541 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[12] ; registers[28][6]  ; clk          ; memmapioclk ; 0.000        ; 5.559      ; 5.048      ;
; -0.538 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[23][26] ; clk          ; memmapioclk ; 0.000        ; 4.600      ; 4.092      ;
; -0.532 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][14] ; clk          ; memmapioclk ; 0.000        ; 4.879      ; 4.377      ;
; -0.531 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][28] ; clk          ; memmapioclk ; 0.000        ; 4.731      ; 4.230      ;
; -0.527 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[1]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 5.109      ; 4.612      ;
; -0.512 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[16] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 6.125      ; 5.643      ;
; -0.511 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[10][14] ; clk          ; memmapioclk ; 0.000        ; 4.541      ; 4.060      ;
; -0.510 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[1]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 5.098      ; 4.618      ;
; -0.504 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][14] ; clk          ; memmapioclk ; 0.000        ; 4.953      ; 4.479      ;
; -0.500 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[25][14] ; clk          ; memmapioclk ; 0.000        ; 4.954      ; 4.484      ;
; -0.489 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[12][26] ; clk          ; memmapioclk ; 0.000        ; 4.444      ; 3.985      ;
; -0.488 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[3]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 5.143      ; 4.685      ;
; -0.483 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[11][23] ; clk          ; memmapioclk ; 0.000        ; 4.870      ; 4.417      ;
; -0.470 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[3]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 5.132      ; 4.692      ;
; -0.469 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][28]  ; clk          ; memmapioclk ; 0.000        ; 4.766      ; 4.327      ;
; -0.467 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[10][21] ; clk          ; memmapioclk ; 0.000        ; 4.337      ; 3.900      ;
; -0.460 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][28] ; clk          ; memmapioclk ; 0.000        ; 4.985      ; 4.555      ;
; -0.450 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][14] ; clk          ; memmapioclk ; 0.000        ; 4.795      ; 4.375      ;
; -0.447 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[3]          ; clk          ; memmapioclk ; 0.000        ; 4.254      ; 3.837      ;
; -0.436 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[1][14]  ; clk          ; memmapioclk ; 0.000        ; 4.657      ; 4.251      ;
; -0.436 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[19][26] ; clk          ; memmapioclk ; 0.000        ; 4.500      ; 4.094      ;
; -0.434 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[14][14] ; clk          ; memmapioclk ; 0.000        ; 4.553      ; 4.149      ;
; -0.426 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[31][26] ; clk          ; memmapioclk ; 0.000        ; 4.491      ; 4.095      ;
; -0.420 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[5][14]  ; clk          ; memmapioclk ; 0.000        ; 4.043      ; 3.653      ;
; -0.419 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[13][26] ; clk          ; memmapioclk ; 0.000        ; 4.221      ; 3.832      ;
; -0.418 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[11][26] ; clk          ; memmapioclk ; 0.000        ; 4.420      ; 4.032      ;
; -0.402 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[13] ; datwr[12]         ; clk          ; memmapioclk ; 0.000        ; 4.269      ; 3.897      ;
; -0.400 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[13][23] ; clk          ; memmapioclk ; 0.000        ; 4.959      ; 4.589      ;
; -0.398 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[26][23] ; clk          ; memmapioclk ; 0.000        ; 4.955      ; 4.587      ;
; -0.388 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[15][14] ; clk          ; memmapioclk ; 0.000        ; 4.419      ; 4.061      ;
; -0.373 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[31][21] ; clk          ; memmapioclk ; 0.000        ; 4.208      ; 3.865      ;
; -0.372 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[0]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 5.109      ; 4.767      ;
; -0.360 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[8][21]  ; clk          ; memmapioclk ; 0.000        ; 4.219      ; 3.889      ;
; -0.358 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][14]  ; clk          ; memmapioclk ; 0.000        ; 4.485      ; 4.157      ;
; -0.356 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 5.143      ; 4.817      ;
; -0.355 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[0]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 5.098      ; 4.773      ;
; -0.350 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 4.604      ; 4.284      ;
; -0.342 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[20][23] ; clk          ; memmapioclk ; 0.000        ; 5.280      ; 4.968      ;
; -0.338 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 5.132      ; 4.824      ;
; -0.337 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[11][14] ; clk          ; memmapioclk ; 0.000        ; 4.455      ; 4.148      ;
; -0.332 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 4.593      ; 4.291      ;
; -0.328 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[5][26]  ; clk          ; memmapioclk ; 0.000        ; 4.523      ; 4.225      ;
; -0.315 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[22] ; registers[7][22]  ; clk          ; memmapioclk ; 0.000        ; 4.620      ; 4.335      ;
; -0.311 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; datwr[6]          ; clk          ; memmapioclk ; 0.000        ; 4.808      ; 4.527      ;
; -0.309 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[29][14] ; clk          ; memmapioclk ; 0.000        ; 4.762      ; 4.483      ;
; -0.303 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][28] ; clk          ; memmapioclk ; 0.000        ; 4.761      ; 4.488      ;
; -0.301 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[3][14]  ; clk          ; memmapioclk ; 0.000        ; 4.522      ; 4.251      ;
; -0.281 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[11][23] ; clk          ; memmapioclk ; 0.000        ; 4.588      ; 4.337      ;
; -0.274 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[18] ; registers[1][18]  ; clk          ; memmapioclk ; 0.000        ; 4.167      ; 3.923      ;
; -0.262 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[20][21] ; clk          ; memmapioclk ; 0.000        ; 4.433      ; 4.201      ;
; -0.262 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[12] ; registers[25][6]  ; clk          ; memmapioclk ; 0.000        ; 5.532      ; 5.300      ;
; -0.250 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][14] ; clk          ; memmapioclk ; 0.000        ; 4.598      ; 4.378      ;
; -0.236 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[22][14] ; clk          ; memmapioclk ; 0.000        ; 4.672      ; 4.466      ;
; -0.220 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][14]  ; clk          ; memmapioclk ; 0.000        ; 4.597      ; 4.407      ;
; -0.205 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][20]  ; clk          ; memmapioclk ; 0.000        ; 4.580      ; 4.405      ;
; -0.201 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][29]  ; clk          ; memmapioclk ; 0.000        ; 4.607      ; 4.436      ;
; -0.198 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[13][23] ; clk          ; memmapioclk ; 0.000        ; 4.677      ; 4.509      ;
; -0.196 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][3]  ; clk          ; memmapioclk ; 0.000        ; 4.162      ; 3.996      ;
; -0.196 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][23] ; clk          ; memmapioclk ; 0.000        ; 4.673      ; 4.507      ;
; -0.194 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[18] ; registers[20][30] ; clk          ; memmapioclk ; 0.000        ; 5.547      ; 5.383      ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                     ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.653 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.444      ; 3.336      ;
; -0.622 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 3.067      ; 2.990      ;
; -0.488 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.661      ; 3.718      ;
; -0.381 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 2.793      ; 2.957      ;
; -0.366 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.045      ; 3.224      ;
; -0.350 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 2.813      ; 3.008      ;
; -0.309 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.423      ; 3.659      ;
; -0.244 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.455      ; 3.756      ;
; -0.184 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.624      ; 2.985      ;
; -0.165 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.361      ; 3.741      ;
; -0.120 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.444      ; 3.369      ;
; -0.089 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 3.067      ; 3.023      ;
; -0.016 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 3.067      ; 3.596      ;
; 0.152  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 2.793      ; 2.990      ;
; 0.155  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.061      ; 3.761      ;
; 0.167  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.045      ; 3.257      ;
; 0.171  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.661      ; 3.877      ;
; 0.183  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 2.813      ; 3.041      ;
; 0.200  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.444      ; 4.189      ;
; 0.250  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.045      ; 3.840      ;
; 0.259  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 3.355      ; 4.159      ;
; 0.265  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 3.000      ; 3.810      ;
; 0.265  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 2.813      ; 3.623      ;
; 0.298  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.974      ; 3.817      ;
; 0.322  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.624      ; 3.491      ;
; 0.349  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.624      ; 3.018      ;
; 0.351  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.423      ; 3.819      ;
; 0.389  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.984      ; 3.918      ;
; 0.416  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.455      ; 3.916      ;
; 0.418  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 2.829      ; 3.792      ;
; 0.445  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.423      ; 4.413      ;
; 0.455  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.063      ; 4.063      ;
; 0.482  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 2.793      ; 3.820      ;
; 0.493  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.361      ; 3.899      ;
; 0.541  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 3.067      ; 3.653      ;
; 0.728  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.061      ; 3.834      ;
; 0.793  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 3.355      ; 4.693      ;
; 0.816  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.444      ; 4.305      ;
; 0.824  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.813      ; 3.682      ;
; 0.846  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.045      ; 3.936      ;
; 0.884  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 3.355      ; 4.284      ;
; 0.893  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 3.000      ; 3.938      ;
; 0.894  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.624      ; 3.563      ;
; 0.926  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.974      ; 3.945      ;
; 0.934  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.197      ; 2.915      ;
; 0.942  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.974      ; 4.461      ;
; 0.978  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.423      ; 4.446      ;
; 0.986  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.661      ; 5.192      ;
; 0.995  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.063      ; 4.103      ;
; 1.021  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.829      ; 3.895      ;
; 1.024  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.497      ; 3.305      ;
; 1.026  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.061      ; 4.632      ;
; 1.056  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.984      ; 4.085      ;
; 1.075  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 3.000      ; 4.620      ;
; 1.081  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.793      ; 3.919      ;
; 1.082  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.259      ; 3.125      ;
; 1.099  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 2.829      ; 4.473      ;
; 1.132  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.361      ; 5.038      ;
; 1.140  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.455      ; 5.140      ;
; 1.204  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.063      ; 4.812      ;
; 1.221  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.280      ; 3.285      ;
; 1.252  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.903      ; 2.939      ;
; 1.293  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.897      ; 2.974      ;
; 1.305  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.903      ; 2.992      ;
; 1.326  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 3.355      ; 4.726      ;
; 1.406  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.191      ; 3.381      ;
; 1.466  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.280      ; 3.530      ;
; 1.475  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.974      ; 4.494      ;
; 1.485  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.984      ; 5.014      ;
; 1.493  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.629      ; 2.906      ;
; 1.508  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.881      ; 3.173      ;
; 1.519  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.661      ; 5.225      ;
; 1.524  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.649      ; 2.957      ;
; 1.555  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.881      ; 3.220      ;
; 1.559  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.061      ; 4.665      ;
; 1.560  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.899      ; 3.243      ;
; 1.572  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.291      ; 3.647      ;
; 1.593  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.665      ; 3.042      ;
; 1.608  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 3.000      ; 4.653      ;
; 1.611  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.649      ; 3.044      ;
; 1.632  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 2.829      ; 4.506      ;
; 1.643  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.836      ; 3.263      ;
; 1.653  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.460      ; 2.897      ;
; 1.665  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.361      ; 5.071      ;
; 1.666  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.810      ; 3.260      ;
; 1.673  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.455      ; 5.173      ;
; 1.690  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.460      ; 2.934      ;
; 1.737  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.063      ; 4.845      ;
; 1.825  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.629      ; 3.238      ;
; 1.866  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.820      ; 3.470      ;
; 1.965  ; memmapioclk ; memmapioclk                                                                                              ; memmapioclk  ; clk         ; 0.000        ; 2.602      ; 5.070      ;
; 2.018  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.984      ; 5.047      ;
; 2.065  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.566      ; 2.915      ;
; 2.155  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.866      ; 3.305      ;
; 2.213  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.628      ; 3.125      ;
; 2.319  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.259      ; 4.362      ;
; 2.352  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 0.649      ; 3.285      ;
; 2.383  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 0.272      ; 2.939      ;
; 2.424  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.266      ; 2.974      ;
; 2.436  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 0.272      ; 2.992      ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                 ;
+------------+-----------------+-------------+------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note ;
+------------+-----------------+-------------+------+
; 25.26 MHz  ; 25.26 MHz       ; memmapioclk ;      ;
; 143.25 MHz ; 143.25 MHz      ; clk         ;      ;
+------------+-----------------+-------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+-------------+---------+---------------+
; Clock       ; Slack   ; End Point TNS ;
+-------------+---------+---------------+
; memmapioclk ; -19.293 ; -18776.361    ;
; clk         ; -7.425  ; -350.078      ;
+-------------+---------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; memmapioclk ; -1.379 ; -57.779       ;
; clk         ; -0.570 ; -3.167        ;
+-------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; clk         ; -3.201 ; -274.917                  ;
; memmapioclk ; -0.241 ; -87.407                   ;
+-------------+--------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'memmapioclk'                                                                             ;
+---------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -19.293 ; registers[20][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.856     ; 14.712     ;
; -19.221 ; registers[1][14]  ; registers[24][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.368     ; 15.141     ;
; -19.170 ; registers[20][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.349     ; 15.397     ;
; -19.128 ; registers[25][24] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.716     ; 14.983     ;
; -19.122 ; registers[1][14]  ; registers[16][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.417     ; 15.141     ;
; -19.104 ; registers[29][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.277     ; 15.398     ;
; -19.098 ; registers[28][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.939     ; 14.434     ;
; -19.053 ; registers[1][14]  ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.886     ; 15.743     ;
; -19.008 ; registers[20][31] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.162     ; 15.416     ;
; -18.992 ; registers[4][14]  ; registers[24][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.302     ; 14.978     ;
; -18.980 ; registers[25][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.402     ; 15.149     ;
; -18.975 ; registers[28][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.432     ; 15.119     ;
; -18.965 ; registers[1][22]  ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.652     ; 14.884     ;
; -18.959 ; registers[10][27] ; registers[17][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.231     ; 15.011     ;
; -18.952 ; registers[25][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.826     ; 14.401     ;
; -18.946 ; registers[20][10] ; registers[31][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.174     ; 15.516     ;
; -18.944 ; registers[20][31] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.390     ; 15.130     ;
; -18.930 ; registers[22][13] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.764     ; 15.742     ;
; -18.926 ; registers[20][24] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.772     ; 14.725     ;
; -18.925 ; registers[1][14]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.074     ; 15.283     ;
; -18.922 ; registers[10][19] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.850     ; 14.642     ;
; -18.897 ; registers[29][22] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.793     ; 14.674     ;
; -18.893 ; registers[4][14]  ; registers[16][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.351     ; 14.978     ;
; -18.891 ; registers[25][24] ; registers[17][12] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.113     ; 15.341     ;
; -18.891 ; registers[20][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.116     ; 12.895     ;
; -18.883 ; registers[25][24] ; registers[19][4]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.906     ; 14.554     ;
; -18.881 ; registers[25][10] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.447     ; 14.004     ;
; -18.880 ; registers[10][27] ; registers[6][5]   ; memmapioclk  ; memmapioclk ; 0.500        ; -2.983     ; 15.467     ;
; -18.871 ; registers[20][31] ; registers[31][8]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.664     ; 14.777     ;
; -18.863 ; registers[25][10] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.378     ; 15.061     ;
; -18.853 ; registers[28][30] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.418     ; 14.006     ;
; -18.851 ; registers[10][19] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.526     ; 14.907     ;
; -18.846 ; registers[24][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.910     ; 15.211     ;
; -18.842 ; registers[20][10] ; registers[19][2]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.151     ; 14.254     ;
; -18.836 ; registers[20][10] ; registers[0][9]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.425     ; 14.853     ;
; -18.834 ; registers[20][23] ; registers[17][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.410     ; 14.707     ;
; -18.829 ; registers[25][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.319     ; 15.086     ;
; -18.826 ; registers[29][22] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.469     ; 14.939     ;
; -18.824 ; registers[4][14]  ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.820     ; 15.580     ;
; -18.823 ; registers[8][27]  ; registers[17][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.921     ; 15.185     ;
; -18.822 ; registers[17][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.641     ; 15.752     ;
; -18.819 ; registers[20][8]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.336     ; 14.053     ;
; -18.810 ; registers[25][10] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.123     ; 14.269     ;
; -18.810 ; registers[20][10] ; registers[16][16] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.938     ; 14.118     ;
; -18.801 ; registers[1][14]  ; registers[2][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.904     ; 15.638     ;
; -18.800 ; registers[1][14]  ; registers[6][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.293     ; 14.944     ;
; -18.799 ; registers[20][30] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.921     ; 14.449     ;
; -18.797 ; registers[26][21] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.060     ; 14.307     ;
; -18.797 ; registers[25][24] ; registers[0][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.708     ; 15.538     ;
; -18.795 ; registers[22][13] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.833     ; 14.532     ;
; -18.792 ; registers[1][14]  ; registers[18][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.326     ; 16.036     ;
; -18.791 ; registers[20][10] ; registers[19][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.979     ; 15.561     ;
; -18.788 ; registers[20][31] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.838     ; 14.225     ;
; -18.784 ; registers[29][22] ; registers[0][25]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.544     ; 15.811     ;
; -18.778 ; registers[25][11] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.534     ; 14.519     ;
; -18.775 ; registers[20][31] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.943     ; 14.403     ;
; -18.773 ; registers[25][22] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.918     ; 14.425     ;
; -18.773 ; registers[29][22] ; registers[0][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.269     ; 15.953     ;
; -18.770 ; registers[28][30] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.637     ; 14.703     ;
; -18.768 ; registers[10][27] ; registers[30][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.193     ; 15.006     ;
; -18.758 ; registers[1][22]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.168     ; 14.160     ;
; -18.756 ; registers[25][0]  ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.300     ; 15.027     ;
; -18.755 ; registers[20][23] ; registers[6][5]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.162     ; 15.163     ;
; -18.755 ; registers[1][10]  ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.185     ; 14.845     ;
; -18.755 ; registers[21][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.266     ; 14.764     ;
; -18.751 ; registers[28][10] ; registers[31][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.257     ; 15.238     ;
; -18.749 ; registers[10][30] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.812     ; 14.507     ;
; -18.748 ; registers[20][8]  ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.012     ; 14.318     ;
; -18.744 ; registers[8][27]  ; registers[6][5]   ; memmapioclk  ; memmapioclk ; 0.500        ; -2.673     ; 15.641     ;
; -18.744 ; registers[28][30] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -4.053     ; 14.123     ;
; -18.737 ; registers[25][24] ; registers[31][3]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.940     ; 14.380     ;
; -18.731 ; registers[25][24] ; registers[16][16] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.693     ; 14.284     ;
; -18.728 ; registers[8][7]   ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.232     ; 15.066     ;
; -18.727 ; registers[25][24] ; registers[13][0]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.520     ; 14.257     ;
; -18.726 ; registers[26][21] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.736     ; 14.572     ;
; -18.724 ; registers[22][13] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.509     ; 14.797     ;
; -18.723 ; registers[16][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.729     ; 15.269     ;
; -18.723 ; registers[24][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.403     ; 15.896     ;
; -18.716 ; registers[20][30] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.140     ; 15.146     ;
; -18.714 ; registers[25][24] ; registers[19][3]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.910     ; 14.376     ;
; -18.712 ; registers[22][7]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.060     ; 14.222     ;
; -18.707 ; registers[18][21] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.006     ; 14.271     ;
; -18.704 ; registers[28][30] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.865     ; 14.415     ;
; -18.702 ; registers[25][24] ; registers[17][20] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.796     ; 15.478     ;
; -18.702 ; registers[25][22] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.594     ; 14.690     ;
; -18.699 ; registers[26][21] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.991     ; 15.284     ;
; -18.696 ; registers[4][14]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.008     ; 15.120     ;
; -18.696 ; registers[28][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -4.199     ; 12.617     ;
; -18.695 ; registers[10][19] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.489     ; 13.326     ;
; -18.692 ; registers[20][31] ; registers[2][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.408     ; 15.025     ;
; -18.691 ; registers[20][31] ; registers[6][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.797     ; 14.331     ;
; -18.690 ; registers[20][30] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.556     ; 14.566     ;
; -18.690 ; registers[20][10] ; registers[6][9]   ; memmapioclk  ; memmapioclk ; 0.500        ; -3.230     ; 15.034     ;
; -18.689 ; registers[20][24] ; registers[17][12] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.169     ; 15.083     ;
; -18.688 ; registers[20][13] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.020     ; 15.244     ;
; -18.687 ; registers[1][22]  ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.844     ; 14.425     ;
; -18.682 ; registers[20][14] ; registers[24][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.669     ; 14.301     ;
; -18.681 ; registers[25][24] ; registers[24][12] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.907     ; 15.340     ;
; -18.681 ; registers[20][24] ; registers[19][4]  ; memmapioclk  ; memmapioclk ; 0.500        ; -3.962     ; 14.296     ;
; -18.678 ; registers[10][30] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -3.488     ; 14.772     ;
+---------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                           ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.425 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.329     ; 3.125      ;
; -7.273 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.480     ; 2.822      ;
; -7.257 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.139     ; 3.147      ;
; -7.226 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.221     ; 3.034      ;
; -7.214 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.132     ; 3.111      ;
; -7.208 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.207     ; 3.030      ;
; -7.201 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.064     ; 3.166      ;
; -7.190 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.813     ; 3.406      ;
; -7.163 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.052     ; 3.140      ;
; -7.163 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.117     ; 3.075      ;
; -7.159 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.049     ; 3.139      ;
; -7.159 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.364     ; 2.824      ;
; -7.158 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.326     ; 2.861      ;
; -7.155 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.996     ; 3.188      ;
; -7.150 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.707     ; 3.472      ;
; -7.140 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.358     ; 2.811      ;
; -7.137 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.714     ; 3.452      ;
; -7.130 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.192     ; 2.967      ;
; -7.128 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.156     ; 3.001      ;
; -7.124 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.629     ; 3.524      ;
; -7.113 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.344     ; 2.798      ;
; -7.111 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.203     ; 2.937      ;
; -7.108 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.327     ; 2.810      ;
; -7.108 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.007     ; 3.130      ;
; -7.107 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.343     ; 2.793      ;
; -7.104 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.639     ; 3.494      ;
; -7.102 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.524     ; 2.607      ;
; -7.098 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.051     ; 3.076      ;
; -7.088 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.989     ; 3.128      ;
; -7.067 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.449     ; 2.647      ;
; -7.065 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.204     ; 2.890      ;
; -7.065 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.254     ; 2.840      ;
; -7.058 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.312     ; 2.775      ;
; -7.056 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.261     ; 2.824      ;
; -7.056 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.629     ; 2.456      ;
; -7.054 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.184     ; 2.899      ;
; -7.045 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.870     ; 3.204      ;
; -7.043 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.183     ; 2.889      ;
; -7.038 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.466     ; 2.601      ;
; -7.037 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.632     ; 3.434      ;
; -7.034 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.065     ; 2.998      ;
; -7.031 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.201     ; 2.859      ;
; -7.020 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.001     ; 3.048      ;
; -7.018 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.200     ; 2.847      ;
; -7.015 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.031     ; 3.013      ;
; -7.014 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.507     ; 2.536      ;
; -7.012 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.215     ; 2.826      ;
; -7.011 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.202     ; 2.838      ;
; -7.009 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.657     ; 3.381      ;
; -7.008 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.990     ; 3.047      ;
; -7.007 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.694     ; 3.342      ;
; -7.006 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.247     ; 2.788      ;
; -7.003 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -4.827     ; 3.205      ;
; -6.998 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.625     ; 3.402      ;
; -6.992 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.182     ; 2.839      ;
; -6.991 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -4.864     ; 3.156      ;
; -6.986 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.631     ; 3.384      ;
; -6.985 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.189     ; 2.825      ;
; -6.983 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.521     ; 2.491      ;
; -6.983 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.521     ; 2.491      ;
; -6.980 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -4.844     ; 3.165      ;
; -6.970 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.984     ; 3.015      ;
; -6.970 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.796     ; 3.203      ;
; -6.967 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.352     ; 2.644      ;
; -6.967 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.125     ; 2.871      ;
; -6.965 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.221     ; 2.773      ;
; -6.965 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.787     ; 3.207      ;
; -6.961 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -4.858     ; 3.132      ;
; -6.960 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -4.879     ; 3.110      ;
; -6.958 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.168     ; 2.819      ;
; -6.958 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.305     ; 2.682      ;
; -6.952 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -4.893     ; 3.088      ;
; -6.949 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.121     ; 2.857      ;
; -6.945 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.450     ; 3.524      ;
; -6.943 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.611     ; 3.361      ;
; -6.939 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.049     ; 2.919      ;
; -6.936 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -4.736     ; 3.229      ;
; -6.936 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.781     ; 3.184      ;
; -6.933 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.365     ; 2.597      ;
; -6.928 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.977     ; 2.980      ;
; -6.924 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.153     ; 2.800      ;
; -6.924 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.169     ; 2.784      ;
; -6.917 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.351     ; 2.595      ;
; -6.917 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.028     ; 2.918      ;
; -6.916 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.344     ; 2.601      ;
; -6.913 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.375     ; 2.567      ;
; -6.912 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.153     ; 2.788      ;
; -6.907 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.146     ; 2.790      ;
; -6.906 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.124     ; 2.811      ;
; -6.903 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.492     ; 2.440      ;
; -6.900 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.224     ; 2.705      ;
; -6.898 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.202     ; 2.725      ;
; -6.897 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.727     ; 3.199      ;
; -6.893 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.046     ; 2.876      ;
; -6.893 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.146     ; 2.776      ;
; -6.890 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.637     ; 3.282      ;
; -6.890 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -5.149     ; 2.770      ;
; -6.890 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -5.361     ; 2.558      ;
; -6.890 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.982     ; 2.937      ;
; -6.888 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -4.918     ; 2.999      ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'memmapioclk'                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -1.379 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[26][21] ; clk          ; memmapioclk ; 0.000        ; 4.285      ; 2.936      ;
; -1.325 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[18][21] ; clk          ; memmapioclk ; 0.000        ; 4.231      ; 2.936      ;
; -1.317 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[23][21] ; clk          ; memmapioclk ; 0.000        ; 3.955      ; 2.668      ;
; -1.196 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[22][21] ; clk          ; memmapioclk ; 0.000        ; 4.102      ; 2.936      ;
; -1.120 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[14][26] ; clk          ; memmapioclk ; 0.000        ; 4.401      ; 3.311      ;
; -1.116 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[6]          ; clk          ; memmapioclk ; 0.000        ; 4.076      ; 2.990      ;
; -1.087 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][20]  ; clk          ; memmapioclk ; 0.000        ; 4.366      ; 3.309      ;
; -1.029 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; registers[7][20]  ; clk          ; memmapioclk ; 0.000        ; 4.845      ; 3.846      ;
; -0.923 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[27][26] ; clk          ; memmapioclk ; 0.000        ; 4.038      ; 3.145      ;
; -0.907 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[7]          ; clk          ; memmapioclk ; 0.000        ; 3.946      ; 3.069      ;
; -0.905 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[27][21] ; clk          ; memmapioclk ; 0.000        ; 4.149      ; 3.274      ;
; -0.888 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][26] ; clk          ; memmapioclk ; 0.000        ; 4.510      ; 3.652      ;
; -0.873 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[19][21] ; clk          ; memmapioclk ; 0.000        ; 4.048      ; 3.205      ;
; -0.834 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][20]  ; clk          ; memmapioclk ; 0.000        ; 4.113      ; 3.309      ;
; -0.814 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[28][23] ; clk          ; memmapioclk ; 0.000        ; 4.899      ; 4.115      ;
; -0.785 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[25][26] ; clk          ; memmapioclk ; 0.000        ; 4.328      ; 3.573      ;
; -0.779 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][14]  ; clk          ; memmapioclk ; 0.000        ; 4.004      ; 3.255      ;
; -0.778 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[30][21] ; clk          ; memmapioclk ; 0.000        ; 3.451      ; 2.703      ;
; -0.776 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; registers[4][20]  ; clk          ; memmapioclk ; 0.000        ; 4.592      ; 3.846      ;
; -0.744 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[21][21] ; clk          ; memmapioclk ; 0.000        ; 3.919      ; 3.205      ;
; -0.738 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[18] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 5.555      ; 4.847      ;
; -0.730 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[8][26]  ; clk          ; memmapioclk ; 0.000        ; 4.294      ; 3.594      ;
; -0.727 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[10][26] ; clk          ; memmapioclk ; 0.000        ; 4.293      ; 3.596      ;
; -0.715 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[20][26] ; clk          ; memmapioclk ; 0.000        ; 4.334      ; 3.649      ;
; -0.706 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[15][26] ; clk          ; memmapioclk ; 0.000        ; 4.099      ; 3.423      ;
; -0.692 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[22][26] ; clk          ; memmapioclk ; 0.000        ; 4.488      ; 3.826      ;
; -0.680 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][26] ; clk          ; memmapioclk ; 0.000        ; 4.304      ; 3.654      ;
; -0.672 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[19] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 4.980      ; 4.338      ;
; -0.653 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[1][26]  ; clk          ; memmapioclk ; 0.000        ; 3.770      ; 3.147      ;
; -0.652 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[9][21]  ; clk          ; memmapioclk ; 0.000        ; 4.030      ; 3.408      ;
; -0.649 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][23] ; clk          ; memmapioclk ; 0.000        ; 4.653      ; 4.034      ;
; -0.617 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][26]  ; clk          ; memmapioclk ; 0.000        ; 4.111      ; 3.524      ;
; -0.614 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][28] ; clk          ; memmapioclk ; 0.000        ; 4.595      ; 4.011      ;
; -0.610 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][26] ; clk          ; memmapioclk ; 0.000        ; 4.337      ; 3.757      ;
; -0.609 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[5]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 4.220      ; 3.641      ;
; -0.606 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[20][14] ; clk          ; memmapioclk ; 0.000        ; 4.573      ; 3.997      ;
; -0.604 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[25][21] ; clk          ; memmapioclk ; 0.000        ; 3.847      ; 3.273      ;
; -0.603 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][26] ; clk          ; memmapioclk ; 0.000        ; 4.397      ; 3.824      ;
; -0.598 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][28]  ; clk          ; memmapioclk ; 0.000        ; 4.439      ; 3.871      ;
; -0.596 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[5]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 4.212      ; 3.646      ;
; -0.594 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][14] ; clk          ; memmapioclk ; 0.000        ; 4.470      ; 3.906      ;
; -0.587 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[12] ; registers[28][6]  ; clk          ; memmapioclk ; 0.000        ; 5.072      ; 4.515      ;
; -0.583 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[23][26] ; clk          ; memmapioclk ; 0.000        ; 4.205      ; 3.652      ;
; -0.578 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][28] ; clk          ; memmapioclk ; 0.000        ; 4.332      ; 3.784      ;
; -0.578 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[1]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 4.668      ; 4.120      ;
; -0.574 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[10][14] ; clk          ; memmapioclk ; 0.000        ; 4.167      ; 3.623      ;
; -0.569 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[25][14] ; clk          ; memmapioclk ; 0.000        ; 4.537      ; 3.998      ;
; -0.566 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[1]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 4.660      ; 4.124      ;
; -0.565 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][14] ; clk          ; memmapioclk ; 0.000        ; 4.527      ; 3.992      ;
; -0.547 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[12][26] ; clk          ; memmapioclk ; 0.000        ; 4.067      ; 3.550      ;
; -0.546 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[16] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 5.576      ; 5.060      ;
; -0.531 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[3]          ; clk          ; memmapioclk ; 0.000        ; 3.907      ; 3.406      ;
; -0.527 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][28] ; clk          ; memmapioclk ; 0.000        ; 4.567      ; 4.070      ;
; -0.519 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[1][14]  ; clk          ; memmapioclk ; 0.000        ; 4.272      ; 3.783      ;
; -0.518 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][28]  ; clk          ; memmapioclk ; 0.000        ; 4.360      ; 3.872      ;
; -0.517 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][14] ; clk          ; memmapioclk ; 0.000        ; 4.391      ; 3.904      ;
; -0.515 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[10][21] ; clk          ; memmapioclk ; 0.000        ; 3.977      ; 3.492      ;
; -0.511 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[19][26] ; clk          ; memmapioclk ; 0.000        ; 4.136      ; 3.655      ;
; -0.505 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[14][14] ; clk          ; memmapioclk ; 0.000        ; 4.167      ; 3.692      ;
; -0.499 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[31][26] ; clk          ; memmapioclk ; 0.000        ; 4.125      ; 3.656      ;
; -0.497 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[11][23] ; clk          ; memmapioclk ; 0.000        ; 4.432      ; 3.965      ;
; -0.496 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[5][14]  ; clk          ; memmapioclk ; 0.000        ; 3.723      ; 3.257      ;
; -0.472 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[11][26] ; clk          ; memmapioclk ; 0.000        ; 4.038      ; 3.596      ;
; -0.471 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[13][26] ; clk          ; memmapioclk ; 0.000        ; 3.864      ; 3.423      ;
; -0.467 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[3]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 4.699      ; 4.262      ;
; -0.461 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][14]  ; clk          ; memmapioclk ; 0.000        ; 4.132      ; 3.701      ;
; -0.454 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[3]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 4.691      ; 4.267      ;
; -0.450 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[15][14] ; clk          ; memmapioclk ; 0.000        ; 4.044      ; 3.624      ;
; -0.444 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[31][21] ; clk          ; memmapioclk ; 0.000        ; 3.868      ; 3.454      ;
; -0.442 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[13][23] ; clk          ; memmapioclk ; 0.000        ; 4.524      ; 4.112      ;
; -0.440 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[13] ; datwr[12]         ; clk          ; memmapioclk ; 0.000        ; 3.922      ; 3.512      ;
; -0.435 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[8][21]  ; clk          ; memmapioclk ; 0.000        ; 3.881      ; 3.476      ;
; -0.434 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[26][23] ; clk          ; memmapioclk ; 0.000        ; 4.519      ; 4.115      ;
; -0.434 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[0]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 4.668      ; 4.264      ;
; -0.422 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[0]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 4.660      ; 4.268      ;
; -0.411 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[11][14] ; clk          ; memmapioclk ; 0.000        ; 4.073      ; 3.692      ;
; -0.401 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[5][26]  ; clk          ; memmapioclk ; 0.000        ; 4.150      ; 3.779      ;
; -0.395 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; datwr[6]          ; clk          ; memmapioclk ; 0.000        ; 4.414      ; 4.049      ;
; -0.390 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[20][23] ; clk          ; memmapioclk ; 0.000        ; 4.813      ; 4.453      ;
; -0.389 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[3][14]  ; clk          ; memmapioclk ; 0.000        ; 4.142      ; 3.783      ;
; -0.388 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[22] ; registers[7][22]  ; clk          ; memmapioclk ; 0.000        ; 4.227      ; 3.869      ;
; -0.387 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[29][14] ; clk          ; memmapioclk ; 0.000        ; 4.353      ; 3.996      ;
; -0.371 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 4.220      ; 3.879      ;
; -0.367 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][28] ; clk          ; memmapioclk ; 0.000        ; 4.352      ; 4.015      ;
; -0.358 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 4.212      ; 3.884      ;
; -0.356 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[12] ; registers[25][6]  ; clk          ; memmapioclk ; 0.000        ; 5.062      ; 4.736      ;
; -0.355 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 4.699      ; 4.374      ;
; -0.342 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 4.691      ; 4.379      ;
; -0.340 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][14] ; clk          ; memmapioclk ; 0.000        ; 4.217      ; 3.907      ;
; -0.338 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[22][14] ; clk          ; memmapioclk ; 0.000        ; 4.288      ; 3.980      ;
; -0.333 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[18] ; registers[1][18]  ; clk          ; memmapioclk ; 0.000        ; 3.823      ; 3.520      ;
; -0.332 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[11][23] ; clk          ; memmapioclk ; 0.000        ; 4.186      ; 3.884      ;
; -0.331 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[20][21] ; clk          ; memmapioclk ; 0.000        ; 4.055      ; 3.754      ;
; -0.309 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][14]  ; clk          ; memmapioclk ; 0.000        ; 4.206      ; 3.927      ;
; -0.277 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][28]  ; clk          ; memmapioclk ; 0.000        ; 4.417      ; 4.170      ;
; -0.277 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[13][23] ; clk          ; memmapioclk ; 0.000        ; 4.278      ; 4.031      ;
; -0.276 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][29]  ; clk          ; memmapioclk ; 0.000        ; 4.233      ; 3.987      ;
; -0.275 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][20]  ; clk          ; memmapioclk ; 0.000        ; 4.203      ; 3.958      ;
; -0.271 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][3]  ; clk          ; memmapioclk ; 0.000        ; 3.822      ; 3.581      ;
; -0.269 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][23] ; clk          ; memmapioclk ; 0.000        ; 4.273      ; 4.034      ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                      ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.570 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.155      ; 3.085      ;
; -0.544 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 2.817      ; 2.773      ;
; -0.406 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.351      ; 3.445      ;
; -0.331 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 2.570      ; 2.739      ;
; -0.321 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.797      ; 2.976      ;
; -0.297 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 2.584      ; 2.787      ;
; -0.249 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.137      ; 3.388      ;
; -0.186 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.165      ; 3.479      ;
; -0.147 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.415      ; 2.768      ;
; -0.116 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.078      ; 3.462      ;
; -0.102 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.155      ; 3.053      ;
; -0.076 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 2.817      ; 2.741      ;
; 0.026  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 2.817      ; 3.343      ;
; 0.137  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 2.570      ; 2.707      ;
; 0.147  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.797      ; 2.944      ;
; 0.171  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.813      ; 3.484      ;
; 0.171  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 2.584      ; 2.755      ;
; 0.215  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 3.155      ; 3.870      ;
; 0.255  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.351      ; 3.606      ;
; 0.261  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.797      ; 3.558      ;
; 0.275  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 3.068      ; 3.843      ;
; 0.279  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 2.752      ; 3.531      ;
; 0.282  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 2.584      ; 3.366      ;
; 0.308  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.730      ; 3.538      ;
; 0.321  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.415      ; 2.736      ;
; 0.329  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.415      ; 3.244      ;
; 0.384  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.137      ; 4.021      ;
; 0.398  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.728      ; 3.626      ;
; 0.411  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.137      ; 3.548      ;
; 0.415  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 2.602      ; 3.517      ;
; 0.449  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 2.805      ; 3.754      ;
; 0.468  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 2.570      ; 3.538      ;
; 0.482  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.165      ; 3.647      ;
; 0.546  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.078      ; 3.624      ;
; 0.566  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.817      ; 3.383      ;
; 0.649  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.813      ; 3.462      ;
; 0.697  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 3.068      ; 4.265      ;
; 0.798  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 3.155      ; 3.953      ;
; 0.830  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.730      ; 4.060      ;
; 0.830  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.584      ; 3.414      ;
; 0.835  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.035      ; 2.630      ;
; 0.852  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.137      ; 3.989      ;
; 0.859  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.797      ; 3.656      ;
; 0.865  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.351      ; 4.716      ;
; 0.885  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.415      ; 3.300      ;
; 0.893  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.805      ; 3.698      ;
; 0.905  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.813      ; 4.218      ;
; 0.911  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.752      ; 3.663      ;
; 0.915  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.308      ; 2.983      ;
; 0.919  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 3.068      ; 3.987      ;
; 0.939  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.730      ; 3.669      ;
; 0.956  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 2.752      ; 4.208      ;
; 0.964  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.094      ; 2.818      ;
; 0.975  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 2.602      ; 4.077      ;
; 1.001  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.078      ; 4.579      ;
; 1.003  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 3.165      ; 4.668      ;
; 1.018  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.602      ; 3.620      ;
; 1.061  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.805      ; 4.366      ;
; 1.068  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.570      ; 3.638      ;
; 1.077  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.728      ; 3.805      ;
; 1.130  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.112      ; 3.002      ;
; 1.155  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.770      ; 2.685      ;
; 1.156  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.774      ; 2.690      ;
; 1.165  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 3.068      ; 4.233      ;
; 1.166  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.774      ; 2.700      ;
; 1.250  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 2.025      ; 3.035      ;
; 1.298  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.730      ; 4.028      ;
; 1.304  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.112      ; 3.176      ;
; 1.330  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 2.728      ; 4.558      ;
; 1.333  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.351      ; 4.684      ;
; 1.369  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.527      ; 2.656      ;
; 1.373  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.813      ; 4.186      ;
; 1.379  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.754      ; 2.893      ;
; 1.385  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.754      ; 2.899      ;
; 1.399  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.762      ; 2.921      ;
; 1.403  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.541      ; 2.704      ;
; 1.408  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 2.122      ; 3.290      ;
; 1.424  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 2.752      ; 4.176      ;
; 1.429  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.559      ; 2.748      ;
; 1.441  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.541      ; 2.742      ;
; 1.443  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 2.602      ; 4.045      ;
; 1.469  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.709      ; 2.938      ;
; 1.469  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.078      ; 4.547      ;
; 1.471  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 3.165      ; 4.636      ;
; 1.482  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.372      ; 2.614      ;
; 1.499  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.687      ; 2.946      ;
; 1.529  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.805      ; 4.334      ;
; 1.553  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.372      ; 2.685      ;
; 1.628  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.527      ; 2.915      ;
; 1.675  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.685      ; 3.120      ;
; 1.798  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.728      ; 4.526      ;
; 1.832  ; memmapioclk ; memmapioclk                                                                                              ; memmapioclk  ; clk         ; 0.000        ; 2.390      ; 4.687      ;
; 1.916  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.454      ; 2.630      ;
; 1.996  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.727      ; 2.983      ;
; 2.045  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.513      ; 2.818      ;
; 2.084  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 2.094      ; 3.938      ;
; 2.211  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 0.531      ; 3.002      ;
; 2.236  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.189      ; 2.685      ;
; 2.237  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 0.193      ; 2.690      ;
; 2.247  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 0.193      ; 2.700      ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; memmapioclk ; -8.901 ; -8365.869     ;
; clk         ; -3.112 ; -118.000      ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; memmapioclk ; -0.742 ; -32.483       ;
; clk         ; -0.409 ; -2.585        ;
+-------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------+--------+---------------------------+
; Clock       ; Slack  ; End Point TNS             ;
+-------------+--------+---------------------------+
; clk         ; -3.000 ; -94.210                   ;
; memmapioclk ; 0.044  ; 0.000                     ;
+-------------+--------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'memmapioclk'                                                                            ;
+--------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -8.901 ; registers[20][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.842     ; 6.974      ;
; -8.802 ; registers[20][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.551     ; 7.307      ;
; -8.791 ; registers[28][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.902     ; 6.804      ;
; -8.782 ; registers[20][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.966     ; 6.184      ;
; -8.772 ; registers[25][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.852     ; 6.835      ;
; -8.706 ; registers[25][24] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.769     ; 6.991      ;
; -8.692 ; registers[28][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.611     ; 7.137      ;
; -8.673 ; registers[25][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.561     ; 7.168      ;
; -8.672 ; registers[28][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.026     ; 6.014      ;
; -8.653 ; registers[25][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.976     ; 6.045      ;
; -8.645 ; registers[21][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.545     ; 7.015      ;
; -8.643 ; registers[20][10] ; registers[31][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.426     ; 7.368      ;
; -8.617 ; registers[20][10] ; registers[19][2]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.987     ; 6.681      ;
; -8.609 ; registers[25][10] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.184     ; 6.478      ;
; -8.599 ; registers[29][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.469     ; 7.184      ;
; -8.597 ; registers[28][30] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.116     ; 6.535      ;
; -8.597 ; registers[24][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.326     ; 7.186      ;
; -8.594 ; registers[1][10]  ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.463     ; 7.046      ;
; -8.591 ; registers[20][24] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.739     ; 6.906      ;
; -8.588 ; registers[25][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.577     ; 7.065      ;
; -8.585 ; registers[1][14]  ; registers[24][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.539     ; 6.968      ;
; -8.579 ; registers[20][10] ; registers[31][8]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.713     ; 6.919      ;
; -8.578 ; registers[25][24] ; registers[19][4]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.883     ; 6.750      ;
; -8.577 ; registers[1][22]  ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.706     ; 6.925      ;
; -8.569 ; registers[20][10] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -1.425     ; 7.197      ;
; -8.563 ; registers[20][10] ; registers[19][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.333     ; 7.388      ;
; -8.562 ; registers[25][11] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.531     ; 7.024      ;
; -8.560 ; registers[1][14]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.371     ; 7.182      ;
; -8.558 ; registers[20][10] ; registers[0][9]   ; memmapioclk  ; memmapioclk ; 0.500        ; -1.592     ; 6.961      ;
; -8.557 ; registers[25][10] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.699     ; 6.851      ;
; -8.552 ; registers[16][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.252     ; 7.215      ;
; -8.547 ; registers[28][30] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.932     ; 6.608      ;
; -8.546 ; registers[21][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.254     ; 7.348      ;
; -8.544 ; registers[1][14]  ; registers[16][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.568     ; 6.968      ;
; -8.541 ; registers[20][10] ; registers[16][16] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.885     ; 6.568      ;
; -8.539 ; registers[25][10] ; registers[19][31] ; memmapioclk  ; memmapioclk ; 0.500        ; -2.001     ; 6.598      ;
; -8.535 ; registers[25][0]  ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.491     ; 7.098      ;
; -8.533 ; registers[28][10] ; registers[31][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.486     ; 7.198      ;
; -8.531 ; registers[20][31] ; registers[31][8]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.681     ; 6.903      ;
; -8.531 ; registers[22][13] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.224     ; 7.363      ;
; -8.529 ; registers[22][7]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.483     ; 7.039      ;
; -8.528 ; registers[25][24] ; registers[0][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.215     ; 7.312      ;
; -8.528 ; registers[4][14]  ; registers[24][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.551     ; 6.899      ;
; -8.526 ; registers[21][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.669     ; 6.225      ;
; -8.521 ; registers[20][31] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -1.393     ; 7.181      ;
; -8.520 ; registers[1][14]  ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.235     ; 7.341      ;
; -8.519 ; registers[28][6]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.692     ; 6.820      ;
; -8.518 ; registers[25][24] ; registers[31][15] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.457     ; 7.118      ;
; -8.517 ; registers[4][10]  ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.405     ; 7.027      ;
; -8.514 ; registers[25][10] ; registers[31][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.436     ; 7.229      ;
; -8.512 ; registers[25][24] ; registers[19][15] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.452     ; 7.116      ;
; -8.511 ; registers[20][30] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.838     ; 6.727      ;
; -8.509 ; registers[20][8]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.072     ; 6.490      ;
; -8.508 ; registers[25][11] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.016     ; 6.545      ;
; -8.507 ; registers[28][10] ; registers[19][2]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.047     ; 6.511      ;
; -8.505 ; registers[22][7]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.968     ; 6.590      ;
; -8.504 ; registers[10][27] ; registers[17][5]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.468     ; 6.957      ;
; -8.503 ; registers[25][24] ; registers[16][20] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.787     ; 6.715      ;
; -8.503 ; registers[4][14]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.383     ; 7.113      ;
; -8.498 ; registers[24][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.035     ; 7.519      ;
; -8.495 ; registers[1][10]  ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.172     ; 7.379      ;
; -8.494 ; registers[20][10] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.174     ; 6.373      ;
; -8.492 ; registers[20][31] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.841     ; 6.705      ;
; -8.488 ; registers[25][10] ; registers[19][2]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.997     ; 6.542      ;
; -8.487 ; registers[4][14]  ; registers[16][19] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.580     ; 6.899      ;
; -8.485 ; registers[25][0]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.307     ; 7.171      ;
; -8.485 ; registers[22][13] ; registers[6][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.484     ; 6.995      ;
; -8.483 ; registers[10][27] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.606     ; 6.792      ;
; -8.483 ; registers[28][10] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.234     ; 6.302      ;
; -8.478 ; registers[24][10] ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.450     ; 6.396      ;
; -8.475 ; registers[25][24] ; registers[17][20] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.232     ; 7.299      ;
; -8.475 ; registers[25][11] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.684     ; 6.706      ;
; -8.475 ; registers[1][10]  ; registers[24][1]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.587     ; 6.256      ;
; -8.474 ; registers[1][14]  ; registers[6][13]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.495     ; 6.973      ;
; -8.471 ; registers[18][7]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.354     ; 7.110      ;
; -8.470 ; registers[25][24] ; registers[30][3]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.024     ; 6.432      ;
; -8.470 ; registers[25][24] ; registers[16][16] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.781     ; 6.601      ;
; -8.469 ; registers[26][21] ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.933     ; 6.589      ;
; -8.469 ; registers[28][30] ; registers[31][8]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.956     ; 6.566      ;
; -8.469 ; registers[28][10] ; registers[31][8]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.773     ; 6.749      ;
; -8.467 ; registers[25][24] ; registers[31][3]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.903     ; 6.624      ;
; -8.466 ; registers[25][24] ; registers[17][12] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.418     ; 7.101      ;
; -8.465 ; registers[25][10] ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.563     ; 6.958      ;
; -8.465 ; registers[28][6]  ; registers[6][31]  ; memmapioclk  ; memmapioclk ; 0.500        ; -2.177     ; 6.341      ;
; -8.463 ; registers[20][24] ; registers[19][4]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.853     ; 6.665      ;
; -8.463 ; registers[20][10] ; registers[6][9]   ; memmapioclk  ; memmapioclk ; 0.500        ; -1.451     ; 7.067      ;
; -8.463 ; registers[4][14]  ; registers[31][13] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.247     ; 7.272      ;
; -8.461 ; registers[20][30] ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.654     ; 6.800      ;
; -8.459 ; registers[28][30] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -1.668     ; 6.844      ;
; -8.459 ; registers[28][10] ; registers[6][8]   ; memmapioclk  ; memmapioclk ; 0.500        ; -1.485     ; 7.027      ;
; -8.457 ; registers[20][8]  ; registers[30][30] ; memmapioclk  ; memmapioclk ; 0.500        ; -1.587     ; 6.863      ;
; -8.455 ; registers[26][10] ; registers[30][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.452     ; 6.918      ;
; -8.454 ; registers[20][10] ; registers[17][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.888     ; 6.717      ;
; -8.453 ; registers[25][24] ; registers[19][3]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.887     ; 6.620      ;
; -8.453 ; registers[28][10] ; registers[19][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.393     ; 7.218      ;
; -8.453 ; registers[16][10] ; registers[23][9]  ; memmapioclk  ; memmapioclk ; 0.500        ; -0.961     ; 7.548      ;
; -8.452 ; registers[20][10] ; registers[6][10]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.724     ; 6.788      ;
; -8.452 ; registers[17][22] ; registers[6][24]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.159     ; 7.347      ;
; -8.450 ; registers[25][10] ; registers[31][8]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.723     ; 6.780      ;
; -8.450 ; registers[25][20] ; registers[19][2]  ; memmapioclk  ; memmapioclk ; 0.500        ; -1.979     ; 6.522      ;
+--------+-------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                           ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.112 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.123     ; 1.488      ;
; -3.101 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.612     ; 1.488      ;
; -3.054 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.850     ; 1.703      ;
; -3.043 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.339     ; 1.703      ;
; -3.029 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.194     ; 1.334      ;
; -3.018 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.683     ; 1.334      ;
; -3.015 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.994     ; 1.520      ;
; -3.005 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.012     ; 1.492      ;
; -3.004 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.483     ; 1.520      ;
; -3.002 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.055     ; 1.446      ;
; -2.996 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.225     ; 1.270      ;
; -2.994 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.501     ; 1.492      ;
; -2.994 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.790     ; 1.703      ;
; -2.991 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.544     ; 1.446      ;
; -2.991 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.103     ; 1.387      ;
; -2.987 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.003     ; 1.483      ;
; -2.985 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.714     ; 1.270      ;
; -2.983 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.279     ; 1.703      ;
; -2.981 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.058     ; 1.422      ;
; -2.980 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.592     ; 1.387      ;
; -2.976 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.492     ; 1.483      ;
; -2.973 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.173     ; 1.299      ;
; -2.970 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.547     ; 1.422      ;
; -2.966 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.285     ; 1.180      ;
; -2.966 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.156     ; 1.309      ;
; -2.964 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.189     ; 1.274      ;
; -2.962 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.662     ; 1.299      ;
; -2.962 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.060     ; 1.401      ;
; -2.955 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.774     ; 1.180      ;
; -2.955 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.645     ; 1.309      ;
; -2.955 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.934     ; 1.520      ;
; -2.954 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.987     ; 1.466      ;
; -2.953 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.678     ; 1.274      ;
; -2.951 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.549     ; 1.401      ;
; -2.950 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.114     ; 1.335      ;
; -2.949 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.985     ; 1.463      ;
; -2.944 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.423     ; 1.520      ;
; -2.944 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.809     ; 1.634      ;
; -2.944 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.126     ; 1.317      ;
; -2.943 ; pc[7]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.476     ; 1.466      ;
; -2.943 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.984     ; 1.458      ;
; -2.943 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -1.900     ; 1.542      ;
; -2.939 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.603     ; 1.335      ;
; -2.938 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.474     ; 1.463      ;
; -2.935 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -1.916     ; 1.518      ;
; -2.933 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.298     ; 1.634      ;
; -2.933 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.615     ; 1.317      ;
; -2.933 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.043     ; 1.389      ;
; -2.933 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.995     ; 1.437      ;
; -2.933 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.995     ; 1.437      ;
; -2.932 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.473     ; 1.458      ;
; -2.932 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.389     ; 1.542      ;
; -2.932 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.217     ; 1.214      ;
; -2.928 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -1.921     ; 1.506      ;
; -2.928 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.121     ; 1.306      ;
; -2.925 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.791     ; 1.633      ;
; -2.924 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.405     ; 1.518      ;
; -2.923 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.222     ; 1.200      ;
; -2.923 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.996     ; 1.426      ;
; -2.923 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.936     ; 1.486      ;
; -2.923 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.093     ; 1.329      ;
; -2.922 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.532     ; 1.389      ;
; -2.922 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.484     ; 1.437      ;
; -2.922 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.484     ; 1.437      ;
; -2.922 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.064     ; 1.357      ;
; -2.921 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.706     ; 1.214      ;
; -2.918 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.056     ; 1.361      ;
; -2.917 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.410     ; 1.506      ;
; -2.917 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.610     ; 1.306      ;
; -2.915 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.222     ; 1.192      ;
; -2.914 ; storeloadaddr[12] ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.280     ; 1.633      ;
; -2.914 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.986     ; 1.427      ;
; -2.913 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.105     ; 1.307      ;
; -2.912 ; pc[3]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.711     ; 1.200      ;
; -2.912 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.485     ; 1.426      ;
; -2.912 ; pc[12]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.425     ; 1.486      ;
; -2.912 ; pc[9]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.582     ; 1.329      ;
; -2.911 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.553     ; 1.357      ;
; -2.911 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -1.762     ; 1.648      ;
; -2.910 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.054     ; 1.355      ;
; -2.909 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.035     ; 1.373      ;
; -2.907 ; pc[5]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.545     ; 1.361      ;
; -2.907 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -1.924     ; 1.482      ;
; -2.904 ; pc[4]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.711     ; 1.192      ;
; -2.904 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.500        ; -2.063     ; 1.340      ;
; -2.904 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.048     ; 1.355      ;
; -2.904 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.044     ; 1.359      ;
; -2.903 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.475     ; 1.427      ;
; -2.902 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.594     ; 1.307      ;
; -2.901 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.134     ; 1.266      ;
; -2.900 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.251     ; 1.648      ;
; -2.899 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.543     ; 1.355      ;
; -2.898 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.524     ; 1.373      ;
; -2.898 ; pc[2]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.113     ; 1.284      ;
; -2.896 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.413     ; 1.482      ;
; -2.896 ; pc[10]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.023     ; 1.372      ;
; -2.896 ; pc[13]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.060     ; 1.335      ;
; -2.895 ; pc[6]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.500        ; -2.057     ; 1.337      ;
; -2.893 ; pc[11]            ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 1.000        ; -2.552     ; 1.340      ;
; -2.893 ; pc[8]             ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 1.000        ; -2.537     ; 1.355      ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'memmapioclk'                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -0.742 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[26][21] ; clk          ; memmapioclk ; 0.000        ; 2.077      ; 1.365      ;
; -0.722 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[23][21] ; clk          ; memmapioclk ; 0.000        ; 1.921      ; 1.229      ;
; -0.714 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[18][21] ; clk          ; memmapioclk ; 0.000        ; 2.049      ; 1.365      ;
; -0.682 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[22][21] ; clk          ; memmapioclk ; 0.000        ; 2.016      ; 1.364      ;
; -0.625 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; registers[7][20]  ; clk          ; memmapioclk ; 0.000        ; 2.434      ; 1.839      ;
; -0.562 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][20]  ; clk          ; memmapioclk ; 0.000        ; 2.164      ; 1.632      ;
; -0.554 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[14][26] ; clk          ; memmapioclk ; 0.000        ; 2.165      ; 1.641      ;
; -0.521 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[18] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 2.795      ; 2.304      ;
; -0.519 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[19][21] ; clk          ; memmapioclk ; 0.000        ; 1.991      ; 1.502      ;
; -0.517 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[6]          ; clk          ; memmapioclk ; 0.000        ; 1.926      ; 1.439      ;
; -0.514 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[28][23] ; clk          ; memmapioclk ; 0.000        ; 2.454      ; 1.970      ;
; -0.478 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; registers[4][20]  ; clk          ; memmapioclk ; 0.000        ; 2.287      ; 1.839      ;
; -0.470 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[27][21] ; clk          ; memmapioclk ; 0.000        ; 1.989      ; 1.549      ;
; -0.451 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[19] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 2.455      ; 2.034      ;
; -0.449 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][26] ; clk          ; memmapioclk ; 0.000        ; 2.229      ; 1.810      ;
; -0.443 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[16] ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 2.807      ; 2.394      ;
; -0.442 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[27][26] ; clk          ; memmapioclk ; 0.000        ; 1.952      ; 1.540      ;
; -0.429 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[7]          ; clk          ; memmapioclk ; 0.000        ; 1.873      ; 1.474      ;
; -0.425 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[12] ; registers[28][6]  ; clk          ; memmapioclk ; 0.000        ; 2.528      ; 2.133      ;
; -0.417 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[21][21] ; clk          ; memmapioclk ; 0.000        ; 1.889      ; 1.502      ;
; -0.415 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][20]  ; clk          ; memmapioclk ; 0.000        ; 2.017      ; 1.632      ;
; -0.396 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[25][26] ; clk          ; memmapioclk ; 0.000        ; 2.135      ; 1.769      ;
; -0.392 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[1]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 2.315      ; 1.953      ;
; -0.392 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][14]  ; clk          ; memmapioclk ; 0.000        ; 1.948      ; 1.586      ;
; -0.391 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[1]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 2.310      ; 1.949      ;
; -0.388 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[30][21] ; clk          ; memmapioclk ; 0.000        ; 1.623      ; 1.265      ;
; -0.374 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[9][21]  ; clk          ; memmapioclk ; 0.000        ; 1.943      ; 1.599      ;
; -0.373 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][14] ; clk          ; memmapioclk ; 0.000        ; 2.248      ; 1.905      ;
; -0.368 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[20][26] ; clk          ; memmapioclk ; 0.000        ; 2.144      ; 1.806      ;
; -0.361 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][23] ; clk          ; memmapioclk ; 0.000        ; 2.324      ; 1.993      ;
; -0.356 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[15][26] ; clk          ; memmapioclk ; 0.000        ; 2.004      ; 1.678      ;
; -0.353 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[10][26] ; clk          ; memmapioclk ; 0.000        ; 2.095      ; 1.772      ;
; -0.347 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[8][26]  ; clk          ; memmapioclk ; 0.000        ; 2.087      ; 1.770      ;
; -0.345 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[22][26] ; clk          ; memmapioclk ; 0.000        ; 2.213      ; 1.898      ;
; -0.345 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[25][14] ; clk          ; memmapioclk ; 0.000        ; 2.266      ; 1.951      ;
; -0.344 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[5]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 2.066      ; 1.752      ;
; -0.343 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[5]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 2.061      ; 1.748      ;
; -0.338 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[20][14] ; clk          ; memmapioclk ; 0.000        ; 2.259      ; 1.951      ;
; -0.338 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[0]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 2.315      ; 2.007      ;
; -0.337 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[0]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 2.310      ; 2.003      ;
; -0.336 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][26] ; clk          ; memmapioclk ; 0.000        ; 2.110      ; 1.804      ;
; -0.330 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[12] ; registers[25][6]  ; clk          ; memmapioclk ; 0.000        ; 2.541      ; 2.241      ;
; -0.328 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[3]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 2.336      ; 2.038      ;
; -0.327 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[3]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 2.331      ; 2.034      ;
; -0.324 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][26] ; clk          ; memmapioclk ; 0.000        ; 2.146      ; 1.852      ;
; -0.320 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[10][14] ; clk          ; memmapioclk ; 0.000        ; 2.047      ; 1.757      ;
; -0.315 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][26] ; clk          ; memmapioclk ; 0.000        ; 2.180      ; 1.895      ;
; -0.312 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[26][14] ; clk          ; memmapioclk ; 0.000        ; 2.185      ; 1.903      ;
; -0.311 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[25][21] ; clk          ; memmapioclk ; 0.000        ; 1.829      ; 1.548      ;
; -0.310 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][26]  ; clk          ; memmapioclk ; 0.000        ; 2.009      ; 1.729      ;
; -0.306 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][14] ; clk          ; memmapioclk ; 0.000        ; 2.223      ; 1.947      ;
; -0.303 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[11][23] ; clk          ; memmapioclk ; 0.000        ; 2.177      ; 1.904      ;
; -0.298 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[10][21] ; clk          ; memmapioclk ; 0.000        ; 1.911      ; 1.643      ;
; -0.296 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][28]  ; clk          ; memmapioclk ; 0.000        ; 2.194      ; 1.928      ;
; -0.296 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[19][26] ; clk          ; memmapioclk ; 0.000        ; 2.069      ; 1.803      ;
; -0.292 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[26][23] ; clk          ; memmapioclk ; 0.000        ; 2.233      ; 1.971      ;
; -0.288 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[20][23] ; clk          ; memmapioclk ; 0.000        ; 2.396      ; 2.138      ;
; -0.281 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[31][26] ; clk          ; memmapioclk ; 0.000        ; 2.055      ; 1.804      ;
; -0.278 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[22] ; registers[7][22]  ; clk          ; memmapioclk ; 0.000        ; 2.057      ; 1.809      ;
; -0.274 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[23][26] ; clk          ; memmapioclk ; 0.000        ; 2.046      ; 1.802      ;
; -0.270 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 2.336      ; 2.096      ;
; -0.269 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 2.331      ; 2.092      ;
; -0.267 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[12][26] ; clk          ; memmapioclk ; 0.000        ; 1.985      ; 1.748      ;
; -0.267 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[14][14] ; clk          ; memmapioclk ; 0.000        ; 2.035      ; 1.798      ;
; -0.267 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[31][21] ; clk          ; memmapioclk ; 0.000        ; 1.868      ; 1.631      ;
; -0.263 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[1][26]  ; clk          ; memmapioclk ; 0.000        ; 1.775      ; 1.542      ;
; -0.263 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[13][23] ; clk          ; memmapioclk ; 0.000        ; 2.218      ; 1.985      ;
; -0.255 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[18][28] ; clk          ; memmapioclk ; 0.000        ; 2.253      ; 2.028      ;
; -0.251 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[7][28]  ; clk          ; memmapioclk ; 0.000        ; 2.150      ; 1.929      ;
; -0.250 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[15][14] ; clk          ; memmapioclk ; 0.000        ; 1.978      ; 1.758      ;
; -0.250 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[28][28] ; clk          ; memmapioclk ; 0.000        ; 2.259      ; 2.039      ;
; -0.242 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[18] ; registers[20][30] ; clk          ; memmapioclk ; 0.000        ; 2.517      ; 2.305      ;
; -0.241 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][28] ; clk          ; memmapioclk ; 0.000        ; 2.124      ; 1.913      ;
; -0.236 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[1][14]  ; clk          ; memmapioclk ; 0.000        ; 2.067      ; 1.861      ;
; -0.233 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[9][14]  ; clk          ; memmapioclk ; 0.000        ; 2.008      ; 1.805      ;
; -0.227 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; storeloadaddr[7]  ; clk          ; memmapioclk ; 0.000        ; 2.066      ; 1.869      ;
; -0.226 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[5][14]  ; clk          ; memmapioclk ; 0.000        ; 1.784      ; 1.588      ;
; -0.226 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; storeloadaddr[6]  ; clk          ; memmapioclk ; 0.000        ; 2.061      ; 1.865      ;
; -0.223 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[24] ; datwr[3]          ; clk          ; memmapioclk ; 0.000        ; 1.852      ; 1.659      ;
; -0.221 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[25][11] ; clk          ; memmapioclk ; 0.000        ; 2.357      ; 2.166      ;
; -0.219 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[21][14] ; clk          ; memmapioclk ; 0.000        ; 2.096      ; 1.907      ;
; -0.219 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[8][21]  ; clk          ; memmapioclk ; 0.000        ; 1.835      ; 1.646      ;
; -0.218 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[11][26] ; clk          ; memmapioclk ; 0.000        ; 1.959      ; 1.771      ;
; -0.216 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[13][26] ; clk          ; memmapioclk ; 0.000        ; 1.864      ; 1.678      ;
; -0.213 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[22][14] ; clk          ; memmapioclk ; 0.000        ; 2.135      ; 1.952      ;
; -0.200 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[5][26]  ; clk          ; memmapioclk ; 0.000        ; 2.039      ; 1.869      ;
; -0.194 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[4][14]  ; clk          ; memmapioclk ; 0.000        ; 2.079      ; 1.915      ;
; -0.191 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[14][23] ; clk          ; memmapioclk ; 0.000        ; 2.175      ; 2.014      ;
; -0.188 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; registers[9][20]  ; clk          ; memmapioclk ; 0.000        ; 2.320      ; 2.162      ;
; -0.183 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[21] ; registers[20][21] ; clk          ; memmapioclk ; 0.000        ; 1.933      ; 1.780      ;
; -0.180 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; registers[25][23] ; clk          ; memmapioclk ; 0.000        ; 2.247      ; 2.097      ;
; -0.180 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[14] ; registers[28][6]  ; clk          ; memmapioclk ; 0.000        ; 2.528      ; 2.378      ;
; -0.179 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[29][14] ; clk          ; memmapioclk ; 0.000        ; 2.100      ; 1.951      ;
; -0.179 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[4]  ; registers[11][14] ; clk          ; memmapioclk ; 0.000        ; 1.946      ; 1.797      ;
; -0.176 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[1]  ; storeloadaddr[5]  ; clk          ; memmapioclk ; 0.000        ; 2.314      ; 2.168      ;
; -0.174 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[23] ; datwr[6]          ; clk          ; memmapioclk ; 0.000        ; 2.123      ; 1.979      ;
; -0.172 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[19] ; registers[20][30] ; clk          ; memmapioclk ; 0.000        ; 2.177      ; 2.035      ;
; -0.165 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[20] ; registers[7][20]  ; clk          ; memmapioclk ; 0.000        ; 2.294      ; 2.159      ;
; -0.164 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[2]  ; registers[28][30] ; clk          ; memmapioclk ; 0.000        ; 2.898      ; 2.764      ;
; -0.164 ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|q_a[16] ; registers[20][30] ; clk          ; memmapioclk ; 0.000        ; 2.529      ; 2.395      ;
+--------+---------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                      ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.409 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.630      ; 1.460      ;
; -0.375 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 1.433      ; 1.297      ;
; -0.310 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.747      ; 1.676      ;
; -0.259 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.422      ; 1.402      ;
; -0.254 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 1.286      ; 1.271      ;
; -0.232 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 1.290      ; 1.297      ;
; -0.220 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.616      ; 1.635      ;
; -0.180 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.637      ; 1.696      ;
; -0.141 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.584      ; 1.682      ;
; -0.137 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.191      ; 1.293      ;
; -0.045 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 1.433      ; 1.627      ;
; -0.023 ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.431      ; 1.647      ;
; 0.017  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.630      ; 1.886      ;
; 0.061  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.616      ; 1.916      ;
; 0.087  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.422      ; 1.748      ;
; 0.091  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 1.393      ; 1.723      ;
; 0.097  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.421      ; 1.757      ;
; 0.104  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 1.567      ; 1.910      ;
; 0.107  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 1.290      ; 1.636      ;
; 0.110  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.380      ; 1.729      ;
; 0.136  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.191      ; 1.566      ;
; 0.145  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.630      ; 1.514      ;
; 0.178  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 1.307      ; 1.724      ;
; 0.179  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.433      ; 1.351      ;
; 0.184  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 1.359      ; 1.782      ;
; 0.194  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.747      ; 1.680      ;
; 0.205  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 1.286      ; 1.730      ;
; 0.250  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 1.567      ; 2.056      ;
; 0.271  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.747      ; 2.257      ;
; 0.290  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.616      ; 1.645      ;
; 0.295  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.422      ; 1.456      ;
; 0.300  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.286      ; 1.325      ;
; 0.317  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.637      ; 1.693      ;
; 0.322  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.290      ; 1.351      ;
; 0.339  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.380      ; 1.958      ;
; 0.356  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.637      ; 2.232      ;
; 0.361  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.584      ; 1.684      ;
; 0.365  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.431      ; 2.035      ;
; 0.380  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.584      ; 2.203      ;
; 0.395  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 1.307      ; 1.941      ;
; 0.411  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 1.393      ; 2.043      ;
; 0.417  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.191      ; 1.347      ;
; 0.430  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.421      ; 2.090      ;
; 0.454  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.433      ; 1.626      ;
; 0.522  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.431      ; 1.692      ;
; 0.527  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.630      ; 1.896      ;
; 0.531  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.075      ; 1.240      ;
; 0.555  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.238      ; 1.427      ;
; 0.576  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.422      ; 1.737      ;
; 0.578  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.567      ; 1.884      ;
; 0.585  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.393      ; 1.717      ;
; 0.596  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 1.359      ; 2.194      ;
; 0.600  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.290      ; 1.629      ;
; 0.604  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.380      ; 1.723      ;
; 0.614  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.107      ; 1.355      ;
; 0.615  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.616      ; 1.970      ;
; 0.643  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.463      ; 1.240      ;
; 0.645  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.191      ; 1.575      ;
; 0.667  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.626      ; 1.427      ;
; 0.671  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.307      ; 1.717      ;
; 0.673  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.421      ; 1.833      ;
; 0.684  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a30~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.359      ; 1.782      ;
; 0.696  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.286      ; 1.721      ;
; 0.706  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.121      ; 1.461      ;
; 0.716  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 0.924      ; 1.274      ;
; 0.717  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 0.922      ; 1.273      ;
; 0.726  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a28~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.495      ; 1.355      ;
; 0.740  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 0.924      ; 1.298      ;
; 0.751  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 1.058      ; 1.443      ;
; 0.754  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.121      ; 1.509      ;
; 0.804  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.567      ; 2.110      ;
; 0.811  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 1.128      ; 1.573      ;
; 0.818  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_we_reg       ; memmapioclk  ; clk         ; 0.000        ; 0.509      ; 1.461      ;
; 0.825  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a11~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.747      ; 2.311      ;
; 0.828  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 0.312      ; 1.274      ;
; 0.829  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.310      ; 1.273      ;
; 0.837  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 0.912      ; 1.383      ;
; 0.839  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 0.781      ; 1.254      ;
; 0.842  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 0.913      ; 1.389      ;
; 0.844  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 0.798      ; 1.276      ;
; 0.850  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; -0.500       ; 0.884      ; 1.368      ;
; 0.852  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a6~porta_we_reg        ; memmapioclk  ; clk         ; 0.000        ; 0.312      ; 1.298      ;
; 0.856  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 0.913      ; 1.403      ;
; 0.861  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a2~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 0.777      ; 1.272      ;
; 0.863  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a4~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 0.446      ; 1.443      ;
; 0.866  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a13~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.509      ; 1.509      ;
; 0.867  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 0.871      ; 1.372      ;
; 0.883  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 0.781      ; 1.298      ;
; 0.893  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a15~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.380      ; 2.012      ;
; 0.910  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.637      ; 2.286      ;
; 0.917  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a10~porta_address_reg0 ; memmapioclk  ; clk         ; -0.500       ; 0.682      ; 1.233      ;
; 0.919  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a20~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.431      ; 2.089      ;
; 0.923  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a21~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.516      ; 1.573      ;
; 0.934  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a26~porta_we_reg       ; memmapioclk  ; clk         ; -0.500       ; 1.584      ; 2.257      ;
; 0.949  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a12~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.300      ; 1.383      ;
; 0.949  ; memmapioclk ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_we_reg        ; memmapioclk  ; clk         ; -0.500       ; 1.307      ; 1.995      ;
; 0.951  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a8~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 0.169      ; 1.254      ;
; 0.954  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a25~porta_address_reg0 ; memmapioclk  ; clk         ; 0.000        ; 0.301      ; 1.389      ;
; 0.956  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a0~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 0.186      ; 1.276      ;
; 0.962  ; load        ; ramm:ram|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ram_block1a7~porta_address_reg0  ; memmapioclk  ; clk         ; 0.000        ; 0.272      ; 1.368      ;
+--------+-------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+------------------+------------+---------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack ; -20.375    ; -1.432  ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -8.074     ; -0.653  ; N/A      ; N/A     ; -3.201              ;
;  memmapioclk     ; -20.375    ; -1.432  ; N/A      ; N/A     ; -0.241              ;
; Design-wide TNS  ; -20111.757 ; -60.946 ; 0.0      ; 0.0     ; -362.324            ;
;  clk             ; -384.603   ; -3.778  ; N/A      ; N/A     ; -274.917            ;
;  memmapioclk     ; -19727.154 ; -57.779 ; N/A      ; N/A     ; -87.407             ;
+------------------+------------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ledss[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledss[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledss[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledss[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledss[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledss[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledss[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledss[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledss[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledss[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledss[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledss[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledss[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledss[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledss[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledss[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; clk         ; clk         ; 1579     ; 0        ; 0        ; 0        ;
; memmapioclk ; clk         ; 1478     ; 1478     ; 0        ; 0        ;
; clk         ; memmapioclk ; 20385080 ; 0        ; 20385076 ; 0        ;
; memmapioclk ; memmapioclk ; 20802466 ; 20802466 ; 20802466 ; 20802466 ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; clk         ; clk         ; 1579     ; 0        ; 0        ; 0        ;
; memmapioclk ; clk         ; 1478     ; 1478     ; 0        ; 0        ;
; clk         ; memmapioclk ; 20385080 ; 0        ; 20385076 ; 0        ;
; memmapioclk ; memmapioclk ; 20802466 ; 20802466 ; 20802466 ; 20802466 ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------------------+
; Clock Status Summary                           ;
+-------------+-------------+------+-------------+
; Target      ; Clock       ; Type ; Status      ;
+-------------+-------------+------+-------------+
; clk         ; clk         ; Base ; Constrained ;
; memmapioclk ; memmapioclk ; Base ; Constrained ;
+-------------+-------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ledss[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledss[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledss[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledss[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ledss[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledss[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledss[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledss[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Wed Jul 10 23:23:53 2019
Info: Command: quartus_sta riscv_cpu -c riscv_cpu
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1103 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name memmapioclk memmapioclk
Warning (332125): Found combinational loop of 2 nodes File: /home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v Line: 103
    Warning (332126): Node "wr_enable~1|combout"
    Warning (332126): Node "wr_enable~1|dataa"
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: wr_enable~1  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -20.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -20.375          -19727.154 memmapioclk 
    Info (332119):    -8.074            -384.603 clk 
Info (332146): Worst-case hold slack is -1.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.432             -49.608 memmapioclk 
    Info (332119):    -0.653              -3.778 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -271.140 clk 
    Info (332119):     0.109               0.000 memmapioclk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: wr_enable~1  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -19.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.293          -18776.361 memmapioclk 
    Info (332119):    -7.425            -350.078 clk 
Info (332146): Worst-case hold slack is -1.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.379             -57.779 memmapioclk 
    Info (332119):    -0.570              -3.167 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -274.917 clk 
    Info (332119):    -0.241             -87.407 memmapioclk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: wr_enable~1  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.901           -8365.869 memmapioclk 
    Info (332119):    -3.112            -118.000 clk 
Info (332146): Worst-case hold slack is -0.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.742             -32.483 memmapioclk 
    Info (332119):    -0.409              -2.585 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -94.210 clk 
    Info (332119):     0.044               0.000 memmapioclk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 846 megabytes
    Info: Processing ended: Wed Jul 10 23:24:07 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:22


