Analysis & Synthesis report for counter4bits
Sun Feb 23 09:00:08 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 23 09:00:08 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; counter4bits                                    ;
; Top-level Entity Name              ; counter4bits                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 7                                               ;
;     Total combinational functions  ; 7                                               ;
;     Dedicated logic registers      ; 4                                               ;
; Total registers                    ; 4                                               ;
; Total pins                         ; 13                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; counter4bits       ; counter4bits       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+-------------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                          ; Library   ;
+-------------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+-----------+
; lab4part1/synthesis/submodules/lab4part1_onchip_memory2_0.v ; yes             ; User Verilog HDL File  ; D:/TH_SOC/LAB4/lab4-part1/lab4part1/synthesis/submodules/lab4part1_onchip_memory2_0.v ; lab4part1 ;
; lab4part1/synthesis/counter4bits.v                          ; yes             ; User Verilog HDL File  ; D:/TH_SOC/LAB4/lab4-part1/lab4part1/synthesis/counter4bits.v                          ;           ;
+-------------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 7            ;
;                                             ;              ;
; Total combinational functions               ; 7            ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 1            ;
;     -- 3 input functions                    ; 2            ;
;     -- <=2 input functions                  ; 4            ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 4            ;
;     -- arithmetic mode                      ; 3            ;
;                                             ;              ;
; Total registers                             ; 4            ;
;     -- Dedicated logic registers            ; 4            ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 13           ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; iClear~input ;
; Maximum fan-out                             ; 5            ;
; Total fan-out                               ; 56           ;
; Average fan-out                             ; 1.51         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |counter4bits              ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |counter4bits       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |counter4bits|oData[0]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 23 09:00:06 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter4bits -c counter4bits
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/lab4part1.v
    Info (12023): Found entity 1: lab4part1
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_irq_mapper.sv
    Info (12023): Found entity 1: lab4part1_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file lab4part1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_rsp_xbar_mux.sv
    Info (12023): Found entity 1: lab4part1_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_rsp_xbar_demux.sv
    Info (12023): Found entity 1: lab4part1_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_cmd_xbar_mux.sv
    Info (12023): Found entity 1: lab4part1_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_cmd_xbar_demux.sv
    Info (12023): Found entity 1: lab4part1_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file lab4part1/synthesis/submodules/lab4part1_id_router.sv
    Info (12023): Found entity 1: lab4part1_id_router_default_decode
    Info (12023): Found entity 2: lab4part1_id_router
Info (12021): Found 2 design units, including 2 entities, in source file lab4part1/synthesis/submodules/lab4part1_addr_router.sv
    Info (12023): Found entity 1: lab4part1_addr_router_default_decode
    Info (12023): Found entity 2: lab4part1_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file lab4part1/synthesis/submodules/lab4part1_jtag_uart_0.v
    Info (12023): Found entity 1: lab4part1_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: lab4part1_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: lab4part1_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: lab4part1_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: lab4part1_jtag_uart_0
Info (12021): Found 21 design units, including 21 entities, in source file lab4part1/synthesis/submodules/lab4part1_nios2_qsys_0.v
    Info (12023): Found entity 1: lab4part1_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: lab4part1_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: lab4part1_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: lab4part1_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: lab4part1_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: lab4part1_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: lab4part1_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: lab4part1_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: lab4part1_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: lab4part1_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: lab4part1_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: lab4part1_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: lab4part1_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: lab4part1_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: lab4part1_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: lab4part1_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: lab4part1_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: lab4part1_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: lab4part1_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: lab4part1_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: lab4part1_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: lab4part1_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: lab4part1_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: lab4part1_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: lab4part1_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: lab4part1_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/submodules/lab4part1_onchip_memory2_0.v
    Info (12023): Found entity 1: lab4part1_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file lab4part1/synthesis/counter4bits.v
    Info (12023): Found entity 1: counter4bits
Info (12021): Found 1 design units, including 1 entities, in source file /th_soc/counter4bits_tb.v
    Info (12023): Found entity 1: counter4bits_tb
Warning (10037): Verilog HDL or VHDL warning at lab4part1_nios2_qsys_0.v(1567): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at lab4part1_nios2_qsys_0.v(1569): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at lab4part1_nios2_qsys_0.v(1725): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at lab4part1_nios2_qsys_0.v(2553): conditional expression evaluates to a constant
Info (12127): Elaborating entity "counter4bits" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity lab4part1 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity lab4part1 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME lab4part1 HAS_SOPCINFO 1 GENERATION_ID 1740275073" -entity lab4part1 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_addr_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity lab4part1_addr_router -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity lab4part1_addr_router -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_addr_router -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_cmd_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity lab4part1_cmd_xbar_demux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity lab4part1_cmd_xbar_demux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_cmd_xbar_demux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_cmd_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity lab4part1_cmd_xbar_mux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity lab4part1_cmd_xbar_mux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_cmd_xbar_mux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_id_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity lab4part1_id_router -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity lab4part1_id_router -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_id_router -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity lab4part1_irq_mapper -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity lab4part1_irq_mapper -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_irq_mapper -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_jtag_uart_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity lab4part1_jtag_uart_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity lab4part1_jtag_uart_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_jtag_uart_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_nios2_qsys_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity lab4part1_nios2_qsys_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity lab4part1_nios2_qsys_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_nios2_qsys_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_onchip_memory2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity lab4part1_onchip_memory2_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity lab4part1_onchip_memory2_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_onchip_memory2_0 -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_rsp_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity lab4part1_rsp_xbar_demux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity lab4part1_rsp_xbar_demux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_rsp_xbar_demux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Warning (20013): Ignored assignments for entity "lab4part1_rsp_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity lab4part1_rsp_xbar_mux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity lab4part1_rsp_xbar_mux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity lab4part1_rsp_xbar_mux -qip lab4part1/synthesis/lab4part1.qip -library lab4part1 was ignored
Info (144001): Generated suppressed messages file D:/TH_SOC/LAB4/lab4-part1/output_files/counter4bits.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 20 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 7 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 4596 megabytes
    Info: Processing ended: Sun Feb 23 09:00:08 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/TH_SOC/LAB4/lab4-part1/output_files/counter4bits.map.smsg.


