
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001324                       # Number of seconds simulated
sim_ticks                                  1324042000                       # Number of ticks simulated
final_tick                                 1324042000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135540                       # Simulator instruction rate (inst/s)
host_op_rate                                   264855                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87976462                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449540                       # Number of bytes of host memory used
host_seconds                                    15.05                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1658176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1756992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       186368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          186368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          74632074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1252359064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1326991138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     74632074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74632074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140756864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140756864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140756864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         74632074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1252359064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1467748002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000849055250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          182                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3946                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1673088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  191168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1757056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               252544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   933                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1324033000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    553.081724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   350.988011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.484971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          640     19.02%     19.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          568     16.88%     35.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          294      8.74%     44.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          216      6.42%     51.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          121      3.60%     54.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          104      3.09%     57.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           85      2.53%     60.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      2.85%     63.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1241     36.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3365                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     142.852459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     59.741859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    198.728776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             85     46.45%     46.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            36     19.67%     66.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      5.46%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.64%     73.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.55%     73.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.55%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      1.09%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.55%     75.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.55%     76.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      1.64%     78.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           12      6.56%     84.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            7      3.83%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      1.64%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.55%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      1.64%     92.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      1.64%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      1.64%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      1.64%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.55%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.55%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.354069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.829675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              148     81.32%     81.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.75%     84.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26     14.29%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.55%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           182                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1576960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       191168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 72601926.524989381433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1191019620.223527669907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144382126.850960910320                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        25909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3946                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59690250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    778815750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32633813500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38634.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30059.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8270099.72                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    348343500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               838506000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  130710000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13324.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.81                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32073.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1263.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1327.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23243                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2505                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42166.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 14758380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  7813905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91463400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11698020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         103874160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            175365630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4217280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       402002760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        16734240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1901880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              829829655                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            626.739677                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            928516250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5708500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      43940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      3322500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     43593750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     345877250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    881600000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9381960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4956270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                95190480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3868020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         103874160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            186685830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4060800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       387964230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        19180320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1901580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              817063650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            617.097985                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            904135000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3920500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      43940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      3321750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     49935250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     372046500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    850878000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  189298                       # Number of BP lookups
system.cpu.branchPred.condPredicted            189298                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10399                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                95474                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24058                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           95474                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              84014                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11460                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1813                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      834562                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135932                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           667                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           112                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      236129                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           527                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2648085                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             284112                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2328316                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      189298                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             108072                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2266538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21496                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3302                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          303                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          187                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    235714                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3322                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2565591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.778513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.137528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1868777     72.84%     72.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14665      0.57%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58173      2.27%     75.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35086      1.37%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    54070      2.11%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30786      1.20%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    26136      1.02%     81.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    23543      0.92%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   454355     17.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2565591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.071485                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.879245                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   234919                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1692569                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    542528                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 84827                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10748                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4437629                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10748                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   275755                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  644491                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6407                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    579914                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1048276                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4382299                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4238                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  95530                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 874116                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  77152                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             4975963                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9667116                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4179431                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3365527                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   481295                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                166                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            125                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    504446                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               836133                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140890                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             48464                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18788                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4313602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 302                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4210562                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7573                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          327847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       531019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            238                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2565591                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.641166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.522094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1581088     61.63%     61.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              118981      4.64%     66.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              160978      6.27%     72.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              137905      5.38%     77.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151842      5.92%     83.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              102863      4.01%     87.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               89830      3.50%     91.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               81585      3.18%     94.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              140519      5.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2565591                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11750      8.64%      8.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4513      3.32%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     38      0.03%     11.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.01%     12.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 21627     15.90%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     27.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             39116     28.76%     56.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            18650     13.71%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     70.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1626      1.20%     71.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1151      0.85%     72.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             37302     27.42%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              225      0.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7766      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1679832     39.90%     40.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10073      0.24%     40.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1929      0.05%     40.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              553051     13.13%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  646      0.02%     53.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21599      0.51%     54.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1603      0.04%     54.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380935      9.05%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                666      0.02%     63.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317505      7.54%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7527      0.18%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260002      6.17%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               254625      6.05%     83.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101115      2.40%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          575797     13.68%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35827      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4210562                       # Type of FU issued
system.cpu.iq.rate                           1.590040                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      136020                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032304                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5961058                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2061445                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1662244                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5169250                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2580396                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2488255                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1696016                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2642800                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           111561                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        66821                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9620                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2517                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          7341                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10748                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  386132                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                164304                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4313904                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               610                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                836133                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140890                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                178                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   8166                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                152535                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4979                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7434                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12413                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4184901                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                818978                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25661                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       954901                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   147817                       # Number of branches executed
system.cpu.iew.exec_stores                     135923                       # Number of stores executed
system.cpu.iew.exec_rate                     1.580350                       # Inst execution rate
system.cpu.iew.wb_sent                        4155792                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4150499                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2591843                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4229733                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.567359                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.612768                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          329736                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10672                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2514864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.584999                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.977011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1818417     72.31%     72.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105250      4.19%     76.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        60462      2.40%     78.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        57004      2.27%     81.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27068      1.08%     82.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14676      0.58%     82.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14490      0.58%     83.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19698      0.78%     84.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       397799     15.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2514864                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                397799                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6432857                       # The number of ROB reads
system.cpu.rob.rob_writes                     8682780                       # The number of ROB writes
system.cpu.timesIdled                             858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.298162                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.298162                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.770320                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.770320                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3841580                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1425556                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3326142                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2453379                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    637376                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   808424                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1258866                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.562615                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              800044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.032311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.562615                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996583                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1714547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1714547                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       649332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          649332                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       129760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         129760                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       779092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           779092                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       779092                       # number of overall hits
system.cpu.dcache.overall_hits::total          779092                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63714                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1513                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        65227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65227                       # number of overall misses
system.cpu.dcache.overall_misses::total         65227                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3764467000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3764467000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     85448494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     85448494                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3849915494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3849915494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3849915494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3849915494                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       713046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       713046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       844319                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       844319                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       844319                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       844319                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.089355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.089355                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011526                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077254                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077254                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077254                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077254                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59083.827730                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59083.827730                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56476.202247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56476.202247                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59023.341469                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59023.341469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59023.341469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59023.341469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        87957                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1344                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.444196                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2912                       # number of writebacks
system.cpu.dcache.writebacks::total              2912                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        39107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39107                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          211                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        39318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39318                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39318                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24607                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24607                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1302                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1302                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        25909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25909                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1510759500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1510759500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     78435494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78435494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1589194994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1589194994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1589194994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1589194994                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030686                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61395.517536                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61395.517536                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60242.314900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60242.314900                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61337.565865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61337.565865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61337.565865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61337.565865                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25781                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.191156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               77597                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.191156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          173                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            472970                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           472970                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       233583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          233583                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       233583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           233583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       233583                       # number of overall hits
system.cpu.icache.overall_hits::total          233583                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2129                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2129                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2129                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2129                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2129                       # number of overall misses
system.cpu.icache.overall_misses::total          2129                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    141640999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141640999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    141640999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141640999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    141640999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141640999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       235712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       235712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       235712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       235712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       235712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       235712                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66529.356036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66529.356036                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66529.356036                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66529.356036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66529.356036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66529.356036                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1804                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1034                       # number of writebacks
system.cpu.icache.writebacks::total              1034                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          582                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          582                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          582                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          582                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          582                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          582                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1547                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1547                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109316999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109316999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109316999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109316999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109316999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109316999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006563                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006563                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006563                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006563                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70663.864900                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70663.864900                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70663.864900                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70663.864900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70663.864900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70663.864900                       # average overall mshr miss latency
system.cpu.icache.replacements                   1034                       # number of replacements
system.membus.snoop_filter.tot_requests         54271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        26818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1324042000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26152                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2912                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1034                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22869                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1303                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1303                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1547                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24606                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        77599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        77599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       164992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       164992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1844544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1844544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2009536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27456                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000546                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023368                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27441     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27456                       # Request fanout histogram
system.membus.reqLayer2.occupancy            76813000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8223996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy          135562997                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
