Sarita V. Adve , Vikram S. Adve , Mark D. Hill , Mary K. Vernon, Comparison of hardware and software cache coherence schemes, Proceedings of the 18th annual international symposium on Computer architecture, p.298-308, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115982]
A. Agawal , A. Gupta, Memory-reference characteristics of multiprocessor applications under MACH, Proceedings of the 1988 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.215-225, May 24-27, 1988, Santa Fe, New Mexico, United States[doi>10.1145/55595.55620]
A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, United States
T. E. Anderson, The Performance of Spin Lock Alternatives for Shared-Money Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.1 n.1, p.6-16, January 1990[doi>10.1109/71.80120]
J. K. Archibald, A cache coherence approach for large multiprocessor systems, Proceedings of the 2nd international conference on Supercomputing, p.337-345, June 1988, St. Malo, France[doi>10.1145/55364.55397]
James Archibald , Jean Loup Baer, An economical solution to the cache coherence problem, Proceedings of the 11th annual international symposium on Computer architecture, p.355-362, January 1984[doi>10.1145/800015.808205]
Utpal K. Banerjee, Dependence Analysis for Supercomputing, Kluwer Academic Publishers, Norwell, MA, 1988
John K. Bennett , John B. Carter , Willy Zwaenepoel, Adaptive software cache management for distributed shared memory architectures, Proceedings of the 17th annual international symposium on Computer Architecture, p.125-134, May 28-31, 1990, Seattle, Washington, United States[doi>10.1145/325164.325124]
BnUYAN, L. N., LIu, B.-C., ANU AnnEu, I. 1989. Analysis of MIN-based nmltiprocessors with private cache memories. In the International Conference on Parallel Processing. Vol. 1. Archztecture, 51 58.
BRANTLEY, W. C., MCAULIFFE, K. P., AND WEISS, J. 1985. RP3 processor-memory element. In the International Conference on Parallel Processlng, 782 789.
CENS{ER, L. M., AND FEAUTmEn, P. 1978. A new solution to coherence problems m multlcache systems. IEEE Trans. Comput. C-27, (Dec.), 1112-1118.
David Chaiken , John Kubiatowicz , Anant Agarwal, LimitLESS directories: A scalable cache coherence scheme, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.224-234, April 08-11, 1991, Santa Clara, California, United States[doi>10.1145/106972.106995]
Yung-Chin Chen , Alexander V. Veidenbaum, A software coherence scheme with the assistance of directories, Proceedings of the 5th international conference on Supercomputing, p.284-294, June 17-21, 1991, Cologne, West Germany[doi>10.1145/109025.109095]
Hoichi Cheong , Alex Veidenbaum, A version control approach to Cache coherence, Proceedings of the 3rd international conference on Supercomputing, p.322-330, June 05-09, 1989, Crete, Greece[doi>10.1145/318789.318824]
H. Cheong , A. V. Vaidenbaum, A cache coherence scheme with fast selective invalidation, Proceedings of the 15th Annual International Symposium on Computer architecture, p.299-307, May 30-June 02, 1988, Honolulu, Hawaii, United States
CHEONG, H , AND VEIDENBAUM, A V 1988b Stale data detectmn and coherence enforcement using flow analysm. In the International Conference on Parallel Processing. Vo}. I, Archttecture, 138-145
Michel, Dubois , Christoph Scheurich , Fayé A. Briggs, Synchronization, Coherence, and Event Ordering in Multiprocessors, Computer, v.21 n.2, p.9-21, February 1988[doi>10.1109/2.15]
Jan Edler , Allan Gottlieb , Clyde P. Kruskal , Kevin P. McAuliffe , Larry Rudolph , Marc Snir , Patricia J. Teller , James Wilson, Issues related to MIMD shared-memory computers: the NYU ultracomputer approach, Proceedings of the 12th annual international symposium on Computer architecture, p.126-135, June 17-19, 1985, Boston, Massachusetts, United States[doi>10.1145/327010.327143]
S. J. Eggers , R. H. Katz, The effect of sharing on the cache and bus performance of parallel programs, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.257-270, April 03-06, 1989, Boston, Massachusetts, United States[doi>10.1145/70082.68206]
S. J. Eggers , R. H. Katz, Evaluating the performance of four snooping cache coherency protocols, Proceedings of the 16th annual international symposium on Computer architecture, p.2-15, April 1989, Jerusalem, Israel[doi>10.1145/74925.74927]
S. J. Eggers , R. H. Katz, A characterization of sharing in parallel programs and its application to coherency protocol evaluation, Proceedings of the 15th Annual International Symposium on Computer architecture, p.373-382, May 30-June 02, 1988, Honolulu, Hawaii, United States
Kourosh Gharachorloo , Anoop Gupta , John Hennessy, Performance evaluation of memory consistency models for shared-memory multiprocessors, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.245-257, April 08-11, 1991, Santa Clara, California, United States[doi>10.1145/106972.106997]
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, United States[doi>10.1145/325164.325102]
James R. Goodman, Using cache memory to reduce processor-memory traffic, Proceedings of the 10th annual international symposium on Computer architecture, p.124-131, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801647]
J. R. Goodman , P. J. Woest, The Wisconsin multicube: a new large-scale cache-coherent multiprocessor, Proceedings of the 15th Annual International Symposium on Computer architecture, p.422-431, May 30-June 02, 1988, Honolulu, Hawaii, United States
James R. Goodman , Mary K. Vernon , Philip J. Woest, Efficient synchronization primitives for large-scale cache-coherent multiprocessors, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.64-75, April 03-06, 1989, Boston, Massachusetts, United States[doi>10.1145/70082.68188]
Allan Gottlieb , Ralph Grishman , Clyde P. Kruskal , Kevin P. McAuliffe , Larry Rudolph , Marc Snir, The NYU Ultracomputer—designing a MIMD, shared-memory parallel machine (Extended Abstract), Proceedings of the 9th annual symposium on Computer Architecture, p.27-42, April 26-29, 1982, Austin, Texas, United States
Anoop Gupta , John Hennessy , Kourosh Gharachorloo , Todd Mowry , Wolf-Dietrich Weber, Comparative evaluation of latency reducing and tolerating techniques, Proceedings of the 18th annual international symposium on Computer architecture, p.254-263, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115978]
GUPTA, A., WEBER, W.-D., AND MOWRY, T. 1990. Reducing memory and traffic reqmrements for scalable directory-based cache coherence schemes. In the International Conference on Parallel Processing Vol. I, Archzteeture, 312-321.
David V. James , Anthony T. Laundrie , Stein Gjessing , Gurindar Sohi, Scalable coherent interface, Computer, v.23 n.6, p.74-77, June 1990[doi>10.1109/2.55503]
KARLINE, A. R., MANASS, M S., RUDOLPH, L., AND SENATOR, D. D 1986. Competitive snoopy cachemg. In the Symposmm on Foundatmns of Computer Sczence, 244-254.
R. H. Katz , S. J. Eggers , D. A. Wood , C. L. Perkins , R. G. Sheldon, Implementing a cache consistency protocol, ACM SIGARCH Computer Architecture News, v.13 n.3, p.276-283, June 1985[doi>10.1145/327070.327237]
Clyde P Kruskal , Larry Rudolph , Marc Snir, Efficient synchronization of multiprocessors with shared memory, Proceedings of the fifth annual ACM symposium on Principles of distributed computing, p.218-228, August 11-13, 1986, Calgary, Alberta, Canada[doi>10.1145/10590.10609]
KUCK, D J, DAVIDSON, E S., LAWRIE, D. J., AND SAMEH, A.H. 1986. Parallel supercomputing today and the Cedar approach Science 231 (Feb. 28l, 967-974.
LAMPORT, L. 1979 How to make a multiprocessot computer that correctly executes multiprocess programs. IEEE Trans. Comput. C-28, 9, {Sept ), 690-691
R. L. Lee , P. C. Yew , D. H. Lawrie, Multiprocessor cache design considerations, Proceedings of the 14th annual international symposium on Computer architecture, p.253-262, June 02-05, 1987, Pittsburgh, Pennsylvania, United States[doi>10.1145/30350.30379]
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992[doi>10.1109/2.121510]
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Anoop Gupta , John Hennessy, The directory-based cache coherence protocol for the DASH multiprocessor, Proceedings of the 17th annual international symposium on Computer Architecture, p.148-159, May 28-31, 1990, Seattle, Washington, United States[doi>10.1145/325164.325132]
Z. Li , P. C. Yew , C. Q. Zhu, An Efficient Data Dependence Analysis for Parallelizing Compilers, IEEE Transactions on Parallel and Distributed Systems, v.1 n.1, p.26-34, January 1990[doi>10.1109/71.80122]
A. Lichnewsky , F. Thomasset, Introducing symbolic problem solving techniques in the dependence testing phases of a vectorizer, Proceedings of the 2nd international conference on Supercomputing, p.396-406, June 1988, St. Malo, France[doi>10.1145/55364.55403]
LmJA, D.J. 1992. Prefetching and scheduling interactions m shared memory multlprocessors. In the Midwest Electrotechnology Con/erence, 84 87.
IAIAA, D. J. 1991. Processor parallehsm consideratnms and memory latency reductmn in shared memory multiprocessors Rep. No. 1136, Center for Supercomputing Research and Development, Univ of I}linms, Urbana.
David J. Lilja , Pen-Chung Yew, Combining hardware and software cache coherence strategies, Proceedings of the 5th international conference on Supercomputing, p.274-283, June 17-21, 1991, Cologne, West Germany[doi>10.1145/109025.109093]
LILJA, D. J., MAR('.(>VlTZ. D. M., AND YEW, P.-C. 1989 Memory referencing' behavior and a cache performance metric in a shared memory multiprocessor Rep. No. 836, Center for Supercomputing Research and Development, Univ. of Illlnms, Urbana.
D. E. Marquardt , H. S. Alkhatib, C2MP: a cache-coherent, distributed memory multiprocessor-system, Proceedings of the 1989 ACM/IEEE conference on Supercomputing, p.466-475, November 12-17, 1989, Reno, Nevada, United States[doi>10.1145/76263.76315]
McCImICHT, E. M 1984. The Dragon Computer System, an early overview. In the NATO Advanced Study blstitute on Mwroarchztecture VLSI Camp uters, 83-101.
MIN, S. L., AND BAER, J -L. 1990. A performance comparison of directory-based and timestampbased cache coherence schemes. In the International Conference on Parallel Processing. Vol. I, Architecture, 305 311.
MIN. S. L., AND BAER J.-L. 1989. A timestampbased cache coherence scheme. In the International Con/Frencc on Parallel Processing. Vol. I, Architecture, 23 32
MIZRAHI, H. E, BAER, J.-L., LAZOWSKA, E. D., AND ZAHORJAN, J. 1989. Extending- the memory hierarchy into multiprocessor lnterconnectian networks A performance analysis, in the Internattonal Conference on Parallel Processing. Vol. I, Architecture, 41-50.
MOUNES-ToussI, F. 1993 An adaptive cache coherence enforcement strategy with compiler assistance. M S. Thesis, Dept. of Electrical Engineering, Univ of Minnesota, Minneapolis.
Nt:UYEN, T. N., LL Z., AND Lm,IA, D.J. 1993. Efficxent use of dynamically tagged directories through compiler analysis. In the Internatwnal Conference on Parallel Processing.
Brian W. O'Krafka , A. Richard Newton, An empirical evaluation of two memory-efficient directory methods, Proceedings of the 17th annual international symposium on Computer Architecture, p.138-147, May 28-31, 1990, Seattle, Washington, United States[doi>10.1145/325164.325130]
Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proceedings of the 11th annual international symposium on Computer architecture, p.348-354, January 1984[doi>10.1145/800015.808204]
PERRON, R., AND MUNDIE, C. 1986. The architecture of the Alliant FX/8 Computer In IEEE COMPCON. IEEE, New York, 390 393.
PFISTER, G. F., BRANTLEY, W. C., GEORGE, D. A., HARVEY, S. L, KLEINFELDER, W. J., McAULIFFE, K. P., MELTON, E. A., NORTON, V. A., AND WEISS, J. 1985. The IBM research parallel processor prototype (RP3): Introduction and Architecture. In the International Conference on Parallel Processing, 764 771.
POLYCHRONOPOULOS, C. D. 1988. Toward autoscheduling compfiers. J. Supercomput., 2, 297 330.
S. Prybylski , M. Horowitz , J. Hennessy, Performance tradeoffs in cache design, Proceedings of the 15th Annual International Symposium on Computer architecture, p.290-298, May 30-June 02, 1988, Honolulu, Hawaii, United States
A. J. Smith, Line (block) size choice for CPU cache memories, IEEE Transactions on Computers, v.36 n.9, p.1063-1076, Sept. 1987[doi>10.1109/TC.1987.5009537]
Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982[doi>10.1145/356887.356892]
Craig B. Stunkel , Bob Janssens , W. Kent Fuchs, Address Tracing for Parallel Machines, Computer, v.24 n.1, p.31-38, January 1991[doi>10.1109/2.67191]
TANIL C. K. 1976. Cache design In the tightly coupled multiprocessor system. In the AFIPS Conference Proceedings. National Computer Con{erence. AFIPS, Arlington, Va., 749-753.
Charles P. Thacker , Lawrence C. Stewart , Edwin H. Satterthwaite, Jr., Firefly: A Multiprocessor Workstation, IEEE Transactions on Computers, v.37 n.8, p.909-920, August 1988[doi>10.1109/12.2243]
TORRELLAS, J., AND HENNESSY, J 1990 Estimating the perfbrmance advantages of relaxing consistency in a shared-memory multiproeessor. In the Internatzonal Confi, rence on Parallel Processing. Vol. I, Architecture, 26-33.
VEII)ENBAUM, A. V. 1986 A compiler-assisted cache coherence solution for multlprocessors. In the Internatzonal Conference on Parallel Processzng, 1029 1036.
W. Weber , A. Gupta, Analysis of cache invalidation patterns in multiprocessors, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.243-256, April 03-06, 1989, Boston, Massachusetts, United States[doi>10.1145/70082.68205]
A. W. Wilson, Jr., Hierarchical cache/bus architecture for shared memory multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.244-252, June 02-05, 1987, Pittsburgh, Pennsylvania, United States[doi>10.1145/30350.30378]
YEN, W. C., YEN, D. W. L, AND FU, K.-S. 1985. Data coherence problem m a multlcache system. IEEE Trans Comput. C-34, 1 (Jan), 56-65.
Richard N. Zucker , Jean-Loup Baer, A performance study of memory consistency models, Proceedings of the 19th annual international symposium on Computer architecture, p.2-12, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139674]
