// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module STAGE1_TEST (
);
wire \vdd! ;
wire \gnd! ;
wire [5:0] X;
wire net4;
wire net2;
wire net7;
wire net5;
wire net3;
wire net6;

vpulse    
 V5  ( .PLUS( net2 ), .MINUS( \gnd!  ) );

vpulse    
 V4  ( .PLUS( net3 ), .MINUS( \gnd!  ) );

vpulse    
 V3  ( .PLUS( net4 ), .MINUS( \gnd!  ) );

vpulse    
 V2  ( .PLUS( net5 ), .MINUS( \gnd!  ) );

vpulse    
 V1  ( .PLUS( net6 ), .MINUS( \gnd!  ) );

vpulse    
 V0  ( .PLUS( net7 ), .MINUS( \gnd!  ) );

STAGE1    
 I0  ( .VDD( \vdd!  ), .X3( net4 ), .X1( net6 ), .X0( net7 ), .X( X[0:5] ), .X4( net3 ), .X2( net5 ), .X5( net2 ), .GND( \gnd!  ) );

endmodule

