var classAxiI2cRegMaster =
[
    [ "mapping", "classAxiI2cRegMaster_1_1mapping.html", "classAxiI2cRegMaster_1_1mapping" ],
    [ "TPD_G", "classAxiI2cRegMaster.html#a59467ecbd6f1ac4678f88367afa9f2bd", null ],
    [ "AXIL_PROXY_G", "classAxiI2cRegMaster.html#af805b45b0ca5537d46fbfdb50f0a0787", null ],
    [ "DEVICE_MAP_G", "classAxiI2cRegMaster.html#ae06bb222bcbe6fbfc9075c2e9a0c12fd", null ],
    [ "I2C_SCL_FREQ_G", "classAxiI2cRegMaster.html#aca6b9d0b4ebd6f11c0455b3b8c31060a", null ],
    [ "I2C_MIN_PULSE_G", "classAxiI2cRegMaster.html#a99a13de643e08234d5db9127e1f5cfbd", null ],
    [ "AXI_CLK_FREQ_G", "classAxiI2cRegMaster.html#a79f1a2665e15ca5f4f57a72bc50ed859", null ],
    [ "axiClk", "classAxiI2cRegMaster.html#a4a2f476a4fc068ebeebed7cecdfb9823", null ],
    [ "axiRst", "classAxiI2cRegMaster.html#a9864bc09ab85023bbf6c4fbe526d60be", null ],
    [ "axiReadMaster", "classAxiI2cRegMaster.html#a1d63971a652e14fcce650dc83a10748b", null ],
    [ "axiReadSlave", "classAxiI2cRegMaster.html#ae9544f9e76e04ca0e738e7711a3521e1", null ],
    [ "axiWriteMaster", "classAxiI2cRegMaster.html#a32ecafc2c76c2f2b6b4acf7491053c0c", null ],
    [ "axiWriteSlave", "classAxiI2cRegMaster.html#a5a0a1d44f5be50fd974bf6f143a2cb60", null ],
    [ "sel", "classAxiI2cRegMaster.html#abdf1da728d6f7251e4f1912ea2492dba", null ],
    [ "scl", "classAxiI2cRegMaster.html#ad0f6058bc598dfc48f51cd4710c2a1d3", null ],
    [ "sda", "classAxiI2cRegMaster.html#a2d87ecb9d47ba11537e95f6c5af26358", null ],
    [ "ieee", "classAxiI2cRegMaster.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classAxiI2cRegMaster.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "surf", "classAxiI2cRegMaster.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classAxiI2cRegMaster.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classAxiI2cRegMaster.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "I2cPkg", "classAxiI2cRegMaster.html#a3345a70e845069bf678d5aa1733529b6", null ]
];