# Loading project PWM_Generator
# reading /home/hieu/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project CLK_Divider
# Compile of CLK_Divider.vhd failed with 1 errors.
# Compile of CLK_Divider_tb.vhd failed with 3 errors.
# Compile of MyLib.vhd failed with 1 errors.
# 3 compiles, 3 failed with 5 errors.
# Compile of CLK_Divider.vhd was successful.
# Compile of CLK_Divider_tb.vhd failed with 3 errors.
# Compile of MyLib.vhd was successful.
# 3 compiles, 1 failed with 3 errors.
# Compile of CLK_Divider.vhd was successful.
# Compile of CLK_Divider_tb.vhd failed with 1 errors.
# Compile of MyLib.vhd was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of CLK_Divider.vhd was successful.
# Compile of CLK_Divider_tb.vhd failed with 1 errors.
# Compile of MyLib.vhd was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of CLK_Divider.vhd was successful.
# Compile of CLK_Divider_tb.vhd was successful.
# Compile of MyLib.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.CLK_Divider_tb
# vsim -gui work.CLK_Divider_tb 
# Start time: 17:14:05 on Jul 31,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mylib
# Loading work.clk_divider_tb(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_divider(rtl)
# WARNING: No extended dataflow license exists
add wave *
# Compile of CLK_Divider_tb.vhd was successful.
run
run
run
run
# End time: 17:15:09 on Jul 31,2024, Elapsed time: 0:01:04
# Errors: 0, Warnings: 10
