

================================================================
== Vitis HLS Report for 'send2AIE_2'
================================================================
* Date:           Mon May 12 19:57:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      346|      346|  0.769 us|  0.769 us|  346|  346|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146  |send2AIE_2_Pipeline_VITIS_LOOP_112_2  |       36|       36|  79.992 ns|  79.992 ns|   36|   36|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_102_1  |      344|      344|        43|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      22|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|      529|     160|    -|
|Memory           |        4|     -|        0|       0|    0|
|Multiplexer      |        -|     -|        -|     321|    -|
|Register         |        -|     -|      275|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        4|     0|      804|     503|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146  |send2AIE_2_Pipeline_VITIS_LOOP_112_2  |        0|   0|  529|  160|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   0|  529|  160|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_temp_U  |send2AIE_data_temp_RAM_AUTO_1R1W  |        4|  0|   0|    0|     2|  128|     1|          256|
    +-------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                  |        4|  0|   0|    0|     2|  128|     1|          256|
    +-------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_183_p2                                                       |         +|   0|  0|   5|           4|           1|
    |ap_block_state2                                                     |       and|   0|  0|   2|           1|           1|
    |grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146_sweep_tx0_1_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_fu_189_p2                                                |      icmp|   0|  0|   5|           4|           5|
    |ap_block_state1                                                     |        or|   0|  0|   2|           1|           1|
    |xor_ln15_3_fu_243_p2                                                |       xor|   0|  0|   2|           1|           1|
    |xor_ln15_4_fu_249_p2                                                |       xor|   0|  0|   2|           1|           1|
    |xor_ln15_fu_237_p2                                                  |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                               |          |   0|  0|  22|          14|          13|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |   10|         10|    1|         10|
    |ap_done                  |    2|          2|    1|          2|
    |data_temp_address0       |    2|          4|    1|          4|
    |data_temp_ce0            |    2|          3|    1|          3|
    |data_temp_ce1            |    2|          2|    1|          2|
    |data_temp_d0             |  128|          3|  128|        384|
    |data_temp_we0            |    2|          3|    1|          3|
    |i_fu_90                  |    4|          2|    4|          8|
    |send_fifo_1_blk_n        |    2|          2|    1|          2|
    |send_fifo_1_read         |    2|          3|    1|          3|
    |sweep_tx0_1_TDATA        |  128|          4|  128|        512|
    |sweep_tx0_1_TDATA_blk_n  |    2|          2|    1|          2|
    |sweep_tx0_1_TKEEP        |   16|          4|   16|         64|
    |sweep_tx0_1_TLAST        |    2|          4|    1|          4|
    |sweep_tx0_1_TSTRB        |   15|          2|   16|         32|
    |sweep_tx0_1_TVALID       |    2|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  321|         53|  303|       1038|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                     |    9|   0|    9|          0|
    |ap_done_reg                                                   |    1|   0|    1|          0|
    |grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146_ap_start_reg  |    1|   0|    1|          0|
    |i_3_reg_320                                                   |    4|   0|    4|          0|
    |i_fu_90                                                       |    4|   0|    4|          0|
    |send_fifo_1_read_reg_331                                      |  128|   0|  128|          0|
    |tmp_s_reg_342                                                 |   32|   0|   32|          0|
    |trunc_ln108_reg_337                                           |   96|   0|   96|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         |  275|   0|  275|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|            send2AIE.2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|            send2AIE.2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|            send2AIE.2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|            send2AIE.2|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|            send2AIE.2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|            send2AIE.2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|            send2AIE.2|  return value|
|send_fifo_1_dout            |   in|  128|     ap_fifo|           send_fifo_1|       pointer|
|send_fifo_1_num_data_valid  |   in|   10|     ap_fifo|           send_fifo_1|       pointer|
|send_fifo_1_fifo_cap        |   in|   10|     ap_fifo|           send_fifo_1|       pointer|
|send_fifo_1_empty_n         |   in|    1|     ap_fifo|           send_fifo_1|       pointer|
|send_fifo_1_read            |  out|    1|     ap_fifo|           send_fifo_1|       pointer|
|sweep_tx0_1_TDATA           |  out|  128|        axis|  sweep_tx0_1_V_data_V|       pointer|
|sweep_tx0_1_TREADY          |   in|    1|        axis|  sweep_tx0_1_V_data_V|       pointer|
|sweep_tx0_1_TVALID          |  out|    1|        axis|  sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TLAST           |  out|    1|        axis|  sweep_tx0_1_V_last_V|       pointer|
|sweep_tx0_1_TKEEP           |  out|   16|        axis|  sweep_tx0_1_V_keep_V|       pointer|
|sweep_tx0_1_TSTRB           |  out|   16|        axis|  sweep_tx0_1_V_strb_V|       pointer|
+----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 0, i1 %sweep_tx0_1_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sweep_tx0_1_V_last_V, i16 %sweep_tx0_1_V_strb_V, i16 %sweep_tx0_1_V_keep_V, i128 %sweep_tx0_1_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%data_temp = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100]   --->   Operation 15 'alloca' 'data_temp' <Predicate = true> <Delay = 0.76> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_temp_addr = getelementptr i128 %data_temp, i64 0, i64 0"   --->   Operation 16 'getelementptr' 'data_temp_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_temp_addr_4 = getelementptr i128 %data_temp, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'data_temp_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln102 = muxlogic i4 0"   --->   Operation 18 'muxlogic' 'muxLogicData_to_store_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln102 = muxlogic i4 %i"   --->   Operation 19 'muxlogic' 'muxLogicAddr_to_store_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.39ns)   --->   "%store_ln102 = store i4 0, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 20 'store' 'store_ln102' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln102 = br void %cond.end8.i.i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 21 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_3 = muxlogic i4 %i"   --->   Operation 22 'muxlogic' 'MuxLogicAddr_to_i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 23 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.53ns)   --->   "%i_4 = add i4 %i_3, i4 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 24 'add' 'i_4' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.53ns)   --->   "%icmp_ln102 = icmp_eq  i4 %i_3, i4 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 25 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %cond.end8.i.i.split, void %for.end78" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 26 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_send_fifo_1_read = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_send_fifo_1_read' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.94ns)   --->   "%send_fifo_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %send_fifo_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:104]   --->   Operation 28 'read' 'send_fifo_1_read' <Predicate = (!icmp_ln102)> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i128 %send_fifo_1_read" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:108]   --->   Operation 29 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln102 = muxlogic i4 %i_4"   --->   Operation 30 'muxlogic' 'muxLogicData_to_store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln102 = muxlogic i4 %i"   --->   Operation 31 'muxlogic' 'muxLogicAddr_to_store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%store_ln102 = store i4 %i_4, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 32 'store' 'store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.39>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%header = trunc i4 %i_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 33 'trunc' 'header' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %header" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:14->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 34 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%trunc_ln7_2 = trunc i4 %i_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 35 'trunc' 'trunc_ln7_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_3, i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_3, i32 2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%xor_ln15 = xor i1 %tmp, i1 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 38 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%xor_ln15_3 = xor i1 %trunc_ln7_2, i1 %tmp_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 39 'xor' 'xor_ln15_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln15_4 = xor i1 %xor_ln15_3, i1 %xor_ln15" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 40 'xor' 'xor_ln15_4' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln104 = muxlogic i128 %send_fifo_1_read"   --->   Operation 41 'muxlogic' 'muxLogicData_to_store_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln104 = muxlogic i1 %data_temp_addr"   --->   Operation 42 'muxlogic' 'muxLogicAddr_to_store_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.76ns) (share mux size 4)   --->   "%store_ln104 = store i128 %send_fifo_1_read, i1 %data_temp_addr" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:104]   --->   Operation 43 'store' 'store_ln104' <Predicate = true> <Delay = 0.76> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i1.i26.i5, i96 %trunc_ln108, i1 %xor_ln15_4, i26 8386560, i5 %zext_ln14" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:108]   --->   Operation 44 'bitconcatenate' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln111 = muxlogic i16 %sweep_tx0_1_V_keep_V"   --->   Operation 45 'muxlogic' 'muxLogicData_to_write_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, i128 %tmp_data, i16 65535, i16 0, i1 0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:111]   --->   Operation 46 'write' 'write_ln111' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @send2AIE.2_Pipeline_VITIS_LOOP_112_2, i128 %send_fifo_1, i128 %data_temp, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @send2AIE.2_Pipeline_VITIS_LOOP_112_2, i128 %send_fifo_1, i128 %data_temp, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.76>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_81 = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load = muxlogic i1 %data_temp_addr_4"   --->   Operation 51 'muxlogic' 'MuxLogicAddr_to_data_temp_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.76ns) (share mux size 4)   --->   "%data_temp_load = load i1 %data_temp_addr_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:125]   --->   Operation 52 'load' 'data_temp_load' <Predicate = true> <Delay = 0.76> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 0.88>
ST_7 : Operation 53 [1/2] (0.88ns) (share mux size 4)   --->   "%data_temp_load = load i1 %data_temp_addr_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:125]   --->   Operation 53 'load' 'data_temp_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %data_temp_load, i32 96, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:125]   --->   Operation 54 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:5->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 56 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %tmp_s" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:128]   --->   Operation 57 'bitconcatenate' 'tmp_data_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i33 %tmp_data_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:98]   --->   Operation 58 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln131 = muxlogic i16 %sweep_tx0_1_V_keep_V"   --->   Operation 59 'muxlogic' 'muxLogicData_to_write_ln131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, i128 %zext_ln98, i16 255, i16 0, i1 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:131]   --->   Operation 60 'write' 'write_ln131' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln102 = br void %cond.end8.i.i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 61 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:135]   --->   Operation 62 'ret' 'ret_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ send_fifo_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sweep_tx0_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sweep_tx0_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                              (alloca             ) [ 0111111110]
specaxissidechannel_ln0        (specaxissidechannel) [ 0000000000]
specmemcore_ln0                (specmemcore        ) [ 0000000000]
specinterface_ln0              (specinterface      ) [ 0000000000]
specinterface_ln0              (specinterface      ) [ 0000000000]
data_temp                      (alloca             ) [ 0011111110]
data_temp_addr                 (getelementptr      ) [ 0011111110]
data_temp_addr_4               (getelementptr      ) [ 0011111110]
muxLogicData_to_store_ln102    (muxlogic           ) [ 0000000000]
muxLogicAddr_to_store_ln102    (muxlogic           ) [ 0000000000]
store_ln102                    (store              ) [ 0000000000]
br_ln102                       (br                 ) [ 0000000000]
MuxLogicAddr_to_i_3            (muxlogic           ) [ 0000000000]
i_3                            (load               ) [ 0001000000]
i_4                            (add                ) [ 0000000000]
icmp_ln102                     (icmp               ) [ 0011111110]
br_ln102                       (br                 ) [ 0000000000]
muxLogicCE_to_send_fifo_1_read (muxlogic           ) [ 0000000000]
send_fifo_1_read               (read               ) [ 0001000000]
trunc_ln108                    (trunc              ) [ 0001000000]
muxLogicData_to_store_ln102    (muxlogic           ) [ 0000000000]
muxLogicAddr_to_store_ln102    (muxlogic           ) [ 0000000000]
store_ln102                    (store              ) [ 0000000000]
header                         (trunc              ) [ 0000000000]
zext_ln14                      (zext               ) [ 0000000000]
trunc_ln7_2                    (trunc              ) [ 0000000000]
tmp                            (bitselect          ) [ 0000000000]
tmp_2                          (bitselect          ) [ 0000000000]
xor_ln15                       (xor                ) [ 0000000000]
xor_ln15_3                     (xor                ) [ 0000000000]
xor_ln15_4                     (xor                ) [ 0000000000]
muxLogicData_to_store_ln104    (muxlogic           ) [ 0000000000]
muxLogicAddr_to_store_ln104    (muxlogic           ) [ 0000000000]
store_ln104                    (store              ) [ 0000000000]
tmp_data                       (bitconcatenate     ) [ 0000000000]
muxLogicData_to_write_ln111    (muxlogic           ) [ 0000000000]
write_ln111                    (write              ) [ 0000000000]
empty                          (wait               ) [ 0000000000]
call_ln0                       (call               ) [ 0000000000]
empty_81                       (wait               ) [ 0000000000]
MuxLogicAddr_to_data_temp_load (muxlogic           ) [ 0000000000]
data_temp_load                 (load               ) [ 0000000000]
tmp_s                          (partselect         ) [ 0000000010]
speclooptripcount_ln5          (speclooptripcount  ) [ 0000000000]
specloopname_ln102             (specloopname       ) [ 0000000000]
tmp_data_2                     (bitconcatenate     ) [ 0000000000]
zext_ln98                      (zext               ) [ 0000000000]
muxLogicData_to_write_ln131    (muxlogic           ) [ 0000000000]
write_ln131                    (write              ) [ 0000000000]
br_ln102                       (br                 ) [ 0000000000]
ret_ln135                      (ret                ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="send_fifo_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_fifo_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sweep_tx0_1_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sweep_tx0_1_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sweep_tx0_1_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sweep_tx0_1_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sweep_tx0_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i96.i1.i26.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send2AIE.2_Pipeline_VITIS_LOOP_112_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_temp_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_temp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="send_fifo_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="128" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="0"/>
<pin id="101" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="send_fifo_1_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="0" index="3" bw="16" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="0" index="5" bw="128" slack="0"/>
<pin id="111" dir="0" index="6" bw="9" slack="0"/>
<pin id="112" dir="0" index="7" bw="1" slack="0"/>
<pin id="113" dir="0" index="8" bw="1" slack="0"/>
<pin id="114" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln111/3 write_ln131/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="data_temp_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="128" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_temp_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="data_temp_addr_4_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="128" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_temp_addr_4/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="2"/>
<pin id="143" dir="0" index="1" bw="128" slack="1"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln104/3 data_temp_load/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="150" dir="0" index="3" bw="128" slack="0"/>
<pin id="151" dir="0" index="4" bw="16" slack="0"/>
<pin id="152" dir="0" index="5" bw="16" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln111/3 muxLogicData_to_write_ln131/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="muxLogicData_to_store_ln102_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln102/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="muxLogicAddr_to_store_ln102_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln102/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln102_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="MuxLogicAddr_to_i_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_3/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_3_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln102_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="muxLogicCE_to_send_fifo_1_read_fu_195">
<pin_list>
<pin id="196" dir="1" index="0" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_send_fifo_1_read/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln108_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="128" slack="0"/>
<pin id="199" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="muxLogicData_to_store_ln102_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="muxLogicAddr_to_store_ln102_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln102/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln102_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="header_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="header/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln14_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln7_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_2/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="1"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="1"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln15_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xor_ln15_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_3/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xor_ln15_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_4/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="muxLogicData_to_store_ln104_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="128" slack="1"/>
<pin id="257" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln104/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="muxLogicAddr_to_store_ln104_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="2"/>
<pin id="260" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln104/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_data_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="128" slack="0"/>
<pin id="263" dir="0" index="1" bw="96" slack="1"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="24" slack="0"/>
<pin id="266" dir="0" index="4" bw="3" slack="0"/>
<pin id="267" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="MuxLogicAddr_to_data_temp_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="5"/>
<pin id="275" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_load/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="128" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="8" slack="0"/>
<pin id="281" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_data_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="33" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_2/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln98_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="33" slack="0"/>
<pin id="295" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/8 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="308" class="1005" name="data_temp_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="2"/>
<pin id="310" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="data_temp_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="data_temp_addr_4_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="5"/>
<pin id="316" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="data_temp_addr_4 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_3_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="send_fifo_1_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="128" slack="1"/>
<pin id="333" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="send_fifo_1_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="trunc_ln108_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="96" slack="1"/>
<pin id="339" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln108 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_s_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="123"><net_src comp="88" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="130"><net_src comp="94" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="94" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="155"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="146" pin=5"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="98" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="183" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="183" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="223" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="220" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="230" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="249" pin="2"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="271"><net_src comp="216" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="272"><net_src comp="261" pin="5"/><net_sink comp="104" pin=5"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="141" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="78" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="291"><net_src comp="86" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="301"><net_src comp="90" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="311"><net_src comp="125" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="317"><net_src comp="133" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="323"><net_src comp="180" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="334"><net_src comp="98" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="340"><net_src comp="197" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="345"><net_src comp="276" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="286" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: send_fifo_1 | {}
	Port: sweep_tx0_1_V_data_V | {3 4 5 8 }
	Port: sweep_tx0_1_V_keep_V | {3 4 5 8 }
	Port: sweep_tx0_1_V_strb_V | {3 4 5 8 }
	Port: sweep_tx0_1_V_last_V | {3 4 5 8 }
 - Input state : 
	Port: send2AIE.2 : send_fifo_1 | {2 4 5 }
	Port: send2AIE.2 : sweep_tx0_1_V_data_V | {}
	Port: send2AIE.2 : sweep_tx0_1_V_keep_V | {}
	Port: send2AIE.2 : sweep_tx0_1_V_strb_V | {}
	Port: send2AIE.2 : sweep_tx0_1_V_last_V | {}
  - Chain level:
	State 1
		data_temp_addr : 1
		data_temp_addr_4 : 1
		muxLogicAddr_to_store_ln102 : 1
		store_ln102 : 1
	State 2
		i_4 : 1
		icmp_ln102 : 1
		br_ln102 : 2
		muxLogicData_to_store_ln102 : 2
		store_ln102 : 2
	State 3
		zext_ln14 : 1
		xor_ln15 : 1
		xor_ln15_3 : 1
		xor_ln15_4 : 1
		tmp_data : 1
		write_ln111 : 2
	State 4
	State 5
	State 6
	State 7
		tmp_s : 1
	State 8
		zext_ln98 : 1
		write_ln131 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
|   call   | grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146 |   0.33  |   265   |    16   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 xor_ln15_fu_237                 |    0    |    0    |    2    |
|    xor   |                xor_ln15_3_fu_243                |    0    |    0    |    2    |
|          |                xor_ln15_4_fu_249                |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|
|    add   |                    i_4_fu_183                   |    0    |    0    |    5    |
|----------|-------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln102_fu_189                |    0    |    0    |    5    |
|----------|-------------------------------------------------|---------|---------|---------|
|   read   |           send_fifo_1_read_read_fu_98           |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   write  |                 grp_write_fu_104                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                    grp_fu_161                   |    0    |    0    |    0    |
|          |        muxLogicData_to_store_ln102_fu_165       |    0    |    0    |    0    |
|          |        muxLogicAddr_to_store_ln102_fu_169       |    0    |    0    |    0    |
|          |            MuxLogicAddr_to_i_3_fu_177           |    0    |    0    |    0    |
| muxlogic |      muxLogicCE_to_send_fifo_1_read_fu_195      |    0    |    0    |    0    |
|          |        muxLogicData_to_store_ln102_fu_201       |    0    |    0    |    0    |
|          |        muxLogicAddr_to_store_ln102_fu_205       |    0    |    0    |    0    |
|          |        muxLogicData_to_store_ln104_fu_255       |    0    |    0    |    0    |
|          |        muxLogicAddr_to_store_ln104_fu_258       |    0    |    0    |    0    |
|          |      MuxLogicAddr_to_data_temp_load_fu_273      |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                trunc_ln108_fu_197               |    0    |    0    |    0    |
|   trunc  |                  header_fu_213                  |    0    |    0    |    0    |
|          |                trunc_ln7_2_fu_220               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln14_fu_216                |    0    |    0    |    0    |
|          |                 zext_ln98_fu_293                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
| bitselect|                    tmp_fu_223                   |    0    |    0    |    0    |
|          |                   tmp_2_fu_230                  |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 tmp_data_fu_261                 |    0    |    0    |    0    |
|          |                tmp_data_2_fu_286                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|partselect|                   tmp_s_fu_276                  |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 |   0.33  |   265   |    32   |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|data_temp|    4   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    4   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|data_temp_addr_4_reg_314|    1   |
| data_temp_addr_reg_308 |    1   |
|       i_3_reg_320      |    4   |
|        i_reg_298       |    4   |
|send_fifo_1_read_reg_331|   128  |
|      tmp_s_reg_342     |   32   |
|   trunc_ln108_reg_337  |   96   |
+------------------------+--------+
|          Total         |   266  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_104 |  p5  |   2  |  128 |   256  ||   121   |
|  grp_write_fu_104 |  p6  |   2  |   9  |   18   |
|  grp_write_fu_104 |  p8  |   2  |   1  |    2   |
| grp_access_fu_141 |  p0  |   2  |   1  |    2   ||    2    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  1.615  ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   265  |   32   |    -   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   123  |    -   |
|  Register |    -   |    -   |   266  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   531  |   155  |    0   |
+-----------+--------+--------+--------+--------+--------+
