# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001887174,C0,Frontend_Bound,20.28,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.64,
1.001887174,C0,Backend_Bound,40.17,% Slots,,,,5.64,
1.001887174,C0,Backend_Bound.Memory_Bound,34.98,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.64,
1.001887174,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,71.19,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.001887174,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,22.99,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.99,<==
1.001887174,C1,Backend_Bound,54.47,% Slots,,,,5.64,
1.001887174,C1,Backend_Bound.Core_Bound,46.94,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.64,<==
1.001887174,C1-T1,Backend_Bound.Core_Bound.Divider,57.22,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,6.0,<==
1.001887174,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,46.87,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.001887174,C2,Frontend_Bound,21.02,% Slots,,,,5.63,
1.001887174,C2,Backend_Bound,38.92,% Slots,,,,5.63,
1.001887174,C2,Frontend_Bound.Frontend_Latency,15.85,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,6.0,
1.001887174,C2,Backend_Bound.Memory_Bound,51.62,% Slots,,,,5.63,<==
1.001887174,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,6.0,
1.001887174,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.62,% Clocks,,,,6.0,
1.001887174,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.70,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.59,
1.001887174,C3,Backend_Bound,42.57,% Slots,,,,5.64,
1.001887174,C3,Backend_Bound.Memory_Bound,28.26,% Slots,,,,5.64,
1.001887174,C3,Backend_Bound.Core_Bound,14.31,% Slots,,,,5.64,
1.001887174,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,70.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.001887174,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,65.02,% Clocks,,,,5.59,
2.02049661,C0,Frontend_Bound,27.19,% Slots,,,,5.89,
2.02049661,C0,Bad_Speculation,5.56,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.89,
2.02049661,C0,Backend_Bound,38.04,% Slots,,,,5.89,
2.02049661,C0,Frontend_Bound.Frontend_Latency,29.72,% Slots,,rs_events.empty_end,,5.89,
2.02049661,C0,Backend_Bound.Memory_Bound,33.62,% Slots,,,,5.89,
2.02049661,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.23,% Clocks,,,,5.89,
2.02049661,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.71,% Clocks_Calculated,,br_misp_retired.all_branches,,5.77,
2.02049661,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,92.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
2.02049661,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.71,% Clocks,,,,5.89,
2.02049661,C1,Backend_Bound,51.37,% Slots,,,,5.89,
2.02049661,C1,Backend_Bound.Core_Bound,41.59,% Slots,,,,5.89,<==
2.02049661,C1-T1,Backend_Bound.Core_Bound.Divider,60.00,% Clocks,,arith.divider_uops,,5.89,<==
2.02049661,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.31,% Clocks,,,,5.89,
2.02049661,C2,Frontend_Bound,24.48,% Slots,,,,5.89,
2.02049661,C2,Backend_Bound,43.64,% Slots,,,,5.89,
2.02049661,C2,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,,5.89,
2.02049661,C2,Backend_Bound.Memory_Bound,39.17,% Slots,,,,5.88,<==
2.02049661,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,,5.89,
2.02049661,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_Calculated,,br_misp_retired.all_branches,,5.77,
2.02049661,C3,Frontend_Bound,20.12,% Slots,,,,5.89,
2.02049661,C3,Backend_Bound,37.12,% Slots,,,,5.89,
2.02049661,C3,Frontend_Bound.Frontend_Latency,19.90,% Slots,,rs_events.empty_end,,5.89,
2.02049661,C3,Backend_Bound.Memory_Bound,45.55,% Slots,,,,5.89,
2.02049661,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.20,% Clocks,,,,5.89,
2.02049661,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,68.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
2.02049661,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.56,% Clocks,,,,5.89,
3.06523074,C0,Backend_Bound,43.34,% Slots,,,,6.13,
3.06523074,C0,Backend_Bound.Memory_Bound,36.89,% Slots,,,,5.75,<==
3.06523074,C1,Backend_Bound,57.23,% Slots,,,,6.13,
3.06523074,C1,Retiring,28.92,% Slots,,,,6.13,
3.06523074,C1,Backend_Bound.Memory_Bound,37.47,% Slots,,,,5.74,<==
3.06523074,C1,Backend_Bound.Core_Bound,19.76,% Slots,,,,5.74,
3.06523074,C1,Retiring.Microcode_Sequencer,5.55,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,5.76,
3.06523074,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.72,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.74,
3.06523074,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.15,% Clocks,,idq.ms_switches,,5.75,
3.06523074,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,47.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
3.06523074,C1-T1,Backend_Bound.Core_Bound.Divider,24.09,% Clocks,,arith.divider_uops,,5.74,
3.06523074,C2,Frontend_Bound,25.36,% Slots,,,,6.13,
3.06523074,C2,Backend_Bound,29.72,% Slots,,,,6.13,
3.06523074,C2,Backend_Bound.Memory_Bound,27.54,% Slots,,,,5.74,<==
3.06523074,C3,Backend_Bound,39.80,% Slots,,,,6.13,
3.06523074,C3,Backend_Bound.Memory_Bound,28.53,% Slots,,,,5.74,
3.06523074,C3,Backend_Bound.Core_Bound,11.27,% Slots,,,,5.74,
3.06523074,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,33.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
4.114352231,C0,Frontend_Bound,27.98,% Slots,,,,5.71,
4.114352231,C0,Backend_Bound,38.89,% Slots,,,,5.71,
4.114352231,C0,Backend_Bound.Memory_Bound,29.46,% Slots,,,,5.71,
4.114352231,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,90.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
4.114352231,C1,Backend_Bound,53.43,% Slots,,,,5.71,
4.114352231,C1,Backend_Bound.Memory_Bound,36.81,% Slots,,,,5.71,<==
4.114352231,C1,Backend_Bound.Core_Bound,16.62,% Slots,,,,5.71,
4.114352231,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.26,% Clocks,,,,5.72,
4.114352231,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,33.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
4.114352231,C2,Backend_Bound,38.12,% Slots,,,,5.71,
4.114352231,C2,Backend_Bound.Memory_Bound,34.16,% Slots,,,,5.71,<==
4.114352231,C3,Frontend_Bound,23.57,% Slots,,,,5.71,
4.114352231,C3,Backend_Bound,40.69,% Slots,,,,5.71,
4.114352231,C3,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,,5.72,
4.114352231,C3,Backend_Bound.Memory_Bound,48.00,% Slots,,,,5.71,
4.114352231,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.27,% Clocks,,,,6.11,
4.114352231,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,64.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
4.114352231,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,,6.11,
5.171876241,C0,Backend_Bound,41.98,% Slots,,,,6.05,
5.171876241,C0,Backend_Bound.Memory_Bound,39.72,% Slots,,,,5.66,<==
5.171876241,C1,Backend_Bound,44.55,% Slots,,,,6.06,
5.171876241,C1,Backend_Bound.Memory_Bound,33.53,% Slots,,,,5.67,<==
5.171876241,C1,Backend_Bound.Core_Bound,11.02,% Slots,,,,5.67,
5.171876241,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,90.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
5.171876241,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,34.61,% Clocks,,,,5.94,
5.171876241,C2,Backend_Bound,38.79,% Slots,,,,6.06,
5.171876241,C2,Backend_Bound.Memory_Bound,35.46,% Slots,,,,5.67,
5.171876241,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,85.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
5.171876241,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,25.79,% Stalls,,mem_uops_retired.all_stores:pp,,5.67,<==
5.171876241,C3,Backend_Bound,47.41,% Slots,,,,6.06,
5.171876241,C3,Backend_Bound.Memory_Bound,48.26,% Slots,,,,5.67,
5.171876241,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,71.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
6.234380547,C0,Frontend_Bound,26.02,% Slots,,,,5.64,
6.234380547,C0,Backend_Bound,32.45,% Slots,,,,5.64,
6.234380547,C0,Frontend_Bound.Frontend_Latency,15.80,% Slots,,rs_events.empty_end,,5.76,
6.234380547,C0,Backend_Bound.Memory_Bound,39.72,% Slots,,,,5.64,<==
6.234380547,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,,6.03,
6.234380547,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,6.02,
6.234380547,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.07,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
6.234380547,C1,Frontend_Bound,30.45,% Slots,,,,5.63,
6.234380547,C1,Backend_Bound,38.14,% Slots,,,,5.63,
6.234380547,C1,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,,5.76,
6.234380547,C1,Backend_Bound.Memory_Bound,54.30,% Slots,,,,5.63,
6.234380547,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,,6.02,
6.234380547,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,58.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.03,<==
6.234380547,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.73,% Clocks,,,,6.02,
6.234380547,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.96,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
6.234380547,C2,Backend_Bound,38.68,% Slots,,,,5.64,
6.234380547,C2,Backend_Bound.Memory_Bound,42.28,% Slots,,,,5.64,
6.234380547,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,47.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.03,<==
6.234380547,C3,Frontend_Bound,29.09,% Slots,,,,5.64,
6.234380547,C3,Bad_Speculation,5.89,% Slots,,,,5.64,
6.234380547,C3,Backend_Bound,37.18,% Slots,,,,5.64,
6.234380547,C3,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,,5.76,
6.234380547,C3,Backend_Bound.Memory_Bound,23.60,% Slots,,,,5.64,
6.234380547,C3,Backend_Bound.Core_Bound,13.58,% Slots,,,,5.64,
6.234380547,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,,6.02,
6.234380547,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
6.234380547,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,97.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
6.234380547,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,,6.02,
6.234380547,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.98,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
6.234380547,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.72,% Clocks,,,,5.65,
7.282152139,C0,Frontend_Bound,37.87,% Slots,,,,6.11,
7.282152139,C0,Backend_Bound,33.26,% Slots,,,,6.11,
7.282152139,C0,Frontend_Bound.Frontend_Latency,26.78,% Slots,,rs_events.empty_end,,6.11,<==
7.282152139,C0,Backend_Bound.Memory_Bound,30.19,% Slots,,,,5.73,
7.282152139,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,97.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,
7.282152139,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.05,% Clocks,,,,5.73,<==
7.282152139,C1,Frontend_Bound,24.38,% Slots,,,,6.1,
7.282152139,C1,Backend_Bound,30.92,% Slots,,,,6.1,
7.282152139,C1,Frontend_Bound.Frontend_Latency,17.56,% Slots,,rs_events.empty_end,,6.11,
7.282152139,C1,Backend_Bound.Memory_Bound,18.80,% Slots,,,,5.73,
7.282152139,C1,Backend_Bound.Core_Bound,12.12,% Slots,,,,5.73,
7.282152139,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,,5.73,
7.282152139,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,39.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
7.282152139,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,,5.73,
7.282152139,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.19,% Clocks_Calculated,,br_misp_retired.all_branches,,6.1,
7.282152139,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,56.22,% Clocks,,,,6.1,
7.282152139,C2,Frontend_Bound,23.75,% Slots,,,,6.11,
7.282152139,C2,Bad_Speculation,3.11,% Slots,,,,6.11,
7.282152139,C2,Backend_Bound,29.48,% Slots,,,,6.11,
7.282152139,C2,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,,6.11,
7.282152139,C2,Backend_Bound.Memory_Bound,35.34,% Slots,,,,5.72,<==
7.282152139,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,,5.73,
7.282152139,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.12,% Clocks_Calculated,,br_misp_retired.all_branches,,6.11,
7.282152139,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.06,% Clocks,,,,5.73,
7.282152139,C3,Backend_Bound,38.74,% Slots,,,,6.11,
7.282152139,C3,Backend_Bound.Memory_Bound,30.46,% Slots,,,,5.73,<==
8.746733327,C0,Frontend_Bound,37.25,% Slots,,,,5.73,
8.746733327,C0,Backend_Bound,39.13,% Slots,,,,5.73,
8.746733327,C0,Frontend_Bound.Frontend_Latency,40.54,% Slots,,rs_events.empty_end,,5.74,
8.746733327,C0,Backend_Bound.Memory_Bound,41.74,% Slots,,,,5.73,
8.746733327,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,,6.01,
8.746733327,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,41.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
8.746733327,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,,6.01,
8.746733327,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.65,% Clocks,,itlb_misses.walk_completed,,6.01,
8.746733327,C1,Backend_Bound,44.35,% Slots,,,,5.73,
8.746733327,C1,Backend_Bound.Memory_Bound,37.79,% Slots,,,,5.73,
8.746733327,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,64.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
8.746733327,C2,Backend_Bound,36.26,% Slots,,,,5.74,
8.746733327,C2,Backend_Bound.Memory_Bound,33.28,% Slots,,,,5.74,<==
8.746733327,C3,Frontend_Bound,22.55,% Slots,,,,5.73,
8.746733327,C3,Bad_Speculation,3.23,% Slots,,,,5.73,
8.746733327,C3,Backend_Bound,38.58,% Slots,,,,5.73,
8.746733327,C3,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,,5.74,
8.746733327,C3,Backend_Bound.Memory_Bound,30.08,% Slots,,,,5.73,<==
8.746733327,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,,6.01,
8.746733327,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.53,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
8.746733327,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.26,% Clocks,,,,6.01,
8.746733327,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.49,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
8.746733327,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,,6.01,
9.797743626,C0,Frontend_Bound,20.73,% Slots,,,,6.09,
9.797743626,C0,Bad_Speculation,3.50,% Slots,,,,6.09,
9.797743626,C0,Backend_Bound,38.16,% Slots,,,,6.09,
9.797743626,C0,Frontend_Bound.Frontend_Latency,27.93,% Slots,,rs_events.empty_end,,6.09,
9.797743626,C0,Backend_Bound.Memory_Bound,35.15,% Slots,,,,5.7,
9.797743626,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,,5.71,
9.797743626,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.95,% Clocks_Calculated,,br_misp_retired.all_branches,,6.09,
9.797743626,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,103.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
9.797743626,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,,5.71,
9.797743626,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.22,% Clocks,,itlb_misses.walk_completed,,5.7,
9.797743626,C1,Backend_Bound,34.64,% Slots,,,,6.09,
9.797743626,C1,Backend_Bound.Memory_Bound,23.10,% Slots,,,,5.7,
9.797743626,C1,Backend_Bound.Core_Bound,11.53,% Slots,,,,5.7,
9.797743626,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,79.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
9.797743626,C2,Frontend_Bound,26.25,% Slots,,,,6.09,
9.797743626,C2,Backend_Bound,30.40,% Slots,,,,6.09,
9.797743626,C2,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,,6.1,
9.797743626,C2,Backend_Bound.Memory_Bound,32.17,% Slots,,,,5.7,<==
9.797743626,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.18,% Clocks,,,,5.71,
9.797743626,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,,5.71,
9.797743626,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.53,% Clocks_Calculated,,br_misp_retired.all_branches,,6.09,
9.797743626,C3,Frontend_Bound,23.07,% Slots,,,,6.09,
9.797743626,C3,Bad_Speculation,7.40,% Slots,,,,6.09,
9.797743626,C3,Backend_Bound,38.94,% Slots,,,,6.09,
9.797743626,C3,Frontend_Bound.Frontend_Latency,28.31,% Slots,,rs_events.empty_end,,6.09,
9.797743626,C3,Backend_Bound.Memory_Bound,40.12,% Slots,,,,5.7,
9.797743626,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,,5.71,
9.797743626,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.90,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
9.797743626,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,100.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
10.848617523,C0,Backend_Bound,32.86,% Slots,,,,5.72,
10.848617523,C0,Backend_Bound.Memory_Bound,33.22,% Slots,,,,5.72,
10.848617523,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,36.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
10.848617523,C1,Frontend_Bound,25.15,% Slots,,,,5.71,
10.848617523,C1,Backend_Bound,36.90,% Slots,,,,5.71,
10.848617523,C1,Frontend_Bound.Frontend_Latency,20.55,% Slots,,rs_events.empty_end,,5.71,
10.848617523,C1,Backend_Bound.Memory_Bound,32.57,% Slots,,,,5.71,
10.848617523,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,,6.1,
10.848617523,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,27.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
10.848617523,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.28,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
10.848617523,C2,Frontend_Bound,26.65,% Slots,,,,5.71,
10.848617523,C2,Bad_Speculation,3.70,% Slots,,,,5.71,
10.848617523,C2,Backend_Bound,41.36,% Slots,,,,5.71,
10.848617523,C2,Retiring,17.52,% Slots,,,,5.71,
10.848617523,C2,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,,5.71,
10.848617523,C2,Backend_Bound.Memory_Bound,29.75,% Slots,,,,5.71,
10.848617523,C2,Backend_Bound.Core_Bound,11.61,% Slots,,,,5.71,
10.848617523,C2,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,,6.01,
10.848617523,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,,6.09,
10.848617523,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,30.32,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
10.848617523,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.16,% Clocks,,idq.ms_switches,,6.09,
10.848617523,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,76.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
10.848617523,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.80,% Clocks,,,,6.09,
10.848617523,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.74,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
10.848617523,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.94,% Clocks,,idq.ms_switches,,6.09,
10.848617523,C3,Backend_Bound,39.16,% Slots,,,,5.71,
10.848617523,C3,Backend_Bound.Memory_Bound,32.40,% Slots,,,,5.71,
10.848617523,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,27.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
11.903431315,C0,Frontend_Bound,25.38,% Slots,,,,6.08,
11.903431315,C0,Backend_Bound,41.55,% Slots,,,,6.08,
11.903431315,C0,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,,5.89,
11.903431315,C0,Backend_Bound.Memory_Bound,55.21,% Slots,,,,5.69,
11.903431315,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.87,% Clocks,,,,5.69,
11.903431315,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,76.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
11.903431315,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.57,% Clocks,,,,5.69,
11.903431315,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.83,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
11.903431315,C1,Frontend_Bound,25.62,% Slots,,,,6.07,
11.903431315,C1,Bad_Speculation,5.92,% Slots,,,,6.07,
11.903431315,C1,Backend_Bound,37.55,% Slots,,,,6.07,
11.903431315,C1,Frontend_Bound.Frontend_Latency,15.74,% Slots,,rs_events.empty_end,,5.89,
11.903431315,C1,Backend_Bound.Memory_Bound,34.26,% Slots,,,,5.68,
11.903431315,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.95,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
11.903431315,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,79.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
11.903431315,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.07,% Clocks,,,,5.68,
11.903431315,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.11,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
11.903431315,C2,Backend_Bound,37.38,% Slots,,,,6.07,
11.903431315,C2,Backend_Bound.Memory_Bound,31.20,% Slots,,,,5.69,<==
11.903431315,C3,Frontend_Bound,35.63,% Slots,,,,6.07,
11.903431315,C3,Backend_Bound,35.58,% Slots,,,,6.07,
11.903431315,C3,Frontend_Bound.Frontend_Latency,29.11,% Slots,,rs_events.empty_end,,5.89,
11.903431315,C3,Backend_Bound.Memory_Bound,40.61,% Slots,,,,5.69,
11.903431315,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.64,% Clocks,,,,5.68,<==
11.903431315,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,
11.903431315,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,,5.68,
11.903431315,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
12.953973555,C0,Frontend_Bound,31.97,% Slots,,,,5.7,
12.953973555,C0,Bad_Speculation,4.72,% Slots,,,,5.7,
12.953973555,C0,Backend_Bound,50.18,% Slots,,,,5.7,
12.953973555,C0,Frontend_Bound.Frontend_Latency,30.76,% Slots,,rs_events.empty_end,,5.87,
12.953973555,C0,Backend_Bound.Memory_Bound,39.34,% Slots,,,,5.7,
12.953973555,C0,Backend_Bound.Core_Bound,10.84,% Slots,,,,5.7,
12.953973555,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.23,% Clocks,,,,6.1,
12.953973555,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
12.953973555,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,56.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
12.953973555,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.69,% Clocks,,,,5.7,
12.953973555,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,,6.1,
12.953973555,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.73,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
12.953973555,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,27.14,% Clocks,,,,5.7,
12.953973555,C1,Backend_Bound,29.29,% Slots,,,,5.7,
12.953973555,C1,Backend_Bound.Memory_Bound,24.62,% Slots,,,,5.7,<==
12.953973555,C2,Frontend_Bound,26.21,% Slots,,,,5.71,
12.953973555,C2,Bad_Speculation,3.30,% Slots,,,,5.71,
12.953973555,C2,Backend_Bound,41.81,% Slots,,,,5.71,
12.953973555,C2,Frontend_Bound.Frontend_Latency,69.34,% Slots,,rs_events.empty_end,,5.88,
12.953973555,C2,Backend_Bound.Memory_Bound,50.79,% Slots,,,,5.71,<==
12.953973555,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,,6.09,
12.953973555,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
12.953973555,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,,6.09,
12.953973555,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.16,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
12.953973555,C3,Frontend_Bound,30.38,% Slots,,,,5.7,
12.953973555,C3,Bad_Speculation,6.75,% Slots,,,,5.7,
12.953973555,C3,Backend_Bound,38.01,% Slots,,,,5.7,
12.953973555,C3,Frontend_Bound.Frontend_Latency,38.65,% Slots,,rs_events.empty_end,,5.87,
12.953973555,C3,Backend_Bound.Memory_Bound,61.24,% Slots,,,,5.7,
12.953973555,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,,6.1,
12.953973555,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
12.953973555,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,64.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
12.953973555,C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.20,% Stalls,,mem_uops_retired.all_stores:pp,,6.11,
12.953973555,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.59,% Clocks,,,,6.1,
12.953973555,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.54,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
14.01065331,C0,Frontend_Bound,23.23,% Slots,,,,6.06,
14.01065331,C0,Bad_Speculation,3.45,% Slots,,,,6.06,
14.01065331,C0,Backend_Bound,41.57,% Slots,,,,6.06,
14.01065331,C0,Frontend_Bound.Frontend_Latency,16.42,% Slots,,rs_events.empty_end,,5.8,
14.01065331,C0,Backend_Bound.Memory_Bound,28.02,% Slots,,,,5.68,
14.01065331,C0,Backend_Bound.Core_Bound,13.54,% Slots,,,,5.68,
14.01065331,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,,5.67,
14.01065331,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_Calculated,,br_misp_retired.all_branches,,5.81,
14.01065331,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,32.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
14.01065331,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.03,% Clocks,,,,5.67,
14.01065331,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.27,% Clocks_Calculated,,br_misp_retired.all_branches,,5.81,
14.01065331,C1,Frontend_Bound,21.24,% Slots,,,,6.06,
14.01065331,C1,Backend_Bound,28.82,% Slots,,,,6.06,
14.01065331,C1,Backend_Bound.Memory_Bound,54.28,% Slots,,,,5.67,
14.01065331,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,98.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
14.01065331,C2,Backend_Bound,44.59,% Slots,,,,6.06,
14.01065331,C2,Backend_Bound.Memory_Bound,58.44,% Slots,,,,5.67,<==
14.01065331,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,26.96,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,<==
14.01065331,C3,Frontend_Bound,22.34,% Slots,,,,6.06,
14.01065331,C3,Backend_Bound,28.26,% Slots,,,,6.06,
14.01065331,C3,Backend_Bound.Memory_Bound,43.16,% Slots,,,,5.67,
14.01065331,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,46.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
15.062296473,C0,Backend_Bound,35.24,% Slots,,,,5.69,
15.062296473,C0,Backend_Bound.Memory_Bound,25.03,% Slots,,,,5.69,
15.062296473,C0,Backend_Bound.Core_Bound,10.21,% Slots,,,,5.69,
15.062296473,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,89.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
15.062296473,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.32,% Clocks,,,,5.71,
15.062296473,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.98,% Clocks,,,,5.71,
15.062296473,C1,Backend_Bound,48.12,% Slots,,,,5.7,
15.062296473,C1,Backend_Bound.Memory_Bound,56.61,% Slots,,,,5.7,<==
15.062296473,C2,Backend_Bound,35.66,% Slots,,,,5.7,<==
15.062296473,C2,Backend_Bound.Memory_Bound,16.05,% Slots,,,,5.7,
15.062296473,C2,Backend_Bound.Core_Bound,19.61,% Slots,,,,5.7,
15.062296473,C3,Frontend_Bound,26.29,% Slots,,,,5.7,
15.062296473,C3,Backend_Bound,33.06,% Slots,,,,5.7,
15.062296473,C3,Backend_Bound.Memory_Bound,19.89,% Slots,,,,5.7,
15.062296473,C3,Backend_Bound.Core_Bound,13.17,% Slots,,,,5.7,
15.062296473,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,50.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
15.062296473,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.03,% Clocks,,,,5.71,
15.062296473,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,33.34,% Clocks,,,,5.71,
16.117995514,C0,Frontend_Bound,21.15,% Slots,,,,6.06,
16.117995514,C0,Backend_Bound,32.73,% Slots,,,,6.06,
16.117995514,C0,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,,5.76,
16.117995514,C0,Backend_Bound.Memory_Bound,23.21,% Slots,,,,5.68,
16.117995514,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,95.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
16.117995514,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.48,% Clocks,,,,5.68,
16.117995514,C1,Frontend_Bound,31.84,% Slots,,,,6.06,
16.117995514,C1,Bad_Speculation,7.77,% Slots,,,,6.06,
16.117995514,C1,Backend_Bound,44.84,% Slots,,,,6.06,
16.117995514,C1,Retiring,27.12,% Slots,,,,6.06,
16.117995514,C1,Frontend_Bound.Frontend_Latency,22.11,% Slots,,rs_events.empty_end,,5.76,
16.117995514,C1,Backend_Bound.Memory_Bound,32.33,% Slots,,,,5.68,
16.117995514,C1,Backend_Bound.Core_Bound,12.52,% Slots,,,,5.68,
16.117995514,C1,Retiring.Microcode_Sequencer,2.70,% Slots,,idq.ms_uops,,5.68,
16.117995514,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.80,% Clocks,,,,5.68,
16.117995514,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_Calculated,,br_misp_retired.all_branches,,5.77,
16.117995514,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,,5.68,
16.117995514,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,53.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
16.117995514,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,,5.68,
16.117995514,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.11,% Clocks_Calculated,,br_misp_retired.all_branches,,5.77,
16.117995514,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,,5.76,
16.117995514,C2,Frontend_Bound,33.33,% Slots,,,,6.06,
16.117995514,C2,Bad_Speculation,9.32,% Slots,,,,6.06,
16.117995514,C2,Backend_Bound,28.48,% Slots,,,,6.06,
16.117995514,C2,Retiring,25.84,% Slots,,,,6.06,
16.117995514,C2,Frontend_Bound.Frontend_Latency,29.92,% Slots,,rs_events.empty_end,,5.76,
16.117995514,C2,Backend_Bound.Memory_Bound,34.59,% Slots,,,,5.68,
16.117995514,C2,Retiring.Microcode_Sequencer,2.75,% Slots,,idq.ms_uops,,5.68,
16.117995514,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,,5.68,
16.117995514,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_Calculated,,br_misp_retired.all_branches,,5.77,<==
16.117995514,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.05,% Clocks,,idq.ms_switches,,5.68,
16.117995514,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,,5.68,<==
16.117995514,C3,Frontend_Bound,31.95,% Slots,,,,6.06,
16.117995514,C3,Backend_Bound,31.60,% Slots,,,,6.06,
16.117995514,C3,Frontend_Bound.Frontend_Latency,26.75,% Slots,,rs_events.empty_end,,5.76,<==
16.117995514,C3,Backend_Bound.Memory_Bound,25.14,% Slots,,,,5.68,
16.117995514,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.45,% Clocks,,,,5.68,<==
16.756938852,C0,Frontend_Bound,23.72,% Slots,,,,5.62,
16.756938852,C0,Backend_Bound,20.70,% Slots,,,,5.62,
16.756938852,C0,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,,6.1,
16.756938852,C0,Backend_Bound.Memory_Bound,19.17,% Slots,,,,5.62,
16.756938852,C0,Frontend_Bound.Frontend_Bandwidth.MITE,26.31,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,5.63,<==
16.756938852,C1,Backend_Bound,38.43,% Slots,,,,5.62,<==
16.756938852,C1,Backend_Bound.Memory_Bound,17.22,% Slots,,,,5.62,
16.756938852,C1,Backend_Bound.Core_Bound,21.21,% Slots,,,,5.62,
16.756938852,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,44.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,
16.756938852,C2,Frontend_Bound,36.73,% Slots,,,,5.62,
16.756938852,C2,Bad_Speculation,4.31,% Slots,,,,5.62,
16.756938852,C2,Backend_Bound,47.29,% Slots,,,,5.62,
16.756938852,C2,Retiring,15.52,% Slots,,,,5.62,
16.756938852,C2,Frontend_Bound.Frontend_Latency,52.57,% Slots,,rs_events.empty_end,,6.1,
16.756938852,C2,Backend_Bound.Memory_Bound,41.65,% Slots,,,,5.62,
16.756938852,C2,Retiring.Microcode_Sequencer,2.75,% Slots,,idq.ms_uops,,6.26,
16.756938852,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.36,% Clocks,,,,6.27,
16.756938852,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.45,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
16.756938852,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.95,% Clocks,,idq.ms_switches,,6.27,
16.756938852,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,79.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
16.756938852,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.52,% Clocks,,,,6.27,
16.756938852,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.63,% Clocks,,itlb_misses.walk_completed,,5.65,
16.756938852,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,37.33,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
16.756938852,C3,Frontend_Bound,35.54,% Slots,,,,5.63,
16.756938852,C3,Bad_Speculation,5.48,% Slots,,,,5.63,
16.756938852,C3,Backend_Bound,47.76,% Slots,,,,5.63,
16.756938852,C3,Frontend_Bound.Frontend_Latency,48.86,% Slots,,rs_events.empty_end,,6.09,
16.756938852,C3,Backend_Bound.Memory_Bound,50.37,% Slots,,,,5.63,<==
16.756938852,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.26,% Clocks,,,,6.25,
16.756938852,C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.03,% Clocks,,itlb_misses.walk_completed,,5.66,
16.756938852,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.65,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
16.756938852,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,,6.25,
16.756938852,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.59,% Clocks_Calculated,,br_misp_retired.all_branches,,5.64,
16.756938852,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.94,% Clocks,,idq.ms_switches,,6.25,
16.756938852,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,26.97,% Stalls,,mem_uops_retired.all_stores:pp,,6.27,<==
