<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-16727</identifier><datestamp>2014-12-28T14:15:18Z</datestamp><dc:title>CMOS Logic Device and Circuit Performance of Si Gate All Around Nanowire MOSFET</dc:title><dc:creator>NAYAK, K</dc:creator><dc:creator>BAJAJ, M</dc:creator><dc:creator>KONAR, A</dc:creator><dc:creator>OLDIGES, PJ</dc:creator><dc:creator>NATORI, K</dc:creator><dc:creator>IWAI, H</dc:creator><dc:creator>MURALI, KVRM</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>Circuit delays</dc:subject><dc:subject>CMOS</dc:subject><dc:subject>device performance</dc:subject><dc:subject>electrostatic integrity</dc:subject><dc:subject>gate-all-around (GAA)</dc:subject><dc:subject>logic circuits</dc:subject><dc:subject>mixed-mode (MM) simulations</dc:subject><dc:subject>quantum confinement (QC)</dc:subject><dc:subject>silicon nanowire (NW) field-effect transistor (FET)</dc:subject><dc:subject>SIMULATION</dc:subject><dc:subject>TRANSPORT</dc:subject><dc:subject>MODEL</dc:subject><dc:description>In this paper, a detailed 3-D numerical analysis is carried out to study and evaluate CMOS logic device and circuit performance of gate-all-around (GAA) Si nanowire (NW) field-effect transistors (FETs) operating in sub-22-nm CMOS technologies. Employing a coupled drift-diffusion room temperature carrier transport formulation, with 2-D quantum confinement effects, we numerically simulate Si GAA NWFET electrical characteristics. The simulation predictions, on the device performance, short channel effects, and their dependence on NW geometry scaling, are in good agreement with the Si NWFET experimental data reported in literature. Superior electrostatic integrity, OFF-state device performance, lower circuit delays, and faster switching in the Si GAA NWFET-based CMOS circuits are numerically demonstrated in comparison with an Si-on-insulator FinFET. The mixed-mode numerical simulations also predict low supply voltage operations for the Si NWFET-based logic circuits.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2014-12-28T14:15:18Z</dc:date><dc:date>2014-12-28T14:15:18Z</dc:date><dc:date>2014</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 61(9)3066-3074</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>1557-9646</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2014.2335192</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/16727</dc:identifier><dc:language>English</dc:language></oai_dc:dc>